#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Sun Nov 13 17:20:40 2022
# Process ID: 175432
# Current directory: /home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.runs/numero8_block_rgb2dvi_0_0_synth_1
# Command line: vivado -log numero8_block_rgb2dvi_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source numero8_block_rgb2dvi_0_0.tcl
# Log file: /home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.runs/numero8_block_rgb2dvi_0_0_synth_1/numero8_block_rgb2dvi_0_0.vds
# Journal file: /home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.runs/numero8_block_rgb2dvi_0_0_synth_1/vivado.jou
# Running On: pop-os, OS: Linux, CPU Frequency: 3843.005 MHz, CPU Physical cores: 6, Host memory: 16561 MB
#-----------------------------------------------------------
source numero8_block_rgb2dvi_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/vini/Documents/FPGA/GIF4202_Lab3/IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/vini/Xilinx/Vivado/2022.1/data/ip'.
Command: synth_design -top numero8_block_rgb2dvi_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 175566
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2619.762 ; gain = 0.000 ; free physical = 1093 ; free virtual = 6196
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'numero8_block_rgb2dvi_0_0' [/home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.gen/sources_1/bd/numero8_block/ip/numero8_block_rgb2dvi_0_0/synth/numero8_block_rgb2dvi_0_0.vhd:71]
	Parameter kGenerateSerialClk bound to: 1 - type: bool 
	Parameter kClkPrimitive bound to: PLL - type: string 
	Parameter kRstActiveHigh bound to: 1 - type: bool 
	Parameter kClkRange bound to: 1 - type: integer 
	Parameter kD0Swap bound to: 0 - type: bool 
	Parameter kD1Swap bound to: 0 - type: bool 
	Parameter kD2Swap bound to: 0 - type: bool 
	Parameter kClkSwap bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'rgb2dvi' declared at '/home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.gen/sources_1/bd/numero8_block/ipshared/d57c/src/rgb2dvi.vhd:62' bound to instance 'U0' of component 'rgb2dvi' [/home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.gen/sources_1/bd/numero8_block/ip/numero8_block_rgb2dvi_0_0/synth/numero8_block_rgb2dvi_0_0.vhd:121]
INFO: [Synth 8-638] synthesizing module 'rgb2dvi' [/home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.gen/sources_1/bd/numero8_block/ipshared/d57c/src/rgb2dvi.vhd:94]
INFO: [Synth 8-638] synthesizing module 'ClockGen' [/home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.gen/sources_1/bd/numero8_block/ipshared/d57c/src/ClockGen.vhd:46]
	Parameter kPolarity bound to: 1'b1 
INFO: [Synth 8-3491] module 'ResetBridge' declared at '/home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.gen/sources_1/bd/numero8_block/ipshared/d57c/src/SyncAsyncReset.vhd:63' bound to instance 'LockLostReset' of component 'ResetBridge' [/home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.gen/sources_1/bd/numero8_block/ipshared/d57c/src/ClockGen.vhd:82]
INFO: [Synth 8-638] synthesizing module 'ResetBridge' [/home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.gen/sources_1/bd/numero8_block/ipshared/d57c/src/SyncAsyncReset.vhd:72]
INFO: [Synth 8-638] synthesizing module 'SyncAsync' [/home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.gen/sources_1/bd/numero8_block/ipshared/d57c/src/SyncAsync.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'SyncAsync' (0#1) [/home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.gen/sources_1/bd/numero8_block/ipshared/d57c/src/SyncAsync.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'ResetBridge' (0#1) [/home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.gen/sources_1/bd/numero8_block/ipshared/d57c/src/SyncAsyncReset.vhd:72]
INFO: [Synth 8-3491] module 'SyncAsync' declared at '/home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.gen/sources_1/bd/numero8_block/ipshared/d57c/src/SyncAsync.vhd:61' bound to instance 'PLL_LockSyncAsync' of component 'SyncAsync' [/home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.gen/sources_1/bd/numero8_block/ipshared/d57c/src/ClockGen.vhd:90]
INFO: [Synth 8-638] synthesizing module 'SyncAsync__parameterized1' [/home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.gen/sources_1/bd/numero8_block/ipshared/d57c/src/SyncAsync.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'SyncAsync__parameterized1' (0#1) [/home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.gen/sources_1/bd/numero8_block/ipshared/d57c/src/SyncAsync.vhd:72]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 10 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 6.250000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-113] binding component instance 'DVI_ClkGenerator' to cell 'PLLE2_ADV' [/home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.gen/sources_1/bd/numero8_block/ipshared/d57c/src/ClockGen.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'ClockGen' (0#1) [/home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.gen/sources_1/bd/numero8_block/ipshared/d57c/src/ClockGen.vhd:46]
INFO: [Synth 8-638] synthesizing module 'OutputSERDES' [/home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.gen/sources_1/bd/numero8_block/ipshared/d57c/src/OutputSERDES.vhd:76]
	Parameter IOSTANDARD bound to: TMDS_33 - type: string 
INFO: [Synth 8-113] binding component instance 'OutputBuffer' to cell 'OBUFDS' [/home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.gen/sources_1/bd/numero8_block/ipshared/d57c/src/OutputSERDES.vhd:83]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'SerializerMaster' to cell 'OSERDESE2' [/home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.gen/sources_1/bd/numero8_block/ipshared/d57c/src/OutputSERDES.vhd:92]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter SERDES_MODE bound to: SLAVE - type: string 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'SerializerSlave' to cell 'OSERDESE2' [/home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.gen/sources_1/bd/numero8_block/ipshared/d57c/src/OutputSERDES.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'OutputSERDES' (0#1) [/home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.gen/sources_1/bd/numero8_block/ipshared/d57c/src/OutputSERDES.vhd:76]
INFO: [Synth 8-638] synthesizing module 'TMDS_Encoder' [/home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.gen/sources_1/bd/numero8_block/ipshared/d57c/src/TMDS_Encoder.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'TMDS_Encoder' (0#1) [/home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.gen/sources_1/bd/numero8_block/ipshared/d57c/src/TMDS_Encoder.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'rgb2dvi' (0#1) [/home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.gen/sources_1/bd/numero8_block/ipshared/d57c/src/rgb2dvi.vhd:94]
INFO: [Synth 8-256] done synthesizing module 'numero8_block_rgb2dvi_0_0' (0#1) [/home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.gen/sources_1/bd/numero8_block/ip/numero8_block_rgb2dvi_0_0/synth/numero8_block_rgb2dvi_0_0.vhd:71]
WARNING: [Synth 8-6014] Unused sequential element pLockGained_reg was removed.  [/home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.gen/sources_1/bd/numero8_block/ipshared/d57c/src/ClockGen.vhd:102]
WARNING: [Synth 8-7129] Port SerialClk in module TMDS_Encoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port aRst in module TMDS_Encoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port aRst_n in module rgb2dvi is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2619.762 ; gain = 0.000 ; free physical = 3022 ; free virtual = 8138
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2619.762 ; gain = 0.000 ; free physical = 3027 ; free virtual = 8143
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2619.762 ; gain = 0.000 ; free physical = 3027 ; free virtual = 8143
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2619.762 ; gain = 0.000 ; free physical = 3026 ; free virtual = 8142
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.gen/sources_1/bd/numero8_block/ip/numero8_block_rgb2dvi_0_0/src/rgb2dvi_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.gen/sources_1/bd/numero8_block/ip/numero8_block_rgb2dvi_0_0/src/rgb2dvi_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.gen/sources_1/bd/numero8_block/ip/numero8_block_rgb2dvi_0_0/src/rgb2dvi.xdc] for cell 'U0'
Finished Parsing XDC File [/home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.gen/sources_1/bd/numero8_block/ip/numero8_block_rgb2dvi_0_0/src/rgb2dvi.xdc] for cell 'U0'
Parsing XDC File [/home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.runs/numero8_block_rgb2dvi_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.runs/numero8_block_rgb2dvi_0_0_synth_1/dont_touch.xdc]
Parsing XDC File [/home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.gen/sources_1/bd/numero8_block/ip/numero8_block_rgb2dvi_0_0/src/rgb2dvi_clocks.xdc] for cell 'U0'
Finished Parsing XDC File [/home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.gen/sources_1/bd/numero8_block/ip/numero8_block_rgb2dvi_0_0/src/rgb2dvi_clocks.xdc] for cell 'U0'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2683.793 ; gain = 0.000 ; free physical = 2858 ; free virtual = 7990
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Timing 38-2] Deriving generated clocks
Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2683.793 ; gain = 0.000 ; free physical = 2857 ; free virtual = 7988
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2683.793 ; gain = 64.031 ; free physical = 2915 ; free virtual = 8059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2683.793 ; gain = 64.031 ; free physical = 2915 ; free virtual = 8059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  /home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.runs/numero8_block_rgb2dvi_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2683.793 ; gain = 64.031 ; free physical = 2915 ; free virtual = 8058
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2683.793 ; gain = 64.031 ; free physical = 2880 ; free virtual = 8027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input    5 Bit       Adders := 9     
	   4 Input    5 Bit       Adders := 3     
	   2 Input    5 Bit       Adders := 3     
	   8 Input    4 Bit       Adders := 6     
	   2 Input    4 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 42    
+---Registers : 
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 9     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 19    
+---Muxes : 
	   4 Input   10 Bit        Muxes := 3     
	   2 Input    9 Bit        Muxes := 3     
	   2 Input    5 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port aRst_n in module rgb2dvi is either unconnected or has no load
WARNING: [Synth 8-7129] Port SerialClk in module rgb2dvi is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2683.793 ; gain = 64.031 ; free physical = 2644 ; free virtual = 7806
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2683.793 ; gain = 64.031 ; free physical = 2649 ; free virtual = 7816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2683.793 ; gain = 64.031 ; free physical = 2641 ; free virtual = 7808
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2683.793 ; gain = 64.031 ; free physical = 2694 ; free virtual = 7861
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2683.793 ; gain = 64.031 ; free physical = 3254 ; free virtual = 8427
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2683.793 ; gain = 64.031 ; free physical = 3254 ; free virtual = 8427
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2683.793 ; gain = 64.031 ; free physical = 3254 ; free virtual = 8427
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2683.793 ; gain = 64.031 ; free physical = 3254 ; free virtual = 8427
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 2683.793 ; gain = 64.031 ; free physical = 3254 ; free virtual = 8427
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 2683.793 ; gain = 64.031 ; free physical = 3254 ; free virtual = 8427
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |LUT1      |     5|
|2     |LUT2      |    22|
|3     |LUT3      |    35|
|4     |LUT4      |    23|
|5     |LUT5      |    43|
|6     |LUT6      |    72|
|7     |OSERDESE2 |     8|
|9     |PLLE2_ADV |     1|
|10    |FDCE      |     3|
|11    |FDPE      |     5|
|12    |FDRE      |   119|
|13    |FDSE      |    15|
|14    |OBUFDS    |     4|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 2683.793 ; gain = 64.031 ; free physical = 3254 ; free virtual = 8427
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2683.793 ; gain = 0.000 ; free physical = 3309 ; free virtual = 8482
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 2683.793 ; gain = 64.031 ; free physical = 3309 ; free virtual = 8482
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2683.793 ; gain = 0.000 ; free physical = 3303 ; free virtual = 8477
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2683.793 ; gain = 0.000 ; free physical = 3341 ; free virtual = 8515
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: bebb97
INFO: [Common 17-83] Releasing license: Synthesis
44 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:32 . Memory (MB): peak = 2683.793 ; gain = 64.031 ; free physical = 3531 ; free virtual = 8713
INFO: [Common 17-1381] The checkpoint '/home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.runs/numero8_block_rgb2dvi_0_0_synth_1/numero8_block_rgb2dvi_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP numero8_block_rgb2dvi_0_0, cache-ID = 7c6365e463475cdf
INFO: [Coretcl 2-1174] Renamed 14 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.runs/numero8_block_rgb2dvi_0_0_synth_1/numero8_block_rgb2dvi_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file numero8_block_rgb2dvi_0_0_utilization_synth.rpt -pb numero8_block_rgb2dvi_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Nov 13 17:21:24 2022...
