<html><body><samp><pre>
<!@TC:1557570937>
#Build: Synplify Pro (R) M-2017.03L-SP1-1, Build 086R, Aug  4 2017
#install: C:\lscc\diamond\3.10_x64\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-R4VAF27

# Sat May 11 13:35:37 2019

#Implementation: impl1

<a name=compilerReport1></a>Synopsys HDL Compiler, version comp2017q2p1, Build 190R, built Aug  4 2017</a>
@N: : <!@TM:1557570937> | Running in 64-bit mode 
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

<a name=compilerReport2></a>Synopsys VHDL Compiler, version comp2017q2p1, Build 190R, built Aug  4 2017</a>
@N: : <!@TM:1557570937> | Running in 64-bit mode 
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:<a href="@N:CD720:@XP_HELP">CD720</a> : <a href="C:\lscc\diamond\3.10_x64\synpbase\lib\vhd\std.vhd:123:18:123:22:@N:CD720:@XP_MSG">std.vhd(123)</a><!@TM:1557570937> | Setting time resolution to ps
@N: : <a href="C:\Users\PC\Documents\1. KTU\1. KTU\2 Semestras\2. SLP\4lab\top_cntr.vhd:11:7:11:14:@N::@XP_MSG">top_cntr.vhd(11)</a><!@TM:1557570937> | Top entity is set to TOP_CNT.
<font color=#A52A2A>@W:<a href="@W:CD433:@XP_HELP">CD433</a> : <a href="C:\Users\PC\Documents\1. KTU\1. KTU\2 Semestras\2. SLP\4lab\schem1.vhd:@W:CD433:@XP_MSG">schem1.vhd</a><!@TM:1557570937> | No design units in file</font>
VHDL syntax check successful!
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\PC\Documents\1. KTU\1. KTU\2 Semestras\2. SLP\4lab\top_cntr.vhd:11:7:11:14:@N:CD630:@XP_MSG">top_cntr.vhd(11)</a><!@TM:1557570937> | Synthesizing work.top_cnt.struct.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\PC\Documents\1. KTU\1. KTU\2 Semestras\2. SLP\4lab\top_cntr.vhd:22:7:22:8:@W:CD638:@XP_MSG">top_cntr.vhd(22)</a><!@TM:1557570937> | Signal c is undriven. Either assign the signal a value or remove the signal declaration.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\PC\Documents\1. KTU\1. KTU\2 Semestras\2. SLP\4lab\cntr167.vhd:11:7:11:12:@N:CD630:@XP_MSG">cntr167.vhd(11)</a><!@TM:1557570937> | Synthesizing work.cnt31.rtl.
<a name=error3></a><font color=red>@E:<a href="@E:CD145:@XP_HELP">CD145</a> : <a href="C:\Users\PC\Documents\1. KTU\1. KTU\2 Semestras\2. SLP\4lab\cntr167.vhd:17:2:17:7:@E:CD145:@XP_MSG">cntr167.vhd(17)</a><!@TM:1557570937> | Formal, "cnt_o", and actual agree on type but not on size</font>
<a name=error4></a><font color=red>@E:<a href="@E:CD145:@XP_HELP">CD145</a> : <a href="C:\Users\PC\Documents\1. KTU\1. KTU\2 Semestras\2. SLP\4lab\top_cntr.vhd:49:1:49:6:@E:CD145:@XP_MSG">top_cntr.vhd(49)</a><!@TM:1557570937> | Formal, "cnt_o", and actual agree on type but not on size</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\PC\Documents\1. KTU\1. KTU\2 Semestras\2. SLP\4lab\cntr23.vhd:11:7:11:12:@N:CD630:@XP_MSG">cntr23.vhd(11)</a><!@TM:1557570937> | Synthesizing work.cnt12.rtl.
<a name=error5></a><font color=red>@E:<a href="@E:CD145:@XP_HELP">CD145</a> : <a href="C:\Users\PC\Documents\1. KTU\1. KTU\2 Semestras\2. SLP\4lab\cntr23.vhd:16:2:16:7:@E:CD145:@XP_MSG">cntr23.vhd(16)</a><!@TM:1557570937> | Formal, "cnt_o", and actual agree on type but not on size</font>
<a name=error6></a><font color=red>@E:<a href="@E:CD145:@XP_HELP">CD145</a> : <a href="C:\Users\PC\Documents\1. KTU\1. KTU\2 Semestras\2. SLP\4lab\top_cntr.vhd:46:1:46:6:@E:CD145:@XP_MSG">top_cntr.vhd(46)</a><!@TM:1557570937> | Formal, "cnt_o", and actual agree on type but not on size</font>
4 errors during synthesis
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat May 11 13:35:37 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat May 11 13:35:37 2019

###########################################################]

</pre></samp></body></html>
