MIG: 10:42:49 : xml_input_file: mig_a.prj
MIG: 10:42:49 : abs: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_a.prj
MIG: 10:42:49 : xml_input_file: mig_a.prj
MIG: 10:42:49 : abs: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_a.prj
MIG: 10:42:49 : In updateAllModelParams
MIG: 10:42:49 : ################# RUNNING MIG BATCH ###################
MIG: 10:42:49 : Writing IN file for 'mig_7series_64bit_800Mhz'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz
MIG: 10:42:49 : synp_flow:  -- synthesis_mode: Other
MIG: 10:42:49 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/_tmp/
MIG: 10:42:49 : vivado_mode: xpg_pa
MIG: 10:42:49 : HDL Language: Verilog
MIG: 10:42:49 : compInfo: true
MIG: 10:42:49 : Vivado Options xc7k325t ffg900 -2
MIG: 10:42:49 : 1: xc7k325t 2: ffg900 3: -2
MIG: 10:42:49 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/xil_txt.out ... 
MIG: 10:42:58 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_a.prj
MIG: 10:42:58 : Component_Name: mig_7series_64bit_800Mhz
MIG: 10:42:58 : Moving mig_7series_64bit_800Mhz.veo ...
MIG: 10:42:58 : Moving mig_7series_64bit_800Mhz_xmdf.tcl ...
MIG: 10:42:58 : Moving mig_7series_64bit_800Mhz ...
MIG: 10:42:58 : XGUI hdlLanguage: Verilog
MIG: 10:42:58 : xgui vivado_mode: xpg_pa
MIG: 10:42:58 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 10:42:58 : Reading /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/mig_7series_64bit_800Mhz.v ...
MIG: 10:42:59 : 1
MIG: 10:42:59 : Inside fn mem: DDR3
MIG: 10:42:59 : QDRII+ Inside fn ui: 200000000
MIG: 10:42:59 : 
MIG: 10:42:59 : 1
MIG: 10:42:59 : 200000000
MIG: 10:42:59 : 
MIG: 10:42:59 :  polarity_value: 1
MIG: 10:42:59 : 
MIG: 10:42:59 : 
MIG: 10:42:59 : 
MIG: 10:42:59 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 10:42:59 : 
MIG: 10:42:59 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 10:42:59 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 10:42:59 : 
MIG: 10:42:59 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 10:42:59 : 
MIG: 10:42:59 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 10:42:59 : 
MIG: 10:42:59 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 10:42:59 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 10:42:59 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 10:42:59 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 10:42:59 : 8
MIG: 10:42:59 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 10:42:59 : 64
MIG: 10:42:59 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 10:42:59 : 8
MIG: 10:42:59 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 10:42:59 : 3
MIG: 10:42:59 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 10:42:59 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 10:42:59 : 
MIG: 10:42:59 :  Valid Param: ECC ==> OFF
MIG: 10:42:59 : 64
MIG: 10:42:59 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 10:42:59 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 10:42:59 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 10:42:59 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 10:42:59 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 10:42:59 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 10:42:59 : 
MIG: 10:42:59 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 10:42:59 : 
MIG: 10:42:59 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 10:42:59 : 28
MIG: 10:42:59 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 10:42:59 : 
MIG: 10:42:59 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 10:42:59 : 
MIG: 10:42:59 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 10:42:59 : 
MIG: 10:42:59 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 10:42:59 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 10:42:59 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 10:42:59 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 10:42:59 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 10:42:59 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 10:42:59 :  Invalid Param: DDR3_AL ==> "0"
MIG: 10:42:59 :  Invalid Param: DDR3_nAL ==> 0
MIG: 10:42:59 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 10:42:59 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 10:42:59 :  Invalid Param: DDR3_CL ==> 11
MIG: 10:42:59 :  Invalid Param: DDR3_CWL ==> 8
MIG: 10:42:59 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 10:42:59 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 10:42:59 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 10:42:59 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 10:42:59 : 
MIG: 10:42:59 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 10:42:59 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 10:42:59 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 10:42:59 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 10:42:59 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 10:42:59 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 10:42:59 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 10:42:59 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 10:42:59 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 10:42:59 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 10:42:59 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 10:42:59 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 10:42:59 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 10:42:59 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 10:42:59 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 10:42:59 :  Invalid Param: DDR3_tRCD ==> 13125
MIG: 10:42:59 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 10:42:59 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 10:42:59 :  Invalid Param: DDR3_tRP ==> 13125
MIG: 10:42:59 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 10:42:59 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 10:42:59 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 10:42:59 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 10:42:59 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 10:42:59 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 10:42:59 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 10:42:59 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 10:42:59 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0111
MIG: 10:42:59 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 10:42:59 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 10:42:59 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 10:42:59 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 10:42:59 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 10:42:59 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 10:42:59 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 10:42:59 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 10:42:59 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 10:42:59 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_CB0_473_FFF
MIG: 10:42:59 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 10:42:59 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_11
MIG: 10:42:59 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_111_110_109_108_107_106_10B_10A_105_104_103_102_101_100
MIG: 10:42:59 :  Invalid Param: DDR3_BANK_MAP ==> 36'h11A_115_114
MIG: 10:42:59 :  Invalid Param: DDR3_CAS_MAP ==> 12'h12A
MIG: 10:42:59 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 10:42:59 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 10:42:59 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_127
MIG: 10:42:59 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_12B
MIG: 10:42:59 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 10:42:59 :  Invalid Param: DDR3_RAS_MAP ==> 12'h125
MIG: 10:42:59 :  Invalid Param: DDR3_WE_MAP ==> 12'h124
MIG: 10:42:59 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_03_02_01_00_23_22_21_20
MIG: 10:42:59 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h200_209_206_203_204_205_202_207
MIG: 10:42:59 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h219_218_214_215_217_212_216_213
MIG: 10:42:59 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h225_224_229_226_223_222_228_227
MIG: 10:42:59 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h238_236_234_233_235_237_232_239
MIG: 10:42:59 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h005_003_000_009_007_006_004_002
MIG: 10:42:59 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h013_012_018_019_015_014_017_016
MIG: 10:42:59 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h023_027_022_029_024_025_028_026
MIG: 10:42:59 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h039_037_033_032_035_034_038_036
MIG: 10:42:59 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:42:59 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:42:59 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:42:59 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:42:59 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:42:59 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:42:59 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:42:59 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:42:59 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:42:59 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:42:59 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_031_021_011_001_231_221_211_201
MIG: 10:42:59 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 10:42:59 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 10:42:59 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 10:42:59 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 10:42:59 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 10:42:59 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 10:42:59 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 10:42:59 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 10:42:59 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 10:42:59 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 10:42:59 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 10:42:59 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 10:42:59 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 10:42:59 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 10:42:59 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 10:42:59 :  Invalid Param: DDR3_IODELAY_GRP ==> "MIG_7SERIES_64BIT_800MHZ_IODELAY_MIG"
MIG: 10:42:59 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 10:42:59 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 10:42:59 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 10:42:59 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 10:42:59 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 10:42:59 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 10:42:59 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 10:42:59 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 10:42:59 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 10:42:59 :  Invalid Param: DDR3_tCK ==> 1250
MIG: 10:42:59 : 4
MIG: 10:42:59 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 10:42:59 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 10:42:59 : 
MIG: 10:42:59 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 10:42:59 : 
MIG: 10:42:59 :  Valid Param: C_S_AXI_ID_WIDTH ==> 4
MIG: 10:42:59 : 1073741824
MIG: 10:42:59 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 10:42:59 : 
MIG: 10:42:59 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 10:42:59 : 512
MIG: 10:42:59 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 512
MIG: 10:42:59 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 10:42:59 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 10:42:59 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 10:42:59 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 10:42:59 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 10:42:59 : 
MIG: 10:42:59 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 10:42:59 : 
MIG: 10:42:59 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 10:42:59 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 10:42:59 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 10:42:59 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 10:42:59 : ON
MIG: 10:42:59 :  Valid Param: DDR3_DEBUG_PORT ==> ON
MIG: 10:42:59 : ON
MIG: 10:42:59 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 10:42:59 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 10:42:59 : NOBUF
MIG: 10:42:59 : NONE
MIG: 10:42:59 : 
MIG: 10:42:59 : Same Interface
MIG: 10:43:14 : Running synthesis.xit
MIG: 10:43:14 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 10:43:14 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 10:43:14 : ################# RUNNING MIG BATCH ###################
MIG: 10:43:14 : Writing IN file for 'mig_7series_64bit_800Mhz'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz
MIG: 10:43:14 : synp_flow:  -- synthesis_mode: Other
MIG: 10:43:14 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/_tmp/
MIG: 10:43:14 : vivado_mode: xpg_pa
MIG: 10:43:14 : HDL Language: Verilog
MIG: 10:43:14 : compInfo: false
MIG: 10:43:14 : Vivado Options xc7k325t ffg900 -2
MIG: 10:43:14 : 1: xc7k325t 2: ffg900 3: -2
MIG: 10:43:14 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/xil_txt.out ... 
MIG: 10:43:22 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_a.prj
MIG: 10:43:22 : Component_Name: mig_7series_64bit_800Mhz
MIG: 10:43:22 : Moving mig_7series_64bit_800Mhz.veo ...
MIG: 10:43:22 : Moving mig_7series_64bit_800Mhz_xmdf.tcl ...
MIG: 10:43:22 : Moving mig_7series_64bit_800Mhz ...
MIG: 10:43:22 : Added 85  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/*/*.v /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/*/*.vhd /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/*/*/*.v /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/*/*/*.vhd /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/constraints/*.xdc ..
MIG: 10:43:22 : Running vlog_synth_rpr.xit
MIG: 10:43:22 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 10:43:22 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 10:43:22 : ################# RUNNING MIG BATCH ###################
MIG: 10:43:23 : Writing IN file for 'mig_7series_64bit_800Mhz'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz
MIG: 10:43:23 : synp_flow:  -- synthesis_mode: Other
MIG: 10:43:23 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/_tmp/
MIG: 10:43:23 : vivado_mode: xpg_pa
MIG: 10:43:23 : HDL Language: Verilog
MIG: 10:43:23 : compInfo: false
MIG: 10:43:23 : Vivado Options xc7k325t ffg900 -2
MIG: 10:43:23 : 1: xc7k325t 2: ffg900 3: -2
MIG: 10:43:23 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/xil_txt.out ... 
MIG: 10:43:31 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_a.prj
MIG: 10:43:31 : Component_Name: mig_7series_64bit_800Mhz
MIG: 10:43:31 : Moving mig_7series_64bit_800Mhz.veo ...
MIG: 10:43:31 : Moving mig_7series_64bit_800Mhz_xmdf.tcl ...
MIG: 10:43:31 : Moving mig_7series_64bit_800Mhz ...
MIG: 10:43:31 : Added 1  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/mig_7series_64bit_800Mhz.v ..
MIG: 10:43:31 : Running implementation.xit
MIG: 10:43:31 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 10:43:31 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 10:43:31 : ################# RUNNING MIG BATCH ###################
MIG: 10:43:31 : Writing IN file for 'mig_7series_64bit_800Mhz'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz
MIG: 10:43:31 : synp_flow:  -- synthesis_mode: Other
MIG: 10:43:31 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/_tmp/
MIG: 10:43:31 : vivado_mode: xpg_pa
MIG: 10:43:31 : HDL Language: Verilog
MIG: 10:43:31 : compInfo: false
MIG: 10:43:31 : Vivado Options xc7k325t ffg900 -2
MIG: 10:43:31 : 1: xc7k325t 2: ffg900 3: -2
MIG: 10:43:31 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/xil_txt.out ... 
MIG: 10:43:40 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_a.prj
MIG: 10:43:40 : Component_Name: mig_7series_64bit_800Mhz
MIG: 10:43:40 : Moving mig_7series_64bit_800Mhz.veo ...
MIG: 10:43:40 : Moving mig_7series_64bit_800Mhz_xmdf.tcl ...
MIG: 10:43:40 : Moving mig_7series_64bit_800Mhz ...
MIG: 10:43:40 : Added 1  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/constraints/*.xdc ..
MIG: 10:43:40 : Running vlog_synth_rpr.xit
MIG: 10:43:40 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 10:43:40 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 10:43:40 : ################# RUNNING MIG BATCH ###################
MIG: 10:43:40 : Writing IN file for 'mig_7series_64bit_800Mhz'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz
MIG: 10:43:40 : synp_flow:  -- synthesis_mode: Other
MIG: 10:43:40 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/_tmp/
MIG: 10:43:40 : vivado_mode: xpg_pa
MIG: 10:43:40 : HDL Language: Verilog
MIG: 10:43:40 : compInfo: false
MIG: 10:43:40 : Vivado Options xc7k325t ffg900 -2
MIG: 10:43:40 : 1: xc7k325t 2: ffg900 3: -2
MIG: 10:43:40 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/xil_txt.out ... 
MIG: 10:43:49 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_a.prj
MIG: 10:43:49 : Component_Name: mig_7series_64bit_800Mhz
MIG: 10:43:49 : Moving mig_7series_64bit_800Mhz.veo ...
MIG: 10:43:49 : Moving mig_7series_64bit_800Mhz_xmdf.tcl ...
MIG: 10:43:49 : Moving mig_7series_64bit_800Mhz ...
MIG: 10:43:49 : Added 1  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/mig_7series_64bit_800Mhz.v ..
MIG: 10:43:49 : Running simulation.xit
MIG: 10:43:49 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 10:43:49 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 10:43:49 : ################# RUNNING MIG BATCH ###################
MIG: 10:43:49 : Writing IN file for 'mig_7series_64bit_800Mhz'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz
MIG: 10:43:49 : synp_flow:  -- synthesis_mode: Other
MIG: 10:43:49 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/_tmp/
MIG: 10:43:49 : vivado_mode: xpg_pa
MIG: 10:43:49 : HDL Language: Verilog
MIG: 10:43:49 : compInfo: false
MIG: 10:43:49 : Vivado Options xc7k325t ffg900 -2
MIG: 10:43:49 : 1: xc7k325t 2: ffg900 3: -2
MIG: 10:43:49 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/xil_txt.out ... 
MIG: 10:43:58 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_a.prj
MIG: 10:43:58 : Component_Name: mig_7series_64bit_800Mhz
MIG: 10:43:58 : Moving mig_7series_64bit_800Mhz.veo ...
MIG: 10:43:58 : Moving mig_7series_64bit_800Mhz_xmdf.tcl ...
MIG: 10:43:58 : Moving mig_7series_64bit_800Mhz ...
MIG: 10:43:58 : Added 89  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/*/*.v /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/example_design/*/*/*.v /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/*/*.vhd /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/example_design/*/*/*.vhd ..
MIG: 10:43:58 : Running vlog_sim_rpr.xit
MIG: 10:43:58 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 10:43:58 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 10:43:58 : ################# RUNNING MIG BATCH ###################
MIG: 10:43:58 : Writing IN file for 'mig_7series_64bit_800Mhz'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz
MIG: 10:43:58 : synp_flow:  -- synthesis_mode: Other
MIG: 10:43:58 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/_tmp/
MIG: 10:43:58 : vivado_mode: xpg_pa
MIG: 10:43:58 : HDL Language: Verilog
MIG: 10:43:58 : compInfo: false
MIG: 10:43:58 : Vivado Options xc7k325t ffg900 -2
MIG: 10:43:58 : 1: xc7k325t 2: ffg900 3: -2
MIG: 10:43:58 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/xil_txt.out ... 
MIG: 10:44:07 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_a.prj
MIG: 10:44:07 : Component_Name: mig_7series_64bit_800Mhz
MIG: 10:44:07 : Moving mig_7series_64bit_800Mhz.veo ...
MIG: 10:44:07 : Moving mig_7series_64bit_800Mhz_xmdf.tcl ...
MIG: 10:44:07 : Moving mig_7series_64bit_800Mhz ...
MIG: 10:44:07 : Added 1  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/mig_7series_64bit_800Mhz_sim.v ..
MIG: 10:44:07 : Running vlog_sim_rpr.xit
MIG: 10:44:07 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 10:44:07 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 10:44:07 : ################# RUNNING MIG BATCH ###################
MIG: 10:44:07 : Writing IN file for 'mig_7series_64bit_800Mhz'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz
MIG: 10:44:07 : synp_flow:  -- synthesis_mode: Other
MIG: 10:44:07 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/_tmp/
MIG: 10:44:07 : vivado_mode: xpg_pa
MIG: 10:44:07 : HDL Language: Verilog
MIG: 10:44:07 : compInfo: false
MIG: 10:44:07 : Vivado Options xc7k325t ffg900 -2
MIG: 10:44:07 : 1: xc7k325t 2: ffg900 3: -2
MIG: 10:44:07 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/xil_txt.out ... 
MIG: 10:44:15 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_a.prj
MIG: 10:44:15 : Component_Name: mig_7series_64bit_800Mhz
MIG: 10:44:15 : Moving mig_7series_64bit_800Mhz.veo ...
MIG: 10:44:15 : Moving mig_7series_64bit_800Mhz_xmdf.tcl ...
MIG: 10:44:15 : Moving mig_7series_64bit_800Mhz ...
MIG: 10:44:15 : Added 1  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/mig_7series_64bit_800Mhz_sim.v ..
MIG: 10:50:00 : xml_input_file: mig_a.prj
MIG: 10:50:00 : abs: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_a.prj
MIG: 10:50:00 : xml_input_file: mig_a.prj
MIG: 10:50:00 : abs: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_a.prj
MIG: 10:50:00 : ################# RUNNING MIG BATCH ###################
MIG: 10:50:00 : Writing IN file for 'mig_7series_64bit_800Mhz'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz
MIG: 10:50:00 : synp_flow:  -- synthesis_mode: Other
MIG: 10:50:00 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/_tmp/
MIG: 10:50:00 : vivado_mode: xpg_pa
MIG: 10:50:00 : HDL Language: Verilog
MIG: 10:50:00 : compInfo: false
MIG: 10:50:00 : Vivado Options xc7k325t ffg900 -2
MIG: 10:50:00 : 1: xc7k325t 2: ffg900 3: -2
MIG: 10:50:00 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/xil_txt.out ... 
MIG: 10:50:09 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_a.prj
MIG: 10:50:09 : Component_Name: mig_7series_64bit_800Mhz
MIG: 10:50:09 : Moving mig_7series_64bit_800Mhz.veo ...
MIG: 10:50:09 : Moving mig_7series_64bit_800Mhz_xmdf.tcl ...
MIG: 10:50:09 : Moving mig_7series_64bit_800Mhz ...
MIG: 10:50:09 : Running synthesis.xit
MIG: 10:50:09 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 10:50:09 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 10:50:09 : ################# RUNNING MIG BATCH ###################
MIG: 10:50:09 : Writing IN file for 'mig_7series_64bit_800Mhz'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz
MIG: 10:50:09 : synp_flow:  -- synthesis_mode: Other
MIG: 10:50:09 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/_tmp/
MIG: 10:50:09 : vivado_mode: xpg_pa
MIG: 10:50:09 : HDL Language: Verilog
MIG: 10:50:09 : compInfo: false
MIG: 10:50:09 : Vivado Options xc7k325t ffg900 -2
MIG: 10:50:09 : 1: xc7k325t 2: ffg900 3: -2
MIG: 10:50:09 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/xil_txt.out ... 
MIG: 10:50:18 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_a.prj
MIG: 10:50:18 : Component_Name: mig_7series_64bit_800Mhz
MIG: 10:50:18 : Moving mig_7series_64bit_800Mhz.veo ...
MIG: 10:50:18 : Moving mig_7series_64bit_800Mhz_xmdf.tcl ...
MIG: 10:50:18 : Moving mig_7series_64bit_800Mhz ...
MIG: 10:50:18 : Added 85  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/*/*.v /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/*/*.vhd /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/*/*/*.v /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/*/*/*.vhd /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/constraints/*.xdc ..
MIG: 10:50:18 : Running vlog_synth_rpr.xit
MIG: 10:50:18 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 10:50:18 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 10:50:18 : ################# RUNNING MIG BATCH ###################
MIG: 10:50:18 : Writing IN file for 'mig_7series_64bit_800Mhz'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz
MIG: 10:50:18 : synp_flow:  -- synthesis_mode: Other
MIG: 10:50:18 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/_tmp/
MIG: 10:50:18 : vivado_mode: xpg_pa
MIG: 10:50:18 : HDL Language: Verilog
MIG: 10:50:18 : compInfo: false
MIG: 10:50:18 : Vivado Options xc7k325t ffg900 -2
MIG: 10:50:18 : 1: xc7k325t 2: ffg900 3: -2
MIG: 10:50:18 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/xil_txt.out ... 
MIG: 10:50:27 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_a.prj
MIG: 10:50:27 : Component_Name: mig_7series_64bit_800Mhz
MIG: 10:50:27 : Moving mig_7series_64bit_800Mhz.veo ...
MIG: 10:50:27 : Moving mig_7series_64bit_800Mhz_xmdf.tcl ...
MIG: 10:50:27 : Moving mig_7series_64bit_800Mhz ...
MIG: 10:50:27 : Added 1  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/mig_7series_64bit_800Mhz.v ..
MIG: 10:50:27 : Running implementation.xit
MIG: 10:50:27 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 10:50:27 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 10:50:27 : ################# RUNNING MIG BATCH ###################
MIG: 10:50:27 : Writing IN file for 'mig_7series_64bit_800Mhz'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz
MIG: 10:50:27 : synp_flow:  -- synthesis_mode: Other
MIG: 10:50:27 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/_tmp/
MIG: 10:50:27 : vivado_mode: xpg_pa
MIG: 10:50:27 : HDL Language: Verilog
MIG: 10:50:27 : compInfo: false
MIG: 10:50:27 : Vivado Options xc7k325t ffg900 -2
MIG: 10:50:27 : 1: xc7k325t 2: ffg900 3: -2
MIG: 10:50:27 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/xil_txt.out ... 
MIG: 10:50:36 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_a.prj
MIG: 10:50:36 : Component_Name: mig_7series_64bit_800Mhz
MIG: 10:50:36 : Moving mig_7series_64bit_800Mhz.veo ...
MIG: 10:50:36 : Moving mig_7series_64bit_800Mhz_xmdf.tcl ...
MIG: 10:50:36 : Moving mig_7series_64bit_800Mhz ...
MIG: 10:50:36 : Added 1  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/constraints/*.xdc ..
MIG: 10:50:36 : Running vlog_synth_rpr.xit
MIG: 10:50:36 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 10:50:36 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 10:50:36 : ################# RUNNING MIG BATCH ###################
MIG: 10:50:36 : Writing IN file for 'mig_7series_64bit_800Mhz'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz
MIG: 10:50:36 : synp_flow:  -- synthesis_mode: Other
MIG: 10:50:36 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/_tmp/
MIG: 10:50:36 : vivado_mode: xpg_pa
MIG: 10:50:36 : HDL Language: Verilog
MIG: 10:50:36 : compInfo: false
MIG: 10:50:36 : Vivado Options xc7k325t ffg900 -2
MIG: 10:50:36 : 1: xc7k325t 2: ffg900 3: -2
MIG: 10:50:36 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/xil_txt.out ... 
MIG: 10:50:44 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_a.prj
MIG: 10:50:44 : Component_Name: mig_7series_64bit_800Mhz
MIG: 10:50:44 : Moving mig_7series_64bit_800Mhz.veo ...
MIG: 10:50:44 : Moving mig_7series_64bit_800Mhz_xmdf.tcl ...
MIG: 10:50:44 : Moving mig_7series_64bit_800Mhz ...
MIG: 10:50:44 : Added 1  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/mig_7series_64bit_800Mhz.v ..
MIG: 10:50:45 : Running simulation.xit
MIG: 10:50:45 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 10:50:45 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 10:50:45 : ################# RUNNING MIG BATCH ###################
MIG: 10:50:45 : Writing IN file for 'mig_7series_64bit_800Mhz'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz
MIG: 10:50:45 : synp_flow:  -- synthesis_mode: Other
MIG: 10:50:45 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/_tmp/
MIG: 10:50:45 : vivado_mode: xpg_pa
MIG: 10:50:45 : HDL Language: Verilog
MIG: 10:50:45 : compInfo: false
MIG: 10:50:45 : Vivado Options xc7k325t ffg900 -2
MIG: 10:50:45 : 1: xc7k325t 2: ffg900 3: -2
MIG: 10:50:45 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/xil_txt.out ... 
MIG: 10:50:53 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_a.prj
MIG: 10:50:53 : Component_Name: mig_7series_64bit_800Mhz
MIG: 10:50:53 : Moving mig_7series_64bit_800Mhz.veo ...
MIG: 10:50:53 : Moving mig_7series_64bit_800Mhz_xmdf.tcl ...
MIG: 10:50:53 : Moving mig_7series_64bit_800Mhz ...
MIG: 10:50:54 : Added 89  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/*/*.v /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/example_design/*/*/*.v /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/*/*.vhd /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/example_design/*/*/*.vhd ..
MIG: 10:50:54 : Running vlog_sim_rpr.xit
MIG: 10:50:54 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 10:50:54 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 10:50:54 : ################# RUNNING MIG BATCH ###################
MIG: 10:50:54 : Writing IN file for 'mig_7series_64bit_800Mhz'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz
MIG: 10:50:54 : synp_flow:  -- synthesis_mode: Other
MIG: 10:50:54 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/_tmp/
MIG: 10:50:54 : vivado_mode: xpg_pa
MIG: 10:50:54 : HDL Language: Verilog
MIG: 10:50:54 : compInfo: false
MIG: 10:50:54 : Vivado Options xc7k325t ffg900 -2
MIG: 10:50:54 : 1: xc7k325t 2: ffg900 3: -2
MIG: 10:50:54 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/xil_txt.out ... 
MIG: 10:51:02 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_a.prj
MIG: 10:51:02 : Component_Name: mig_7series_64bit_800Mhz
MIG: 10:51:02 : Moving mig_7series_64bit_800Mhz.veo ...
MIG: 10:51:02 : Moving mig_7series_64bit_800Mhz_xmdf.tcl ...
MIG: 10:51:02 : Moving mig_7series_64bit_800Mhz ...
MIG: 10:51:02 : Added 1  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/mig_7series_64bit_800Mhz_sim.v ..
MIG: 10:51:02 : Running vlog_sim_rpr.xit
MIG: 10:51:02 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 10:51:02 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 10:51:02 : ################# RUNNING MIG BATCH ###################
MIG: 10:51:02 : Writing IN file for 'mig_7series_64bit_800Mhz'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz
MIG: 10:51:02 : synp_flow:  -- synthesis_mode: Other
MIG: 10:51:02 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/_tmp/
MIG: 10:51:02 : vivado_mode: xpg_pa
MIG: 10:51:02 : HDL Language: Verilog
MIG: 10:51:02 : compInfo: false
MIG: 10:51:02 : Vivado Options xc7k325t ffg900 -2
MIG: 10:51:02 : 1: xc7k325t 2: ffg900 3: -2
MIG: 10:51:02 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/xil_txt.out ... 
MIG: 10:51:11 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_a.prj
MIG: 10:51:11 : Component_Name: mig_7series_64bit_800Mhz
MIG: 10:51:11 : Moving mig_7series_64bit_800Mhz.veo ...
MIG: 10:51:11 : Moving mig_7series_64bit_800Mhz_xmdf.tcl ...
MIG: 10:51:11 : Moving mig_7series_64bit_800Mhz ...
MIG: 10:51:11 : Added 1  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/mig_7series_64bit_800Mhz_sim.v ..
MIG: 10:51:12 : Running implementation.xit
MIG: 10:51:12 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 10:51:12 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 10:51:12 : ################# RUNNING MIG BATCH ###################
MIG: 10:51:12 : Writing IN file for 'mig_7series_64bit_800Mhz'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz
MIG: 10:51:12 : synp_flow:  -- synthesis_mode: Other
MIG: 10:51:12 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/_tmp/
MIG: 10:51:12 : vivado_mode: xpg_pa
MIG: 10:51:12 : HDL Language: Verilog
MIG: 10:51:12 : compInfo: false
MIG: 10:51:12 : Vivado Options xc7k325t ffg900 -2
MIG: 10:51:12 : 1: xc7k325t 2: ffg900 3: -2
MIG: 10:51:12 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/xil_txt.out ... 
MIG: 10:51:20 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_a.prj
MIG: 10:51:20 : Component_Name: mig_7series_64bit_800Mhz
MIG: 10:51:20 : Moving mig_7series_64bit_800Mhz.veo ...
MIG: 10:51:20 : Moving mig_7series_64bit_800Mhz_xmdf.tcl ...
MIG: 10:51:20 : Moving mig_7series_64bit_800Mhz ...
MIG: 10:51:20 : Added 1  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/constraints/*.xdc ..
MIG: 11:02:55 : xml_input_file: mig_a.prj
MIG: 11:02:55 : abs: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_a.prj
MIG: 11:02:55 : xml_input_file: mig_a.prj
MIG: 11:02:55 : abs: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_a.prj
MIG: 11:02:56 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 11:02:56 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 11:02:56 : ################# RUNNING MIG BATCH ###################
MIG: 11:02:56 : Writing IN file for 'mig_7series_64bit_800Mhz'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz
MIG: 11:02:56 : synp_flow:  -- synthesis_mode: Other
MIG: 11:02:56 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/_tmp/
MIG: 11:02:56 : vivado_mode: xpg_pa
MIG: 11:02:56 : HDL Language: Verilog
MIG: 11:02:56 : compInfo: false
MIG: 11:02:56 : Vivado Options xc7k325t ffg900 -2
MIG: 11:02:56 : 1: xc7k325t 2: ffg900 3: -2
MIG: 11:02:56 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/xil_txt.out ... 
MIG: 11:03:05 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_a.prj
MIG: 11:03:05 : Component_Name: mig_7series_64bit_800Mhz
MIG: 11:03:05 : Moving mig_7series_64bit_800Mhz.veo ...
MIG: 11:03:05 : Moving mig_7series_64bit_800Mhz_xmdf.tcl ...
MIG: 11:03:05 : Moving mig_7series_64bit_800Mhz ...
MIG: 11:03:05 : Running synthesis.xit
MIG: 11:03:05 : ################# RUNNING MIG BATCH ###################
MIG: 11:03:05 : Writing IN file for 'mig_7series_64bit_800Mhz'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz
MIG: 11:03:05 : synp_flow:  -- synthesis_mode: Other
MIG: 11:03:05 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/_tmp/
MIG: 11:03:05 : vivado_mode: xpg_pa
MIG: 11:03:05 : HDL Language: Verilog
MIG: 11:03:05 : compInfo: false
MIG: 11:03:05 : Vivado Options xc7k325t ffg900 -2
MIG: 11:03:05 : 1: xc7k325t 2: ffg900 3: -2
MIG: 11:03:05 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/xil_txt.out ... 
MIG: 11:03:14 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_a.prj
MIG: 11:03:14 : Component_Name: mig_7series_64bit_800Mhz
MIG: 11:03:14 : Moving mig_7series_64bit_800Mhz.veo ...
MIG: 11:03:14 : Moving mig_7series_64bit_800Mhz_xmdf.tcl ...
MIG: 11:03:14 : Moving mig_7series_64bit_800Mhz ...
MIG: 11:03:14 : Added 85  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/*/*.v /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/*/*.vhd /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/*/*/*.v /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/*/*/*.vhd /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/constraints/*.xdc ..
MIG: 11:03:14 : Running vlog_synth_rpr.xit
MIG: 11:03:14 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 11:03:14 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 11:03:14 : ################# RUNNING MIG BATCH ###################
MIG: 11:03:14 : Writing IN file for 'mig_7series_64bit_800Mhz'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz
MIG: 11:03:14 : synp_flow:  -- synthesis_mode: Other
MIG: 11:03:14 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/_tmp/
MIG: 11:03:14 : vivado_mode: xpg_pa
MIG: 11:03:14 : HDL Language: Verilog
MIG: 11:03:14 : compInfo: false
MIG: 11:03:14 : Vivado Options xc7k325t ffg900 -2
MIG: 11:03:14 : 1: xc7k325t 2: ffg900 3: -2
MIG: 11:03:14 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/xil_txt.out ... 
MIG: 11:03:23 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_a.prj
MIG: 11:03:23 : Component_Name: mig_7series_64bit_800Mhz
MIG: 11:03:23 : Moving mig_7series_64bit_800Mhz.veo ...
MIG: 11:03:23 : Moving mig_7series_64bit_800Mhz_xmdf.tcl ...
MIG: 11:03:23 : Moving mig_7series_64bit_800Mhz ...
MIG: 11:03:23 : Added 1  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/mig_7series_64bit_800Mhz.v ..
MIG: 11:03:23 : Running implementation.xit
MIG: 11:03:23 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 11:03:23 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 11:03:23 : ################# RUNNING MIG BATCH ###################
MIG: 11:03:23 : Writing IN file for 'mig_7series_64bit_800Mhz'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz
MIG: 11:03:23 : synp_flow:  -- synthesis_mode: Other
MIG: 11:03:23 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/_tmp/
MIG: 11:03:23 : vivado_mode: xpg_pa
MIG: 11:03:23 : HDL Language: Verilog
MIG: 11:03:23 : compInfo: false
MIG: 11:03:23 : Vivado Options xc7k325t ffg900 -2
MIG: 11:03:23 : 1: xc7k325t 2: ffg900 3: -2
MIG: 11:03:23 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/xil_txt.out ... 
MIG: 11:03:31 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_a.prj
MIG: 11:03:31 : Component_Name: mig_7series_64bit_800Mhz
MIG: 11:03:31 : Moving mig_7series_64bit_800Mhz.veo ...
MIG: 11:03:31 : Moving mig_7series_64bit_800Mhz_xmdf.tcl ...
MIG: 11:03:31 : Moving mig_7series_64bit_800Mhz ...
MIG: 11:03:31 : Added 1  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/constraints/*.xdc ..
MIG: 11:03:31 : Running vlog_synth_rpr.xit
MIG: 11:03:31 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 11:03:31 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 11:03:31 : ################# RUNNING MIG BATCH ###################
MIG: 11:03:31 : Writing IN file for 'mig_7series_64bit_800Mhz'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz
MIG: 11:03:31 : synp_flow:  -- synthesis_mode: Other
MIG: 11:03:31 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/_tmp/
MIG: 11:03:31 : vivado_mode: xpg_pa
MIG: 11:03:31 : HDL Language: Verilog
MIG: 11:03:31 : compInfo: false
MIG: 11:03:31 : Vivado Options xc7k325t ffg900 -2
MIG: 11:03:31 : 1: xc7k325t 2: ffg900 3: -2
MIG: 11:03:31 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/xil_txt.out ... 
MIG: 11:03:40 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_a.prj
MIG: 11:03:40 : Component_Name: mig_7series_64bit_800Mhz
MIG: 11:03:40 : Moving mig_7series_64bit_800Mhz.veo ...
MIG: 11:03:40 : Moving mig_7series_64bit_800Mhz_xmdf.tcl ...
MIG: 11:03:40 : Moving mig_7series_64bit_800Mhz ...
MIG: 11:03:40 : Added 1  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/mig_7series_64bit_800Mhz.v ..
MIG: 11:03:41 : Running simulation.xit
MIG: 11:03:41 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 11:03:41 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 11:03:41 : ################# RUNNING MIG BATCH ###################
MIG: 11:03:41 : Writing IN file for 'mig_7series_64bit_800Mhz'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz
MIG: 11:03:41 : synp_flow:  -- synthesis_mode: Other
MIG: 11:03:41 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/_tmp/
MIG: 11:03:41 : vivado_mode: xpg_pa
MIG: 11:03:41 : HDL Language: Verilog
MIG: 11:03:41 : compInfo: false
MIG: 11:03:41 : Vivado Options xc7k325t ffg900 -2
MIG: 11:03:41 : 1: xc7k325t 2: ffg900 3: -2
MIG: 11:03:41 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/xil_txt.out ... 
MIG: 11:03:49 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_a.prj
MIG: 11:03:49 : Component_Name: mig_7series_64bit_800Mhz
MIG: 11:03:49 : Moving mig_7series_64bit_800Mhz.veo ...
MIG: 11:03:49 : Moving mig_7series_64bit_800Mhz_xmdf.tcl ...
MIG: 11:03:49 : Moving mig_7series_64bit_800Mhz ...
MIG: 11:03:49 : Added 89  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/*/*.v /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/example_design/*/*/*.v /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/*/*.vhd /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/example_design/*/*/*.vhd ..
MIG: 11:03:49 : Running vlog_sim_rpr.xit
MIG: 11:03:49 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 11:03:49 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 11:03:49 : ################# RUNNING MIG BATCH ###################
MIG: 11:03:49 : Writing IN file for 'mig_7series_64bit_800Mhz'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz
MIG: 11:03:49 : synp_flow:  -- synthesis_mode: Other
MIG: 11:03:49 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/_tmp/
MIG: 11:03:49 : vivado_mode: xpg_pa
MIG: 11:03:49 : HDL Language: Verilog
MIG: 11:03:49 : compInfo: false
MIG: 11:03:49 : Vivado Options xc7k325t ffg900 -2
MIG: 11:03:49 : 1: xc7k325t 2: ffg900 3: -2
MIG: 11:03:49 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/xil_txt.out ... 
MIG: 11:03:58 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_a.prj
MIG: 11:03:58 : Component_Name: mig_7series_64bit_800Mhz
MIG: 11:03:58 : Moving mig_7series_64bit_800Mhz.veo ...
MIG: 11:03:58 : Moving mig_7series_64bit_800Mhz_xmdf.tcl ...
MIG: 11:03:58 : Moving mig_7series_64bit_800Mhz ...
MIG: 11:03:58 : Added 1  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/mig_7series_64bit_800Mhz_sim.v ..
MIG: 11:03:58 : Running vlog_sim_rpr.xit
MIG: 11:03:58 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 11:03:58 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 11:03:58 : ################# RUNNING MIG BATCH ###################
MIG: 11:03:58 : Writing IN file for 'mig_7series_64bit_800Mhz'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz
MIG: 11:03:58 : synp_flow:  -- synthesis_mode: Other
MIG: 11:03:58 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/_tmp/
MIG: 11:03:58 : vivado_mode: xpg_pa
MIG: 11:03:58 : HDL Language: Verilog
MIG: 11:03:58 : compInfo: false
MIG: 11:03:58 : Vivado Options xc7k325t ffg900 -2
MIG: 11:03:58 : 1: xc7k325t 2: ffg900 3: -2
MIG: 11:03:58 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/xil_txt.out ... 
MIG: 11:04:07 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_a.prj
MIG: 11:04:07 : Component_Name: mig_7series_64bit_800Mhz
MIG: 11:04:07 : Moving mig_7series_64bit_800Mhz.veo ...
MIG: 11:04:07 : Moving mig_7series_64bit_800Mhz_xmdf.tcl ...
MIG: 11:04:07 : Moving mig_7series_64bit_800Mhz ...
MIG: 11:04:07 : Added 1  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/mig_7series_64bit_800Mhz_sim.v ..
MIG: 11:04:07 : Running implementation.xit
MIG: 11:04:07 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 11:04:07 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 11:04:07 : ################# RUNNING MIG BATCH ###################
MIG: 11:04:07 : Writing IN file for 'mig_7series_64bit_800Mhz'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz
MIG: 11:04:07 : synp_flow:  -- synthesis_mode: Other
MIG: 11:04:07 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/_tmp/
MIG: 11:04:07 : vivado_mode: xpg_pa
MIG: 11:04:07 : HDL Language: Verilog
MIG: 11:04:07 : compInfo: false
MIG: 11:04:07 : Vivado Options xc7k325t ffg900 -2
MIG: 11:04:07 : 1: xc7k325t 2: ffg900 3: -2
MIG: 11:04:07 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/xil_txt.out ... 
MIG: 11:04:16 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_a.prj
MIG: 11:04:16 : Component_Name: mig_7series_64bit_800Mhz
MIG: 11:04:16 : Moving mig_7series_64bit_800Mhz.veo ...
MIG: 11:04:16 : Moving mig_7series_64bit_800Mhz_xmdf.tcl ...
MIG: 11:04:16 : Moving mig_7series_64bit_800Mhz ...
MIG: 11:04:16 : Added 1  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/constraints/*.xdc ..
MIG: 17:01:22 : xml_input_file: mig_a.prj
MIG: 17:01:22 : abs: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_a.prj
MIG: 17:01:22 : xml_input_file: mig_a.prj
MIG: 17:01:22 : abs: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_a.prj
MIG: 17:01:23 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 17:01:23 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 17:01:23 : ################# RUNNING MIG BATCH ###################
MIG: 17:01:23 : Writing IN file for 'mig_7series_64bit_800Mhz'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz
MIG: 17:01:23 : synp_flow:  -- synthesis_mode: Other
MIG: 17:01:23 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/_tmp/
MIG: 17:01:23 : vivado_mode: xpg_pa
MIG: 17:01:23 : HDL Language: Verilog
MIG: 17:01:23 : compInfo: false
MIG: 17:01:23 : Vivado Options xc7k325t ffg900 -2
MIG: 17:01:23 : 1: xc7k325t 2: ffg900 3: -2
MIG: 17:01:23 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/xil_txt.out ... 
MIG: 17:01:32 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_a.prj
MIG: 17:01:32 : Component_Name: mig_7series_64bit_800Mhz
MIG: 17:01:32 : Moving mig_7series_64bit_800Mhz.veo ...
MIG: 17:01:32 : Moving mig_7series_64bit_800Mhz_xmdf.tcl ...
MIG: 17:01:32 : Moving mig_7series_64bit_800Mhz ...
MIG: 17:01:32 : Running synthesis.xit
MIG: 17:01:32 : ################# RUNNING MIG BATCH ###################
MIG: 17:01:32 : Writing IN file for 'mig_7series_64bit_800Mhz'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz
MIG: 17:01:32 : synp_flow:  -- synthesis_mode: Other
MIG: 17:01:32 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/_tmp/
MIG: 17:01:32 : vivado_mode: xpg_pa
MIG: 17:01:32 : HDL Language: Verilog
MIG: 17:01:32 : compInfo: false
MIG: 17:01:32 : Vivado Options xc7k325t ffg900 -2
MIG: 17:01:32 : 1: xc7k325t 2: ffg900 3: -2
MIG: 17:01:32 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/xil_txt.out ... 
MIG: 17:01:41 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_a.prj
MIG: 17:01:41 : Component_Name: mig_7series_64bit_800Mhz
MIG: 17:01:41 : Moving mig_7series_64bit_800Mhz.veo ...
MIG: 17:01:41 : Moving mig_7series_64bit_800Mhz_xmdf.tcl ...
MIG: 17:01:41 : Moving mig_7series_64bit_800Mhz ...
MIG: 17:01:41 : Added 85  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/*/*.v /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/*/*.vhd /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/*/*/*.v /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/*/*/*.vhd /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/constraints/*.xdc ..
MIG: 17:01:41 : Running vlog_synth_rpr.xit
MIG: 17:01:41 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 17:01:41 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 17:01:41 : ################# RUNNING MIG BATCH ###################
MIG: 17:01:41 : Writing IN file for 'mig_7series_64bit_800Mhz'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz
MIG: 17:01:41 : synp_flow:  -- synthesis_mode: Other
MIG: 17:01:41 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/_tmp/
MIG: 17:01:41 : vivado_mode: xpg_pa
MIG: 17:01:41 : HDL Language: Verilog
MIG: 17:01:41 : compInfo: false
MIG: 17:01:41 : Vivado Options xc7k325t ffg900 -2
MIG: 17:01:41 : 1: xc7k325t 2: ffg900 3: -2
MIG: 17:01:41 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/xil_txt.out ... 
MIG: 17:01:50 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_a.prj
MIG: 17:01:50 : Component_Name: mig_7series_64bit_800Mhz
MIG: 17:01:50 : Moving mig_7series_64bit_800Mhz.veo ...
MIG: 17:01:50 : Moving mig_7series_64bit_800Mhz_xmdf.tcl ...
MIG: 17:01:50 : Moving mig_7series_64bit_800Mhz ...
MIG: 17:01:50 : Added 1  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/mig_7series_64bit_800Mhz.v ..
MIG: 17:01:50 : Running implementation.xit
MIG: 17:01:50 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 17:01:50 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 17:01:50 : ################# RUNNING MIG BATCH ###################
MIG: 17:01:50 : Writing IN file for 'mig_7series_64bit_800Mhz'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz
MIG: 17:01:50 : synp_flow:  -- synthesis_mode: Other
MIG: 17:01:50 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/_tmp/
MIG: 17:01:50 : vivado_mode: xpg_pa
MIG: 17:01:50 : HDL Language: Verilog
MIG: 17:01:50 : compInfo: false
MIG: 17:01:50 : Vivado Options xc7k325t ffg900 -2
MIG: 17:01:50 : 1: xc7k325t 2: ffg900 3: -2
MIG: 17:01:50 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/xil_txt.out ... 
MIG: 17:01:58 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_a.prj
MIG: 17:01:58 : Component_Name: mig_7series_64bit_800Mhz
MIG: 17:01:58 : Moving mig_7series_64bit_800Mhz.veo ...
MIG: 17:01:58 : Moving mig_7series_64bit_800Mhz_xmdf.tcl ...
MIG: 17:01:58 : Moving mig_7series_64bit_800Mhz ...
MIG: 17:01:58 : Added 1  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/constraints/*.xdc ..
MIG: 17:01:59 : Running vlog_synth_rpr.xit
MIG: 17:01:59 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 17:01:59 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 17:01:59 : ################# RUNNING MIG BATCH ###################
MIG: 17:01:59 : Writing IN file for 'mig_7series_64bit_800Mhz'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz
MIG: 17:01:59 : synp_flow:  -- synthesis_mode: Other
MIG: 17:01:59 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/_tmp/
MIG: 17:01:59 : vivado_mode: xpg_pa
MIG: 17:01:59 : HDL Language: Verilog
MIG: 17:01:59 : compInfo: false
MIG: 17:01:59 : Vivado Options xc7k325t ffg900 -2
MIG: 17:01:59 : 1: xc7k325t 2: ffg900 3: -2
MIG: 17:01:59 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/xil_txt.out ... 
MIG: 17:02:07 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_a.prj
MIG: 17:02:07 : Component_Name: mig_7series_64bit_800Mhz
MIG: 17:02:07 : Moving mig_7series_64bit_800Mhz.veo ...
MIG: 17:02:07 : Moving mig_7series_64bit_800Mhz_xmdf.tcl ...
MIG: 17:02:07 : Moving mig_7series_64bit_800Mhz ...
MIG: 17:02:07 : Added 1  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/mig_7series_64bit_800Mhz.v ..
MIG: 17:02:08 : Running simulation.xit
MIG: 17:02:08 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 17:02:08 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 17:02:08 : ################# RUNNING MIG BATCH ###################
MIG: 17:02:08 : Writing IN file for 'mig_7series_64bit_800Mhz'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz
MIG: 17:02:08 : synp_flow:  -- synthesis_mode: Other
MIG: 17:02:08 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/_tmp/
MIG: 17:02:08 : vivado_mode: xpg_pa
MIG: 17:02:08 : HDL Language: Verilog
MIG: 17:02:08 : compInfo: false
MIG: 17:02:08 : Vivado Options xc7k325t ffg900 -2
MIG: 17:02:08 : 1: xc7k325t 2: ffg900 3: -2
MIG: 17:02:08 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/xil_txt.out ... 
MIG: 17:02:16 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_a.prj
MIG: 17:02:16 : Component_Name: mig_7series_64bit_800Mhz
MIG: 17:02:16 : Moving mig_7series_64bit_800Mhz.veo ...
MIG: 17:02:16 : Moving mig_7series_64bit_800Mhz_xmdf.tcl ...
MIG: 17:02:16 : Moving mig_7series_64bit_800Mhz ...
MIG: 17:02:16 : Added 89  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/*/*.v /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/example_design/*/*/*.v /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/*/*.vhd /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/example_design/*/*/*.vhd ..
MIG: 17:02:16 : Running vlog_sim_rpr.xit
MIG: 17:02:16 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 17:02:16 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 17:02:16 : ################# RUNNING MIG BATCH ###################
MIG: 17:02:16 : Writing IN file for 'mig_7series_64bit_800Mhz'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz
MIG: 17:02:16 : synp_flow:  -- synthesis_mode: Other
MIG: 17:02:16 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/_tmp/
MIG: 17:02:16 : vivado_mode: xpg_pa
MIG: 17:02:16 : HDL Language: Verilog
MIG: 17:02:16 : compInfo: false
MIG: 17:02:16 : Vivado Options xc7k325t ffg900 -2
MIG: 17:02:16 : 1: xc7k325t 2: ffg900 3: -2
MIG: 17:02:16 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/xil_txt.out ... 
MIG: 17:02:25 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_a.prj
MIG: 17:02:25 : Component_Name: mig_7series_64bit_800Mhz
MIG: 17:02:25 : Moving mig_7series_64bit_800Mhz.veo ...
MIG: 17:02:25 : Moving mig_7series_64bit_800Mhz_xmdf.tcl ...
MIG: 17:02:25 : Moving mig_7series_64bit_800Mhz ...
MIG: 17:02:25 : Added 1  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/mig_7series_64bit_800Mhz_sim.v ..
MIG: 17:02:25 : Running vlog_sim_rpr.xit
MIG: 17:02:25 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 17:02:25 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 17:02:25 : ################# RUNNING MIG BATCH ###################
MIG: 17:02:25 : Writing IN file for 'mig_7series_64bit_800Mhz'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz
MIG: 17:02:25 : synp_flow:  -- synthesis_mode: Other
MIG: 17:02:25 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/_tmp/
MIG: 17:02:25 : vivado_mode: xpg_pa
MIG: 17:02:25 : HDL Language: Verilog
MIG: 17:02:25 : compInfo: false
MIG: 17:02:25 : Vivado Options xc7k325t ffg900 -2
MIG: 17:02:25 : 1: xc7k325t 2: ffg900 3: -2
MIG: 17:02:25 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/xil_txt.out ... 
MIG: 17:02:34 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_a.prj
MIG: 17:02:34 : Component_Name: mig_7series_64bit_800Mhz
MIG: 17:02:34 : Moving mig_7series_64bit_800Mhz.veo ...
MIG: 17:02:34 : Moving mig_7series_64bit_800Mhz_xmdf.tcl ...
MIG: 17:02:34 : Moving mig_7series_64bit_800Mhz ...
MIG: 17:02:34 : Added 1  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/mig_7series_64bit_800Mhz_sim.v ..
MIG: 17:02:35 : Running implementation.xit
MIG: 17:02:35 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 17:02:35 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 17:02:35 : ################# RUNNING MIG BATCH ###################
MIG: 17:02:35 : Writing IN file for 'mig_7series_64bit_800Mhz'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz
MIG: 17:02:35 : synp_flow:  -- synthesis_mode: Other
MIG: 17:02:35 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/_tmp/
MIG: 17:02:35 : vivado_mode: xpg_pa
MIG: 17:02:35 : HDL Language: Verilog
MIG: 17:02:35 : compInfo: false
MIG: 17:02:35 : Vivado Options xc7k325t ffg900 -2
MIG: 17:02:35 : 1: xc7k325t 2: ffg900 3: -2
MIG: 17:02:35 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/xil_txt.out ... 
MIG: 17:02:43 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_a.prj
MIG: 17:02:43 : Component_Name: mig_7series_64bit_800Mhz
MIG: 17:02:43 : Moving mig_7series_64bit_800Mhz.veo ...
MIG: 17:02:43 : Moving mig_7series_64bit_800Mhz_xmdf.tcl ...
MIG: 17:02:43 : Moving mig_7series_64bit_800Mhz ...
MIG: 17:02:43 : Added 1  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/constraints/*.xdc ..
MIG: 17:41:46 : xml_input_file: mig_a.prj
MIG: 17:41:46 : abs: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_a.prj
MIG: 17:41:46 : xml_input_file: mig_a.prj
MIG: 17:41:46 : abs: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_a.prj
MIG: 17:41:47 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 17:41:47 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 17:41:47 : ################# RUNNING MIG BATCH ###################
MIG: 17:41:47 : Writing IN file for 'mig_7series_64bit_800Mhz'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz
MIG: 17:41:47 : synp_flow:  -- synthesis_mode: Other
MIG: 17:41:47 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/_tmp/
MIG: 17:41:47 : vivado_mode: xpg_pa
MIG: 17:41:47 : HDL Language: Verilog
MIG: 17:41:47 : compInfo: false
MIG: 17:41:47 : Vivado Options xc7k325t ffg900 -2
MIG: 17:41:47 : 1: xc7k325t 2: ffg900 3: -2
MIG: 17:41:47 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/xil_txt.out ... 
MIG: 17:41:56 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_a.prj
MIG: 17:41:56 : Component_Name: mig_7series_64bit_800Mhz
MIG: 17:41:56 : Moving mig_7series_64bit_800Mhz.veo ...
MIG: 17:41:56 : Moving mig_7series_64bit_800Mhz_xmdf.tcl ...
MIG: 17:41:56 : Moving mig_7series_64bit_800Mhz ...
MIG: 17:41:56 : Running synthesis.xit
MIG: 17:41:56 : ################# RUNNING MIG BATCH ###################
MIG: 17:41:56 : Writing IN file for 'mig_7series_64bit_800Mhz'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz
MIG: 17:41:56 : synp_flow:  -- synthesis_mode: Other
MIG: 17:41:56 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/_tmp/
MIG: 17:41:56 : vivado_mode: xpg_pa
MIG: 17:41:56 : HDL Language: Verilog
MIG: 17:41:56 : compInfo: false
MIG: 17:41:56 : Vivado Options xc7k325t ffg900 -2
MIG: 17:41:56 : 1: xc7k325t 2: ffg900 3: -2
MIG: 17:41:56 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/xil_txt.out ... 
MIG: 17:42:05 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_a.prj
MIG: 17:42:05 : Component_Name: mig_7series_64bit_800Mhz
MIG: 17:42:05 : Moving mig_7series_64bit_800Mhz.veo ...
MIG: 17:42:05 : Moving mig_7series_64bit_800Mhz_xmdf.tcl ...
MIG: 17:42:05 : Moving mig_7series_64bit_800Mhz ...
MIG: 17:42:05 : Added 85  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/*/*.v /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/*/*.vhd /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/*/*/*.v /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/*/*/*.vhd /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/constraints/*.xdc ..
MIG: 17:42:05 : Running vlog_synth_rpr.xit
MIG: 17:42:05 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 17:42:05 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 17:42:05 : ################# RUNNING MIG BATCH ###################
MIG: 17:42:05 : Writing IN file for 'mig_7series_64bit_800Mhz'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz
MIG: 17:42:05 : synp_flow:  -- synthesis_mode: Other
MIG: 17:42:05 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/_tmp/
MIG: 17:42:05 : vivado_mode: xpg_pa
MIG: 17:42:05 : HDL Language: Verilog
MIG: 17:42:05 : compInfo: false
MIG: 17:42:05 : Vivado Options xc7k325t ffg900 -2
MIG: 17:42:05 : 1: xc7k325t 2: ffg900 3: -2
MIG: 17:42:05 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/xil_txt.out ... 
MIG: 17:42:14 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_a.prj
MIG: 17:42:14 : Component_Name: mig_7series_64bit_800Mhz
MIG: 17:42:14 : Moving mig_7series_64bit_800Mhz.veo ...
MIG: 17:42:14 : Moving mig_7series_64bit_800Mhz_xmdf.tcl ...
MIG: 17:42:14 : Moving mig_7series_64bit_800Mhz ...
MIG: 17:42:14 : Added 1  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/mig_7series_64bit_800Mhz.v ..
MIG: 17:42:14 : Running implementation.xit
MIG: 17:42:14 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 17:42:14 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 17:42:14 : ################# RUNNING MIG BATCH ###################
MIG: 17:42:14 : Writing IN file for 'mig_7series_64bit_800Mhz'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz
MIG: 17:42:14 : synp_flow:  -- synthesis_mode: Other
MIG: 17:42:14 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/_tmp/
MIG: 17:42:14 : vivado_mode: xpg_pa
MIG: 17:42:14 : HDL Language: Verilog
MIG: 17:42:14 : compInfo: false
MIG: 17:42:14 : Vivado Options xc7k325t ffg900 -2
MIG: 17:42:14 : 1: xc7k325t 2: ffg900 3: -2
MIG: 17:42:14 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/xil_txt.out ... 
MIG: 17:42:23 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_a.prj
MIG: 17:42:23 : Component_Name: mig_7series_64bit_800Mhz
MIG: 17:42:23 : Moving mig_7series_64bit_800Mhz.veo ...
MIG: 17:42:23 : Moving mig_7series_64bit_800Mhz_xmdf.tcl ...
MIG: 17:42:23 : Moving mig_7series_64bit_800Mhz ...
MIG: 17:42:23 : Added 1  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/constraints/*.xdc ..
MIG: 17:42:23 : Running vlog_synth_rpr.xit
MIG: 17:42:23 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 17:42:23 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 17:42:23 : ################# RUNNING MIG BATCH ###################
MIG: 17:42:23 : Writing IN file for 'mig_7series_64bit_800Mhz'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz
MIG: 17:42:23 : synp_flow:  -- synthesis_mode: Other
MIG: 17:42:23 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/_tmp/
MIG: 17:42:23 : vivado_mode: xpg_pa
MIG: 17:42:23 : HDL Language: Verilog
MIG: 17:42:23 : compInfo: false
MIG: 17:42:23 : Vivado Options xc7k325t ffg900 -2
MIG: 17:42:23 : 1: xc7k325t 2: ffg900 3: -2
MIG: 17:42:23 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/xil_txt.out ... 
MIG: 17:42:31 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_a.prj
MIG: 17:42:31 : Component_Name: mig_7series_64bit_800Mhz
MIG: 17:42:31 : Moving mig_7series_64bit_800Mhz.veo ...
MIG: 17:42:31 : Moving mig_7series_64bit_800Mhz_xmdf.tcl ...
MIG: 17:42:31 : Moving mig_7series_64bit_800Mhz ...
MIG: 17:42:31 : Added 1  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/mig_7series_64bit_800Mhz.v ..
MIG: 17:42:32 : Running simulation.xit
MIG: 17:42:32 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 17:42:32 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 17:42:32 : ################# RUNNING MIG BATCH ###################
MIG: 17:42:32 : Writing IN file for 'mig_7series_64bit_800Mhz'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz
MIG: 17:42:32 : synp_flow:  -- synthesis_mode: Other
MIG: 17:42:32 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/_tmp/
MIG: 17:42:32 : vivado_mode: xpg_pa
MIG: 17:42:32 : HDL Language: Verilog
MIG: 17:42:32 : compInfo: false
MIG: 17:42:32 : Vivado Options xc7k325t ffg900 -2
MIG: 17:42:32 : 1: xc7k325t 2: ffg900 3: -2
MIG: 17:42:32 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/xil_txt.out ... 
MIG: 17:42:40 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_a.prj
MIG: 17:42:40 : Component_Name: mig_7series_64bit_800Mhz
MIG: 17:42:40 : Moving mig_7series_64bit_800Mhz.veo ...
MIG: 17:42:40 : Moving mig_7series_64bit_800Mhz_xmdf.tcl ...
MIG: 17:42:40 : Moving mig_7series_64bit_800Mhz ...
MIG: 17:42:41 : Added 89  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/*/*.v /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/example_design/*/*/*.v /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/*/*.vhd /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/example_design/*/*/*.vhd ..
MIG: 17:42:41 : Running vlog_sim_rpr.xit
MIG: 17:42:41 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 17:42:41 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 17:42:41 : ################# RUNNING MIG BATCH ###################
MIG: 17:42:41 : Writing IN file for 'mig_7series_64bit_800Mhz'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz
MIG: 17:42:41 : synp_flow:  -- synthesis_mode: Other
MIG: 17:42:41 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/_tmp/
MIG: 17:42:41 : vivado_mode: xpg_pa
MIG: 17:42:41 : HDL Language: Verilog
MIG: 17:42:41 : compInfo: false
MIG: 17:42:41 : Vivado Options xc7k325t ffg900 -2
MIG: 17:42:41 : 1: xc7k325t 2: ffg900 3: -2
MIG: 17:42:41 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/xil_txt.out ... 
MIG: 17:42:49 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_a.prj
MIG: 17:42:49 : Component_Name: mig_7series_64bit_800Mhz
MIG: 17:42:49 : Moving mig_7series_64bit_800Mhz.veo ...
MIG: 17:42:49 : Moving mig_7series_64bit_800Mhz_xmdf.tcl ...
MIG: 17:42:49 : Moving mig_7series_64bit_800Mhz ...
MIG: 17:42:49 : Added 1  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/mig_7series_64bit_800Mhz_sim.v ..
MIG: 17:42:49 : Running vlog_sim_rpr.xit
MIG: 17:42:49 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 17:42:49 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 17:42:49 : ################# RUNNING MIG BATCH ###################
MIG: 17:42:49 : Writing IN file for 'mig_7series_64bit_800Mhz'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz
MIG: 17:42:49 : synp_flow:  -- synthesis_mode: Other
MIG: 17:42:49 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/_tmp/
MIG: 17:42:49 : vivado_mode: xpg_pa
MIG: 17:42:49 : HDL Language: Verilog
MIG: 17:42:49 : compInfo: false
MIG: 17:42:49 : Vivado Options xc7k325t ffg900 -2
MIG: 17:42:49 : 1: xc7k325t 2: ffg900 3: -2
MIG: 17:42:49 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/xil_txt.out ... 
MIG: 17:42:58 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_a.prj
MIG: 17:42:58 : Component_Name: mig_7series_64bit_800Mhz
MIG: 17:42:58 : Moving mig_7series_64bit_800Mhz.veo ...
MIG: 17:42:58 : Moving mig_7series_64bit_800Mhz_xmdf.tcl ...
MIG: 17:42:58 : Moving mig_7series_64bit_800Mhz ...
MIG: 17:42:58 : Added 1  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/mig_7series_64bit_800Mhz_sim.v ..
MIG: 17:42:59 : Running implementation.xit
MIG: 17:42:59 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 17:42:59 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 17:42:59 : ################# RUNNING MIG BATCH ###################
MIG: 17:42:59 : Writing IN file for 'mig_7series_64bit_800Mhz'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz
MIG: 17:42:59 : synp_flow:  -- synthesis_mode: Other
MIG: 17:42:59 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/_tmp/
MIG: 17:42:59 : vivado_mode: xpg_pa
MIG: 17:42:59 : HDL Language: Verilog
MIG: 17:42:59 : compInfo: false
MIG: 17:42:59 : Vivado Options xc7k325t ffg900 -2
MIG: 17:42:59 : 1: xc7k325t 2: ffg900 3: -2
MIG: 17:42:59 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/xil_txt.out ... 
MIG: 17:43:07 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_a.prj
MIG: 17:43:07 : Component_Name: mig_7series_64bit_800Mhz
MIG: 17:43:07 : Moving mig_7series_64bit_800Mhz.veo ...
MIG: 17:43:07 : Moving mig_7series_64bit_800Mhz_xmdf.tcl ...
MIG: 17:43:07 : Moving mig_7series_64bit_800Mhz ...
MIG: 17:43:07 : Added 1  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/constraints/*.xdc ..
MIG: 18:18:49 : xml_input_file: mig_a.prj
MIG: 18:18:49 : abs: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_a.prj
MIG: 18:18:49 : xml_input_file: mig_a.prj
MIG: 18:18:49 : abs: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_a.prj
MIG: 18:18:49 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 18:18:49 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 18:18:49 : ################# RUNNING MIG BATCH ###################
MIG: 18:18:49 : Writing IN file for 'mig_7series_64bit_800Mhz'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz
MIG: 18:18:49 : synp_flow:  -- synthesis_mode: Other
MIG: 18:18:49 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/_tmp/
MIG: 18:18:49 : vivado_mode: xpg_pa
MIG: 18:18:49 : HDL Language: Verilog
MIG: 18:18:49 : compInfo: false
MIG: 18:18:49 : Vivado Options xc7k325t ffg900 -2
MIG: 18:18:49 : 1: xc7k325t 2: ffg900 3: -2
MIG: 18:18:49 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/xil_txt.out ... 
MIG: 18:18:58 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_a.prj
MIG: 18:18:58 : Component_Name: mig_7series_64bit_800Mhz
MIG: 18:18:58 : Moving mig_7series_64bit_800Mhz.veo ...
MIG: 18:18:58 : Moving mig_7series_64bit_800Mhz_xmdf.tcl ...
MIG: 18:18:58 : Moving mig_7series_64bit_800Mhz ...
MIG: 18:18:59 : Running synthesis.xit
MIG: 18:18:59 : ################# RUNNING MIG BATCH ###################
MIG: 18:18:59 : Writing IN file for 'mig_7series_64bit_800Mhz'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz
MIG: 18:18:59 : synp_flow:  -- synthesis_mode: Other
MIG: 18:18:59 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/_tmp/
MIG: 18:18:59 : vivado_mode: xpg_pa
MIG: 18:18:59 : HDL Language: Verilog
MIG: 18:18:59 : compInfo: false
MIG: 18:18:59 : Vivado Options xc7k325t ffg900 -2
MIG: 18:18:59 : 1: xc7k325t 2: ffg900 3: -2
MIG: 18:18:59 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/xil_txt.out ... 
MIG: 18:19:07 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_a.prj
MIG: 18:19:07 : Component_Name: mig_7series_64bit_800Mhz
MIG: 18:19:07 : Moving mig_7series_64bit_800Mhz.veo ...
MIG: 18:19:07 : Moving mig_7series_64bit_800Mhz_xmdf.tcl ...
MIG: 18:19:07 : Moving mig_7series_64bit_800Mhz ...
MIG: 18:19:07 : Added 85  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/*/*.v /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/*/*.vhd /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/*/*/*.v /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/*/*/*.vhd /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/constraints/*.xdc ..
MIG: 18:19:07 : Running vlog_synth_rpr.xit
MIG: 18:19:07 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 18:19:07 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 18:19:07 : ################# RUNNING MIG BATCH ###################
MIG: 18:19:07 : Writing IN file for 'mig_7series_64bit_800Mhz'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz
MIG: 18:19:07 : synp_flow:  -- synthesis_mode: Other
MIG: 18:19:07 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/_tmp/
MIG: 18:19:07 : vivado_mode: xpg_pa
MIG: 18:19:07 : HDL Language: Verilog
MIG: 18:19:07 : compInfo: false
MIG: 18:19:07 : Vivado Options xc7k325t ffg900 -2
MIG: 18:19:07 : 1: xc7k325t 2: ffg900 3: -2
MIG: 18:19:07 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/xil_txt.out ... 
MIG: 18:19:16 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_a.prj
MIG: 18:19:16 : Component_Name: mig_7series_64bit_800Mhz
MIG: 18:19:16 : Moving mig_7series_64bit_800Mhz.veo ...
MIG: 18:19:16 : Moving mig_7series_64bit_800Mhz_xmdf.tcl ...
MIG: 18:19:16 : Moving mig_7series_64bit_800Mhz ...
MIG: 18:19:16 : Added 1  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/mig_7series_64bit_800Mhz.v ..
MIG: 18:19:16 : Running implementation.xit
MIG: 18:19:16 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 18:19:16 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 18:19:16 : ################# RUNNING MIG BATCH ###################
MIG: 18:19:16 : Writing IN file for 'mig_7series_64bit_800Mhz'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz
MIG: 18:19:16 : synp_flow:  -- synthesis_mode: Other
MIG: 18:19:16 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/_tmp/
MIG: 18:19:16 : vivado_mode: xpg_pa
MIG: 18:19:16 : HDL Language: Verilog
MIG: 18:19:16 : compInfo: false
MIG: 18:19:16 : Vivado Options xc7k325t ffg900 -2
MIG: 18:19:16 : 1: xc7k325t 2: ffg900 3: -2
MIG: 18:19:16 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/xil_txt.out ... 
MIG: 18:19:25 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_a.prj
MIG: 18:19:25 : Component_Name: mig_7series_64bit_800Mhz
MIG: 18:19:25 : Moving mig_7series_64bit_800Mhz.veo ...
MIG: 18:19:25 : Moving mig_7series_64bit_800Mhz_xmdf.tcl ...
MIG: 18:19:25 : Moving mig_7series_64bit_800Mhz ...
MIG: 18:19:25 : Added 1  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/constraints/*.xdc ..
MIG: 18:19:25 : Running vlog_synth_rpr.xit
MIG: 18:19:25 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 18:19:25 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 18:19:25 : ################# RUNNING MIG BATCH ###################
MIG: 18:19:25 : Writing IN file for 'mig_7series_64bit_800Mhz'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz
MIG: 18:19:25 : synp_flow:  -- synthesis_mode: Other
MIG: 18:19:25 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/_tmp/
MIG: 18:19:25 : vivado_mode: xpg_pa
MIG: 18:19:25 : HDL Language: Verilog
MIG: 18:19:25 : compInfo: false
MIG: 18:19:25 : Vivado Options xc7k325t ffg900 -2
MIG: 18:19:25 : 1: xc7k325t 2: ffg900 3: -2
MIG: 18:19:25 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/xil_txt.out ... 
MIG: 18:19:34 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_a.prj
MIG: 18:19:34 : Component_Name: mig_7series_64bit_800Mhz
MIG: 18:19:34 : Moving mig_7series_64bit_800Mhz.veo ...
MIG: 18:19:34 : Moving mig_7series_64bit_800Mhz_xmdf.tcl ...
MIG: 18:19:34 : Moving mig_7series_64bit_800Mhz ...
MIG: 18:19:34 : Added 1  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/mig_7series_64bit_800Mhz.v ..
MIG: 18:19:34 : Running simulation.xit
MIG: 18:19:34 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 18:19:34 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 18:19:34 : ################# RUNNING MIG BATCH ###################
MIG: 18:19:34 : Writing IN file for 'mig_7series_64bit_800Mhz'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz
MIG: 18:19:34 : synp_flow:  -- synthesis_mode: Other
MIG: 18:19:34 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/_tmp/
MIG: 18:19:34 : vivado_mode: xpg_pa
MIG: 18:19:34 : HDL Language: Verilog
MIG: 18:19:34 : compInfo: false
MIG: 18:19:34 : Vivado Options xc7k325t ffg900 -2
MIG: 18:19:34 : 1: xc7k325t 2: ffg900 3: -2
MIG: 18:19:34 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/xil_txt.out ... 
MIG: 18:19:43 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_a.prj
MIG: 18:19:43 : Component_Name: mig_7series_64bit_800Mhz
MIG: 18:19:43 : Moving mig_7series_64bit_800Mhz.veo ...
MIG: 18:19:43 : Moving mig_7series_64bit_800Mhz_xmdf.tcl ...
MIG: 18:19:43 : Moving mig_7series_64bit_800Mhz ...
MIG: 18:19:43 : Added 89  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/*/*.v /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/example_design/*/*/*.v /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/*/*.vhd /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/example_design/*/*/*.vhd ..
MIG: 18:19:43 : Running vlog_sim_rpr.xit
MIG: 18:19:43 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 18:19:43 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 18:19:43 : ################# RUNNING MIG BATCH ###################
MIG: 18:19:43 : Writing IN file for 'mig_7series_64bit_800Mhz'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz
MIG: 18:19:43 : synp_flow:  -- synthesis_mode: Other
MIG: 18:19:43 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/_tmp/
MIG: 18:19:43 : vivado_mode: xpg_pa
MIG: 18:19:43 : HDL Language: Verilog
MIG: 18:19:43 : compInfo: false
MIG: 18:19:43 : Vivado Options xc7k325t ffg900 -2
MIG: 18:19:43 : 1: xc7k325t 2: ffg900 3: -2
MIG: 18:19:43 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/xil_txt.out ... 
MIG: 18:19:52 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_a.prj
MIG: 18:19:52 : Component_Name: mig_7series_64bit_800Mhz
MIG: 18:19:52 : Moving mig_7series_64bit_800Mhz.veo ...
MIG: 18:19:52 : Moving mig_7series_64bit_800Mhz_xmdf.tcl ...
MIG: 18:19:52 : Moving mig_7series_64bit_800Mhz ...
MIG: 18:19:52 : Added 1  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/mig_7series_64bit_800Mhz_sim.v ..
MIG: 18:19:52 : Running vlog_sim_rpr.xit
MIG: 18:19:52 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 18:19:52 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 18:19:52 : ################# RUNNING MIG BATCH ###################
MIG: 18:19:52 : Writing IN file for 'mig_7series_64bit_800Mhz'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz
MIG: 18:19:52 : synp_flow:  -- synthesis_mode: Other
MIG: 18:19:52 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/_tmp/
MIG: 18:19:52 : vivado_mode: xpg_pa
MIG: 18:19:52 : HDL Language: Verilog
MIG: 18:19:52 : compInfo: false
MIG: 18:19:52 : Vivado Options xc7k325t ffg900 -2
MIG: 18:19:52 : 1: xc7k325t 2: ffg900 3: -2
MIG: 18:19:52 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/xil_txt.out ... 
MIG: 18:20:00 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_a.prj
MIG: 18:20:00 : Component_Name: mig_7series_64bit_800Mhz
MIG: 18:20:00 : Moving mig_7series_64bit_800Mhz.veo ...
MIG: 18:20:00 : Moving mig_7series_64bit_800Mhz_xmdf.tcl ...
MIG: 18:20:00 : Moving mig_7series_64bit_800Mhz ...
MIG: 18:20:00 : Added 1  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/mig_7series_64bit_800Mhz_sim.v ..
MIG: 18:20:01 : Running implementation.xit
MIG: 18:20:01 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 18:20:01 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 18:20:01 : ################# RUNNING MIG BATCH ###################
MIG: 18:20:01 : Writing IN file for 'mig_7series_64bit_800Mhz'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz
MIG: 18:20:01 : synp_flow:  -- synthesis_mode: Other
MIG: 18:20:01 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/_tmp/
MIG: 18:20:01 : vivado_mode: xpg_pa
MIG: 18:20:01 : HDL Language: Verilog
MIG: 18:20:01 : compInfo: false
MIG: 18:20:01 : Vivado Options xc7k325t ffg900 -2
MIG: 18:20:01 : 1: xc7k325t 2: ffg900 3: -2
MIG: 18:20:01 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/xil_txt.out ... 
MIG: 18:20:10 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_a.prj
MIG: 18:20:10 : Component_Name: mig_7series_64bit_800Mhz
MIG: 18:20:10 : Moving mig_7series_64bit_800Mhz.veo ...
MIG: 18:20:10 : Moving mig_7series_64bit_800Mhz_xmdf.tcl ...
MIG: 18:20:10 : Moving mig_7series_64bit_800Mhz ...
MIG: 18:20:10 : Added 1  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/constraints/*.xdc ..
MIG: 15:50:32 : xml_input_file: mig_a.prj
MIG: 15:50:32 : abs: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/mig_a.prj
MIG: 15:50:32 : xml_input_file: mig_a.prj
MIG: 15:50:32 : abs: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/mig_a.prj
MIG: 15:50:33 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 15:50:33 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 15:50:33 : ################# RUNNING MIG BATCH ###################
MIG: 15:50:33 : Writing IN file for 'mig_7series_64bit_800Mhz'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz
MIG: 15:50:33 : synp_flow:  -- synthesis_mode: Other
MIG: 15:50:33 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/_tmp/
MIG: 15:50:33 : vivado_mode: xpg_pa
MIG: 15:50:33 : HDL Language: Verilog
MIG: 15:50:33 : compInfo: false
MIG: 15:50:33 : Vivado Options xc7k325t ffg900 -2
MIG: 15:50:33 : 1: xc7k325t 2: ffg900 3: -2
MIG: 15:50:33 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/xil_txt.out ... 
MIG: 15:50:42 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/mig_a.prj
MIG: 15:50:42 : Component_Name: mig_7series_64bit_800Mhz
MIG: 15:50:42 : Moving mig_7series_64bit_800Mhz.veo ...
MIG: 15:50:42 : Moving mig_7series_64bit_800Mhz_xmdf.tcl ...
MIG: 15:50:42 : Moving mig_7series_64bit_800Mhz ...
MIG: 15:50:43 : Running synthesis.xit
MIG: 15:50:43 : ################# RUNNING MIG BATCH ###################
MIG: 15:50:43 : Writing IN file for 'mig_7series_64bit_800Mhz'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz
MIG: 15:50:43 : synp_flow:  -- synthesis_mode: Other
MIG: 15:50:43 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/_tmp/
MIG: 15:50:43 : vivado_mode: xpg_pa
MIG: 15:50:43 : HDL Language: Verilog
MIG: 15:50:43 : compInfo: false
MIG: 15:50:43 : Vivado Options xc7k325t ffg900 -2
MIG: 15:50:43 : 1: xc7k325t 2: ffg900 3: -2
MIG: 15:50:43 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/xil_txt.out ... 
MIG: 15:50:51 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/mig_a.prj
MIG: 15:50:51 : Component_Name: mig_7series_64bit_800Mhz
MIG: 15:50:51 : Moving mig_7series_64bit_800Mhz.veo ...
MIG: 15:50:51 : Moving mig_7series_64bit_800Mhz_xmdf.tcl ...
MIG: 15:50:51 : Moving mig_7series_64bit_800Mhz ...
MIG: 15:50:51 : Added 85  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/*/*.v /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/*/*.vhd /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/*/*/*.v /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/*/*/*.vhd /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/constraints/*.xdc ..
MIG: 15:50:51 : Running vlog_synth_rpr.xit
MIG: 15:50:51 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 15:50:51 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 15:50:51 : ################# RUNNING MIG BATCH ###################
MIG: 15:50:51 : Writing IN file for 'mig_7series_64bit_800Mhz'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz
MIG: 15:50:51 : synp_flow:  -- synthesis_mode: Other
MIG: 15:50:51 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/_tmp/
MIG: 15:50:51 : vivado_mode: xpg_pa
MIG: 15:50:51 : HDL Language: Verilog
MIG: 15:50:51 : compInfo: false
MIG: 15:50:51 : Vivado Options xc7k325t ffg900 -2
MIG: 15:50:51 : 1: xc7k325t 2: ffg900 3: -2
MIG: 15:50:51 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/xil_txt.out ... 
MIG: 15:51:00 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/mig_a.prj
MIG: 15:51:00 : Component_Name: mig_7series_64bit_800Mhz
MIG: 15:51:00 : Moving mig_7series_64bit_800Mhz.veo ...
MIG: 15:51:00 : Moving mig_7series_64bit_800Mhz_xmdf.tcl ...
MIG: 15:51:00 : Moving mig_7series_64bit_800Mhz ...
MIG: 15:51:00 : Added 1  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/mig_7series_64bit_800Mhz.v ..
MIG: 15:51:00 : Running implementation.xit
MIG: 15:51:00 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 15:51:00 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 15:51:00 : ################# RUNNING MIG BATCH ###################
MIG: 15:51:00 : Writing IN file for 'mig_7series_64bit_800Mhz'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz
MIG: 15:51:00 : synp_flow:  -- synthesis_mode: Other
MIG: 15:51:00 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/_tmp/
MIG: 15:51:00 : vivado_mode: xpg_pa
MIG: 15:51:00 : HDL Language: Verilog
MIG: 15:51:00 : compInfo: false
MIG: 15:51:00 : Vivado Options xc7k325t ffg900 -2
MIG: 15:51:00 : 1: xc7k325t 2: ffg900 3: -2
MIG: 15:51:00 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/xil_txt.out ... 
MIG: 15:51:09 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/mig_a.prj
MIG: 15:51:09 : Component_Name: mig_7series_64bit_800Mhz
MIG: 15:51:09 : Moving mig_7series_64bit_800Mhz.veo ...
MIG: 15:51:09 : Moving mig_7series_64bit_800Mhz_xmdf.tcl ...
MIG: 15:51:09 : Moving mig_7series_64bit_800Mhz ...
MIG: 15:51:09 : Added 1  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/constraints/*.xdc ..
MIG: 15:51:09 : Running vlog_synth_rpr.xit
MIG: 15:51:09 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 15:51:09 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 15:51:09 : ################# RUNNING MIG BATCH ###################
MIG: 15:51:09 : Writing IN file for 'mig_7series_64bit_800Mhz'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz
MIG: 15:51:09 : synp_flow:  -- synthesis_mode: Other
MIG: 15:51:09 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/_tmp/
MIG: 15:51:09 : vivado_mode: xpg_pa
MIG: 15:51:09 : HDL Language: Verilog
MIG: 15:51:09 : compInfo: false
MIG: 15:51:09 : Vivado Options xc7k325t ffg900 -2
MIG: 15:51:09 : 1: xc7k325t 2: ffg900 3: -2
MIG: 15:51:09 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/xil_txt.out ... 
MIG: 15:51:17 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/mig_a.prj
MIG: 15:51:17 : Component_Name: mig_7series_64bit_800Mhz
MIG: 15:51:17 : Moving mig_7series_64bit_800Mhz.veo ...
MIG: 15:51:17 : Moving mig_7series_64bit_800Mhz_xmdf.tcl ...
MIG: 15:51:17 : Moving mig_7series_64bit_800Mhz ...
MIG: 15:51:17 : Added 1  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/mig_7series_64bit_800Mhz.v ..
MIG: 15:51:18 : Running simulation.xit
MIG: 15:51:18 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 15:51:18 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 15:51:18 : ################# RUNNING MIG BATCH ###################
MIG: 15:51:18 : Writing IN file for 'mig_7series_64bit_800Mhz'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz
MIG: 15:51:18 : synp_flow:  -- synthesis_mode: Other
MIG: 15:51:18 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/_tmp/
MIG: 15:51:18 : vivado_mode: xpg_pa
MIG: 15:51:18 : HDL Language: Verilog
MIG: 15:51:18 : compInfo: false
MIG: 15:51:18 : Vivado Options xc7k325t ffg900 -2
MIG: 15:51:18 : 1: xc7k325t 2: ffg900 3: -2
MIG: 15:51:18 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/xil_txt.out ... 
MIG: 15:51:27 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/mig_a.prj
MIG: 15:51:27 : Component_Name: mig_7series_64bit_800Mhz
MIG: 15:51:27 : Moving mig_7series_64bit_800Mhz.veo ...
MIG: 15:51:27 : Moving mig_7series_64bit_800Mhz_xmdf.tcl ...
MIG: 15:51:27 : Moving mig_7series_64bit_800Mhz ...
MIG: 15:51:27 : Added 89  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/*/*.v /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/example_design/*/*/*.v /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/*/*.vhd /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/example_design/*/*/*.vhd ..
MIG: 15:51:27 : Running vlog_sim_rpr.xit
MIG: 15:51:27 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 15:51:27 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 15:51:27 : ################# RUNNING MIG BATCH ###################
MIG: 15:51:27 : Writing IN file for 'mig_7series_64bit_800Mhz'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz
MIG: 15:51:27 : synp_flow:  -- synthesis_mode: Other
MIG: 15:51:27 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/_tmp/
MIG: 15:51:27 : vivado_mode: xpg_pa
MIG: 15:51:27 : HDL Language: Verilog
MIG: 15:51:27 : compInfo: false
MIG: 15:51:27 : Vivado Options xc7k325t ffg900 -2
MIG: 15:51:27 : 1: xc7k325t 2: ffg900 3: -2
MIG: 15:51:27 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/xil_txt.out ... 
MIG: 15:51:35 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/mig_a.prj
MIG: 15:51:35 : Component_Name: mig_7series_64bit_800Mhz
MIG: 15:51:35 : Moving mig_7series_64bit_800Mhz.veo ...
MIG: 15:51:35 : Moving mig_7series_64bit_800Mhz_xmdf.tcl ...
MIG: 15:51:35 : Moving mig_7series_64bit_800Mhz ...
MIG: 15:51:35 : Added 1  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/mig_7series_64bit_800Mhz_sim.v ..
MIG: 15:51:35 : Running vlog_sim_rpr.xit
MIG: 15:51:35 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 15:51:35 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 15:51:35 : ################# RUNNING MIG BATCH ###################
MIG: 15:51:35 : Writing IN file for 'mig_7series_64bit_800Mhz'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz
MIG: 15:51:35 : synp_flow:  -- synthesis_mode: Other
MIG: 15:51:35 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/_tmp/
MIG: 15:51:35 : vivado_mode: xpg_pa
MIG: 15:51:35 : HDL Language: Verilog
MIG: 15:51:35 : compInfo: false
MIG: 15:51:35 : Vivado Options xc7k325t ffg900 -2
MIG: 15:51:35 : 1: xc7k325t 2: ffg900 3: -2
MIG: 15:51:35 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/xil_txt.out ... 
MIG: 15:51:44 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/mig_a.prj
MIG: 15:51:44 : Component_Name: mig_7series_64bit_800Mhz
MIG: 15:51:44 : Moving mig_7series_64bit_800Mhz.veo ...
MIG: 15:51:44 : Moving mig_7series_64bit_800Mhz_xmdf.tcl ...
MIG: 15:51:44 : Moving mig_7series_64bit_800Mhz ...
MIG: 15:51:44 : Added 1  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/mig_7series_64bit_800Mhz_sim.v ..
MIG: 15:51:45 : Running implementation.xit
MIG: 15:51:45 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 15:51:45 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 15:51:45 : ################# RUNNING MIG BATCH ###################
MIG: 15:51:45 : Writing IN file for 'mig_7series_64bit_800Mhz'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz
MIG: 15:51:45 : synp_flow:  -- synthesis_mode: Other
MIG: 15:51:45 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/_tmp/
MIG: 15:51:45 : vivado_mode: xpg_pa
MIG: 15:51:45 : HDL Language: Verilog
MIG: 15:51:45 : compInfo: false
MIG: 15:51:45 : Vivado Options xc7k325t ffg900 -2
MIG: 15:51:45 : 1: xc7k325t 2: ffg900 3: -2
MIG: 15:51:45 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/xil_txt.out ... 
MIG: 15:51:53 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/mig_a.prj
MIG: 15:51:53 : Component_Name: mig_7series_64bit_800Mhz
MIG: 15:51:53 : Moving mig_7series_64bit_800Mhz.veo ...
MIG: 15:51:53 : Moving mig_7series_64bit_800Mhz_xmdf.tcl ...
MIG: 15:51:53 : Moving mig_7series_64bit_800Mhz ...
MIG: 15:51:53 : Added 1  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/constraints/*.xdc ..
MIG: 21:49:25 : xml_input_file: mig_a.prj
MIG: 21:49:25 : abs: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/mig_a.prj
MIG: 21:49:25 : xml_input_file: mig_a.prj
MIG: 21:49:25 : abs: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/mig_a.prj
MIG: 21:49:26 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 21:49:26 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 21:49:26 : ################# RUNNING MIG BATCH ###################
MIG: 21:49:26 : Writing IN file for 'mig_7series_64bit_800Mhz'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz
MIG: 21:49:26 : synp_flow:  -- synthesis_mode: Other
MIG: 21:49:26 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/_tmp/
MIG: 21:49:26 : vivado_mode: xpg_pa
MIG: 21:49:26 : HDL Language: Verilog
MIG: 21:49:26 : compInfo: false
MIG: 21:49:26 : Vivado Options xc7k325t ffg900 -2
MIG: 21:49:26 : 1: xc7k325t 2: ffg900 3: -2
MIG: 21:49:26 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/xil_txt.out ... 
MIG: 21:49:34 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/mig_a.prj
MIG: 21:49:34 : Component_Name: mig_7series_64bit_800Mhz
MIG: 21:49:34 : Moving mig_7series_64bit_800Mhz.veo ...
MIG: 21:49:34 : Moving mig_7series_64bit_800Mhz_xmdf.tcl ...
MIG: 21:49:34 : Moving mig_7series_64bit_800Mhz ...
MIG: 21:49:35 : Running synthesis.xit
MIG: 21:49:35 : ################# RUNNING MIG BATCH ###################
MIG: 21:49:35 : Writing IN file for 'mig_7series_64bit_800Mhz'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz
MIG: 21:49:35 : synp_flow:  -- synthesis_mode: Other
MIG: 21:49:35 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/_tmp/
MIG: 21:49:35 : vivado_mode: xpg_pa
MIG: 21:49:35 : HDL Language: Verilog
MIG: 21:49:35 : compInfo: false
MIG: 21:49:35 : Vivado Options xc7k325t ffg900 -2
MIG: 21:49:35 : 1: xc7k325t 2: ffg900 3: -2
MIG: 21:49:35 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/xil_txt.out ... 
MIG: 21:49:44 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/mig_a.prj
MIG: 21:49:44 : Component_Name: mig_7series_64bit_800Mhz
MIG: 21:49:44 : Moving mig_7series_64bit_800Mhz.veo ...
MIG: 21:49:44 : Moving mig_7series_64bit_800Mhz_xmdf.tcl ...
MIG: 21:49:44 : Moving mig_7series_64bit_800Mhz ...
MIG: 21:49:44 : Added 85  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/*/*.v /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/*/*.vhd /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/*/*/*.v /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/*/*/*.vhd /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/constraints/*.xdc ..
MIG: 21:49:44 : Running vlog_synth_rpr.xit
MIG: 21:49:44 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 21:49:44 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 21:49:44 : ################# RUNNING MIG BATCH ###################
MIG: 21:49:44 : Writing IN file for 'mig_7series_64bit_800Mhz'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz
MIG: 21:49:44 : synp_flow:  -- synthesis_mode: Other
MIG: 21:49:44 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/_tmp/
MIG: 21:49:44 : vivado_mode: xpg_pa
MIG: 21:49:44 : HDL Language: Verilog
MIG: 21:49:44 : compInfo: false
MIG: 21:49:44 : Vivado Options xc7k325t ffg900 -2
MIG: 21:49:44 : 1: xc7k325t 2: ffg900 3: -2
MIG: 21:49:44 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/xil_txt.out ... 
MIG: 21:49:52 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/mig_a.prj
MIG: 21:49:52 : Component_Name: mig_7series_64bit_800Mhz
MIG: 21:49:52 : Moving mig_7series_64bit_800Mhz.veo ...
MIG: 21:49:52 : Moving mig_7series_64bit_800Mhz_xmdf.tcl ...
MIG: 21:49:52 : Moving mig_7series_64bit_800Mhz ...
MIG: 21:49:52 : Added 1  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/mig_7series_64bit_800Mhz.v ..
MIG: 21:49:52 : Running implementation.xit
MIG: 21:49:52 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 21:49:52 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 21:49:52 : ################# RUNNING MIG BATCH ###################
MIG: 21:49:52 : Writing IN file for 'mig_7series_64bit_800Mhz'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz
MIG: 21:49:52 : synp_flow:  -- synthesis_mode: Other
MIG: 21:49:52 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/_tmp/
MIG: 21:49:52 : vivado_mode: xpg_pa
MIG: 21:49:52 : HDL Language: Verilog
MIG: 21:49:52 : compInfo: false
MIG: 21:49:52 : Vivado Options xc7k325t ffg900 -2
MIG: 21:49:52 : 1: xc7k325t 2: ffg900 3: -2
MIG: 21:49:52 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/xil_txt.out ... 
MIG: 21:50:01 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/mig_a.prj
MIG: 21:50:01 : Component_Name: mig_7series_64bit_800Mhz
MIG: 21:50:01 : Moving mig_7series_64bit_800Mhz.veo ...
MIG: 21:50:01 : Moving mig_7series_64bit_800Mhz_xmdf.tcl ...
MIG: 21:50:01 : Moving mig_7series_64bit_800Mhz ...
MIG: 21:50:01 : Added 1  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/constraints/*.xdc ..
MIG: 21:50:01 : Running vlog_synth_rpr.xit
MIG: 21:50:01 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 21:50:01 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 21:50:01 : ################# RUNNING MIG BATCH ###################
MIG: 21:50:01 : Writing IN file for 'mig_7series_64bit_800Mhz'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz
MIG: 21:50:01 : synp_flow:  -- synthesis_mode: Other
MIG: 21:50:01 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/_tmp/
MIG: 21:50:01 : vivado_mode: xpg_pa
MIG: 21:50:01 : HDL Language: Verilog
MIG: 21:50:01 : compInfo: false
MIG: 21:50:01 : Vivado Options xc7k325t ffg900 -2
MIG: 21:50:01 : 1: xc7k325t 2: ffg900 3: -2
MIG: 21:50:01 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/xil_txt.out ... 
MIG: 21:50:11 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/mig_a.prj
MIG: 21:50:11 : Component_Name: mig_7series_64bit_800Mhz
MIG: 21:50:11 : Moving mig_7series_64bit_800Mhz.veo ...
MIG: 21:50:11 : Moving mig_7series_64bit_800Mhz_xmdf.tcl ...
MIG: 21:50:11 : Moving mig_7series_64bit_800Mhz ...
MIG: 21:50:11 : Added 1  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/mig_7series_64bit_800Mhz.v ..
MIG: 21:50:12 : Running simulation.xit
MIG: 21:50:12 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 21:50:12 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 21:50:12 : ################# RUNNING MIG BATCH ###################
MIG: 21:50:12 : Writing IN file for 'mig_7series_64bit_800Mhz'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz
MIG: 21:50:12 : synp_flow:  -- synthesis_mode: Other
MIG: 21:50:12 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/_tmp/
MIG: 21:50:12 : vivado_mode: xpg_pa
MIG: 21:50:12 : HDL Language: Verilog
MIG: 21:50:12 : compInfo: false
MIG: 21:50:12 : Vivado Options xc7k325t ffg900 -2
MIG: 21:50:12 : 1: xc7k325t 2: ffg900 3: -2
MIG: 21:50:12 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/xil_txt.out ... 
MIG: 21:50:21 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/mig_a.prj
MIG: 21:50:21 : Component_Name: mig_7series_64bit_800Mhz
MIG: 21:50:21 : Moving mig_7series_64bit_800Mhz.veo ...
MIG: 21:50:21 : Moving mig_7series_64bit_800Mhz_xmdf.tcl ...
MIG: 21:50:21 : Moving mig_7series_64bit_800Mhz ...
MIG: 21:50:21 : Added 89  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/*/*.v /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/example_design/*/*/*.v /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/*/*.vhd /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/example_design/*/*/*.vhd ..
MIG: 21:50:21 : Running vlog_sim_rpr.xit
MIG: 21:50:21 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 21:50:21 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 21:50:21 : ################# RUNNING MIG BATCH ###################
MIG: 21:50:21 : Writing IN file for 'mig_7series_64bit_800Mhz'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz
MIG: 21:50:21 : synp_flow:  -- synthesis_mode: Other
MIG: 21:50:21 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/_tmp/
MIG: 21:50:21 : vivado_mode: xpg_pa
MIG: 21:50:21 : HDL Language: Verilog
MIG: 21:50:21 : compInfo: false
MIG: 21:50:21 : Vivado Options xc7k325t ffg900 -2
MIG: 21:50:21 : 1: xc7k325t 2: ffg900 3: -2
MIG: 21:50:21 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/xil_txt.out ... 
MIG: 21:50:30 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/mig_a.prj
MIG: 21:50:30 : Component_Name: mig_7series_64bit_800Mhz
MIG: 21:50:30 : Moving mig_7series_64bit_800Mhz.veo ...
MIG: 21:50:30 : Moving mig_7series_64bit_800Mhz_xmdf.tcl ...
MIG: 21:50:30 : Moving mig_7series_64bit_800Mhz ...
MIG: 21:50:30 : Added 1  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/mig_7series_64bit_800Mhz_sim.v ..
MIG: 21:50:30 : Running vlog_sim_rpr.xit
MIG: 21:50:30 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 21:50:30 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 21:50:30 : ################# RUNNING MIG BATCH ###################
MIG: 21:50:30 : Writing IN file for 'mig_7series_64bit_800Mhz'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz
MIG: 21:50:30 : synp_flow:  -- synthesis_mode: Other
MIG: 21:50:30 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/_tmp/
MIG: 21:50:30 : vivado_mode: xpg_pa
MIG: 21:50:30 : HDL Language: Verilog
MIG: 21:50:30 : compInfo: false
MIG: 21:50:30 : Vivado Options xc7k325t ffg900 -2
MIG: 21:50:30 : 1: xc7k325t 2: ffg900 3: -2
MIG: 21:50:30 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/xil_txt.out ... 
MIG: 21:50:39 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/mig_a.prj
MIG: 21:50:39 : Component_Name: mig_7series_64bit_800Mhz
MIG: 21:50:39 : Moving mig_7series_64bit_800Mhz.veo ...
MIG: 21:50:39 : Moving mig_7series_64bit_800Mhz_xmdf.tcl ...
MIG: 21:50:39 : Moving mig_7series_64bit_800Mhz ...
MIG: 21:50:39 : Added 1  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/mig_7series_64bit_800Mhz_sim.v ..
MIG: 21:50:40 : Running implementation.xit
MIG: 21:50:40 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 21:50:40 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 21:50:40 : ################# RUNNING MIG BATCH ###################
MIG: 21:50:40 : Writing IN file for 'mig_7series_64bit_800Mhz'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz
MIG: 21:50:40 : synp_flow:  -- synthesis_mode: Other
MIG: 21:50:40 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/_tmp/
MIG: 21:50:40 : vivado_mode: xpg_pa
MIG: 21:50:40 : HDL Language: Verilog
MIG: 21:50:40 : compInfo: false
MIG: 21:50:40 : Vivado Options xc7k325t ffg900 -2
MIG: 21:50:40 : 1: xc7k325t 2: ffg900 3: -2
MIG: 21:50:40 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/xil_txt.out ... 
MIG: 21:50:48 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/mig_a.prj
MIG: 21:50:48 : Component_Name: mig_7series_64bit_800Mhz
MIG: 21:50:48 : Moving mig_7series_64bit_800Mhz.veo ...
MIG: 21:50:48 : Moving mig_7series_64bit_800Mhz_xmdf.tcl ...
MIG: 21:50:48 : Moving mig_7series_64bit_800Mhz ...
MIG: 21:50:48 : Added 1  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/constraints/*.xdc ..
MIG: 22:04:00 : xml_input_file: mig_a.prj
MIG: 22:04:00 : abs: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/mig_a.prj
MIG: 22:04:00 : xml_input_file: mig_a.prj
MIG: 22:04:00 : abs: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/mig_a.prj
MIG: 22:04:01 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 22:04:01 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 22:04:01 : ################# RUNNING MIG BATCH ###################
MIG: 22:04:01 : Writing IN file for 'mig_7series_64bit_800Mhz'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz
MIG: 22:04:01 : synp_flow:  -- synthesis_mode: Other
MIG: 22:04:01 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/_tmp/
MIG: 22:04:01 : vivado_mode: xpg_pa
MIG: 22:04:01 : HDL Language: Verilog
MIG: 22:04:01 : compInfo: false
MIG: 22:04:01 : Vivado Options xc7k325t ffg900 -2
MIG: 22:04:01 : 1: xc7k325t 2: ffg900 3: -2
MIG: 22:04:01 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/xil_txt.out ... 
MIG: 22:04:10 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/mig_a.prj
MIG: 22:04:10 : Component_Name: mig_7series_64bit_800Mhz
MIG: 22:04:10 : Moving mig_7series_64bit_800Mhz.veo ...
MIG: 22:04:10 : Moving mig_7series_64bit_800Mhz_xmdf.tcl ...
MIG: 22:04:10 : Moving mig_7series_64bit_800Mhz ...
MIG: 22:04:10 : Running synthesis.xit
MIG: 22:04:10 : ################# RUNNING MIG BATCH ###################
MIG: 22:04:10 : Writing IN file for 'mig_7series_64bit_800Mhz'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz
MIG: 22:04:10 : synp_flow:  -- synthesis_mode: Other
MIG: 22:04:10 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/_tmp/
MIG: 22:04:10 : vivado_mode: xpg_pa
MIG: 22:04:10 : HDL Language: Verilog
MIG: 22:04:10 : compInfo: false
MIG: 22:04:10 : Vivado Options xc7k325t ffg900 -2
MIG: 22:04:10 : 1: xc7k325t 2: ffg900 3: -2
MIG: 22:04:10 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/xil_txt.out ... 
MIG: 22:04:19 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/mig_a.prj
MIG: 22:04:19 : Component_Name: mig_7series_64bit_800Mhz
MIG: 22:04:19 : Moving mig_7series_64bit_800Mhz.veo ...
MIG: 22:04:19 : Moving mig_7series_64bit_800Mhz_xmdf.tcl ...
MIG: 22:04:19 : Moving mig_7series_64bit_800Mhz ...
MIG: 22:04:19 : Added 85  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/*/*.v /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/*/*.vhd /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/*/*/*.v /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/*/*/*.vhd /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/constraints/*.xdc ..
MIG: 22:04:19 : Running vlog_synth_rpr.xit
MIG: 22:04:19 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 22:04:19 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 22:04:19 : ################# RUNNING MIG BATCH ###################
MIG: 22:04:19 : Writing IN file for 'mig_7series_64bit_800Mhz'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz
MIG: 22:04:19 : synp_flow:  -- synthesis_mode: Other
MIG: 22:04:19 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/_tmp/
MIG: 22:04:19 : vivado_mode: xpg_pa
MIG: 22:04:19 : HDL Language: Verilog
MIG: 22:04:19 : compInfo: false
MIG: 22:04:19 : Vivado Options xc7k325t ffg900 -2
MIG: 22:04:19 : 1: xc7k325t 2: ffg900 3: -2
MIG: 22:04:19 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/xil_txt.out ... 
MIG: 22:04:28 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/mig_a.prj
MIG: 22:04:28 : Component_Name: mig_7series_64bit_800Mhz
MIG: 22:04:28 : Moving mig_7series_64bit_800Mhz.veo ...
MIG: 22:04:28 : Moving mig_7series_64bit_800Mhz_xmdf.tcl ...
MIG: 22:04:28 : Moving mig_7series_64bit_800Mhz ...
MIG: 22:04:28 : Added 1  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/mig_7series_64bit_800Mhz.v ..
MIG: 22:04:28 : Running implementation.xit
MIG: 22:04:28 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 22:04:28 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 22:04:28 : ################# RUNNING MIG BATCH ###################
MIG: 22:04:28 : Writing IN file for 'mig_7series_64bit_800Mhz'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz
MIG: 22:04:28 : synp_flow:  -- synthesis_mode: Other
MIG: 22:04:28 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/_tmp/
MIG: 22:04:28 : vivado_mode: xpg_pa
MIG: 22:04:28 : HDL Language: Verilog
MIG: 22:04:28 : compInfo: false
MIG: 22:04:28 : Vivado Options xc7k325t ffg900 -2
MIG: 22:04:28 : 1: xc7k325t 2: ffg900 3: -2
MIG: 22:04:28 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/xil_txt.out ... 
MIG: 22:04:37 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/mig_a.prj
MIG: 22:04:37 : Component_Name: mig_7series_64bit_800Mhz
MIG: 22:04:37 : Moving mig_7series_64bit_800Mhz.veo ...
MIG: 22:04:37 : Moving mig_7series_64bit_800Mhz_xmdf.tcl ...
MIG: 22:04:37 : Moving mig_7series_64bit_800Mhz ...
MIG: 22:04:37 : Added 1  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/constraints/*.xdc ..
MIG: 22:04:37 : Running vlog_synth_rpr.xit
MIG: 22:04:37 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 22:04:37 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 22:04:37 : ################# RUNNING MIG BATCH ###################
MIG: 22:04:37 : Writing IN file for 'mig_7series_64bit_800Mhz'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz
MIG: 22:04:37 : synp_flow:  -- synthesis_mode: Other
MIG: 22:04:37 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/_tmp/
MIG: 22:04:37 : vivado_mode: xpg_pa
MIG: 22:04:37 : HDL Language: Verilog
MIG: 22:04:37 : compInfo: false
MIG: 22:04:37 : Vivado Options xc7k325t ffg900 -2
MIG: 22:04:37 : 1: xc7k325t 2: ffg900 3: -2
MIG: 22:04:37 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/xil_txt.out ... 
MIG: 22:04:46 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/mig_a.prj
MIG: 22:04:46 : Component_Name: mig_7series_64bit_800Mhz
MIG: 22:04:46 : Moving mig_7series_64bit_800Mhz.veo ...
MIG: 22:04:46 : Moving mig_7series_64bit_800Mhz_xmdf.tcl ...
MIG: 22:04:46 : Moving mig_7series_64bit_800Mhz ...
MIG: 22:04:46 : Added 1  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/mig_7series_64bit_800Mhz.v ..
MIG: 22:04:47 : Running simulation.xit
MIG: 22:04:47 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 22:04:47 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 22:04:47 : ################# RUNNING MIG BATCH ###################
MIG: 22:04:47 : Writing IN file for 'mig_7series_64bit_800Mhz'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz
MIG: 22:04:47 : synp_flow:  -- synthesis_mode: Other
MIG: 22:04:47 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/_tmp/
MIG: 22:04:47 : vivado_mode: xpg_pa
MIG: 22:04:47 : HDL Language: Verilog
MIG: 22:04:47 : compInfo: false
MIG: 22:04:47 : Vivado Options xc7k325t ffg900 -2
MIG: 22:04:47 : 1: xc7k325t 2: ffg900 3: -2
MIG: 22:04:47 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/xil_txt.out ... 
MIG: 22:04:56 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/mig_a.prj
MIG: 22:04:56 : Component_Name: mig_7series_64bit_800Mhz
MIG: 22:04:56 : Moving mig_7series_64bit_800Mhz.veo ...
MIG: 22:04:56 : Moving mig_7series_64bit_800Mhz_xmdf.tcl ...
MIG: 22:04:56 : Moving mig_7series_64bit_800Mhz ...
MIG: 22:04:56 : Added 89  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/*/*.v /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/example_design/*/*/*.v /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/*/*.vhd /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/example_design/*/*/*.vhd ..
MIG: 22:04:56 : Running vlog_sim_rpr.xit
MIG: 22:04:56 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 22:04:56 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 22:04:56 : ################# RUNNING MIG BATCH ###################
MIG: 22:04:56 : Writing IN file for 'mig_7series_64bit_800Mhz'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz
MIG: 22:04:56 : synp_flow:  -- synthesis_mode: Other
MIG: 22:04:56 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/_tmp/
MIG: 22:04:56 : vivado_mode: xpg_pa
MIG: 22:04:56 : HDL Language: Verilog
MIG: 22:04:56 : compInfo: false
MIG: 22:04:56 : Vivado Options xc7k325t ffg900 -2
MIG: 22:04:56 : 1: xc7k325t 2: ffg900 3: -2
MIG: 22:04:56 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/xil_txt.out ... 
MIG: 22:05:05 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/mig_a.prj
MIG: 22:05:05 : Component_Name: mig_7series_64bit_800Mhz
MIG: 22:05:05 : Moving mig_7series_64bit_800Mhz.veo ...
MIG: 22:05:05 : Moving mig_7series_64bit_800Mhz_xmdf.tcl ...
MIG: 22:05:05 : Moving mig_7series_64bit_800Mhz ...
MIG: 22:05:05 : Added 1  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/mig_7series_64bit_800Mhz_sim.v ..
MIG: 22:05:05 : Running vlog_sim_rpr.xit
MIG: 22:05:05 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 22:05:05 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 22:05:05 : ################# RUNNING MIG BATCH ###################
MIG: 22:05:05 : Writing IN file for 'mig_7series_64bit_800Mhz'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz
MIG: 22:05:05 : synp_flow:  -- synthesis_mode: Other
MIG: 22:05:05 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/_tmp/
MIG: 22:05:05 : vivado_mode: xpg_pa
MIG: 22:05:05 : HDL Language: Verilog
MIG: 22:05:05 : compInfo: false
MIG: 22:05:05 : Vivado Options xc7k325t ffg900 -2
MIG: 22:05:05 : 1: xc7k325t 2: ffg900 3: -2
MIG: 22:05:05 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/xil_txt.out ... 
MIG: 22:05:13 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/mig_a.prj
MIG: 22:05:13 : Component_Name: mig_7series_64bit_800Mhz
MIG: 22:05:13 : Moving mig_7series_64bit_800Mhz.veo ...
MIG: 22:05:13 : Moving mig_7series_64bit_800Mhz_xmdf.tcl ...
MIG: 22:05:13 : Moving mig_7series_64bit_800Mhz ...
MIG: 22:05:13 : Added 1  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/mig_7series_64bit_800Mhz_sim.v ..
MIG: 22:05:14 : Running implementation.xit
MIG: 22:05:14 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 22:05:14 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 22:05:14 : ################# RUNNING MIG BATCH ###################
MIG: 22:05:14 : Writing IN file for 'mig_7series_64bit_800Mhz'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz
MIG: 22:05:14 : synp_flow:  -- synthesis_mode: Other
MIG: 22:05:14 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/_tmp/
MIG: 22:05:14 : vivado_mode: xpg_pa
MIG: 22:05:14 : HDL Language: Verilog
MIG: 22:05:14 : compInfo: false
MIG: 22:05:14 : Vivado Options xc7k325t ffg900 -2
MIG: 22:05:14 : 1: xc7k325t 2: ffg900 3: -2
MIG: 22:05:14 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/xil_txt.out ... 
MIG: 22:05:23 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/mig_a.prj
MIG: 22:05:23 : Component_Name: mig_7series_64bit_800Mhz
MIG: 22:05:23 : Moving mig_7series_64bit_800Mhz.veo ...
MIG: 22:05:23 : Moving mig_7series_64bit_800Mhz_xmdf.tcl ...
MIG: 22:05:23 : Moving mig_7series_64bit_800Mhz ...
MIG: 22:05:23 : Added 1  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/constraints/*.xdc ..
MIG: 16:06:43 : xml_input_file: mig_a.prj
MIG: 16:06:43 : Absolute path of xml_input_file: /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_a.prj
MIG: 16:06:43 : xml_input_file: mig_a.prj
MIG: 16:06:43 : Absolute path of xml_input_file: /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_a.prj
MIG: 16:06:43 : In updateAllModelParams
MIG: 16:06:43 : ################# RUNNING MIG BATCH ###################
MIG: 16:06:43 : Writing IN file for 'mig_7series_64bit_800Mhz'...compDirPath: /home/applications/Xilinx/Vivado/2013.4/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz
MIG: 16:06:43 : synp_flow:  -- synthesis_mode: Other
MIG: 16:06:43 : outputDirectory: /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/_tmp/
MIG: 16:06:43 : vivado_mode: xpg_pa
MIG: 16:06:43 :  locked false  
MIG: 16:06:43 : HDL Language: Verilog
MIG: 16:06:43 : compInfo: true
MIG: 16:06:43 : Vivado Options xc7k325t ffg900 -2
MIG: 16:06:43 : 1: xc7k325t 2: ffg900 3: -2
MIG: 16:06:43 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig
MIG: 16:06:43 : xilinx_path: /home/applications/Xilinx/Vivado/2013.4/ids_lite/ISE
MIG: 16:06:43 : I am in catch area
MIG: 16:06:43 : Running /home/applications/Xilinx/Vivado/2013.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/xil_txt.out ... 
MIG: 16:06:52 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_a.prj
MIG: 16:06:52 : Component_Name: mig_7series_64bit_800Mhz
MIG: 16:06:52 : Moving mig_7series_64bit_800Mhz.veo ...
MIG: 16:06:52 : Moving mig_7series_64bit_800Mhz_xmdf.tcl ...
MIG: 16:06:52 : Moving mig_7series_64bit_800Mhz ...
MIG: 16:06:52 : XGUI hdlLanguage: Verilog
MIG: 16:06:52 : xgui vivado_mode: xpg_pa
MIG: 16:06:52 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 16:06:52 : Reading /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/mig_7series_64bit_800Mhz_mig.v ...
MIG: 16:06:53 : 1
MIG: 16:06:53 : Inside fn mem: DDR3
MIG: 16:06:53 : QDRII+ Inside fn ui: 200000000
MIG: 16:06:53 : 
MIG: 16:06:53 : 1
MIG: 16:06:53 : 200000000
MIG: 16:06:53 : 
MIG: 16:06:53 :  polarity_value: 1
MIG: 16:06:53 : 
MIG: 16:06:53 : 
MIG: 16:06:53 : 
MIG: 16:06:53 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 16:06:53 : 
MIG: 16:06:53 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 16:06:53 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 16:06:53 : 
MIG: 16:06:53 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 16:06:53 : 
MIG: 16:06:53 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 16:06:53 : 
MIG: 16:06:53 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 16:06:53 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 16:06:53 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 16:06:53 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 16:06:53 : 8
MIG: 16:06:53 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 16:06:53 : 64
MIG: 16:06:53 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 16:06:53 : 8
MIG: 16:06:53 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 16:06:53 : 3
MIG: 16:06:53 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 16:06:53 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 16:06:53 : 
MIG: 16:06:53 :  Valid Param: ECC ==> OFF
MIG: 16:06:53 : 64
MIG: 16:06:53 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 16:06:53 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 16:06:53 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 16:06:53 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 16:06:53 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 16:06:53 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 16:06:53 : 
MIG: 16:06:53 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 16:06:53 : 
MIG: 16:06:53 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 16:06:53 : 28
MIG: 16:06:53 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 16:06:53 : 
MIG: 16:06:53 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 16:06:53 : 
MIG: 16:06:53 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 16:06:53 : 
MIG: 16:06:53 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 16:06:53 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 16:06:53 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 16:06:53 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 16:06:53 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 16:06:53 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 16:06:53 :  Invalid Param: DDR3_AL ==> "0"
MIG: 16:06:53 :  Invalid Param: DDR3_nAL ==> 0
MIG: 16:06:53 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 16:06:53 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 16:06:53 :  Invalid Param: DDR3_CL ==> 11
MIG: 16:06:53 :  Invalid Param: DDR3_CWL ==> 8
MIG: 16:06:53 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 16:06:53 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 16:06:53 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 16:06:53 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 16:06:53 : 
MIG: 16:06:53 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 16:06:53 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 16:06:53 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 16:06:53 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 16:06:53 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 16:06:53 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 16:06:53 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 16:06:53 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 16:06:53 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 16:06:53 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 16:06:53 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 16:06:53 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 16:06:53 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 16:06:53 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 16:06:53 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 16:06:53 :  Invalid Param: DDR3_tRCD ==> 13125
MIG: 16:06:53 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 16:06:53 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 16:06:53 :  Invalid Param: DDR3_tRP ==> 13125
MIG: 16:06:53 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 16:06:53 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 16:06:53 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 16:06:53 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 16:06:53 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 16:06:53 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 16:06:53 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 16:06:53 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 16:06:53 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0111
MIG: 16:06:53 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 16:06:53 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 16:06:53 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 16:06:53 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 16:06:53 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 16:06:53 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 16:06:53 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 16:06:53 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 16:06:53 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 16:06:53 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_CB0_473_FFF
MIG: 16:06:53 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 16:06:53 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_11
MIG: 16:06:53 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_111_110_109_108_107_106_10B_10A_105_104_103_102_101_100
MIG: 16:06:53 :  Invalid Param: DDR3_BANK_MAP ==> 36'h11A_115_114
MIG: 16:06:53 :  Invalid Param: DDR3_CAS_MAP ==> 12'h12A
MIG: 16:06:53 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 16:06:53 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 16:06:53 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_127
MIG: 16:06:53 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_12B
MIG: 16:06:53 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 16:06:53 :  Invalid Param: DDR3_RAS_MAP ==> 12'h125
MIG: 16:06:53 :  Invalid Param: DDR3_WE_MAP ==> 12'h124
MIG: 16:06:53 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_03_02_01_00_23_22_21_20
MIG: 16:06:53 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h200_209_206_203_204_205_202_207
MIG: 16:06:53 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h219_218_214_215_217_212_216_213
MIG: 16:06:53 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h225_224_229_226_223_222_228_227
MIG: 16:06:53 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h238_236_234_233_235_237_232_239
MIG: 16:06:53 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h005_003_000_009_007_006_004_002
MIG: 16:06:53 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h013_012_018_019_015_014_017_016
MIG: 16:06:53 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h023_027_022_029_024_025_028_026
MIG: 16:06:53 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h039_037_033_032_035_034_038_036
MIG: 16:06:53 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:06:53 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:06:53 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:06:53 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:06:53 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:06:53 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:06:53 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:06:53 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:06:53 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:06:53 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:06:53 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_031_021_011_001_231_221_211_201
MIG: 16:06:53 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 16:06:53 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 16:06:53 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 16:06:53 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 16:06:53 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 16:06:53 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 16:06:53 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 16:06:53 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 16:06:53 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 16:06:53 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 16:06:53 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 16:06:53 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 16:06:53 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 16:06:53 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 16:06:53 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 16:06:53 :  Invalid Param: DDR3_IODELAY_GRP ==> "MIG_7SERIES_64BIT_800MHZ_IODELAY_MIG"
MIG: 16:06:53 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 16:06:53 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 16:06:53 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 16:06:53 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 16:06:53 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 16:06:53 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 16:06:53 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 16:06:53 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 16:06:53 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 16:06:53 :  Invalid Param: DDR3_tCK ==> 1250
MIG: 16:06:53 : 4
MIG: 16:06:53 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 16:06:53 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 16:06:53 : 
MIG: 16:06:53 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 16:06:53 : 
MIG: 16:06:53 :  Valid Param: C_S_AXI_ID_WIDTH ==> 4
MIG: 16:06:53 : 1073741824
MIG: 16:06:53 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 16:06:53 : 
MIG: 16:06:53 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 16:06:53 : 512
MIG: 16:06:53 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 512
MIG: 16:06:53 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 16:06:53 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 16:06:53 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 16:06:53 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 16:06:53 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 16:06:53 : 
MIG: 16:06:53 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 16:06:53 : 
MIG: 16:06:53 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 16:06:53 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 16:06:53 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 16:06:53 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 16:06:53 : ON
MIG: 16:06:53 :  Valid Param: DDR3_DEBUG_PORT ==> ON
MIG: 16:06:53 : ON
MIG: 16:06:53 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 16:06:53 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 16:06:53 : NOBUF
MIG: 16:06:53 : NONE
MIG: 16:06:53 : 
MIG: 16:06:53 : Same Interface
MIG: 16:13:01 : Running synthesis.xit
MIG: 16:13:01 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 16:13:01 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 16:13:01 : ################# RUNNING MIG BATCH ###################
MIG: 16:13:01 : Writing IN file for 'mig_7series_64bit_800Mhz'...compDirPath: /home/applications/Xilinx/Vivado/2013.4/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz
MIG: 16:13:01 : synp_flow:  -- synthesis_mode: Other
MIG: 16:13:01 : outputDirectory: /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/_tmp/
MIG: 16:13:01 : vivado_mode: xpg_pa
MIG: 16:13:01 :  locked false  
MIG: 16:13:01 : HDL Language: Verilog
MIG: 16:13:01 : compInfo: false
MIG: 16:13:01 : Vivado Options xc7k325t ffg900 -2
MIG: 16:13:01 : 1: xc7k325t 2: ffg900 3: -2
MIG: 16:13:01 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig
MIG: 16:13:01 : xilinx_path: /home/applications/Xilinx/Vivado/2013.4/ids_lite/ISE
MIG: 16:13:01 : I am in catch area
MIG: 16:13:01 : Running /home/applications/Xilinx/Vivado/2013.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/xil_txt.out ... 
MIG: 16:13:10 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_a.prj
MIG: 16:13:10 : Component_Name: mig_7series_64bit_800Mhz
MIG: 16:13:10 : Moving mig_7series_64bit_800Mhz.veo ...
MIG: 16:13:10 : Moving mig_7series_64bit_800Mhz_xmdf.tcl ...
MIG: 16:13:10 : Moving mig_7series_64bit_800Mhz ...
MIG: 16:13:10 : Added 87  files from /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/*/*.v /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/*/*.vhd /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/*/*/*.v /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/*/*/*.vhd /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/constraints/*.xdc ..
MIG: 16:13:11 : Running vlog_synth_rpr.xit
MIG: 16:13:11 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 16:13:11 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 16:13:11 : ################# RUNNING MIG BATCH ###################
MIG: 16:13:11 : Writing IN file for 'mig_7series_64bit_800Mhz'...compDirPath: /home/applications/Xilinx/Vivado/2013.4/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz
MIG: 16:13:11 : synp_flow:  -- synthesis_mode: Other
MIG: 16:13:11 : outputDirectory: /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/_tmp/
MIG: 16:13:11 : vivado_mode: xpg_pa
MIG: 16:13:11 :  locked false  
MIG: 16:13:11 : HDL Language: Verilog
MIG: 16:13:11 : compInfo: false
MIG: 16:13:11 : Vivado Options xc7k325t ffg900 -2
MIG: 16:13:11 : 1: xc7k325t 2: ffg900 3: -2
MIG: 16:13:11 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig
MIG: 16:13:11 : xilinx_path: /home/applications/Xilinx/Vivado/2013.4/ids_lite/ISE
MIG: 16:13:11 : I am in catch area
MIG: 16:13:11 : Running /home/applications/Xilinx/Vivado/2013.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/xil_txt.out ... 
MIG: 16:13:20 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_a.prj
MIG: 16:13:20 : Component_Name: mig_7series_64bit_800Mhz
MIG: 16:13:20 : Moving mig_7series_64bit_800Mhz.veo ...
MIG: 16:13:20 : Moving mig_7series_64bit_800Mhz_xmdf.tcl ...
MIG: 16:13:20 : Moving mig_7series_64bit_800Mhz ...
MIG: 16:13:20 : Added 2  files from /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/mig_7series_64bit_800Mhz.v /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/mig_7series_64bit_800Mhz_mig.v ..
MIG: 16:13:20 : Running implementation.xit
MIG: 16:13:20 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 16:13:20 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 16:13:20 : ################# RUNNING MIG BATCH ###################
MIG: 16:13:20 : Writing IN file for 'mig_7series_64bit_800Mhz'...compDirPath: /home/applications/Xilinx/Vivado/2013.4/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz
MIG: 16:13:20 : synp_flow:  -- synthesis_mode: Other
MIG: 16:13:20 : outputDirectory: /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/_tmp/
MIG: 16:13:20 : vivado_mode: xpg_pa
MIG: 16:13:20 :  locked false  
MIG: 16:13:20 : HDL Language: Verilog
MIG: 16:13:20 : compInfo: false
MIG: 16:13:20 : Vivado Options xc7k325t ffg900 -2
MIG: 16:13:20 : 1: xc7k325t 2: ffg900 3: -2
MIG: 16:13:20 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig
MIG: 16:13:20 : xilinx_path: /home/applications/Xilinx/Vivado/2013.4/ids_lite/ISE
MIG: 16:13:20 : I am in catch area
MIG: 16:13:20 : Running /home/applications/Xilinx/Vivado/2013.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/xil_txt.out ... 
MIG: 16:13:29 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_a.prj
MIG: 16:13:29 : Component_Name: mig_7series_64bit_800Mhz
MIG: 16:13:29 : Moving mig_7series_64bit_800Mhz.veo ...
MIG: 16:13:29 : Moving mig_7series_64bit_800Mhz_xmdf.tcl ...
MIG: 16:13:29 : Moving mig_7series_64bit_800Mhz ...
MIG: 16:13:29 : Added 2  files from /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/constraints/*.xdc ..
MIG: 16:13:30 : Running vlog_synth_rpr.xit
MIG: 16:13:30 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 16:13:30 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 16:13:30 : ################# RUNNING MIG BATCH ###################
MIG: 16:13:30 : Writing IN file for 'mig_7series_64bit_800Mhz'...compDirPath: /home/applications/Xilinx/Vivado/2013.4/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz
MIG: 16:13:30 : synp_flow:  -- synthesis_mode: Other
MIG: 16:13:30 : outputDirectory: /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/_tmp/
MIG: 16:13:30 : vivado_mode: xpg_pa
MIG: 16:13:30 :  locked false  
MIG: 16:13:30 : HDL Language: Verilog
MIG: 16:13:30 : compInfo: false
MIG: 16:13:30 : Vivado Options xc7k325t ffg900 -2
MIG: 16:13:30 : 1: xc7k325t 2: ffg900 3: -2
MIG: 16:13:30 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig
MIG: 16:13:30 : xilinx_path: /home/applications/Xilinx/Vivado/2013.4/ids_lite/ISE
MIG: 16:13:30 : I am in catch area
MIG: 16:13:30 : Running /home/applications/Xilinx/Vivado/2013.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/xil_txt.out ... 
MIG: 16:13:38 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_a.prj
MIG: 16:13:38 : Component_Name: mig_7series_64bit_800Mhz
MIG: 16:13:38 : Moving mig_7series_64bit_800Mhz.veo ...
MIG: 16:13:38 : Moving mig_7series_64bit_800Mhz_xmdf.tcl ...
MIG: 16:13:38 : Moving mig_7series_64bit_800Mhz ...
MIG: 16:13:38 : Added 2  files from /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/mig_7series_64bit_800Mhz.v /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/mig_7series_64bit_800Mhz_mig.v ..
MIG: 16:13:39 : Running simulation.xit
MIG: 16:13:39 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 16:13:39 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 16:13:39 : ################# RUNNING MIG BATCH ###################
MIG: 16:13:39 : Writing IN file for 'mig_7series_64bit_800Mhz'...compDirPath: /home/applications/Xilinx/Vivado/2013.4/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz
MIG: 16:13:39 : synp_flow:  -- synthesis_mode: Other
MIG: 16:13:39 : outputDirectory: /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/_tmp/
MIG: 16:13:39 : vivado_mode: xpg_pa
MIG: 16:13:39 :  locked false  
MIG: 16:13:39 : HDL Language: Verilog
MIG: 16:13:39 : compInfo: false
MIG: 16:13:39 : Vivado Options xc7k325t ffg900 -2
MIG: 16:13:39 : 1: xc7k325t 2: ffg900 3: -2
MIG: 16:13:39 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig
MIG: 16:13:39 : xilinx_path: /home/applications/Xilinx/Vivado/2013.4/ids_lite/ISE
MIG: 16:13:39 : I am in catch area
MIG: 16:13:39 : Running /home/applications/Xilinx/Vivado/2013.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/xil_txt.out ... 
MIG: 16:13:48 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_a.prj
MIG: 16:13:48 : Component_Name: mig_7series_64bit_800Mhz
MIG: 16:13:48 : Moving mig_7series_64bit_800Mhz.veo ...
MIG: 16:13:48 : Moving mig_7series_64bit_800Mhz_xmdf.tcl ...
MIG: 16:13:48 : Moving mig_7series_64bit_800Mhz ...
MIG: 16:13:48 : Added 90  files from /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/*/*.v /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/example_design/*/*/*.v /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/*/*.vhd /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/example_design/*/*/*.vhd ..
MIG: 16:13:48 : Running vlog_sim_rpr.xit
MIG: 16:13:48 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 16:13:48 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 16:13:48 : ################# RUNNING MIG BATCH ###################
MIG: 16:13:48 : Writing IN file for 'mig_7series_64bit_800Mhz'...compDirPath: /home/applications/Xilinx/Vivado/2013.4/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz
MIG: 16:13:48 : synp_flow:  -- synthesis_mode: Other
MIG: 16:13:48 : outputDirectory: /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/_tmp/
MIG: 16:13:48 : vivado_mode: xpg_pa
MIG: 16:13:48 :  locked false  
MIG: 16:13:48 : HDL Language: Verilog
MIG: 16:13:48 : compInfo: false
MIG: 16:13:48 : Vivado Options xc7k325t ffg900 -2
MIG: 16:13:48 : 1: xc7k325t 2: ffg900 3: -2
MIG: 16:13:48 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig
MIG: 16:13:48 : xilinx_path: /home/applications/Xilinx/Vivado/2013.4/ids_lite/ISE
MIG: 16:13:48 : I am in catch area
MIG: 16:13:48 : Running /home/applications/Xilinx/Vivado/2013.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/xil_txt.out ... 
MIG: 16:13:57 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_a.prj
MIG: 16:13:57 : Component_Name: mig_7series_64bit_800Mhz
MIG: 16:13:57 : Moving mig_7series_64bit_800Mhz.veo ...
MIG: 16:13:57 : Moving mig_7series_64bit_800Mhz_xmdf.tcl ...
MIG: 16:13:57 : Moving mig_7series_64bit_800Mhz ...
MIG: 16:13:57 : Added 2  files from /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/mig_7series_64bit_800Mhz_mig_sim.v /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/mig_7series_64bit_800Mhz.v ..
MIG: 16:13:57 : Running vlog_sim_rpr.xit
MIG: 16:13:57 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 16:13:57 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 16:13:57 : ################# RUNNING MIG BATCH ###################
MIG: 16:13:57 : Writing IN file for 'mig_7series_64bit_800Mhz'...compDirPath: /home/applications/Xilinx/Vivado/2013.4/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz
MIG: 16:13:57 : synp_flow:  -- synthesis_mode: Other
MIG: 16:13:57 : outputDirectory: /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/_tmp/
MIG: 16:13:57 : vivado_mode: xpg_pa
MIG: 16:13:57 :  locked false  
MIG: 16:13:57 : HDL Language: Verilog
MIG: 16:13:57 : compInfo: false
MIG: 16:13:57 : Vivado Options xc7k325t ffg900 -2
MIG: 16:13:57 : 1: xc7k325t 2: ffg900 3: -2
MIG: 16:13:57 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig
MIG: 16:13:57 : xilinx_path: /home/applications/Xilinx/Vivado/2013.4/ids_lite/ISE
MIG: 16:13:57 : I am in catch area
MIG: 16:13:57 : Running /home/applications/Xilinx/Vivado/2013.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/xil_txt.out ... 
MIG: 16:14:06 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_a.prj
MIG: 16:14:06 : Component_Name: mig_7series_64bit_800Mhz
MIG: 16:14:06 : Moving mig_7series_64bit_800Mhz.veo ...
MIG: 16:14:06 : Moving mig_7series_64bit_800Mhz_xmdf.tcl ...
MIG: 16:14:06 : Moving mig_7series_64bit_800Mhz ...
MIG: 16:14:06 : Added 2  files from /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/mig_7series_64bit_800Mhz_mig_sim.v /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/mig_7series_64bit_800Mhz.v ..
MIG: 16:53:51 : xml_input_file: mig_a.prj
MIG: 16:53:51 : Absolute path of xml_input_file: /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_a.prj
MIG: 16:53:51 : xml_input_file: mig_a.prj
MIG: 16:53:51 : Absolute path of xml_input_file: /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_a.prj
MIG: 16:53:53 : xml_input_file: mig_a.prj
MIG: 16:53:53 : Absolute path of xml_input_file: mig_a.prj
MIG: 16:53:53 : xml_input_file: mig_a.prj
MIG: 16:53:53 : Absolute path of xml_input_file: mig_a.prj
MIG: 16:53:53 : xml_input_file: ../../../../mig_7series_64bit_800Mhz/mig_a.prj
MIG: 16:53:53 : Absolute path of xml_input_file: /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_a.prj
MIG: 16:53:53 : xml_input_file: ../../../../mig_7series_64bit_800Mhz/mig_a.prj
MIG: 16:53:53 : Absolute path of xml_input_file: /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_a.prj
MIG: 16:53:53 : In updateAllModelParams
MIG: 16:53:53 : ################# RUNNING MIG BATCH ###################
MIG: 16:53:53 : Writing IN file for 'mig_7series_64bit_800Mhz'...compDirPath: /home/applications/Xilinx/Vivado/2013.4/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz
MIG: 16:53:53 : synp_flow:  -- synthesis_mode: Other
MIG: 16:53:53 : outputDirectory: /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/_tmp/
MIG: 16:53:53 : vivado_mode: xpg_pa
MIG: 16:53:53 :  locked false  
MIG: 16:53:53 : HDL Language: Verilog
MIG: 16:53:53 : compInfo: true
MIG: 16:53:53 : Vivado Options xc7k325t ffg900 -2
MIG: 16:53:53 : 1: xc7k325t 2: ffg900 3: -2
MIG: 16:53:53 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig
MIG: 16:53:53 : xilinx_path: /home/applications/Xilinx/Vivado/2013.4/ids_lite/ISE
MIG: 16:53:53 : I am in catch area
MIG: 16:53:53 : Running /home/applications/Xilinx/Vivado/2013.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/xil_txt.out ... 
MIG: 16:54:02 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_a.prj
MIG: 16:54:02 : Component_Name: mig_7series_64bit_800Mhz
MIG: 16:54:02 : Moving mig_7series_64bit_800Mhz.veo ...
MIG: 16:54:02 : Moving mig_7series_64bit_800Mhz_xmdf.tcl ...
MIG: 16:54:02 : Moving mig_7series_64bit_800Mhz ...
MIG: 16:54:02 : XGUI hdlLanguage: Verilog
MIG: 16:54:02 : xgui vivado_mode: xpg_pa
MIG: 16:54:02 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 16:54:02 : Reading /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/mig_7series_64bit_800Mhz_mig.v ...
MIG: 16:54:03 : 
MIG: 16:54:03 : Inside fn mem: DDR3
MIG: 16:54:03 : QDRII+ Inside fn ui: 200000000
MIG: 16:54:03 : 
MIG: 16:54:03 : 
MIG: 16:54:03 : 
MIG: 16:54:03 : 
MIG: 16:54:03 :  polarity_value: 1
MIG: 16:54:03 : 
MIG: 16:54:03 : 
MIG: 16:54:03 : 
MIG: 16:54:03 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 16:54:03 : 
MIG: 16:54:03 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 16:54:03 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 16:54:03 : 
MIG: 16:54:03 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 16:54:03 : 
MIG: 16:54:03 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 16:54:03 : 
MIG: 16:54:03 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 16:54:03 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 16:54:03 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 16:54:03 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 16:54:03 : 
MIG: 16:54:03 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 16:54:03 : 
MIG: 16:54:03 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 16:54:03 : 
MIG: 16:54:03 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 16:54:03 : 
MIG: 16:54:03 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 16:54:03 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 16:54:03 : 
MIG: 16:54:03 :  Valid Param: ECC ==> OFF
MIG: 16:54:03 : 
MIG: 16:54:03 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 16:54:03 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 16:54:03 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 16:54:03 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 16:54:03 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 16:54:03 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 16:54:03 : 
MIG: 16:54:03 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 16:54:03 : 
MIG: 16:54:03 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 16:54:03 : 
MIG: 16:54:03 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 16:54:03 : 
MIG: 16:54:03 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 16:54:03 : 
MIG: 16:54:03 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 16:54:03 : 
MIG: 16:54:03 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 16:54:03 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 16:54:03 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 16:54:03 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 16:54:03 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 16:54:03 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 16:54:03 :  Invalid Param: DDR3_AL ==> "0"
MIG: 16:54:03 :  Invalid Param: DDR3_nAL ==> 0
MIG: 16:54:03 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 16:54:03 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 16:54:03 :  Invalid Param: DDR3_CL ==> 11
MIG: 16:54:03 :  Invalid Param: DDR3_CWL ==> 8
MIG: 16:54:03 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 16:54:03 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 16:54:03 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 16:54:03 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 16:54:03 : 
MIG: 16:54:03 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 16:54:03 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 16:54:03 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 16:54:03 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 16:54:03 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 16:54:03 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 16:54:03 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 16:54:03 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 16:54:03 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 16:54:03 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 16:54:03 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 16:54:03 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 16:54:03 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 16:54:03 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 16:54:03 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 16:54:03 :  Invalid Param: DDR3_tRCD ==> 13125
MIG: 16:54:03 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 16:54:03 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 16:54:03 :  Invalid Param: DDR3_tRP ==> 13125
MIG: 16:54:03 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 16:54:03 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 16:54:03 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 16:54:03 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 16:54:03 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 16:54:03 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 16:54:03 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 16:54:03 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 16:54:03 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0111
MIG: 16:54:03 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 16:54:03 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 16:54:03 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 16:54:03 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 16:54:03 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 16:54:03 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 16:54:03 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 16:54:03 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 16:54:03 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 16:54:03 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_CB0_473_FFF
MIG: 16:54:03 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 16:54:03 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_11
MIG: 16:54:03 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_111_110_109_108_107_106_10B_10A_105_104_103_102_101_100
MIG: 16:54:03 :  Invalid Param: DDR3_BANK_MAP ==> 36'h11A_115_114
MIG: 16:54:03 :  Invalid Param: DDR3_CAS_MAP ==> 12'h12A
MIG: 16:54:03 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 16:54:03 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 16:54:03 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_127
MIG: 16:54:03 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_12B
MIG: 16:54:03 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 16:54:03 :  Invalid Param: DDR3_RAS_MAP ==> 12'h125
MIG: 16:54:03 :  Invalid Param: DDR3_WE_MAP ==> 12'h124
MIG: 16:54:03 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_03_02_01_00_23_22_21_20
MIG: 16:54:03 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h200_209_206_203_204_205_202_207
MIG: 16:54:03 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h219_218_214_215_217_212_216_213
MIG: 16:54:03 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h225_224_229_226_223_222_228_227
MIG: 16:54:03 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h238_236_234_233_235_237_232_239
MIG: 16:54:03 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h005_003_000_009_007_006_004_002
MIG: 16:54:03 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h013_012_018_019_015_014_017_016
MIG: 16:54:03 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h023_027_022_029_024_025_028_026
MIG: 16:54:03 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h039_037_033_032_035_034_038_036
MIG: 16:54:03 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:54:03 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:54:03 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:54:03 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:54:03 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:54:03 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:54:03 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:54:03 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:54:03 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:54:03 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:54:03 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_031_021_011_001_231_221_211_201
MIG: 16:54:03 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 16:54:03 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 16:54:03 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 16:54:03 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 16:54:03 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 16:54:03 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 16:54:03 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 16:54:03 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 16:54:03 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 16:54:03 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 16:54:03 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 16:54:03 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 16:54:03 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 16:54:03 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 16:54:03 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 16:54:03 :  Invalid Param: DDR3_IODELAY_GRP ==> "MIG_7SERIES_64BIT_800MHZ_IODELAY_MIG"
MIG: 16:54:03 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 16:54:03 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 16:54:03 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 16:54:03 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 16:54:03 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 16:54:03 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 16:54:03 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 16:54:03 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 16:54:03 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 16:54:03 :  Invalid Param: DDR3_tCK ==> 1250
MIG: 16:54:03 : 
MIG: 16:54:03 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 16:54:03 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 16:54:03 : 
MIG: 16:54:03 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 16:54:03 : 
MIG: 16:54:03 :  Valid Param: C_S_AXI_ID_WIDTH ==> 4
MIG: 16:54:03 : 
MIG: 16:54:03 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 16:54:03 : 
MIG: 16:54:03 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 16:54:03 : 
MIG: 16:54:03 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 512
MIG: 16:54:03 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 16:54:03 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 16:54:03 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 16:54:03 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 16:54:03 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 16:54:03 : 
MIG: 16:54:03 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 16:54:03 : 
MIG: 16:54:03 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 16:54:03 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 16:54:03 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 16:54:03 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 16:54:03 : 
MIG: 16:54:03 :  Valid Param: DDR3_DEBUG_PORT ==> ON
MIG: 16:54:03 : 
MIG: 16:54:03 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 16:54:03 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 16:54:03 : 
MIG: 16:54:03 : 
MIG: 16:54:03 : 
MIG: 16:54:03 : Same Interface
MIG: 16:54:06 : Running customizer.xit
MIG: 16:54:06 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 16:54:06 : Writing IN file for 'mig_7series_64bit_800Mhz'...compDirPath: /home/applications/Xilinx/Vivado/2013.4/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/.Xil/Vivado-21991-centosMC/coregen/mig_7series_64bit_800Mhz
MIG: 16:54:06 : synp_flow:  -- synthesis_mode: Other
MIG: 16:54:06 : outputDirectory: /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/.Xil/Vivado-21991-centosMC/coregen/mig_7series_64bit_800Mhz/_tmp/
MIG: 16:54:06 : vivado_mode: xpg_pa
MIG: 16:54:06 :  locked false  
MIG: 16:54:06 : HDL Language: Verilog
MIG: 16:54:06 : compInfo: false
MIG: 16:54:06 : Vivado Options xc7k325t ffg900 -2
MIG: 16:54:06 : 1: xc7k325t 2: ffg900 3: -2
MIG: 16:54:06 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig
MIG: 16:54:06 : xilinx_path: /home/applications/Xilinx/Vivado/2013.4/ids_lite/ISE
MIG: 16:54:06 : I am in catch area
MIG: 16:54:06 : Running /home/applications/Xilinx/Vivado/2013.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/.Xil/Vivado-21991-centosMC/coregen/mig_7series_64bit_800Mhz/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/.Xil/Vivado-21991-centosMC/coregen/mig_7series_64bit_800Mhz/xil_txt.out ... 
MIG: 16:54:48 : Prasad before: xmlPropertyPrj -- mig_a.prj
MIG: 16:54:48 : Prasad After: xmlPropertyPrj -- mig_b.prj
MIG: 16:54:48 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/.Xil/Vivado-21991-centosMC/coregen/mig_7series_64bit_800Mhz/mig_b.prj
MIG: 16:54:48 : Component_Name: mig_7series_64bit_800Mhz
MIG: 16:54:48 : Moving mig_7series_64bit_800Mhz.veo ...
MIG: 16:54:48 : Moving mig_7series_64bit_800Mhz_xmdf.tcl ...
MIG: 16:54:48 : Moving mig_7series_64bit_800Mhz ...
MIG: 16:54:48 : Sending back 0
MIG: 16:55:24 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 16:55:24 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 16:55:24 : Running synthesis.xit
MIG: 16:55:24 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 16:55:24 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 16:55:24 : Added 87  files from /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/*/*.v /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/*/*.vhd /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/*/*/*.v /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/*/*/*.vhd /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/constraints/*.xdc ..
MIG: 16:55:25 : Running vlog_synth_rpr.xit
MIG: 16:55:25 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 16:55:25 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 16:55:25 : Added 2  files from /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/mig_7series_64bit_800Mhz.v /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/mig_7series_64bit_800Mhz_mig.v ..
MIG: 16:55:25 : Running implementation.xit
MIG: 16:55:25 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 16:55:25 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 16:55:25 : Added 2  files from /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/constraints/*.xdc ..
MIG: 16:55:26 : Running vlog_synth_rpr.xit
MIG: 16:55:26 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 16:55:26 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 16:55:26 : Added 2  files from /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/mig_7series_64bit_800Mhz.v /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/mig_7series_64bit_800Mhz_mig.v ..
MIG: 16:55:27 : Running simulation.xit
MIG: 16:55:27 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 16:55:27 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 16:55:27 : Added 90  files from /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/*/*.v /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/example_design/*/*/*.v /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/*/*.vhd /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/example_design/*/*/*.vhd ..
MIG: 16:55:27 : Running vlog_sim_rpr.xit
MIG: 16:55:27 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 16:55:27 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 16:55:27 : Added 2  files from /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/mig_7series_64bit_800Mhz_mig_sim.v /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/mig_7series_64bit_800Mhz.v ..
MIG: 16:55:28 : Running vlog_sim_rpr.xit
MIG: 16:55:28 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 16:55:28 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 16:55:28 : Added 2  files from /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/mig_7series_64bit_800Mhz_mig_sim.v /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/mig_7series_64bit_800Mhz.v ..
MIG: 17:28:17 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 17:28:17 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 17:28:17 : Running synthesis.xit
MIG: 17:28:17 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 17:28:17 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 17:28:17 : Added 85  files from /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/*/*.v /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/*/*.vhd /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/*/*/*.v /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/*/*/*.vhd /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/constraints/*.xdc ..
MIG: 17:28:18 : Running vlog_synth_rpr.xit
MIG: 17:28:18 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 17:28:18 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 17:28:18 : Added 1  files from /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/mig_7series_64bit_800Mhz.v /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/mig_7series_64bit_800Mhz_mig.v ..
MIG: 17:28:19 : Running implementation.xit
MIG: 17:28:19 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 17:28:19 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 17:28:19 : Added 0  files from /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/constraints/*.xdc ..
MIG: 17:28:19 : Running vlog_synth_rpr.xit
MIG: 17:28:19 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 17:28:19 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 17:28:19 : Added 1  files from /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/mig_7series_64bit_800Mhz.v /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/mig_7series_64bit_800Mhz_mig.v ..
MIG: 17:28:20 : Running simulation.xit
MIG: 17:28:20 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 17:28:20 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 17:28:20 : Added 85  files from /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/*/*.v /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/example_design/*/*/*.v /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/*/*.vhd /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/example_design/*/*/*.vhd ..
MIG: 17:28:20 : Running vlog_sim_rpr.xit
MIG: 17:28:20 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 17:28:20 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 17:28:20 : Added 1  files from /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/mig_7series_64bit_800Mhz_mig_sim.v /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/mig_7series_64bit_800Mhz.v ..
MIG: 17:28:21 : Running vlog_sim_rpr.xit
MIG: 17:28:21 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 17:28:21 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 17:28:21 : Added 1  files from /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/mig_7series_64bit_800Mhz_mig_sim.v /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/mig_7series_64bit_800Mhz.v ..
MIG: 17:56:53 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 17:56:53 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 17:56:54 : Running synthesis.xit
MIG: 17:56:54 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 17:56:54 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 17:56:54 : Added 85  files from /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/*/*.v /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/*/*.vhd /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/*/*/*.v /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/*/*/*.vhd /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/constraints/*.xdc ..
MIG: 17:56:54 : Running vlog_synth_rpr.xit
MIG: 17:56:54 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 17:56:54 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 17:56:54 : Added 1  files from /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/mig_7series_64bit_800Mhz.v /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/mig_7series_64bit_800Mhz_mig.v ..
MIG: 17:56:55 : Running implementation.xit
MIG: 17:56:55 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 17:56:55 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 17:56:55 : Added 0  files from /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/constraints/*.xdc ..
MIG: 17:56:55 : Running vlog_synth_rpr.xit
MIG: 17:56:55 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 17:56:55 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 17:56:55 : Added 1  files from /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/mig_7series_64bit_800Mhz.v /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/mig_7series_64bit_800Mhz_mig.v ..
MIG: 17:56:56 : Running simulation.xit
MIG: 17:56:56 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 17:56:56 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 17:56:56 : Added 85  files from /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/*/*.v /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/example_design/*/*/*.v /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/*/*.vhd /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/example_design/*/*/*.vhd ..
MIG: 17:56:57 : Running vlog_sim_rpr.xit
MIG: 17:56:57 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 17:56:57 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 17:56:57 : Added 1  files from /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/mig_7series_64bit_800Mhz_mig_sim.v /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/mig_7series_64bit_800Mhz.v ..
MIG: 17:56:57 : Running vlog_sim_rpr.xit
MIG: 17:56:57 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 17:56:57 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 17:56:57 : Added 1  files from /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/mig_7series_64bit_800Mhz_mig_sim.v /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/mig_7series_64bit_800Mhz.v ..
MIG: 18:13:16 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 18:13:16 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 18:13:49 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 18:13:49 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 18:14:01 : ################# RUNNING MIG BATCH ###################
MIG: 18:14:01 : Writing IN file for 'mig_7series_64bit_800Mhz'...compDirPath: /home/applications/Xilinx/Vivado/2013.4/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz
MIG: 18:14:01 : synp_flow:  -- synthesis_mode: Other
MIG: 18:14:01 : outputDirectory: /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/_tmp/
MIG: 18:14:01 : vivado_mode: xpg_pa
MIG: 18:14:01 :  locked false  
MIG: 18:14:01 : HDL Language: Verilog
MIG: 18:14:01 : compInfo: false
MIG: 18:14:01 : Vivado Options xc7k325t ffg900 -2
MIG: 18:14:01 : 1: xc7k325t 2: ffg900 3: -2
MIG: 18:14:01 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig
MIG: 18:14:01 : xilinx_path: /home/applications/Xilinx/Vivado/2013.4/ids_lite/ISE
MIG: 18:14:01 : I am in catch area
MIG: 18:14:01 : Running /home/applications/Xilinx/Vivado/2013.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/xil_txt.out ... 
MIG: 18:14:09 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_b.prj
MIG: 18:14:09 : Component_Name: mig_7series_64bit_800Mhz
MIG: 18:14:09 : Moving mig_7series_64bit_800Mhz.veo ...
MIG: 18:14:09 : Moving mig_7series_64bit_800Mhz_xmdf.tcl ...
MIG: 18:14:09 : Moving mig_7series_64bit_800Mhz ...
MIG: 18:14:10 : Running synthesis.xit
MIG: 18:14:10 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 18:14:10 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 18:14:10 : Added 87  files from /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/*/*.v /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/*/*.vhd /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/*/*/*.v /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/*/*/*.vhd /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/constraints/*.xdc ..
MIG: 18:14:11 : Running vlog_synth_rpr.xit
MIG: 18:14:11 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 18:14:11 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 18:14:11 : Added 2  files from /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/mig_7series_64bit_800Mhz.v /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/mig_7series_64bit_800Mhz_mig.v ..
MIG: 18:14:11 : Running implementation.xit
MIG: 18:14:11 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 18:14:11 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 18:14:11 : Added 2  files from /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/constraints/*.xdc ..
MIG: 18:14:12 : Running vlog_synth_rpr.xit
MIG: 18:14:12 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 18:14:12 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 18:14:12 : Added 2  files from /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/mig_7series_64bit_800Mhz.v /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/mig_7series_64bit_800Mhz_mig.v ..
MIG: 18:14:12 : Running simulation.xit
MIG: 18:14:12 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 18:14:12 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 18:14:12 : Added 90  files from /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/*/*.v /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/example_design/*/*/*.v /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/*/*.vhd /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/example_design/*/*/*.vhd ..
MIG: 18:14:13 : Running vlog_sim_rpr.xit
MIG: 18:14:13 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 18:14:13 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 18:14:13 : Added 2  files from /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/mig_7series_64bit_800Mhz_mig_sim.v /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/mig_7series_64bit_800Mhz.v ..
MIG: 18:14:13 : Running vlog_sim_rpr.xit
MIG: 18:14:13 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 18:14:13 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 18:14:13 : Added 2  files from /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/mig_7series_64bit_800Mhz_mig_sim.v /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/mig_7series_64bit_800Mhz.v ..
MIG: 18:15:03 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 18:15:03 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 18:15:04 : Running synthesis.xit
MIG: 18:15:04 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 18:15:04 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 18:15:04 : Added 85  files from /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/*/*.v /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/*/*.vhd /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/*/*/*.v /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/*/*/*.vhd /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/constraints/*.xdc ..
MIG: 18:15:05 : Running vlog_synth_rpr.xit
MIG: 18:15:05 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 18:15:05 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 18:15:05 : Added 1  files from /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/mig_7series_64bit_800Mhz.v /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/mig_7series_64bit_800Mhz_mig.v ..
MIG: 18:15:05 : Running implementation.xit
MIG: 18:15:05 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 18:15:05 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 18:15:05 : Added 0  files from /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/constraints/*.xdc ..
MIG: 18:15:06 : Running vlog_synth_rpr.xit
MIG: 18:15:06 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 18:15:06 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 18:15:06 : Added 1  files from /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/mig_7series_64bit_800Mhz.v /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/mig_7series_64bit_800Mhz_mig.v ..
MIG: 18:15:06 : Running simulation.xit
MIG: 18:15:06 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 18:15:06 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 18:15:06 : Added 85  files from /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/*/*.v /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/example_design/*/*/*.v /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/*/*.vhd /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/example_design/*/*/*.vhd ..
MIG: 18:15:07 : Running vlog_sim_rpr.xit
MIG: 18:15:07 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 18:15:07 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 18:15:07 : Added 1  files from /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/mig_7series_64bit_800Mhz_mig_sim.v /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/mig_7series_64bit_800Mhz.v ..
MIG: 18:15:07 : Running vlog_sim_rpr.xit
MIG: 18:15:07 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 18:15:07 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 18:15:07 : Added 1  files from /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/mig_7series_64bit_800Mhz_mig_sim.v /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/mig_7series_64bit_800Mhz.v ..
MIG: 21:07:37 : ################# RUNNING MIG BATCH ###################
MIG: 21:07:37 : Writing IN file for 'mig_7series_64bit_800Mhz'...compDirPath: /home/applications/Xilinx/Vivado/2013.4/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz
MIG: 21:07:37 : synp_flow:  -- synthesis_mode: Other
MIG: 21:07:37 : outputDirectory: /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/_tmp/
MIG: 21:07:37 : vivado_mode: xpg_pa
MIG: 21:07:37 :  locked false  
MIG: 21:07:37 : HDL Language: Verilog
MIG: 21:07:37 : compInfo: false
MIG: 21:07:37 : Vivado Options xc7k325t ffg900 -2
MIG: 21:07:37 : 1: xc7k325t 2: ffg900 3: -2
MIG: 21:07:37 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig
MIG: 21:07:37 : xilinx_path: /home/applications/Xilinx/Vivado/2013.4/ids_lite/ISE
MIG: 21:07:37 : I am in catch area
MIG: 21:07:37 : Running /home/applications/Xilinx/Vivado/2013.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/xil_txt.out ... 
MIG: 21:07:46 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_b.prj
MIG: 21:07:46 : Component_Name: mig_7series_64bit_800Mhz
MIG: 21:07:46 : Moving mig_7series_64bit_800Mhz.veo ...
MIG: 21:07:46 : Moving mig_7series_64bit_800Mhz_xmdf.tcl ...
MIG: 21:07:46 : Moving mig_7series_64bit_800Mhz ...
MIG: 21:07:47 : Running synthesis.xit
MIG: 21:07:47 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 21:07:47 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 21:07:47 : Added 87  files from /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/*/*.v /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/*/*.vhd /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/*/*/*.v /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/*/*/*.vhd /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/constraints/*.xdc ..
MIG: 21:07:47 : Running vlog_synth_rpr.xit
MIG: 21:07:47 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 21:07:47 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 21:07:47 : Added 2  files from /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/mig_7series_64bit_800Mhz.v /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/mig_7series_64bit_800Mhz_mig.v ..
MIG: 21:07:48 : Running implementation.xit
MIG: 21:07:48 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 21:07:48 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 21:07:48 : Added 2  files from /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/constraints/*.xdc ..
MIG: 21:07:48 : Running vlog_synth_rpr.xit
MIG: 21:07:48 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 21:07:48 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 21:07:48 : Added 2  files from /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/mig_7series_64bit_800Mhz.v /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/mig_7series_64bit_800Mhz_mig.v ..
MIG: 21:07:49 : Running simulation.xit
MIG: 21:07:49 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 21:07:49 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 21:07:49 : Added 90  files from /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/*/*.v /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/example_design/*/*/*.v /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/*/*.vhd /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/example_design/*/*/*.vhd ..
MIG: 21:07:49 : Running vlog_sim_rpr.xit
MIG: 21:07:49 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 21:07:49 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 21:07:49 : Added 2  files from /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/mig_7series_64bit_800Mhz_mig_sim.v /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/mig_7series_64bit_800Mhz.v ..
MIG: 21:07:50 : Running vlog_sim_rpr.xit
MIG: 21:07:50 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 21:07:50 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 21:07:50 : Added 2  files from /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/mig_7series_64bit_800Mhz_mig_sim.v /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/mig_7series_64bit_800Mhz.v ..
MIG: 10:17:14 : xml_input_file: mig_b.prj
MIG: 10:17:14 : Absolute path of xml_input_file: /mnt/projects_MCshare/GIT_HUB_UPDATE_2014_4/AXI_JTAG_DEBUGGER/KINTEX_KC705/IP/mig_7series_64bit_800Mhz/mig_b.prj
MIG: 10:17:14 : xml_input_file: mig_b.prj
MIG: 10:17:14 : Absolute path of xml_input_file: /mnt/projects_MCshare/GIT_HUB_UPDATE_2014_4/AXI_JTAG_DEBUGGER/KINTEX_KC705/IP/mig_7series_64bit_800Mhz/mig_b.prj
MIG: 10:17:14 : In updateAllModelParams
MIG: 10:17:14 : ################# RUNNING MIG BATCH ###################
MIG: 10:17:14 : Writing IN file for 'mig_7series_64bit_800Mhz'...compDirPath: /home/applications/Xilinx/Vivado/2014.4/data/ip/xilinx/mig_7series_v2_3... instDirPath: /mnt/projects_MCshare/GIT_HUB_UPDATE_2014_4/AXI_JTAG_DEBUGGER/KINTEX_KC705/IP/mig_7series_64bit_800Mhz
MIG: 10:17:14 : synp_flow:  -- synthesis_mode: Other
MIG: 10:17:14 : outputDirectory: /mnt/projects_MCshare/GIT_HUB_UPDATE_2014_4/AXI_JTAG_DEBUGGER/KINTEX_KC705/IP/mig_7series_64bit_800Mhz/_tmp/
MIG: 10:17:14 : vivado_mode: xpg_pa
MIG: 10:17:14 :  locked false  
MIG: 10:17:14 : HDL Language: Verilog
MIG: 10:17:14 : compInfo: true
MIG: 10:17:14 : Vivado Options xc7k325t ffg900 -2
MIG: 10:17:14 : 1: xc7k325t 2: ffg900 3: -2
MIG: 10:17:14 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 10:17:14 : xilinx_path: /home/applications/Xilinx/Vivado/2014.4/ids_lite/ISE
MIG: 10:17:14 : I am in catch area
MIG: 10:17:14 : Running /home/applications/Xilinx/Vivado/2014.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /mnt/projects_MCshare/GIT_HUB_UPDATE_2014_4/AXI_JTAG_DEBUGGER/KINTEX_KC705/IP/mig_7series_64bit_800Mhz/xil_txt.in -cg_exc_out /mnt/projects_MCshare/GIT_HUB_UPDATE_2014_4/AXI_JTAG_DEBUGGER/KINTEX_KC705/IP/mig_7series_64bit_800Mhz/xil_txt.out ... 
MIG: 10:17:27 : XML_INPUT_FILE: /mnt/projects_MCshare/GIT_HUB_UPDATE_2014_4/AXI_JTAG_DEBUGGER/KINTEX_KC705/IP/mig_7series_64bit_800Mhz/mig_b.prj
MIG: 10:17:27 : Component_Name: mig_7series_64bit_800Mhz
MIG: 10:17:27 : Moving mig_7series_64bit_800Mhz_xmdf.tcl ...
MIG: 10:17:27 : Moving mig_7series_64bit_800Mhz.veo ...
MIG: 10:17:27 : Moving mig_7series_64bit_800Mhz ...
MIG: 10:17:28 : XGUI hdlLanguage: Verilog
MIG: 10:17:28 : xgui vivado_mode: xpg_pa
MIG: 10:17:28 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 10:17:28 : Reading /mnt/projects_MCshare/GIT_HUB_UPDATE_2014_4/AXI_JTAG_DEBUGGER/KINTEX_KC705/IP/mig_7series_64bit_800Mhz/mig_7series_64bit_800Mhz/user_design/rtl/mig_7series_64bit_800Mhz_mig.v ...
MIG: 10:17:29 : 1
MIG: 10:17:29 : Inside fn mem: DDR3
MIG: 10:17:29 : QDRII+ Inside fn ui: 200000000
MIG: 10:17:29 : cntrl:  memtype: DDR3
MIG: 10:17:29 : 800
MIG: 10:17:29 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 10:17:29 : 
MIG: 10:17:29 : 1
MIG: 10:17:29 : 200000000
MIG: 10:17:29 : 
MIG: 10:17:29 :  polarity_value: 0
MIG: 10:17:29 : ACTIVE_HIGH
MIG: 10:17:29 : 
MIG: 10:17:29 : cntrl:  memtype: DDR3
MIG: 10:17:29 : 
MIG: 10:17:29 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 10:17:30 : 
MIG: 10:17:30 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 10:17:30 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 10:17:30 : 
MIG: 10:17:30 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 10:17:30 : 
MIG: 10:17:30 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 10:17:30 : 
MIG: 10:17:30 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 10:17:30 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 10:17:30 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 10:17:30 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 10:17:30 : 8
MIG: 10:17:30 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 10:17:30 : 64
MIG: 10:17:30 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 10:17:30 : 8
MIG: 10:17:30 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 10:17:30 : 3
MIG: 10:17:30 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 10:17:30 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 10:17:30 : 
MIG: 10:17:30 :  Valid Param: ECC ==> OFF
MIG: 10:17:30 : 64
MIG: 10:17:30 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 10:17:30 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 10:17:30 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 10:17:30 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 10:17:30 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 10:17:30 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 10:17:30 : 
MIG: 10:17:30 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 10:17:30 : 
MIG: 10:17:30 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 10:17:30 : 28
MIG: 10:17:30 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 10:17:30 : 
MIG: 10:17:30 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 10:17:30 : 
MIG: 10:17:30 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 10:17:30 : 
MIG: 10:17:30 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 10:17:30 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 10:17:30 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 10:17:30 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 10:17:30 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 10:17:30 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 10:17:30 :  Invalid Param: DDR3_AL ==> "0"
MIG: 10:17:30 :  Invalid Param: DDR3_nAL ==> 0
MIG: 10:17:30 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 10:17:30 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 10:17:30 :  Invalid Param: DDR3_CL ==> 11
MIG: 10:17:30 :  Invalid Param: DDR3_CWL ==> 8
MIG: 10:17:30 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 10:17:30 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 10:17:30 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 10:17:30 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 10:17:30 : 
MIG: 10:17:30 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 10:17:30 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 10:17:30 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 10:17:30 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 10:17:30 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 10:17:30 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 10:17:30 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 10:17:30 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 10:17:30 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 10:17:30 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 10:17:30 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 10:17:30 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 10:17:30 :  Invalid Param: DDR3_MMCM_MULT_F ==> 4
MIG: 10:17:30 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 10:17:30 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 10:17:30 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 10:17:30 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 10:17:30 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 10:17:30 :  Invalid Param: DDR3_tRCD ==> 13125
MIG: 10:17:30 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 10:17:30 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 10:17:30 :  Invalid Param: DDR3_tRP ==> 13125
MIG: 10:17:30 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 10:17:30 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 10:17:30 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 10:17:30 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 10:17:30 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 10:17:30 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 10:17:30 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 10:17:30 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 10:17:30 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0111
MIG: 10:17:30 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 10:17:30 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 10:17:30 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 10:17:30 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 10:17:30 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 10:17:30 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 10:17:31 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 10:17:31 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 10:17:31 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 10:17:31 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_CB0_473_FFF
MIG: 10:17:31 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 10:17:31 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_11
MIG: 10:17:31 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_111_110_109_108_107_106_10B_10A_105_104_103_102_101_100
MIG: 10:17:31 :  Invalid Param: DDR3_BANK_MAP ==> 36'h11A_115_114
MIG: 10:17:31 :  Invalid Param: DDR3_CAS_MAP ==> 12'h12A
MIG: 10:17:31 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 10:17:31 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 10:17:31 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_127
MIG: 10:17:31 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_12B
MIG: 10:17:31 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 10:17:31 :  Invalid Param: DDR3_RAS_MAP ==> 12'h125
MIG: 10:17:31 :  Invalid Param: DDR3_WE_MAP ==> 12'h124
MIG: 10:17:31 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_03_02_01_00_23_22_21_20
MIG: 10:17:31 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h200_209_206_203_204_205_202_207
MIG: 10:17:31 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h219_218_214_215_217_212_216_213
MIG: 10:17:31 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h225_224_229_226_223_222_228_227
MIG: 10:17:31 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h238_236_234_233_235_237_232_239
MIG: 10:17:31 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h005_003_000_009_007_006_004_002
MIG: 10:17:31 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h013_012_018_019_015_014_017_016
MIG: 10:17:31 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h023_027_022_029_024_025_028_026
MIG: 10:17:31 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h039_037_033_032_035_034_038_036
MIG: 10:17:31 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:17:31 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:17:31 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:17:31 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:17:31 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:17:31 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:17:31 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:17:31 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:17:31 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:17:31 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:17:31 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_031_021_011_001_231_221_211_201
MIG: 10:17:31 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 10:17:31 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 10:17:31 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 10:17:31 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 10:17:31 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 10:17:31 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 10:17:31 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 10:17:31 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 10:17:31 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 10:17:31 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 10:17:31 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 10:17:31 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 10:17:31 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 10:17:31 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 10:17:31 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 10:17:31 :  Invalid Param: DDR3_IDELAY_ADJ ==> "ON"
MIG: 10:17:31 :  Invalid Param: DDR3_FINE_PER_BIT ==> "ON"
MIG: 10:17:31 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "ON"
MIG: 10:17:31 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "ON"
MIG: 10:17:31 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "MIG_7SERIES_64BIT_800MHZ_IODELAY_MIG0"
MIG: 10:17:31 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "MIG_7SERIES_64BIT_800MHZ_IODELAY_MIG1"
MIG: 10:17:31 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 10:17:31 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 10:17:31 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 10:17:31 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 10:17:31 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 10:17:31 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 10:17:31 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 10:17:31 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 10:17:31 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "TRUE"
MIG: 10:17:31 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 10:17:31 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 10:17:31 :  Invalid Param: DDR3_tCK ==> 1250
MIG: 10:17:31 : 4
MIG: 10:17:31 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 10:17:31 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 10:17:31 : 
MIG: 10:17:31 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 10:17:31 : 
MIG: 10:17:31 :  Valid Param: C_S_AXI_ID_WIDTH ==> 4
MIG: 10:17:31 : 1073741824
MIG: 10:17:31 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 10:17:31 : 30
MIG: 10:17:31 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 10:17:31 : 512
MIG: 10:17:31 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 512
MIG: 10:17:31 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 10:17:31 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 10:17:31 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 10:17:31 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 10:17:31 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 10:17:31 : 
MIG: 10:17:31 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 10:17:31 : 
MIG: 10:17:32 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 10:17:32 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 10:17:32 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 10:17:32 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 10:17:32 : ON
MIG: 10:17:32 :  Valid Param: DDR3_DEBUG_PORT ==> ON
MIG: 10:17:32 : ON
MIG: 10:17:32 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 10:17:32 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 10:17:32 : NOBUF
MIG: 10:17:32 : NONE
MIG: 10:17:32 : 
MIG: 10:17:32 : Same Interface
MIG: 10:23:50 : Running synthesis.xit
MIG: 10:23:50 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 10:23:50 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 10:23:50 : ################# RUNNING MIG BATCH ###################
MIG: 10:23:50 : Writing IN file for 'mig_7series_64bit_800Mhz'...compDirPath: /home/applications/Xilinx/Vivado/2014.4/data/ip/xilinx/mig_7series_v2_3... instDirPath: /mnt/projects_MCshare/GIT_HUB_UPDATE_2014_4/AXI_JTAG_DEBUGGER/KINTEX_KC705/IP/mig_7series_64bit_800Mhz
MIG: 10:23:50 : synp_flow:  -- synthesis_mode: Other
MIG: 10:23:50 : outputDirectory: /mnt/projects_MCshare/GIT_HUB_UPDATE_2014_4/AXI_JTAG_DEBUGGER/KINTEX_KC705/IP/mig_7series_64bit_800Mhz/_tmp/
MIG: 10:23:51 : vivado_mode: xpg_pa
MIG: 10:23:51 :  locked false  
MIG: 10:23:51 : HDL Language: Verilog
MIG: 10:23:51 : compInfo: false
MIG: 10:23:51 : Vivado Options xc7k325t ffg900 -2
MIG: 10:23:51 : 1: xc7k325t 2: ffg900 3: -2
MIG: 10:23:51 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 10:23:51 : xilinx_path: /home/applications/Xilinx/Vivado/2014.4/ids_lite/ISE
MIG: 10:23:51 : I am in catch area
MIG: 10:23:51 : Running /home/applications/Xilinx/Vivado/2014.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /mnt/projects_MCshare/GIT_HUB_UPDATE_2014_4/AXI_JTAG_DEBUGGER/KINTEX_KC705/IP/mig_7series_64bit_800Mhz/xil_txt.in -cg_exc_out /mnt/projects_MCshare/GIT_HUB_UPDATE_2014_4/AXI_JTAG_DEBUGGER/KINTEX_KC705/IP/mig_7series_64bit_800Mhz/xil_txt.out ... 
MIG: 10:24:03 : XML_INPUT_FILE: /mnt/projects_MCshare/GIT_HUB_UPDATE_2014_4/AXI_JTAG_DEBUGGER/KINTEX_KC705/IP/mig_7series_64bit_800Mhz/mig_b.prj
MIG: 10:24:03 : Component_Name: mig_7series_64bit_800Mhz
MIG: 10:24:03 : Moving mig_7series_64bit_800Mhz_xmdf.tcl ...
MIG: 10:24:03 : Moving mig_7series_64bit_800Mhz.veo ...
MIG: 10:24:03 : Moving mig_7series_64bit_800Mhz ...
MIG: 10:24:05 : Running vlog_synth_rpr.xit
MIG: 10:24:05 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 10:24:05 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 10:24:05 : ################# RUNNING MIG BATCH ###################
MIG: 10:24:05 : Writing IN file for 'mig_7series_64bit_800Mhz'...compDirPath: /home/applications/Xilinx/Vivado/2014.4/data/ip/xilinx/mig_7series_v2_3... instDirPath: /mnt/projects_MCshare/GIT_HUB_UPDATE_2014_4/AXI_JTAG_DEBUGGER/KINTEX_KC705/IP/mig_7series_64bit_800Mhz
MIG: 10:24:05 : synp_flow:  -- synthesis_mode: Other
MIG: 10:24:05 : outputDirectory: /mnt/projects_MCshare/GIT_HUB_UPDATE_2014_4/AXI_JTAG_DEBUGGER/KINTEX_KC705/IP/mig_7series_64bit_800Mhz/_tmp/
MIG: 10:24:05 : vivado_mode: xpg_pa
MIG: 10:24:05 :  locked false  
MIG: 10:24:05 : HDL Language: Verilog
MIG: 10:24:05 : compInfo: false
MIG: 10:24:06 : Vivado Options xc7k325t ffg900 -2
MIG: 10:24:06 : 1: xc7k325t 2: ffg900 3: -2
MIG: 10:24:06 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 10:24:06 : xilinx_path: /home/applications/Xilinx/Vivado/2014.4/ids_lite/ISE
MIG: 10:24:06 : I am in catch area
MIG: 10:24:06 : Running /home/applications/Xilinx/Vivado/2014.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /mnt/projects_MCshare/GIT_HUB_UPDATE_2014_4/AXI_JTAG_DEBUGGER/KINTEX_KC705/IP/mig_7series_64bit_800Mhz/xil_txt.in -cg_exc_out /mnt/projects_MCshare/GIT_HUB_UPDATE_2014_4/AXI_JTAG_DEBUGGER/KINTEX_KC705/IP/mig_7series_64bit_800Mhz/xil_txt.out ... 
MIG: 10:24:18 : XML_INPUT_FILE: /mnt/projects_MCshare/GIT_HUB_UPDATE_2014_4/AXI_JTAG_DEBUGGER/KINTEX_KC705/IP/mig_7series_64bit_800Mhz/mig_b.prj
MIG: 10:24:18 : Component_Name: mig_7series_64bit_800Mhz
MIG: 10:24:18 : Moving mig_7series_64bit_800Mhz_xmdf.tcl ...
MIG: 10:24:18 : Moving mig_7series_64bit_800Mhz.veo ...
MIG: 10:24:18 : Moving mig_7series_64bit_800Mhz ...
MIG: 10:24:19 : Running simulation.xit
MIG: 10:24:19 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 10:24:19 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 10:24:19 : ################# RUNNING MIG BATCH ###################
MIG: 10:24:19 : Writing IN file for 'mig_7series_64bit_800Mhz'...compDirPath: /home/applications/Xilinx/Vivado/2014.4/data/ip/xilinx/mig_7series_v2_3... instDirPath: /mnt/projects_MCshare/GIT_HUB_UPDATE_2014_4/AXI_JTAG_DEBUGGER/KINTEX_KC705/IP/mig_7series_64bit_800Mhz
MIG: 10:24:19 : synp_flow:  -- synthesis_mode: Other
MIG: 10:24:19 : outputDirectory: /mnt/projects_MCshare/GIT_HUB_UPDATE_2014_4/AXI_JTAG_DEBUGGER/KINTEX_KC705/IP/mig_7series_64bit_800Mhz/_tmp/
MIG: 10:24:19 : vivado_mode: xpg_pa
MIG: 10:24:19 :  locked false  
MIG: 10:24:19 : HDL Language: Verilog
MIG: 10:24:19 : compInfo: false
MIG: 10:24:19 : Vivado Options xc7k325t ffg900 -2
MIG: 10:24:19 : 1: xc7k325t 2: ffg900 3: -2
MIG: 10:24:19 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 10:24:19 : xilinx_path: /home/applications/Xilinx/Vivado/2014.4/ids_lite/ISE
MIG: 10:24:19 : I am in catch area
MIG: 10:24:19 : Running /home/applications/Xilinx/Vivado/2014.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /mnt/projects_MCshare/GIT_HUB_UPDATE_2014_4/AXI_JTAG_DEBUGGER/KINTEX_KC705/IP/mig_7series_64bit_800Mhz/xil_txt.in -cg_exc_out /mnt/projects_MCshare/GIT_HUB_UPDATE_2014_4/AXI_JTAG_DEBUGGER/KINTEX_KC705/IP/mig_7series_64bit_800Mhz/xil_txt.out ... 
MIG: 10:24:31 : XML_INPUT_FILE: /mnt/projects_MCshare/GIT_HUB_UPDATE_2014_4/AXI_JTAG_DEBUGGER/KINTEX_KC705/IP/mig_7series_64bit_800Mhz/mig_b.prj
MIG: 10:24:31 : Component_Name: mig_7series_64bit_800Mhz
MIG: 10:24:31 : Moving mig_7series_64bit_800Mhz_xmdf.tcl ...
MIG: 10:24:31 : Moving mig_7series_64bit_800Mhz.veo ...
MIG: 10:24:31 : Moving mig_7series_64bit_800Mhz ...
MIG: 10:24:33 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 10:24:33 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 10:24:33 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 10:24:33 : ################# RUNNING MIG BATCH ###################
MIG: 10:24:33 : Writing IN file for 'mig_7series_64bit_800Mhz'...compDirPath: /home/applications/Xilinx/Vivado/2014.4/data/ip/xilinx/mig_7series_v2_3... instDirPath: /mnt/projects_MCshare/GIT_HUB_UPDATE_2014_4/AXI_JTAG_DEBUGGER/KINTEX_KC705/IP/mig_7series_64bit_800Mhz
MIG: 10:24:33 : synp_flow:  -- synthesis_mode: Other
MIG: 10:24:33 : outputDirectory: /mnt/projects_MCshare/GIT_HUB_UPDATE_2014_4/AXI_JTAG_DEBUGGER/KINTEX_KC705/IP/mig_7series_64bit_800Mhz/_tmp/
MIG: 10:24:33 : vivado_mode: xpg_pa
MIG: 10:24:33 :  locked false  
MIG: 10:24:33 : HDL Language: Verilog
MIG: 10:24:33 : compInfo: false
MIG: 10:24:33 : Vivado Options xc7k325t ffg900 -2
MIG: 10:24:33 : 1: xc7k325t 2: ffg900 3: -2
MIG: 10:24:33 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 10:24:33 : xilinx_path: /home/applications/Xilinx/Vivado/2014.4/ids_lite/ISE
MIG: 10:24:33 : I am in catch area
MIG: 10:24:33 : Running /home/applications/Xilinx/Vivado/2014.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /mnt/projects_MCshare/GIT_HUB_UPDATE_2014_4/AXI_JTAG_DEBUGGER/KINTEX_KC705/IP/mig_7series_64bit_800Mhz/xil_txt.in -cg_exc_out /mnt/projects_MCshare/GIT_HUB_UPDATE_2014_4/AXI_JTAG_DEBUGGER/KINTEX_KC705/IP/mig_7series_64bit_800Mhz/xil_txt.out ... 
MIG: 10:24:45 : XML_INPUT_FILE: /mnt/projects_MCshare/GIT_HUB_UPDATE_2014_4/AXI_JTAG_DEBUGGER/KINTEX_KC705/IP/mig_7series_64bit_800Mhz/mig_b.prj
MIG: 10:24:46 : Component_Name: mig_7series_64bit_800Mhz
MIG: 10:24:46 : Moving mig_7series_64bit_800Mhz_xmdf.tcl ...
MIG: 10:24:46 : Moving mig_7series_64bit_800Mhz.veo ...
MIG: 10:24:46 : Moving mig_7series_64bit_800Mhz ...
MIG: 10:24:47 : Running implementation.xit
MIG: 10:24:47 : IGN:     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> <==>     <ModuleName>mig_7series_64bit_800Mhz</ModuleName> 
MIG: 10:24:47 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 10:24:47 : ################# RUNNING MIG BATCH ###################
MIG: 10:24:47 : Writing IN file for 'mig_7series_64bit_800Mhz'...compDirPath: /home/applications/Xilinx/Vivado/2014.4/data/ip/xilinx/mig_7series_v2_3... instDirPath: /mnt/projects_MCshare/GIT_HUB_UPDATE_2014_4/AXI_JTAG_DEBUGGER/KINTEX_KC705/IP/mig_7series_64bit_800Mhz
MIG: 10:24:47 : synp_flow:  -- synthesis_mode: Other
MIG: 10:24:47 : outputDirectory: /mnt/projects_MCshare/GIT_HUB_UPDATE_2014_4/AXI_JTAG_DEBUGGER/KINTEX_KC705/IP/mig_7series_64bit_800Mhz/_tmp/
MIG: 10:24:47 : vivado_mode: xpg_pa
MIG: 10:24:47 :  locked false  
MIG: 10:24:47 : HDL Language: Verilog
MIG: 10:24:47 : compInfo: false
MIG: 10:24:47 : Vivado Options xc7k325t ffg900 -2
MIG: 10:24:47 : 1: xc7k325t 2: ffg900 3: -2
MIG: 10:24:47 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 10:24:47 : xilinx_path: /home/applications/Xilinx/Vivado/2014.4/ids_lite/ISE
MIG: 10:24:47 : I am in catch area
MIG: 10:24:47 : Running /home/applications/Xilinx/Vivado/2014.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /mnt/projects_MCshare/GIT_HUB_UPDATE_2014_4/AXI_JTAG_DEBUGGER/KINTEX_KC705/IP/mig_7series_64bit_800Mhz/xil_txt.in -cg_exc_out /mnt/projects_MCshare/GIT_HUB_UPDATE_2014_4/AXI_JTAG_DEBUGGER/KINTEX_KC705/IP/mig_7series_64bit_800Mhz/xil_txt.out ... 
MIG: 10:24:59 : XML_INPUT_FILE: /mnt/projects_MCshare/GIT_HUB_UPDATE_2014_4/AXI_JTAG_DEBUGGER/KINTEX_KC705/IP/mig_7series_64bit_800Mhz/mig_b.prj
MIG: 10:24:59 : Component_Name: mig_7series_64bit_800Mhz
MIG: 10:24:59 : Moving mig_7series_64bit_800Mhz_xmdf.tcl ...
MIG: 10:24:59 : Moving mig_7series_64bit_800Mhz.veo ...
MIG: 10:24:59 : Moving mig_7series_64bit_800Mhz ...
