// Seed: 1193094956
module module_0 (
    output supply1 id_0,
    input tri0 id_1,
    output wor id_2,
    input wor id_3,
    input supply1 id_4,
    input wire id_5,
    input tri1 id_6,
    input uwire id_7,
    input wor id_8,
    input tri id_9,
    input supply1 id_10,
    output uwire id_11,
    output wor id_12,
    input tri1 id_13,
    input wand id_14
);
  wire id_16;
endmodule
module module_1 (
    input tri id_0,
    output uwire id_1,
    output supply0 id_2,
    input wor id_3,
    output wand id_4,
    input supply0 id_5,
    output wor id_6,
    output wand id_7,
    input supply0 id_8
);
  wire id_10;
  module_0(
      id_6, id_5, id_4, id_8, id_8, id_5, id_0, id_5, id_0, id_8, id_3, id_2, id_2, id_0, id_8
  );
  assign id_2 = 1;
endmodule
