Info: Generated by version: 18.1 build 222
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate E:\work_xbb\workspace\Sender\SDIx4\X100_SDIx4_debug_2\src\clkctrl\clkctrl.ip --block-symbol-file --output-directory=E:\work_xbb\workspace\Sender\SDIx4\X100_SDIx4_debug_2\src\clkctrl\clkctrl --family="Cyclone 10 GX" --part=10CX220YF780E6G
: clkctrl.altclkctrl_0: Targeting device family: Cyclone 10 GX.
: clkctrl.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs.
: clkctrl.altclkctrl_0: The register mode of port 'ena' is unavailable while 'ena' port not added. 
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate E:\work_xbb\workspace\Sender\SDIx4\X100_SDIx4_debug_2\src\clkctrl\clkctrl.ip --synthesis=VERILOG --output-directory=E:\work_xbb\workspace\Sender\SDIx4\X100_SDIx4_debug_2\src\clkctrl\clkctrl --family="Cyclone 10 GX" --part=10CX220YF780E6G
: clkctrl.altclkctrl_0: Targeting device family: Cyclone 10 GX.
: clkctrl.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs.
: clkctrl.altclkctrl_0: The register mode of port 'ena' is unavailable while 'ena' port not added. 
Info: clkctrl: "Transforming system: clkctrl"
Info: clkctrl: "Naming system components in system: clkctrl"
Info: clkctrl: "Processing generation queue"
Info: clkctrl: "Generating: clkctrl"
Info: clkctrl: "Generating: clkctrl_altclkctrl_181_bylxp4y"
Info: altclkctrl_0: Generating top-level entity clkctrl_altclkctrl_181_bylxp4y.
Info: clkctrl: Done "clkctrl" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
