Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Dec 13 22:02:26 2023
| Host         : MSI-Modern-14-B11M running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.739        0.000                      0                   70        0.190        0.000                      0                   70        4.500        0.000                       0                    41  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock               5.739        0.000                      0                   70        0.190        0.000                      0                   70        4.500        0.000                       0                    41  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        5.739ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.739ns  (required time - arrival time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/cnt_0/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.233ns  (logic 0.828ns (19.563%)  route 3.405ns (80.437%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.638     5.159    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X3Y5           FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDRE (Prop_fdre_C_Q)         0.456     5.615 f  sl_ctrl_0/cnt_0/count_reg[22]/Q
                         net (fo=2, routed)           1.137     6.752    sl_ctrl_0/cnt_0/count[22]
    SLICE_X3Y2           LUT4 (Prop_lut4_I0_O)        0.124     6.876 r  sl_ctrl_0/cnt_0/FSM_sequential_state[1]_i_3/O
                         net (fo=2, routed)           1.090     7.966    sl_ctrl_0/cnt_0/FSM_sequential_state[1]_i_3_n_0
    SLICE_X1Y3           LUT6 (Prop_lut6_I0_O)        0.124     8.090 f  sl_ctrl_0/cnt_0/count[26]_i_3/O
                         net (fo=27, routed)          1.178     9.268    sl_ctrl_0/cnt_0/count[26]_i_3_n_0
    SLICE_X3Y1           LUT2 (Prop_lut2_I1_O)        0.124     9.392 r  sl_ctrl_0/cnt_0/count[2]_i_1/O
                         net (fo=1, routed)           0.000     9.392    sl_ctrl_0/cnt_0/next_count[2]
    SLICE_X3Y1           FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.520    14.861    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X3Y1           FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[2]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X3Y1           FDRE (Setup_fdre_C_D)        0.031    15.131    sl_ctrl_0/cnt_0/count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                          -9.392    
  -------------------------------------------------------------------
                         slack                                  5.739    

Slack (MET) :             5.739ns  (required time - arrival time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/cnt_0/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.231ns  (logic 0.828ns (19.572%)  route 3.403ns (80.428%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.638     5.159    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X3Y5           FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDRE (Prop_fdre_C_Q)         0.456     5.615 f  sl_ctrl_0/cnt_0/count_reg[22]/Q
                         net (fo=2, routed)           1.137     6.752    sl_ctrl_0/cnt_0/count[22]
    SLICE_X3Y2           LUT4 (Prop_lut4_I0_O)        0.124     6.876 r  sl_ctrl_0/cnt_0/FSM_sequential_state[1]_i_3/O
                         net (fo=2, routed)           1.090     7.966    sl_ctrl_0/cnt_0/FSM_sequential_state[1]_i_3_n_0
    SLICE_X1Y3           LUT6 (Prop_lut6_I0_O)        0.124     8.090 f  sl_ctrl_0/cnt_0/count[26]_i_3/O
                         net (fo=27, routed)          1.176     9.266    sl_ctrl_0/cnt_0/count[26]_i_3_n_0
    SLICE_X3Y1           LUT2 (Prop_lut2_I1_O)        0.124     9.390 r  sl_ctrl_0/cnt_0/count[1]_i_1/O
                         net (fo=1, routed)           0.000     9.390    sl_ctrl_0/cnt_0/next_count[1]
    SLICE_X3Y1           FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.520    14.861    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X3Y1           FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[1]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X3Y1           FDRE (Setup_fdre_C_D)        0.029    15.129    sl_ctrl_0/cnt_0/count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                          -9.390    
  -------------------------------------------------------------------
                         slack                                  5.739    

Slack (MET) :             5.755ns  (required time - arrival time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/cnt_0/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.261ns  (logic 0.856ns (20.092%)  route 3.405ns (79.908%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.638     5.159    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X3Y5           FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDRE (Prop_fdre_C_Q)         0.456     5.615 f  sl_ctrl_0/cnt_0/count_reg[22]/Q
                         net (fo=2, routed)           1.137     6.752    sl_ctrl_0/cnt_0/count[22]
    SLICE_X3Y2           LUT4 (Prop_lut4_I0_O)        0.124     6.876 r  sl_ctrl_0/cnt_0/FSM_sequential_state[1]_i_3/O
                         net (fo=2, routed)           1.090     7.966    sl_ctrl_0/cnt_0/FSM_sequential_state[1]_i_3_n_0
    SLICE_X1Y3           LUT6 (Prop_lut6_I0_O)        0.124     8.090 f  sl_ctrl_0/cnt_0/count[26]_i_3/O
                         net (fo=27, routed)          1.178     9.268    sl_ctrl_0/cnt_0/count[26]_i_3_n_0
    SLICE_X3Y1           LUT2 (Prop_lut2_I1_O)        0.152     9.420 r  sl_ctrl_0/cnt_0/count[4]_i_1/O
                         net (fo=1, routed)           0.000     9.420    sl_ctrl_0/cnt_0/next_count[4]
    SLICE_X3Y1           FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.520    14.861    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X3Y1           FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[4]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X3Y1           FDRE (Setup_fdre_C_D)        0.075    15.175    sl_ctrl_0/cnt_0/count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.175    
                         arrival time                          -9.420    
  -------------------------------------------------------------------
                         slack                                  5.755    

Slack (MET) :             5.757ns  (required time - arrival time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/cnt_0/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.259ns  (logic 0.856ns (20.101%)  route 3.403ns (79.899%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.638     5.159    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X3Y5           FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDRE (Prop_fdre_C_Q)         0.456     5.615 f  sl_ctrl_0/cnt_0/count_reg[22]/Q
                         net (fo=2, routed)           1.137     6.752    sl_ctrl_0/cnt_0/count[22]
    SLICE_X3Y2           LUT4 (Prop_lut4_I0_O)        0.124     6.876 r  sl_ctrl_0/cnt_0/FSM_sequential_state[1]_i_3/O
                         net (fo=2, routed)           1.090     7.966    sl_ctrl_0/cnt_0/FSM_sequential_state[1]_i_3_n_0
    SLICE_X1Y3           LUT6 (Prop_lut6_I0_O)        0.124     8.090 f  sl_ctrl_0/cnt_0/count[26]_i_3/O
                         net (fo=27, routed)          1.176     9.266    sl_ctrl_0/cnt_0/count[26]_i_3_n_0
    SLICE_X3Y1           LUT2 (Prop_lut2_I1_O)        0.152     9.418 r  sl_ctrl_0/cnt_0/count[3]_i_1/O
                         net (fo=1, routed)           0.000     9.418    sl_ctrl_0/cnt_0/next_count[3]
    SLICE_X3Y1           FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.520    14.861    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X3Y1           FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[3]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X3Y1           FDRE (Setup_fdre_C_D)        0.075    15.175    sl_ctrl_0/cnt_0/count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.175    
                         arrival time                          -9.418    
  -------------------------------------------------------------------
                         slack                                  5.757    

Slack (MET) :             5.827ns  (required time - arrival time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/cnt_0/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.169ns  (logic 0.828ns (19.862%)  route 3.341ns (80.138%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.638     5.159    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X3Y5           FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDRE (Prop_fdre_C_Q)         0.456     5.615 f  sl_ctrl_0/cnt_0/count_reg[22]/Q
                         net (fo=2, routed)           1.137     6.752    sl_ctrl_0/cnt_0/count[22]
    SLICE_X3Y2           LUT4 (Prop_lut4_I0_O)        0.124     6.876 r  sl_ctrl_0/cnt_0/FSM_sequential_state[1]_i_3/O
                         net (fo=2, routed)           1.090     7.966    sl_ctrl_0/cnt_0/FSM_sequential_state[1]_i_3_n_0
    SLICE_X1Y3           LUT6 (Prop_lut6_I0_O)        0.124     8.090 f  sl_ctrl_0/cnt_0/count[26]_i_3/O
                         net (fo=27, routed)          1.114     9.204    sl_ctrl_0/cnt_0/count[26]_i_3_n_0
    SLICE_X3Y5           LUT2 (Prop_lut2_I1_O)        0.124     9.328 r  sl_ctrl_0/cnt_0/count[25]_i_1/O
                         net (fo=1, routed)           0.000     9.328    sl_ctrl_0/cnt_0/next_count[25]
    SLICE_X3Y5           FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.519    14.860    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X3Y5           FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[25]/C
                         clock pessimism              0.299    15.159    
                         clock uncertainty           -0.035    15.124    
    SLICE_X3Y5           FDRE (Setup_fdre_C_D)        0.031    15.155    sl_ctrl_0/cnt_0/count_reg[25]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                          -9.328    
  -------------------------------------------------------------------
                         slack                                  5.827    

Slack (MET) :             5.842ns  (required time - arrival time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/cnt_0/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.198ns  (logic 0.857ns (20.416%)  route 3.341ns (79.584%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.638     5.159    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X3Y5           FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDRE (Prop_fdre_C_Q)         0.456     5.615 f  sl_ctrl_0/cnt_0/count_reg[22]/Q
                         net (fo=2, routed)           1.137     6.752    sl_ctrl_0/cnt_0/count[22]
    SLICE_X3Y2           LUT4 (Prop_lut4_I0_O)        0.124     6.876 r  sl_ctrl_0/cnt_0/FSM_sequential_state[1]_i_3/O
                         net (fo=2, routed)           1.090     7.966    sl_ctrl_0/cnt_0/FSM_sequential_state[1]_i_3_n_0
    SLICE_X1Y3           LUT6 (Prop_lut6_I0_O)        0.124     8.090 f  sl_ctrl_0/cnt_0/count[26]_i_3/O
                         net (fo=27, routed)          1.114     9.204    sl_ctrl_0/cnt_0/count[26]_i_3_n_0
    SLICE_X3Y5           LUT2 (Prop_lut2_I1_O)        0.153     9.357 r  sl_ctrl_0/cnt_0/count[26]_i_2/O
                         net (fo=1, routed)           0.000     9.357    sl_ctrl_0/cnt_0/next_count[26]
    SLICE_X3Y5           FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.519    14.860    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X3Y5           FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[26]/C
                         clock pessimism              0.299    15.159    
                         clock uncertainty           -0.035    15.124    
    SLICE_X3Y5           FDRE (Setup_fdre_C_D)        0.075    15.199    sl_ctrl_0/cnt_0/count_reg[26]
  -------------------------------------------------------------------
                         required time                         15.199    
                         arrival time                          -9.357    
  -------------------------------------------------------------------
                         slack                                  5.842    

Slack (MET) :             5.851ns  (required time - arrival time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/ack_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        3.810ns  (logic 0.961ns (25.222%)  route 2.849ns (74.778%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.639     5.160    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X3Y1           FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDRE (Prop_fdre_C_Q)         0.419     5.579 f  sl_ctrl_0/cnt_0/count_reg[3]/Q
                         net (fo=2, routed)           0.826     6.405    sl_ctrl_0/cnt_0/count[3]
    SLICE_X3Y2           LUT6 (Prop_lut6_I0_O)        0.299     6.704 r  sl_ctrl_0/cnt_0/FSM_sequential_state[1]_i_5/O
                         net (fo=2, routed)           0.816     7.520    sl_ctrl_0/cnt_0/FSM_sequential_state[1]_i_5_n_0
    SLICE_X1Y3           LUT6 (Prop_lut6_I2_O)        0.124     7.644 r  sl_ctrl_0/cnt_0/FSM_sequential_state[1]_i_2/O
                         net (fo=4, routed)           0.582     8.226    sl_ctrl_0/cnt_0/FSM_sequential_state[1]_i_2_n_0
    SLICE_X0Y7           LUT4 (Prop_lut4_I2_O)        0.119     8.345 r  sl_ctrl_0/cnt_0/ack_i_1/O
                         net (fo=1, routed)           0.626     8.970    sl_ctrl_0/next_ack
    SLICE_X0Y10          FDRE                                         r  sl_ctrl_0/ack_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.517    14.858    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X0Y10          FDRE                                         r  sl_ctrl_0/ack_reg/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X0Y10          FDRE (Setup_fdre_C_D)       -0.275    14.822    sl_ctrl_0/ack_reg
  -------------------------------------------------------------------
                         required time                         14.822    
                         arrival time                          -8.970    
  -------------------------------------------------------------------
                         slack                                  5.851    

Slack (MET) :             5.927ns  (required time - arrival time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/cnt_0/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.044ns  (logic 0.828ns (20.473%)  route 3.216ns (79.527%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.638     5.159    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X3Y5           FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDRE (Prop_fdre_C_Q)         0.456     5.615 f  sl_ctrl_0/cnt_0/count_reg[22]/Q
                         net (fo=2, routed)           1.137     6.752    sl_ctrl_0/cnt_0/count[22]
    SLICE_X3Y2           LUT4 (Prop_lut4_I0_O)        0.124     6.876 r  sl_ctrl_0/cnt_0/FSM_sequential_state[1]_i_3/O
                         net (fo=2, routed)           1.090     7.966    sl_ctrl_0/cnt_0/FSM_sequential_state[1]_i_3_n_0
    SLICE_X1Y3           LUT6 (Prop_lut6_I0_O)        0.124     8.090 f  sl_ctrl_0/cnt_0/count[26]_i_3/O
                         net (fo=27, routed)          0.989     9.080    sl_ctrl_0/cnt_0/count[26]_i_3_n_0
    SLICE_X3Y2           LUT2 (Prop_lut2_I1_O)        0.124     9.204 r  sl_ctrl_0/cnt_0/count[11]_i_1/O
                         net (fo=1, routed)           0.000     9.204    sl_ctrl_0/cnt_0/next_count[11]
    SLICE_X3Y2           FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.520    14.861    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X3Y2           FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[11]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X3Y2           FDRE (Setup_fdre_C_D)        0.031    15.131    sl_ctrl_0/cnt_0/count_reg[11]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                          -9.204    
  -------------------------------------------------------------------
                         slack                                  5.927    

Slack (MET) :             5.943ns  (required time - arrival time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/cnt_0/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.072ns  (logic 0.856ns (21.020%)  route 3.216ns (78.980%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.638     5.159    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X3Y5           FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDRE (Prop_fdre_C_Q)         0.456     5.615 f  sl_ctrl_0/cnt_0/count_reg[22]/Q
                         net (fo=2, routed)           1.137     6.752    sl_ctrl_0/cnt_0/count[22]
    SLICE_X3Y2           LUT4 (Prop_lut4_I0_O)        0.124     6.876 r  sl_ctrl_0/cnt_0/FSM_sequential_state[1]_i_3/O
                         net (fo=2, routed)           1.090     7.966    sl_ctrl_0/cnt_0/FSM_sequential_state[1]_i_3_n_0
    SLICE_X1Y3           LUT6 (Prop_lut6_I0_O)        0.124     8.090 f  sl_ctrl_0/cnt_0/count[26]_i_3/O
                         net (fo=27, routed)          0.989     9.080    sl_ctrl_0/cnt_0/count[26]_i_3_n_0
    SLICE_X3Y2           LUT2 (Prop_lut2_I1_O)        0.152     9.232 r  sl_ctrl_0/cnt_0/count[9]_i_1/O
                         net (fo=1, routed)           0.000     9.232    sl_ctrl_0/cnt_0/next_count[9]
    SLICE_X3Y2           FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.520    14.861    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X3Y2           FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[9]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X3Y2           FDRE (Setup_fdre_C_D)        0.075    15.175    sl_ctrl_0/cnt_0/count_reg[9]
  -------------------------------------------------------------------
                         required time                         15.175    
                         arrival time                          -9.232    
  -------------------------------------------------------------------
                         slack                                  5.943    

Slack (MET) :             6.011ns  (required time - arrival time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/cnt_0/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        3.982ns  (logic 0.828ns (20.792%)  route 3.154ns (79.208%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.638     5.159    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X3Y5           FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDRE (Prop_fdre_C_Q)         0.456     5.615 f  sl_ctrl_0/cnt_0/count_reg[22]/Q
                         net (fo=2, routed)           1.137     6.752    sl_ctrl_0/cnt_0/count[22]
    SLICE_X3Y2           LUT4 (Prop_lut4_I0_O)        0.124     6.876 r  sl_ctrl_0/cnt_0/FSM_sequential_state[1]_i_3/O
                         net (fo=2, routed)           1.090     7.966    sl_ctrl_0/cnt_0/FSM_sequential_state[1]_i_3_n_0
    SLICE_X1Y3           LUT6 (Prop_lut6_I0_O)        0.124     8.090 f  sl_ctrl_0/cnt_0/count[26]_i_3/O
                         net (fo=27, routed)          0.927     9.018    sl_ctrl_0/cnt_0/count[26]_i_3_n_0
    SLICE_X3Y5           LUT2 (Prop_lut2_I1_O)        0.124     9.142 r  sl_ctrl_0/cnt_0/count[21]_i_1/O
                         net (fo=1, routed)           0.000     9.142    sl_ctrl_0/cnt_0/next_count[21]
    SLICE_X3Y5           FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.519    14.860    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X3Y5           FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[21]/C
                         clock pessimism              0.299    15.159    
                         clock uncertainty           -0.035    15.124    
    SLICE_X3Y5           FDRE (Setup_fdre_C_D)        0.029    15.153    sl_ctrl_0/cnt_0/count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                          -9.142    
  -------------------------------------------------------------------
                         slack                                  6.011    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 db_0/DFF_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_0/DFF_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.107%)  route 0.135ns (48.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.595     1.478    db_0/clk_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  db_0/DFF_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  db_0/DFF_reg[0]/Q
                         net (fo=3, routed)           0.135     1.754    db_0/DFF[0]
    SLICE_X0Y4           FDRE                                         r  db_0/DFF_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.866     1.993    db_0/clk_IBUF_BUFG
    SLICE_X0Y4           FDRE                                         r  db_0/DFF_reg[1]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X0Y4           FDRE (Hold_fdre_C_D)         0.070     1.564    db_0/DFF_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 db_0/DFF_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            op_0/pb_one_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.189ns (54.936%)  route 0.155ns (45.064%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.595     1.478    db_0/clk_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  db_0/DFF_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  db_0/DFF_reg[0]/Q
                         net (fo=3, routed)           0.155     1.774    db_0/DFF[0]
    SLICE_X1Y4           LUT5 (Prop_lut5_I1_O)        0.048     1.822 r  db_0/pb_one_pulse_i_1/O
                         net (fo=1, routed)           0.000     1.822    op_0/pb_one_pulse_reg_1
    SLICE_X1Y4           FDRE                                         r  op_0/pb_one_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.866     1.993    op_0/clk_IBUF_BUFG
    SLICE_X1Y4           FDRE                                         r  op_0/pb_one_pulse_reg/C
                         clock pessimism             -0.499     1.494    
    SLICE_X1Y4           FDRE (Hold_fdre_C_D)         0.107     1.601    op_0/pb_one_pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 db_0/DFF_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            op_0/pb_debounced_delay_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.540%)  route 0.155ns (45.460%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.595     1.478    db_0/clk_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  db_0/DFF_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  db_0/DFF_reg[0]/Q
                         net (fo=3, routed)           0.155     1.774    db_0/DFF[0]
    SLICE_X1Y4           LUT4 (Prop_lut4_I2_O)        0.045     1.819 r  db_0/pb_debounced/O
                         net (fo=1, routed)           0.000     1.819    op_0/db_rst_n
    SLICE_X1Y4           FDRE                                         r  op_0/pb_debounced_delay_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.866     1.993    op_0/clk_IBUF_BUFG
    SLICE_X1Y4           FDRE                                         r  op_0/pb_debounced_delay_reg/C
                         clock pessimism             -0.499     1.494    
    SLICE_X1Y4           FDRE (Hold_fdre_C_D)         0.091     1.585    op_0/pb_debounced_delay_reg
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 sl_ctrl_0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.601%)  route 0.155ns (45.399%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.594     1.477    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  sl_ctrl_0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  sl_ctrl_0/FSM_sequential_state_reg[1]/Q
                         net (fo=5, routed)           0.155     1.773    sl_ctrl_0/cnt_0/state[1]
    SLICE_X0Y7           LUT6 (Prop_lut6_I3_O)        0.045     1.818 r  sl_ctrl_0/cnt_0/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.818    sl_ctrl_0/cnt_0_n_3
    SLICE_X0Y7           FDRE                                         r  sl_ctrl_0/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.865     1.992    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  sl_ctrl_0/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X0Y7           FDRE (Hold_fdre_C_D)         0.091     1.568    sl_ctrl_0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/cnt_0/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.596     1.479    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X1Y2           FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.141     1.620 f  sl_ctrl_0/cnt_0/count_reg[0]/Q
                         net (fo=3, routed)           0.168     1.788    sl_ctrl_0/cnt_0/count[0]
    SLICE_X1Y2           LUT2 (Prop_lut2_I0_O)        0.045     1.833 r  sl_ctrl_0/cnt_0/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.833    sl_ctrl_0/cnt_0/next_count[0]
    SLICE_X1Y2           FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.867     1.994    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X1Y2           FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[0]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X1Y2           FDRE (Hold_fdre_C_D)         0.091     1.570    sl_ctrl_0/cnt_0/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 sl_ctrl_0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.186ns (44.126%)  route 0.236ns (55.874%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.594     1.477    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  sl_ctrl_0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  sl_ctrl_0/FSM_sequential_state_reg[1]/Q
                         net (fo=5, routed)           0.236     1.854    sl_ctrl_0/cnt_0/state[1]
    SLICE_X0Y7           LUT5 (Prop_lut5_I0_O)        0.045     1.899 r  sl_ctrl_0/cnt_0/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.899    sl_ctrl_0/cnt_0_n_2
    SLICE_X0Y7           FDRE                                         r  sl_ctrl_0/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.865     1.992    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  sl_ctrl_0/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X0Y7           FDRE (Hold_fdre_C_D)         0.092     1.569    sl_ctrl_0/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 sl_ctrl_0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/notice_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.186ns (41.975%)  route 0.257ns (58.025%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.594     1.477    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  sl_ctrl_0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.141     1.618 f  sl_ctrl_0/FSM_sequential_state_reg[1]/Q
                         net (fo=5, routed)           0.257     1.875    sl_ctrl_0/cnt_0/state[1]
    SLICE_X0Y7           LUT5 (Prop_lut5_I0_O)        0.045     1.920 r  sl_ctrl_0/cnt_0/notice_i_1/O
                         net (fo=1, routed)           0.000     1.920    sl_ctrl_0/cnt_0_n_1
    SLICE_X0Y7           FDRE                                         r  sl_ctrl_0/notice_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.865     1.992    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  sl_ctrl_0/notice_reg/C
                         clock pessimism             -0.515     1.477    
    SLICE_X0Y7           FDRE (Hold_fdre_C_D)         0.092     1.569    sl_ctrl_0/notice_reg
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 op_0/pb_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/ack_reg/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.128ns (39.821%)  route 0.193ns (60.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.595     1.478    op_0/clk_IBUF_BUFG
    SLICE_X1Y4           FDRE                                         r  op_0/pb_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.128     1.606 r  op_0/pb_one_pulse_reg/Q
                         net (fo=8, routed)           0.193     1.800    sl_ctrl_0/pb_one_pulse
    SLICE_X0Y10          FDRE                                         r  sl_ctrl_0/ack_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.864     1.991    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X0Y10          FDRE                                         r  sl_ctrl_0/ack_reg/C
                         clock pessimism             -0.499     1.492    
    SLICE_X0Y10          FDRE (Hold_fdre_C_R)        -0.072     1.420    sl_ctrl_0/ack_reg
  -------------------------------------------------------------------
                         required time                         -1.420    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 db_0/DFF_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_0/DFF_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.141ns (28.960%)  route 0.346ns (71.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.595     1.478    db_0/clk_IBUF_BUFG
    SLICE_X0Y4           FDRE                                         r  db_0/DFF_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  db_0/DFF_reg[1]/Q
                         net (fo=3, routed)           0.346     1.965    db_0/DFF[1]
    SLICE_X1Y4           FDRE                                         r  db_0/DFF_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.866     1.993    db_0/clk_IBUF_BUFG
    SLICE_X1Y4           FDRE                                         r  db_0/DFF_reg[2]/C
                         clock pessimism             -0.502     1.491    
    SLICE_X1Y4           FDRE (Hold_fdre_C_D)         0.066     1.557    db_0/DFF_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 db_0/DFF_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_0/DFF_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.141ns (29.174%)  route 0.342ns (70.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.595     1.478    db_0/clk_IBUF_BUFG
    SLICE_X1Y4           FDRE                                         r  db_0/DFF_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  db_0/DFF_reg[2]/Q
                         net (fo=3, routed)           0.342     1.961    db_0/DFF[2]
    SLICE_X1Y4           FDRE                                         r  db_0/DFF_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.866     1.993    db_0/clk_IBUF_BUFG
    SLICE_X1Y4           FDRE                                         r  db_0/DFF_reg[3]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X1Y4           FDRE (Hold_fdre_C_D)         0.070     1.548    db_0/DFF_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.413    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y6     db_0/DFF_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y4     db_0/DFF_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y4     db_0/DFF_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y4     db_0/DFF_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y4     op_0/pb_debounced_delay_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y4     op_0/pb_one_pulse_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y7     sl_ctrl_0/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y7     sl_ctrl_0/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y10    sl_ctrl_0/ack_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y7     sl_ctrl_0/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y7     sl_ctrl_0/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y10    sl_ctrl_0/ack_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y11    sl_ctrl_0/data_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y11    sl_ctrl_0/data_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y11    sl_ctrl_0/data_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y7     sl_ctrl_0/notice_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y6     db_0/DFF_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y4     db_0/DFF_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y4     db_0/DFF_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y6     db_0/DFF_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y4     db_0/DFF_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y4     db_0/DFF_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y4     db_0/DFF_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y4     op_0/pb_debounced_delay_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y4     op_0/pb_one_pulse_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y2     sl_ctrl_0/cnt_0/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y2     sl_ctrl_0/cnt_0/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y2     sl_ctrl_0/cnt_0/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y2     sl_ctrl_0/cnt_0/count_reg[12]/C



