{"vcs1":{"timestamp_begin":1711565173.911135252, "rt":0.51, "ut":0.21, "st":0.22}}
{"vcselab":{"timestamp_begin":1711565174.486388264, "rt":0.67, "ut":0.40, "st":0.20}}
{"link":{"timestamp_begin":1711565175.204170387, "rt":0.37, "ut":0.11, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1711565173.397756712}
{"VCS_COMP_START_TIME": 1711565173.397756712}
{"VCS_COMP_END_TIME": 1711565175.653336414}
{"VCS_USER_OPTIONS": "-q -nc-sverilog -sverilog buildMaster.sv library.sv"}
{"vcs1": {"peak_mem": 336976}}
{"stitch_vcselab": {"peak_mem": 222604}}
