
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/Users/bill/FPGA/myVGA/pa.fromNcd.tcl
# create_project -name myVGA -dir "C:/Users/bill/FPGA/myVGA/planAhead_run_3" -part xc6slx9ftg256-2
create_project: Time (s): elapsed = 00:00:12 . Memory (MB): peak = 467.098 ; gain = 75.656
# set srcset [get_property srcset [current_run -impl]]
# set_property design_mode GateLvl $srcset
# set_property edif_top_file "C:/Users/bill/FPGA/myVGA/myVGA.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/Users/bill/FPGA/myVGA} {ipcore_dir} }
# add_files [list {ipcore_dir/myROM.ncf}] -fileset [get_property constrset [current_run]]
# set_property target_constrs_file "myVGA.ucf" [current_fileset -constrset]
Adding file 'C:/Users/bill/FPGA/myVGA/myVGA.ucf' to fileset 'constrs_1'
# add_files [list {myVGA.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6slx9ftg256-2
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design myVGA.ngc ...
WARNING:NetListWriters:298 - No output is written to myVGA.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus vga_color1<15 : 0> on block myVGA is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus GND_1_o_GND_1_o_sub_43_OUT<4 : 2> on
   block myVGA is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus GND_1_o_vcnt[11]_mux_36_OUT<15 : 0> on
   block myVGA is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus GND_1_o_GND_1_o_sub_44_OUT<12 : 0> on
   block myVGA is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus Msub_GND_1_o_GND_1_o_sub_44_OUT_lut<12 :
   3> on block myVGA is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   GND_1_o_PWR_1_o_mod_44/Madd_a[31]_GND_3_o_add_33_OUT_Madd_lut<31 : 20> on
   block myVGA is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   GND_1_o_PWR_1_o_mod_48/Madd_a[31]_GND_3_o_add_33_OUT_Madd_cy<30 : 20> on
   block myVGA is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   GND_1_o_PWR_1_o_mod_48/Madd_a[31]_GND_3_o_add_33_OUT_Madd_lut<25 : 22> on
   block myVGA is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   GND_1_o_PWR_1_o_mod_44/Madd_a[31]_GND_3_o_add_35_OUT_Madd_lut<31 : 19> on
   block myVGA is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   GND_1_o_PWR_1_o_mod_48/Madd_a[31]_GND_3_o_add_35_OUT_Madd_lut<31 : 20> on
   block myVGA is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   GND_1_o_PWR_1_o_mod_44/Madd_a[31]_GND_3_o_add_37_OUT_Madd_lut<31 : 18> on
   block myVGA is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   GND_1_o_PWR_1_o_mod_48/Madd_a[31]_GND_3_o_add_37_OUT_Madd_lut<31 : 19> on
   block myVGA is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   GND_1_o_PWR_1_o_mod_44/Madd_a[31]_GND_3_o_add_39_OUT_Madd_lut<31 : 17> on
   block myVGA is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   GND_1_o_PWR_1_o_mod_48/Madd_a[31]_GND_3_o_add_39_OUT_Madd_lut<31 : 18> on
   block myVGA is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   GND_1_o_PWR_1_o_mod_44/Madd_a[31]_GND_3_o_add_41_OUT_Madd_lut<31 : 16> on
   block myVGA is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   GND_1_o_PWR_1_o_mod_48/Madd_a[31]_GND_3_o_add_41_OUT_Madd_lut<31 : 17> on
   block myVGA is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   GND_1_o_PWR_1_o_mod_44/Madd_a[31]_GND_3_o_add_43_OUT_Madd_lut<31 : 15> on
   block myVGA is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   GND_1_o_PWR_1_o_mod_48/Madd_a[31]_GND_3_o_add_43_OUT_Madd_lut<31 : 16> on
   block myVGA is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   GND_1_o_PWR_1_o_mod_44/Madd_a[31]_GND_3_o_add_45_OUT_Madd_lut<31 : 14> on
   block myVGA is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   GND_1_o_PWR_1_o_mod_48/Madd_a[31]_GND_3_o_add_45_OUT_Madd_lut<31 : 15> on
   block myVGA is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   GND_1_o_PWR_1_o_mod_44/Madd_a[31]_GND_3_o_add_47_OUT_Madd_lut<31 : 13> on
   block myVGA is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   GND_1_o_PWR_1_o_mod_48/Madd_a[31]_GND_3_o_add_47_OUT_Madd_lut<31 : 14> on
   block myVGA is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   GND_1_o_PWR_1_o_mod_44/Madd_a[31]_GND_3_o_add_49_OUT_Madd_lut<31 : 12> on
   block myVGA is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   GND_1_o_PWR_1_o_mod_48/Madd_a[31]_GND_3_o_add_49_OUT_Madd_lut<31 : 13> on
   block myVGA is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   GND_1_o_PWR_1_o_mod_44/Madd_a[31]_GND_3_o_add_51_OUT_Madd_lut<31 : 11> on
   block myVGA is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   GND_1_o_PWR_1_o_mod_48/Madd_a[31]_GND_3_o_add_51_OUT_Madd_lut<31 : 12> on
   block myVGA is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   GND_1_o_PWR_1_o_mod_44/Madd_a[31]_GND_3_o_add_53_OUT_Madd_lut<31 : 10> on
   block myVGA is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   GND_1_o_PWR_1_o_mod_48/Madd_a[31]_GND_3_o_add_53_OUT_Madd_lut<31 : 11> on
   block myVGA is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   GND_1_o_PWR_1_o_mod_44/Madd_a[31]_GND_3_o_add_55_OUT_Madd_lut<31 : 9> on
   block myVGA is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   GND_1_o_PWR_1_o_mod_48/Madd_a[31]_GND_3_o_add_55_OUT_Madd_lut<31 : 10> on
   block myVGA is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   GND_1_o_PWR_1_o_mod_44/Madd_a[31]_GND_3_o_add_57_OUT_Madd_lut<31 : 8> on
   block myVGA is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   GND_1_o_PWR_1_o_mod_48/Madd_a[31]_GND_3_o_add_57_OUT_Madd_lut<31 : 9> on
   block myVGA is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   GND_1_o_PWR_1_o_mod_44/Madd_a[31]_GND_3_o_add_59_OUT_Madd_lut<31 : 7> on
   block myVGA is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   GND_1_o_PWR_1_o_mod_48/Madd_a[31]_GND_3_o_add_59_OUT_Madd_lut<31 : 8> on
   block myVGA is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   GND_1_o_PWR_1_o_mod_44/Madd_a[31]_GND_3_o_add_61_OUT_Madd_lut<31 : 6> on
   block myVGA is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   GND_1_o_PWR_1_o_mod_48/Madd_a[31]_GND_3_o_add_61_OUT_Madd_lut<31 : 7> on
   block myVGA is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   GND_1_o_PWR_1_o_mod_44/Madd_a[31]_GND_3_o_add_63_OUT_Madd_lut<31 : 5> on
   block myVGA is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   GND_1_o_PWR_1_o_mod_48/Madd_a[31]_GND_3_o_add_63_OUT_Madd_lut<31 : 6> on
   block myVGA is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   GND_1_o_PWR_1_o_mod_44/Madd_a[31]_GND_3_o_add_65_OUT_Madd_Madd_cy<6 : 2> on
   block myVGA is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   GND_1_o_PWR_1_o_mod_44/Madd_a[31]_GND_3_o_add_65_OUT_Madd_Madd_lut<8 : 3> on
   block myVGA is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file myVGA.edif ...
ngc2edif: Total memory usage is 87412 kilobytes

Parsing EDIF File [./planAhead_run_3/myVGA.data/cache/myVGA_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_3/myVGA.data/cache/myVGA_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design myROM.ngc ...
WARNING:NetListWriters:298 - No output is written to myROM.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file myROM.edif ...
ngc2edif: Total memory usage is 83380 kilobytes

Reading core file 'C:/Users/bill/FPGA/myVGA/ipcore_dir/myROM.ngc' for (cell view 'myROM', library 'myVGA_lib', file 'myVGA.ngc')
Parsing EDIF File [./planAhead_run_3/myVGA.data/cache/myROM_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_3/myVGA.data/cache/myROM_ngc_zx.edif]
WARNING: [Netlist 29-43] Netlist 'myVGA' is not ideal for floorplanning, since the cellview 'myVGA' defined in file 'myVGA.ngc' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ftg256/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [C:/Users/bill/FPGA/myVGA/ipcore_dir/myROM.ncf]
Finished Parsing UCF File [C:/Users/bill/FPGA/myVGA/ipcore_dir/myROM.ncf]
Parsing UCF File [C:/Users/bill/FPGA/myVGA/myVGA.ucf]
Finished Parsing UCF File [C:/Users/bill/FPGA/myVGA/myVGA.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 1ccb9695
link_design: Time (s): elapsed = 00:01:15 . Memory (MB): peak = 637.625 ; gain = 168.660
# read_xdl -file "C:/Users/bill/FPGA/myVGA/myVGA.ncd"
Release 14.7 - xdl P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

WARNING:XDL:213 - The resulting xdl output will not have LUT equation strings or RAM INIT strings.
Loading device for application Rf_Device from file '6slx9.nph' in environment C:\Xilinx\14.7\ISE_DS\ISE\.
   "myVGA" is an NCD, version 3.2, device xc6slx9, package ftg256, speed -2
Successfully converted design 'C:\Users\bill\FPGA\myVGA\myVGA.ncd' to 'C:\Users\bill\FPGA\myVGA\myVGA.xdl'.
INFO: [Designutils 20-669] Parsing Placement File : C:/Users/bill/FPGA/myVGA/myVGA.ncd
INFO: [Designutils 20-658] Finished Parsing Placement File : C:/Users/bill/FPGA/myVGA/myVGA.ncd
INFO: [Designutils 20-671] Placed 3638 instances
read_xdl: Time (s): elapsed = 00:00:46 . Memory (MB): peak = 642.230 ; gain = 4.605
# if {[catch {read_twx -name results_1 -file "C:/Users/bill/FPGA/myVGA/myVGA.twx"} eInfo]} {
#    puts "WARNING: there was a problem importing \"C:/Users/bill/FPGA/myVGA/myVGA.twx\": $eInfo"
# }
INFO: [Timing 38-71] No path element with name GND_1_o_PWR_1_o_mod_44/BUS_0010_INV_583_o1_rt found. It will be ignored.
INFO: [Timing 38-71] No path element with name GND_1_o_PWR_1_o_mod_44/BUS_0010_INV_583_o1_rt found. It will be ignored.
INFO: [Timing 38-71] No path element with name GND_1_o_PWR_1_o_mod_44/BUS_0010_INV_583_o1_rt found. It will be ignored.
INFO: [Timing 38-71] No path element with name GND_1_o_PWR_1_o_mod_44/BUS_0010_INV_583_o1_rt found. It will be ignored.
INFO: [Timing 38-71] No path element with name GND_1_o_PWR_1_o_mod_44/BUS_0010_INV_583_o1_rt found. It will be ignored.
INFO: [Timing 38-71] No path element with name GND_1_o_PWR_1_o_mod_44/BUS_0010_INV_583_o1_rt found. It will be ignored.
INFO: [Timing 38-71] No path element with name GND_1_o_PWR_1_o_mod_44/BUS_0010_INV_583_o1_rt found. It will be ignored.
INFO: [Timing 38-71] No path element with name GND_1_o_PWR_1_o_mod_44/BUS_0010_INV_583_o1_rt found. It will be ignored.
INFO: [Timing 38-71] No path element with name GND_1_o_PWR_1_o_mod_44/BUS_0010_INV_583_o1_rt found. It will be ignored.
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Tue Apr 25 13:51:27 2017...
INFO: [Common 17-83] Releasing license: PlanAhead
