/// @file xed-operand-storage.h

// This file was automatically generated.
// Do not edit this file.

#if !defined(XED_OPERAND_STORAGE_H)
# define XED_OPERAND_STORAGE_H
/*BEGIN_LEGAL

Copyright (c) 2021 Intel Corporation

  Licensed under the Apache License, Version 2.0 (the "License");
  you may not use this file except in compliance with the License.
  You may obtain a copy of the License at

      http://www.apache.org/licenses/LICENSE-2.0

  Unless required by applicable law or agreed to in writing, software
  distributed under the License is distributed on an "AS IS" BASIS,
  WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  See the License for the specific language governing permissions and
  limitations under the License.
  
END_LEGAL */
#include "xed-chip-enum.h"
#include "xed-error-enum.h"
#include "xed-iclass-enum.h"
#include "xed-reg-enum.h"
#include "xed-operand-element-type-enum.h"
typedef struct xed_operand_storage_s {
    xed_uint64_t disp;
    xed_uint64_t uimm0;
    xed_uint32_t agen : 1;
    xed_uint32_t asz : 1;
    xed_uint32_t bcrc : 1;
    xed_uint32_t cet : 1;
    xed_uint32_t cldemote : 1;
    xed_uint32_t df32 : 1;
    xed_uint32_t df64 : 1;
    xed_uint32_t dummy : 1;
    xed_uint32_t encoder_preferred : 1;
    xed_uint32_t encode_force : 1;
    xed_uint32_t has_sib : 1;
    xed_uint32_t ild_f2 : 1;
    xed_uint32_t ild_f3 : 1;
    xed_uint32_t imm0 : 1;
    xed_uint32_t imm0signed : 1;
    xed_uint32_t imm1 : 1;
    xed_uint32_t lock : 1;
    xed_uint32_t lzcnt : 1;
    xed_uint32_t mem0 : 1;
    xed_uint32_t mem1 : 1;
    xed_uint32_t modep5 : 1;
    xed_uint32_t modep55c : 1;
    xed_uint32_t mode_first_prefix : 1;
    xed_uint32_t mode_short_ud0 : 1;
    xed_uint32_t mpxmode : 1;
    xed_uint32_t must_use_evex : 1;
    xed_uint32_t needrex : 1;
    xed_uint32_t need_sib : 1;
    xed_uint32_t norex : 1;
    xed_uint32_t no_scale_disp8 : 1;
    xed_uint32_t osz : 1;
    xed_uint32_t out_of_bytes : 1;
    xed_uint32_t p4 : 1;
    xed_uint32_t prefix66 : 1;
    xed_uint32_t ptr : 1;
    xed_uint32_t realmode : 1;
    xed_uint32_t relbr : 1;
    xed_uint32_t rex : 1;
    xed_uint32_t rexb : 1;
    xed_uint32_t rexr : 1;
    xed_uint32_t rexrr : 1;
    xed_uint32_t rexw : 1;
    xed_uint32_t rexx : 1;
    xed_uint32_t sae : 1;
    xed_uint32_t tzcnt : 1;
    xed_uint32_t ubit : 1;
    xed_uint32_t using_default_segment0 : 1;
    xed_uint32_t using_default_segment1 : 1;
    xed_uint32_t vexdest3 : 1;
    xed_uint32_t vexdest4 : 1;
    xed_uint32_t vex_c4 : 1;
    xed_uint32_t wbnoinvd : 1;
    xed_uint32_t zeroing : 1;
    xed_uint32_t default_seg : 2;
    xed_uint32_t easz : 2;
    xed_uint32_t eosz : 2;
    xed_uint32_t first_f2f3 : 2;
    xed_uint32_t has_modrm : 2;
    xed_uint32_t last_f2f3 : 2;
    xed_uint32_t llrc : 2;
    xed_uint32_t mod : 2;
    xed_uint32_t mode : 2;
    xed_uint32_t rep : 2;
    xed_uint32_t sibscale : 2;
    xed_uint32_t smode : 2;
    xed_uint32_t vex_prefix : 2;
    xed_uint32_t vl : 2;
    xed_uint32_t hint : 3;
    xed_uint32_t mask : 3;
    xed_uint32_t reg : 3;
    xed_uint32_t rm : 3;
    xed_uint32_t roundc : 3;
    xed_uint32_t seg_ovd : 3;
    xed_uint32_t sibbase : 3;
    xed_uint32_t sibindex : 3;
    xed_uint32_t srm : 3;
    xed_uint32_t vexdest210 : 3;
    xed_uint32_t vexvalid : 3;
    xed_uint32_t error : 4;
    xed_uint32_t esrc : 4;
    xed_uint32_t map : 4;
    xed_uint32_t nelem : 4;
    xed_uint32_t scale : 4;
    xed_uint32_t bcast : 5;
    xed_uint32_t chip : 6;
    xed_uint32_t need_memdisp : 6;
    xed_uint32_t brdisp_width : 8;
    xed_uint32_t disp_width : 8;
    xed_uint32_t ild_seg : 8;
    xed_uint32_t imm1_bytes : 8;
    xed_uint32_t imm_width : 8;
    xed_uint32_t max_bytes : 8;
    xed_uint32_t modrm_byte : 8;
    xed_uint32_t nominal_opcode : 8;
    xed_uint32_t nprefixes : 8;
    xed_uint32_t nrexes : 8;
    xed_uint32_t nseg_prefixes : 8;
    xed_uint32_t pos_disp : 8;
    xed_uint32_t pos_imm : 8;
    xed_uint32_t pos_imm1 : 8;
    xed_uint32_t pos_modrm : 8;
    xed_uint32_t pos_nominal_opcode : 8;
    xed_uint32_t pos_sib : 8;
    xed_uint32_t uimm1 : 8;
    xed_uint32_t base0 : 9;
    xed_uint32_t base1 : 9;
    xed_uint32_t element_size : 9;
    xed_uint32_t index : 9;
    xed_uint32_t outreg : 9;
    xed_uint32_t reg0 : 9;
    xed_uint32_t reg1 : 9;
    xed_uint32_t reg2 : 9;
    xed_uint32_t reg3 : 9;
    xed_uint32_t reg4 : 9;
    xed_uint32_t reg5 : 9;
    xed_uint32_t reg6 : 9;
    xed_uint32_t reg7 : 9;
    xed_uint32_t reg8 : 9;
    xed_uint32_t reg9 : 9;
    xed_uint32_t seg0 : 9;
    xed_uint32_t seg1 : 9;
    xed_uint32_t iclass : 11;
    xed_uint32_t mem_width : 16;
} xed_operand_storage_t;
#endif
