"<html><head><title>Xiangyao Yu's Homepage</title>\n<link href=\"./Xiangyao Yu Homepage files/index.css\" rel=\"stylesheet\" type=\"text/css\">\n        \n<script type=\"text/javascript\" async=\"\" src=\"https://www.google-analytics.com/analytics.js\"></script><script async=\"\" src=\"www.google-analytics.com/analytics.js\"></script><script async=\"\" src=\"./Xiangyao Yu Homepage files/analytics.js.download\"></script><script type=\"text/javascript\" src=\"./Xiangyao Yu Homepage files/menu.js.download\">  </script>\n\n\n<!-- Global site tag (gtag.js) - Google Analytics -->\n<script async=\"\" src=\"https://www.googletagmanager.com/gtag/js?id=UA-27301293-1\"></script>\n<script>\n  window.dataLayer = window.dataLayer || [];\n  function gtag(){dataLayer.push(arguments);}\n  gtag('js', new Date());\n\n  gtag('config', 'UA-27301293-1');\n</script>\n\n</head>\n\n<body onload=\"collectTabs();\">\n\n<br>\n\n<table cols=\"2\" width=\"102%\">\n    <tbody><tr>\n        <td>\n            <img alt=\"Xiangyao Yu\" name=\"Xiangyao Yu\" id=\"Xiangyao Yu\" description=\"Xiangyao Yu\" src=\"./Xiangyao Yu Homepage files/Xiangyao_headshot_1.jpg\" align=\"left\" border=\"0\" width=\"230\" hspace=\"18\">\n        </td>\n        \n        <td class=\"titleinfo\" align=\"left\">\n        <h1><a name=\"top\">Xiangyao Yu</a></h1>\n        Assistant Professor\n\t\t<br>\n        <a href=\"https://database.cs.wisc.edu\">Database Group</a><a>\n        <br>\n        </a><a href=\"https://www.cs.wisc.edu\">Computer Sciences Department</a><a>, </a><a href=\"https://www.wisc.edu\">University of Wisconsin-Madison</a><a>\n        <br>\n        yxy AT cs.wisc.edu\n        <br>\n        Room 4385, 1210 W. Dayton St, Madison WI 53706\n        <br>\n        </a><a href=\"cv_xiangyao_yu.pdf\">[C.V.]</a>     <a href=\"https://scholar.google.com/citations?user=FkcaTZYAAAAJ&amp;hl=en\">[Google Scholar]</a>\n        <br>\n            \n\n    \t</td>\n        <td width=\"20%\">\n            <a href=\"http://www.wisc.edu\"><img width=\"200px\" align=\"right\" src=\"./Xiangyao Yu Homepage files/uw-logo.png\"></a>\n            <br>\n            </td>\n        <!-- <td width=\"20%\">\n            <a href=\"http://web.mit.edu\"><img width=\"120px\" align=\"right\" src=\"./Xiangyao Yu Homepage files/MIT.png\"></a>\n            <br>\n            <a href=\"http://www.csail.mit.edu/\"><img width=\"120px\" align=\"right\" vspace=\"20\" src=\"./Xiangyao Yu Homepage files/csaillogo.gif\"></a></td> -->\n    </tr>\n    \n</tbody></table>\n\n\n\n\n\n<!--\n #########\n MAIN MENU\n #########\n-->\n\n<div id=\"mainmenu\">\n    <ul id=\"list\">\n    <li>\n        <a href=\"#Main\" class=\"selected\">Main</a>\n    </li>\n    <li>\n        <a href=\"#Research\" class=\"\">Research</a>\n    </li>\n    <li>\n        <a href=\"#Publications\" class=\"\">Publications</a>\n    </li>\n    <li>\n        <a href=\"#Teaching\" class=\"\">Teaching</a>\n    </li>\n    <li>\n        <a href=\"#Service\" class=\"\">Service</a>\n    </li>\n    <!--li>\n        <a href=\"#Awards\" class=\"\">Awards</a>\n    </li-->\n    </ul>\n</div>\n\n<br><br>\n\n\n\n\n<!-- \n ############  \n MAIN \n ################## \n-->\n<div class=\"sectionData\" id=\"Main\">\n<!--p>\nWelcome to my website!\n</p>\n\n<p-->\n<p>\nI am an assistant professor in the <a href=\"https://www.cs.wisc.edu\">Computer Sciences Department</a><a> at </a><a href=\"https://www.wisc.edu\">University of Wisconsin-Madison</a><a>. \n</a></p><a>\n\nBefore joining UW-Madison, I was a visiting researcher at Google Madison in 2019. Before that, I was a Postdoctoral Associate in the </a><a href=\"http://db.csail.mit.edu\">database group</a> at <a href=\"http://www.csail.mit.edu\">CSAIL</a>, <a href=\"http://mit.edu\">MIT</a> working with Prof. <a href=\"https://en.wikipedia.org/wiki/Michael_Stonebraker\">Michael Stonebraker</a> and Prof. <a href=\"http://db.csail.mit.edu/madden/\">Samuel Madden</a>.\n    I completed my Ph.D. in Computer Science at MIT working with Prof. \n    <a href=\"http://people.csail.mit.edu/devadas/\">Srinivas Devadas</a>. \n    I earned my Bachelor of Science (B.S.) from <a href=\"http://www.ime.tsinghua.edu.cn/publish/imeen/5943/index.html\">Institute of Microelectronics</a> at \n    <a href=\"http://www.tsinghua.edu.cn/publish/newthuen/index.html\">Tsinghua University</a>, Beijing, China.\n<p></p>\n<p>\nMy research interests include Database Systems and Computer Architecture, with a focus on transaction processing, software-hardware codesign, and in-cloud databases. \n</p>\n\n<p><strong>\nI am actively looking for PhD, master, and undergraduate students interested in databases or computer architecture. Please email me your CV if you are interested in working with me.\n</strong></p>\n\n<br>\n\n<br>\n<br>\n\n</div>\n\n\n\n<!---\n ##########################\n        Research\n #########################\n-->\n\n<div class=\"sectionData hide\" id=\"Research\">\n<a name=\"Research\"></a>\n\nMy research activities focus in three areas: (I) <strong>transaction processing</strong>, (II) <strong>software-hardware codesign</strong>, and (III) <strong>in-cloud databases</strong>. Sample projects appear below.\n<br><br>\n  <h3>Research Area I: Transaction Processing</h3>\n    <img src=\"pics/research-1000cores.jpg\" align=\"left\" width=\"300\" hspace=\"15\" vspace=\"30\">    \n    <h4>1000-Core Database</h4>    \n    Computer architectures are moving towards many-core machines with dozens or even hundreds of cores on a single chip, which the current database management systems (DBMSs) are not designed for.\n    We performed an evaluation of concurrency control for on-line transaction processing (OLTP) workloads on many-core chips.\n    <!--We implemented seven concurrency control algorithms on a main-memory DBMS and using computer simulations scaled our system to 1024 cores.-->\n    Our Analysis (<a href=\"pubs/1000cores.pdf\">VLDB'14</a>) shows that all algorithms fail to scale to this level of parallelism. For each algorithm, we identified artificial and fundamental bottlenecks.\n    We conclude that rather than pursuing incremental solutions, many-core chips may require a completely redesigned DBMS architecture that is built from ground up and is tightly coupled with the hardware. \n    Our DBMS is open source on github (<a href=\"https://github.com/yxymit/DBx1000\">DBx1000</a>).\n    <br>\n    [Related Publication: <a href=\"pubs/1000cores.pdf\">VLDB'14</a>]\n    <br><br><br>\n\n    <img src=\"pics/research-tictoc.jpg\" align=\"left\" width=\"300\" hspace=\"15\" vspace=\"35\">\n    <h4>Scalable Concurrency Control</h4>\n    <a href=\"pubs/tictoc.pdf\">TicToc</a> is an optimistic concurrency control (OCC) protocol that resolves the timestamp allocation bottleneck in traditional protocols. TicToc uses \"data-driven timestamp management\" that is novel and provably correct. Instead of statically assigning timestamps to transactions, TicToc assigns read and write timestamps to each data item to dynamically compute a transaction's timestamp.\n    TicToc removes the need for centralized timestamp allocation and commits transactions that would be aborted by conventional protocols. TicToc scales on multicore processors and outperforms state-of-the-art concurrency control protocols. <a href=\"pubs/sundial.pdf\">Sundial</a> is a distributed version of TicToc that combines concurrency control and caching in a unified protocol. <br>\n    [Related Publication: <a href=\"pubs/tictoc.pdf\">SIGMOD'16</a>, <a href=\"pubs/sundial.pdf\">VLDB'18</a>]\n    <br><br><br>\n\n    <!-- TODO: other projects to add \n        + Taurus \n        + Scar/Star \n        + \n    -->\n\n  <h3>Research Area II: Software-Hardware Codesign</h3>\n\n    <img src=\"pics/research-imp.jpg\" align=\"left\" width=\"300\" hspace=\"15\" vspace=\"30\">    \n    <h4>IMP: Indirect Memory Prefetcher</h4>\n    Important applications like machine learning, graph analytics, and sparse linear algebra are dominated by irregular memory accesses which have little temporal or spatial locality and are difficult to prefetcher using traditional techniques.    \n    A majority of these irregular accesses come from indirect patterns of the form A[B[i]].\n    We propose an efficient hardware <a href=\"pubs/imp.pdf\">indirect memory prefetcher (IMP)</a> to hide memory latency of this access pattern.\n    We also propose a partial cacheline accessing mechanism to reduce the network and DRAM bandwidth\n    pressure from the lack of spatial locality. Evaluated on seven applications, IMP showed 56% speedup on average (up to 2.3x) compared to a baseline streaming prefetchers on a 64 core system. <br>\n    [Related Publication: <a href=\"pubs/imp.pdf\">MICRO'15</a>]\n    <br><br><br><br><br>\n    \n    <img src=\"pics/research-tardis.jpg\" align=\"left\" width=\"300\" hspace=\"15\" vspace=\"10\">\n    <h4>Tardis Cache Coherence Protocol </h4>\n    <a href=\"pubs/tardis.pdf\">Tardis</a> is a timestamp-based cache coherence protocol that scales to 1000 cores while maintaining simplicity and good performance. Tardis is different from conventional coherence protocols that typically use the invalidation mechanism for a write to propagate to shared cached copies. Instead, each read copy acquires a lease such that a write operation happens only after the lease expires. Tardis uses logical instead of physical leases such that a write is not blocked waiting for a lease. Instead, a write happens immediately by \"jumping ahead\" in logical time by changing the timestamps. We have <a href=\"pubs/tardis-proof.pdf\">proven</a> the correctness of Tardis and extended it to <a href=\"pubs/tardis2.0.pdf\">relaxed consistency models</a>. <br>\n    [Related Publication: <a href=\"pubs/tardis.pdf\">PACT'15</a>, <a href=\"pubs/tardis-proof.pdf\">arXiv'15</a>, <a href=\"pubs/tardis2.0.pdf\">PACT'16</a>]\n    <br><br><br><br><br>\n\n  <h3>Research Area III: In-Cloud Databases</h3>\n\n    <br>\n    <img src=\"pics/research-s3.jpg\" align=\"left\" width=\"300\" hspace=\"15\">\n    <h4>Near Cloud Storage Computing</h4>\n    Modern cloud platforms disaggregate computation and storage into separate services. In this project, we explored the idea of using limited computation inside the simple storage service (S3) offered by AWS to accelerate data analytics. We use the existing <a href=\"https://aws.amazon.com/blogs/aws/s3-glacier-select\">S3 Select</a> feature to accelerate not only simple database operators like select and project, but also complex operators like join, group-by, and top-K. We propose optimization techniques for each individual operator and demonstrated more than 6x performance improvement over a set of representative queries. \n    <br><br><br> <br><br>   \n\n\n    \n    <!-- \n    <h4>Path Oblivious RAM</h4>\n    <img src=\"pics/pathoram.jpg\" align=\"left\" width=\"300\" hspace=\"15\" vspace=\"5\"/>\n    Oblivious RAM (ORAM) is a technique to hide the access pattern to an untrusted storage system.\n    With ORAM, a curious adversary cannot tell what address the user is accessing when observing the bits moving\n    between the user and the storage system. <a href=\"pubs/PathORam.pdf\">Path ORAM</a> is an extremely simple\n    Oblivious RAM protocol with a small amount of client storage.\n    I have worked on Path ORAM <a href=\"pubs/oram-isca13.pdf\">design space exploration</a> in secure processors,\n    its <a href=\"pubs/proram.pdf\">performance optimizations</a>, <a href=\"pubs/integrity-hpec13.pdf\">integrity verification</a>\n    and <a href=\"pubs/ecu-hpca14.pdf\">timing leakage protection</a>. I have also proposed worked on secure ways to\n    <a href=\"pubs/stream-ascend.pdf\">interact with tamper-resistant hardware</a> with bounded information leakage.\n    \n    <br><br> -->\n\n<br>\n<br>\n<br>\n\n\n<br>\n<br>\n<br>\n<br>\n\n\n\n\n</div> <!-- of research -->\n\n\n\n<!---\n ##########################\n Publication\n #########################\n -->\n\n<a name=\"Publications\"></a>\n\n<div class=\"sectionData hide\" id=\"Publications\">\n\n<h3>Peer-Reviewed Publications</h3>\n <ul>\n    <li>\n        Junjay Tan, Thanaa Ghanem, Matthew Perron, <strong>Xiangyao Yu</strong>, Michael Stonebraker, David DeWitt, Ashraf Aboulnaga, Marco Serafini, Tim Kraska<br>\n        <a href=\"pubs/p2170-tan.pdf\">Choosing A Cloud DBMS: Architectures and Tradeoffs</a><br> \n        Proceedings of the <strong>VLDB</strong> Endowment, August 2019\n    </li>\n\n    <li>\n        Erfan Zamanian, <strong>Xiangyao Yu</strong>, Michael Stonebraker, Tim Kraska<br>\n        <a href=\"pubs/p1637-zamanian.pdf\">Rethinking Database High Availability with RDMA Networks</a><br> \n        Proceedings of the <strong>VLDB</strong> Endowment, July 2019\n    </li>\n\n    <li>\n        Yi Lu, <strong>Xiangyao Yu</strong>, Samuel Madden<br>\n        <a href=\"pubs/p1316-lu.pdf\">STAR: Scaling Transactions through Asymmetric Replication</a><br> \n        Proceedings of the <strong>VLDB</strong> Endowment, July 2019\n    </li>\n\n    <li>\n        Yu Xia, <strong>Xiangyao Yu</strong>, Willian Moses, Julian Shun, Srinivas Devadas<br>\n        <a href=\"pubs/LiTM.pdf\">LiTM: A Lightweight Deterministic Software Transactional Memory System</a><br> \n        International Workshop on Programming Models and Applications for Multicores and Manycores (<strong>PMAM@PPoPP</strong>), February 2019\n    </li>\n\n    <li>\n        <strong>Xiangyao Yu</strong>, Vijay Gadepally, Stan Zdonik, Tim Kraska, and Michael Stonebraker<br>\n        <a href=\"pubs/fastdawg.pdf\">FastDAWG: Improving Data Migration in the BigDAWG Polystore System</a><br> \n        VLDB workshop on Polystores and other Systems for Heterogeneous Data (<strong>POLY@VLDB</strong>), August 2018\n    </li>\n    <li>\n        <strong>Xiangyao Yu</strong>, Yu Xia, Andrew Pavlo, Daniel Sanchez, Larry Rudolph, Srinivas Devadas<br> <a href=\"pubs/sundial.pdf\">Sundial: Harmonizing Concurrency Control and Caching in a Distributed OLTP Database Management System</a><br>\n        Proceedings of the <strong>VLDB</strong> Endowment, June 2018\n    </li>\n    <li>\n        <strong>Xiangyao Yu</strong>, Chris Hughes, Nadathur Satish, Onur Mutlu, Srinivas Devadas<br>\n        <a href=\"pubs/banshee.pdf\">Banshee: Bandwidth-Efficient DRAM Caching via Software/Hardware Cooperation</a><br>\n        Proceedings of the 50th International Symposium on Microarchitecture (<strong>MICRO</strong>), October 2017\n    </li>\n    \n    <li>\n        <strong>Xiangyao Yu</strong>, Hongzhe Liu, Ethan Zou, Srinivas Devadas<br>\n        <a href=\"pubs/tardis2.0.pdf\">Tardis 2.0: Optimized Time Traveling Coherence for Relaxed Consistency Models</a><br>\n        Proceedings of the 25th International Conference on Parallel Architectures and Compilation Techniques (<strong>PACT</strong>), September 2016\n    </li>\n    <li>\n        <strong>Xiangyao Yu</strong>, Andrew Pavlo, Daniel Sanchez, Srinivas Devadas<br>\n        <a href=\"pubs/tictoc.pdf\">TicToc: Time Traveling Optimistic Concurrency Control</a><br>\n        Proceedings of <strong>SIGMOD</strong>, June 2016\n    </li>  \n    <li>\n        <strong>Xiangyao Yu</strong>, Christopher Hughes, Nadathur Satish, Srinivas Devadas<br>\n        <a href=\"pubs/imp.pdf\">IMP: Indirect Memory Prefetcher</a><br>\n        Proceedings of the 48th International Symposium on Microarchitecture (<strong>MICRO</strong>), December 2015\n    </li>   \n    <li>\n        <strong>Xiangyao Yu</strong>, Srinivas Devadas<br>\n        <a href=\"pubs/tardis.pdf\">Tardis: Time Traveling Coherence Algorithm for Distributed Shared Memory</a><br>\n        Proceedings of the 24th International Conference on Parallel Architectures and Compilation Techniques (<strong>PACT</strong>), October 2015 <br>\n        <font color=\"darkred\"><strong>Presented in the Best Paper Session</strong></font>\n    </li>  \n    <li>\n        <strong>Xiangyao Yu</strong>, Syed Kamran Haider, Ling Ren, Christopher Fletcher, Albert Kwon, Marten van Dijk, Srinivas Devadas<br>\n        <a href=\"pubs/proram.pdf\">PrORAM: Dynamic Prefetcher for Oblivious RAM</a><br>\n        International Symposium on Computer Architecture (<strong>ISCA</strong>), June 2015\n    </li>\n    <li>\n        <strong>Xiangyao Yu</strong>, George Bezerra, Andrew Pavlo, Srinivas Devadas, Michael Stronebraker<br>\n        <a href=\"pubs/1000cores.pdf\">Staring into the Abyss: An Evaluation of Concurrency Control with One Thousand Cores</a><br>\n\tProceedings of the <strong>VLDB</strong> Endowment, November 2014\n    </li>\n    <li>\n        Rachata Ausavarungnirun, Chris Fallin, <strong>Xiangyao Yu</strong>, Kevin Chang, Greg Nazario,\n        Reetuparna Das, Gabriel Loh, and Onur Mutlu<br>\n        <a href=\"pubs/hring.pdf\">Design and Evaluation of Hierarchical Rings with Deflection Routing</a><br>\n        Proceedings of the 26th International Symposium on Computer Architecture and High Performance Computing (<strong>SBAC-PAD</strong>), October 2014\n    </li>\n    <li>\n        Christopher Fletcher, Ling Ren, <strong>Xiangyao Yu</strong>, Marten van Dijk, Omer Khan, and Srinivas Devadas <br>\n        <a href=\"pubs/ecu-hpca14.pdf\"> Suppressing the Oblivious RAM Timing Channel While Making Information Leakage and Program Efficiency Trade-offs </a><br>\n         Proceedings of the International Symposium on High Peformance Computer Architecture (<strong>HPCA</strong>), February 2014\n    </li>\n    <li>\n        <strong>Xiangyao Yu</strong>, Christopher Fletcher, Ling Ren, Marten Van Dijk, and Srinivas Devadas <br>\n        <a href=\"pubs/stream-ascend.pdf\">Generalized External Interaction with Tamper-Resistant Hardware with Bounded Information Leakage </a><br> \n        Proceedings of the Cloud Computing Security Workshop (<strong>CCSW</strong>), November 2013\n    </li>\n    <li>\n        Emil Stefanov, Marten van Dijk, Elaine Shi, Christopher Fletcher,\n        Ling Ren, <strong>Xiangyao Yu</strong>, and Srinivas Devadas<br>\n        <a href=\"pubs/PathORam.pdf\"> Path ORAM: An Extremely Simple Oblivious RAM Protocol</a><br>\n        Proceedings of the 20th Computer and Communication Security Conference (<strong>CCS</strong>), November 2013 <br>\n        <font color=\"darkred\"><strong>Best Student Paper Award</strong></font>\n    </li>\n    <li>\n        Ling Ren, Christopher W. Fletcher, <strong>Xiangyao Yu</strong>,\n\t    Marten van Dijk, and Srinivas Devadas<br>\n\t    <a href=\"pubs/integrity-hpec13.pdf\">Integrity Verification for Path Oblivious-RAM</a><br>\t\n\t    Proceedings of the 17th IEEE High Performance Extreme Computing Conference (<strong>HPEC</strong>), September 2013\n    </li>\n    <li>\n        Ling Ren, <strong>Xiangyao Yu</strong>, Christopher W. Fletcher,\n\tMarten van Dijk, and Srinivas Devadas <br>\n        <a href=\"pubs/oram-isca13.pdf\">Design Space Exploration and Optimization of\n\tPath Oblivious RAM in Secure Processors</a><br>\n\t40th International Symposium on Computer Architecture (<strong>ISCA</strong>), Jun, 2013 \n    </li>\n    <li>\n        Yuan Lin Yeoh, Bo Wang, <strong>Xiangyao Yu</strong>, Tony Tae Hyoung Kim<br>\n\t<a href=\"pubs/iscas13_sram.pdf\">A 0.4V 7T SRAM with Write Through Virtual Ground and\n\tUltra-fine Grain Power Gating Switches</a><br>\n\tIEEE International Symposium on Circuits and Systems (<strong>ISCAS</strong>), May 2013\n    </li>\n    <li>\n        Chris Fallin, Greg Nazario, <strong>Xiangyao Yu</strong>, Kevin Chang,\n\tRachata Ausavarungnirun, Onur Mutlu<br>\n\t<a href=\"pubs/minbd.pdf\">MinBD: Minimally-Buffered Deflection Routing\n\tfor Energy-Efficient Interconnect</a><br>\n\tProceedings of the 6th ACM/IEEE International Symposium on Networks on Chip (<strong>NOCS</strong>), May 2012<br>\n        <font color=\"darkred\"><strong>One of the five papers nominated for the Best Paper Award by the Program Committee</strong></font>\n    </li>\n</ul>\n\n\n<h3>Patents</h3>\n\n<ul>\n    <li>\n        <strong>Xiangyao Yu</strong>, Christopher J. Hughes, Nadathur Rajagopalan Satish <br>\n        <a href=\"https://patents.google.com/patent/US20160188476A1/en\">Hardware Prefetcher for Indirect Access Patterns</a><br>\n        US Patent Granted, US9582422B2, June 2016\n    </li>\n    <li>\n        Thomas Moscibroda, Zhengping Qian, Mark Eugene Russinovich, <strong>Xiangyao Yu</strong>, Jiaxing Zhang, Feng Zhao <br>\n        <a href=\"https://patents.google.com/patent/US9582422B2/en?oq=20160188476\">Service Allocation in a Distributed Computing Platform</a><br>\n        US Patent Granted, US9419859B2, August 2016\n    </li>\n</ul>\n\n\n<h3>Thesis</h3>\n\n<ul>\n    <li>\n        <strong>Xiangyao Yu</strong><br>\n        <a href=\"https://dspace.mit.edu/handle/1721.1/115775\">Logical Leases: Scalable Hardware and Software Systems through Time Traveling</a><br>\n        Ph.D. Dissertation, September 2017 <br>\n        <font color=\"darkred\"><strong>George M. Sprowls Awards for Best Ph.D. Thesis in Computer Science</strong></font>        \n    </li>        \n    <li>\n        <strong>Xiangyao Yu</strong><br>\n        <a href=\"https://dspace.mit.edu/handle/1721.1/97820\">An Evaluation of Concurrency Control with One Thousand Cores</a><br>\n        Master Thesis, February 2015 <br>        \n    </li>            \n</ul>\n\n</div>\n\n\n\n<div class=\"sectionData hide\" id=\"Teaching\">\n    <a name=\"Teaching\"></a>\n    \n    \n<!--<span class=\"subtitle\">Courses</span><br><br>!-->\n\n<p>Here is a list of my teaching/mentoring experiences:</p>\n<ul>\n    <li>\n        CS839: <a href=\"cs839-s20/index.html\">Design the Next-Generation Databases</a>, Spring 2020\n    </li>\n    <li>\nTeaching Assistant for <a href=\"https://6004.mit.edu\">6.004: Computation Structures</a>, Fall 2016\n    </li>\n    <!--    <ul>\n            <li>\n            Taught four-hour recitation sections weekly, held lab sessions, conducted check-off interviews for students, graded quizzes.\n            </li>\n            <li>\n            Student rating: stimulated interest (6.0/7.0), thorough knowledge of material (6.7/7.0), helping in learning (6.4/7.0), overall (6.4/7.0).\n            </li>\n        </ul>   \n    --> \n    <li>\nTeaching Assistant for <a href=\"http://stellar.mit.edu/S/course/6/sp15/6.046J/index.html\">6.046/18.410: Design and Analysis of Algorithms</a>, Spring 2015\n    </li>\n        <!--ul>\n            <li>\n            Taught weekly recitation sections, held office hour sessions, designed problem sets and quizzes.\n            </li>\n            <li>\n            Student rating: stimulated interest (5.5/7.0), thorough knowledge of material (6.5/7.0), helping in learning (5/7.0), overall (5.5/7.0)            \n            </li>\n        </ul-->    \n    <li>\nResearch Mentor for <a href=\"http://mit.edu/primes\">MIT PRIMES</a> program, 2014 - 2016\n    </li>\n        <!--ul>\n            <li>\n                Supervised five high school students\n            </li>\n            <li>\n                Developed a secure storage protocol for Dropbox using Path ORAM \n            </li>\n            <li>\n                Developed optimizations for Tardis cache coherence protocol\n            </li>\n            <li>\n                Developed the Taurus parallel logging protocol\n            </li>\n        </ul-->\n</ul>\n<br>\n</div>\n\n\n<div class=\"sectionData hide\" id=\"Awards\">\n    <a name=\"Awards\"></a>    \n    \n<ul>\n    <li>\n        <a href=\"https://www.eecs.mit.edu/news-events/announcements/eecs-presents-awards-outstanding-phd-and-sm-theses-0\">2017 George M. Sprowls Award for Outstanding Ph.D. Thesis</a>        \n    </li>\n    <li>\n        <a href=\"https://sites.google.com/a/lbl.gov/pact2015/home/program-draft-1\">2015 PACT Best Paper Nomination</a>        \n    </li>\n    <li>\n        <a href=\"https://www.sigsac.org/ccs/CCS_awards/ccs-bestpaper.html\">2013 CCS Best Student Paper Award</a>\n    </li>\n    <li>\n        <a href=\"http://energy.mit.edu/education/fellows/\">2012 Energy Initiative Fellowship</a>        \n    </li>\n    <li>\n        2012 Graduation with Honors from Tsinghua University\n    </li>\n    <li>\n        <a href=\"http://www2.imm.dtu.dk/projects/nocs_2012/nocs/Home.html\">2012 NOCS Best Paper Nomination</a>\n    </li>\n    <li>\n        First Prize Winner, Challenge Cup, Tsinghua University\n    </li>\n    <li>\n        2009 -- 2012 Comprehensive Scholarship at Tsinghua University\n    </li>\n    <li>\n        <a href=\"http://www.hfd.hr/iypt2008/index.html\">2008 Third Place in International Young Physicists' Tournament (IYPT)</a>\n    </li>\n</ul>\n\n<!--h3>Press</h3>\n\n<a href=http://news.mit.edu/2017/new-high-capacity-data-caches-more-efficient-1023><img src=\"pics/mit-news-banshee.jpg\" align=\"left\" width=\"80\" hspace=\"15\"/></a>\n<br>\n<a href=http://news.mit.edu/2017/new-high-capacity-data-caches-more-efficient-1023>Selective memory</a><br>\nScheme would make new high-capacity data caches 33 to 50 percent more efficient.<br>\nOctober 22, 2017 <br>\n<br>\n\n<a href=http://news.mit.edu/2016/cache-management-improved-once-again-0921><img src=\"pics/mit-news-tardis2.jpg\" align=\"left\" width=\"80\" hspace=\"15\"/></a>\n<br>\n<a href=http://news.mit.edu/2016/cache-management-improved-once-again-0921>Cache management improved once again</a><br>\nNew version of breakthrough memory management scheme better accommodates commercial chips. <br>\nSeptember 21, 2016 <br>\n<br>\n\n<a href=http://news.mit.edu/2015/first-new-cache-coherence-mechanism-30-years-0910><img src=\"pics/mit-news-tardis.jpg\" align=\"left\" width=\"80\" hspace=\"15\"/></a>\n<br>\n<a href=http://news.mit.edu/2015/first-new-cache-coherence-mechanism-30-years-0910>First new cache-coherence mechanism in 30 years</a><br>\nMore efficient memory-management scheme could help enable chips with thousands of cores. <br>\nSeptember 9, 2015 <br>\n<br>\n\n<a href=http://news.mit.edu/2013/protecting-data-in-the-cloud-0702><img src=\"pics/mit-news-ascend.jpg\" align=\"left\" width=\"80\" hspace=\"15\"/></a>\n<br>\n<a href=http://news.mit.edu/2013/protecting-data-in-the-cloud-0702>Protecting data in the cloud</a><br>\nA new hardware design makes data encryption more secure by disguising cloud servers' memory-access patterns. <br>\nJuly 2, 2013 <br-->\n</div>\n\n<a name=\"Service\"></a>\n<div class=\"sectionData hide\" id=\"Service\">\n\n\n<p>PC member for</p>\n<ul>\n    <li>VLDB, 2020-2021</li>\n    <li>SIGMOD, 2020</li>\n    <li>SIGMOD Student Research Competition, 2020</li>\n    <li>VLDB Demo, 2019</li>\n    <li>SoCC, 2019</li>\n    <li>DASFAA, 2019</li>\n</ul>\n\n<p>Reviewer for</p>\n<ul>\n    <li>SIGMOD Record</li>\n    <li>TKDE</li>\n    <li>Transactions on Storage</li>\n    <li>SIGMETRICS</li>\n    <li>SPAA</li>\n    <li>Journal of Supercomputing</li>\n    <li>IEEE Transactions on Computers</li>\n    <li>SBAC-PAD</li>\n    <li>HPCA</li>\n    <li>MICRO</li>\n    <li>IAAA</li>\n</ul>\n\n\n    \n\n\n<br><br><br><br><br>\n<br><br><br><br><br>\n\n</div>\n\n\n</body></html>"