

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Mon May  2 07:17:29 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.285 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       54|       54| 0.270 us | 0.270 us |   24|   24| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------------+---------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                                                    |                                                         |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |                              Instance                              |                          Module                         |   min   |   max   |    min    |    max    | min | max |   Type   |
        +--------------------------------------------------------------------+---------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_transformer_fu_205                                              |transformer                                              |       49|       49|  0.245 us |  0.245 us |   24|   24| function |
        |grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_309        |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1        |        1|        1|  5.000 ns |  5.000 ns |    1|    1| function |
        |grp_dense_latency_ap_fixed_ap_fixed_mlp_config_0_0_0_0_0_0_fu_315   |dense_latency_ap_fixed_ap_fixed_mlp_config_0_0_0_0_0_0   |        1|        1|  5.000 ns |  5.000 ns |    1|    1| function |
        |grp_log_softmax_latency_ap_fixed_ap_fixed_softmax_config0_s_fu_335  |log_softmax_latency_ap_fixed_ap_fixed_softmax_config0_s  |        2|        2| 10.000 ns | 10.000 ns |    1|    1| function |
        +--------------------------------------------------------------------+---------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|        6|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        9|   5022|    93572|   149592|     0|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|      171|     -|
|Register             |        -|      -|     1150|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        9|   5022|    94722|   149769|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |    ~0   |    163|       10|       34|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |    ~0   |     40|        2|        8|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------------+---------------------------------------------------------+---------+-------+-------+--------+-----+
    |                              Instance                              |                          Module                         | BRAM_18K| DSP48E|   FF  |   LUT  | URAM|
    +--------------------------------------------------------------------+---------------------------------------------------------+---------+-------+-------+--------+-----+
    |grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_309        |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1        |        0|    512|   6247|   12126|    0|
    |grp_dense_latency_ap_fixed_ap_fixed_mlp_config_0_0_0_0_0_0_fu_315   |dense_latency_ap_fixed_ap_fixed_mlp_config_0_0_0_0_0_0   |        0|    160|   1991|    3713|    0|
    |grp_log_softmax_latency_ap_fixed_ap_fixed_softmax_config0_s_fu_335  |log_softmax_latency_ap_fixed_ap_fixed_softmax_config0_s  |        4|      0|    163|     155|    0|
    |grp_transformer_fu_205                                              |transformer                                              |        5|   4350|  85171|  133598|    0|
    +--------------------------------------------------------------------+---------------------------------------------------------+---------+-------+-------+--------+-----+
    |Total                                                               |                                                         |        9|   5022|  93572|  149592|    0|
    +--------------------------------------------------------------------+---------------------------------------------------------+---------+-------+-------+--------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |ap_block_pp0_stage0_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|   6|           3|           4|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+-----+-----------+-----+-----------+
    |           Name          | LUT | Input Size| Bits| Total Bits|
    +-------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                |  117|         25|    1|         25|
    |ap_enable_reg_pp0_iter0  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |    9|          2|    1|          2|
    |data_in_V_ap_vld_in_sig  |    9|          2|    1|          2|
    |data_in_V_ap_vld_preg    |    9|          2|    1|          2|
    |data_in_V_blk_n          |    9|          2|    1|          2|
    |data_in_V_in_sig         |    9|          2|  560|       1120|
    +-------------------------+-----+-----------+-----+-----------+
    |Total                    |  171|         37|  566|       1155|
    +-------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------------+-----+----+-----+-----------+
    |                                       Name                                      |  FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                                                        |   24|   0|   24|          0|
    |ap_enable_reg_pp0_iter0_reg                                                      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                                          |    1|   0|    1|          0|
    |data_in_V_ap_vld_preg                                                            |    1|   0|    1|          0|
    |data_in_V_preg                                                                   |  560|   0|  560|          0|
    |embedded_with_cls_0_1_V_reg_592                                                  |   35|   0|   35|          0|
    |embedded_with_cls_10_1_V_reg_642                                                 |   35|   0|   35|          0|
    |embedded_with_cls_11_1_V_reg_647                                                 |   35|   0|   35|          0|
    |embedded_with_cls_12_1_V_reg_652                                                 |   35|   0|   35|          0|
    |embedded_with_cls_13_1_V_reg_657                                                 |   35|   0|   35|          0|
    |embedded_with_cls_14_1_V_reg_662                                                 |   35|   0|   35|          0|
    |embedded_with_cls_15_1_V_reg_667                                                 |   35|   0|   35|          0|
    |embedded_with_cls_1_1_V_reg_597                                                  |   35|   0|   35|          0|
    |embedded_with_cls_2_1_V_reg_602                                                  |   35|   0|   35|          0|
    |embedded_with_cls_3_1_V_reg_607                                                  |   35|   0|   35|          0|
    |embedded_with_cls_4_1_V_reg_612                                                  |   35|   0|   35|          0|
    |embedded_with_cls_5_1_V_reg_617                                                  |   35|   0|   35|          0|
    |embedded_with_cls_6_1_V_reg_622                                                  |   35|   0|   35|          0|
    |embedded_with_cls_7_1_V_reg_627                                                  |   35|   0|   35|          0|
    |embedded_with_cls_8_1_V_reg_632                                                  |   35|   0|   35|          0|
    |embedded_with_cls_9_1_V_reg_637                                                  |   35|   0|   35|          0|
    |grp_log_softmax_latency_ap_fixed_ap_fixed_softmax_config0_s_fu_335_ap_start_reg  |    1|   0|    1|          0|
    |grp_transformer_fu_205_ap_start_reg                                              |    1|   0|    1|          0|
    +---------------------------------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                                            | 1150|   0| 1150|          0|
    +---------------------------------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |     myproject    | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |     myproject    | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |     myproject    | return value |
|ap_done                  | out |    1| ap_ctrl_hs |     myproject    | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |     myproject    | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |     myproject    | return value |
|data_in_V                |  in |  560|   ap_vld   |     data_in_V    |    pointer   |
|data_in_V_ap_vld         |  in |    1|   ap_vld   |     data_in_V    |    pointer   |
|data_out_0_V             | out |   35|   ap_vld   |   data_out_0_V   |    pointer   |
|data_out_0_V_ap_vld      | out |    1|   ap_vld   |   data_out_0_V   |    pointer   |
|data_out_1_V             | out |   35|   ap_vld   |   data_out_1_V   |    pointer   |
|data_out_1_V_ap_vld      | out |    1|   ap_vld   |   data_out_1_V   |    pointer   |
|data_out_2_V             | out |   35|   ap_vld   |   data_out_2_V   |    pointer   |
|data_out_2_V_ap_vld      | out |    1|   ap_vld   |   data_out_2_V   |    pointer   |
|data_out_3_V             | out |   35|   ap_vld   |   data_out_3_V   |    pointer   |
|data_out_3_V_ap_vld      | out |    1|   ap_vld   |   data_out_3_V   |    pointer   |
|data_out_4_V             | out |   35|   ap_vld   |   data_out_4_V   |    pointer   |
|data_out_4_V_ap_vld      | out |    1|   ap_vld   |   data_out_4_V   |    pointer   |
|const_size_in_1          | out |   16|   ap_vld   |  const_size_in_1 |    pointer   |
|const_size_in_1_ap_vld   | out |    1|   ap_vld   |  const_size_in_1 |    pointer   |
|const_size_out_1         | out |   16|   ap_vld   | const_size_out_1 |    pointer   |
|const_size_out_1_ap_vld  | out |    1|   ap_vld   | const_size_out_1 |    pointer   |
+-------------------------+-----+-----+------------+------------------+--------------+

