My implementation of RISC V ISA in Verilog


<p align="center">
  <img src="https://github.com/paulhamsh/RISC-V-Verilog/blob/main/images/RISC-V.jpg" width="800">
</p>

**Control unit signals**  

<p align="center">
  <img src="https://github.com/paulhamsh/RISC-V-Verilog/blob/main/images/control-unit.jpg" width="1000">
</p>

<p align="center">
  <img src="https://github.com/paulhamsh/RISC-V-Verilog/blob/main/images/immediate.jpg" width="1000">
</p>


<p align="center">
  <img src="https://github.com/paulhamsh/RISC-V-Verilog/blob/main/images/alu_op.jpg" width="300">
</p>

<p align="center">
  <img src="https://github.com/paulhamsh/RISC-V-Verilog/blob/main/images/opcode.jpg" width="300">
</p>

<p align="center">
  <img src="https://github.com/paulhamsh/RISC-V-Verilog/blob/main/images/immediate-types.jpg" width="300">
</p>

<p align="center">
  <img src="https://github.com/paulhamsh/RISC-V-Verilog/blob/main/images/immediate-encoding.jpg" width="800">
</p>


<p align="center">
  <img src="https://github.com/paulhamsh/RISC-V-Verilog/blob/main/images/alu_a_src.jpg" width="200">
</p>


<p align="center">
  <img src="https://github.com/paulhamsh/RISC-V-Verilog/blob/main/images/alu_b_src.jpg" width="200">
</p>



<p align="center">
  <img src="https://github.com/paulhamsh/RISC-V-Verilog/blob/main/images/branch_cond.jpg" width="300">
</p>



<p align="center">
  <img src="https://github.com/paulhamsh/RISC-V-Verilog/blob/main/images/data-size.jpg" width="300">
</p>
