// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Tracing implementation internals
#include "verilated_vcd_c.h"
#include "VAzadi_top_verilator__Syms.h"


void VAzadi_top_verilator::traceInitSub4(void* userp, VerilatedVcd* tracep) {
    VAzadi_top_verilator__Syms* __restrict vlSymsp = static_cast<VAzadi_top_verilator__Syms*>(userp);
    VAzadi_top_verilator* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+12346,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_enable stretch_timeout q", false,-1);
        tracep->declBit(c+12347,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_enable sda_unstable q", false,-1);
        tracep->declBit(c+12348,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_enable trans_complete q", false,-1);
        tracep->declBit(c+12349,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_enable tx_empty q", false,-1);
        tracep->declBit(c+12350,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_enable tx_nonempty q", false,-1);
        tracep->declBit(c+12351,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_enable tx_overflow q", false,-1);
        tracep->declBit(c+12352,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_enable acq_overflow q", false,-1);
        tracep->declBit(c+12353,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_enable ack_stop q", false,-1);
        tracep->declBit(c+12354,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_enable host_timeout q", false,-1);
        tracep->declBit(c+12355,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_test fmt_watermark q", false,-1);
        tracep->declBit(c+12356,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_test fmt_watermark qe", false,-1);
        tracep->declBit(c+12357,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_test rx_watermark q", false,-1);
        tracep->declBit(c+12358,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_test rx_watermark qe", false,-1);
        tracep->declBit(c+12359,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_test fmt_overflow q", false,-1);
        tracep->declBit(c+12360,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_test fmt_overflow qe", false,-1);
        tracep->declBit(c+12361,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_test rx_overflow q", false,-1);
        tracep->declBit(c+12362,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_test rx_overflow qe", false,-1);
        tracep->declBit(c+12363,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_test nak q", false,-1);
        tracep->declBit(c+12364,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_test nak qe", false,-1);
        tracep->declBit(c+12365,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_test scl_interference q", false,-1);
        tracep->declBit(c+12366,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_test scl_interference qe", false,-1);
        tracep->declBit(c+12367,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_test sda_interference q", false,-1);
        tracep->declBit(c+12368,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_test sda_interference qe", false,-1);
        tracep->declBit(c+12369,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_test stretch_timeout q", false,-1);
        tracep->declBit(c+12370,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_test stretch_timeout qe", false,-1);
        tracep->declBit(c+12371,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_test sda_unstable q", false,-1);
        tracep->declBit(c+12372,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_test sda_unstable qe", false,-1);
        tracep->declBit(c+12373,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_test trans_complete q", false,-1);
        tracep->declBit(c+12374,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_test trans_complete qe", false,-1);
        tracep->declBit(c+12375,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_test tx_empty q", false,-1);
        tracep->declBit(c+12376,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_test tx_empty qe", false,-1);
        tracep->declBit(c+12377,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_test tx_nonempty q", false,-1);
        tracep->declBit(c+12378,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_test tx_nonempty qe", false,-1);
        tracep->declBit(c+12379,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_test tx_overflow q", false,-1);
        tracep->declBit(c+12380,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_test tx_overflow qe", false,-1);
        tracep->declBit(c+12381,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_test acq_overflow q", false,-1);
        tracep->declBit(c+12382,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_test acq_overflow qe", false,-1);
        tracep->declBit(c+12383,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_test ack_stop q", false,-1);
        tracep->declBit(c+12384,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_test ack_stop qe", false,-1);
        tracep->declBit(c+12385,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_test host_timeout q", false,-1);
        tracep->declBit(c+12386,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_test host_timeout qe", false,-1);
        tracep->declBit(c+12387,"Azadi_top_verilator top_verilator i2c0 reg2hw ctrl enablehost q", false,-1);
        tracep->declBit(c+12388,"Azadi_top_verilator top_verilator i2c0 reg2hw ctrl enabletarget q", false,-1);
        tracep->declBus(c+12389,"Azadi_top_verilator top_verilator i2c0 reg2hw rdata q", false,-1, 7,0);
        tracep->declBit(c+12390,"Azadi_top_verilator top_verilator i2c0 reg2hw rdata re", false,-1);
        tracep->declBus(c+12391,"Azadi_top_verilator top_verilator i2c0 reg2hw fdata fbyte q", false,-1, 7,0);
        tracep->declBit(c+12392,"Azadi_top_verilator top_verilator i2c0 reg2hw fdata fbyte qe", false,-1);
        tracep->declBit(c+12393,"Azadi_top_verilator top_verilator i2c0 reg2hw fdata start q", false,-1);
        tracep->declBit(c+12394,"Azadi_top_verilator top_verilator i2c0 reg2hw fdata start qe", false,-1);
        tracep->declBit(c+12395,"Azadi_top_verilator top_verilator i2c0 reg2hw fdata stop q", false,-1);
        tracep->declBit(c+12396,"Azadi_top_verilator top_verilator i2c0 reg2hw fdata stop qe", false,-1);
        tracep->declBit(c+12397,"Azadi_top_verilator top_verilator i2c0 reg2hw fdata read q", false,-1);
        tracep->declBit(c+12398,"Azadi_top_verilator top_verilator i2c0 reg2hw fdata read qe", false,-1);
        tracep->declBit(c+12399,"Azadi_top_verilator top_verilator i2c0 reg2hw fdata rcont q", false,-1);
        tracep->declBit(c+12400,"Azadi_top_verilator top_verilator i2c0 reg2hw fdata rcont qe", false,-1);
        tracep->declBit(c+12401,"Azadi_top_verilator top_verilator i2c0 reg2hw fdata nakok q", false,-1);
        tracep->declBit(c+12402,"Azadi_top_verilator top_verilator i2c0 reg2hw fdata nakok qe", false,-1);
        tracep->declBit(c+12403,"Azadi_top_verilator top_verilator i2c0 reg2hw fifo_ctrl rxrst q", false,-1);
        tracep->declBit(c+12404,"Azadi_top_verilator top_verilator i2c0 reg2hw fifo_ctrl rxrst qe", false,-1);
        tracep->declBit(c+12405,"Azadi_top_verilator top_verilator i2c0 reg2hw fifo_ctrl fmtrst q", false,-1);
        tracep->declBit(c+12406,"Azadi_top_verilator top_verilator i2c0 reg2hw fifo_ctrl fmtrst qe", false,-1);
        tracep->declBus(c+12407,"Azadi_top_verilator top_verilator i2c0 reg2hw fifo_ctrl rxilvl q", false,-1, 2,0);
        tracep->declBit(c+12408,"Azadi_top_verilator top_verilator i2c0 reg2hw fifo_ctrl rxilvl qe", false,-1);
        tracep->declBus(c+12409,"Azadi_top_verilator top_verilator i2c0 reg2hw fifo_ctrl fmtilvl q", false,-1, 1,0);
        tracep->declBit(c+12410,"Azadi_top_verilator top_verilator i2c0 reg2hw fifo_ctrl fmtilvl qe", false,-1);
        tracep->declBit(c+12411,"Azadi_top_verilator top_verilator i2c0 reg2hw fifo_ctrl acqrst q", false,-1);
        tracep->declBit(c+12412,"Azadi_top_verilator top_verilator i2c0 reg2hw fifo_ctrl acqrst qe", false,-1);
        tracep->declBit(c+12413,"Azadi_top_verilator top_verilator i2c0 reg2hw fifo_ctrl txrst q", false,-1);
        tracep->declBit(c+12414,"Azadi_top_verilator top_verilator i2c0 reg2hw fifo_ctrl txrst qe", false,-1);
        tracep->declBit(c+12415,"Azadi_top_verilator top_verilator i2c0 reg2hw ovrd txovrden q", false,-1);
        tracep->declBit(c+12416,"Azadi_top_verilator top_verilator i2c0 reg2hw ovrd sclval q", false,-1);
        tracep->declBit(c+12417,"Azadi_top_verilator top_verilator i2c0 reg2hw ovrd sdaval q", false,-1);
        tracep->declBus(c+12418,"Azadi_top_verilator top_verilator i2c0 reg2hw timing0 thigh q", false,-1, 15,0);
        tracep->declBus(c+12419,"Azadi_top_verilator top_verilator i2c0 reg2hw timing0 tlow q", false,-1, 15,0);
        tracep->declBus(c+12420,"Azadi_top_verilator top_verilator i2c0 reg2hw timing1 t_r q", false,-1, 15,0);
        tracep->declBus(c+12421,"Azadi_top_verilator top_verilator i2c0 reg2hw timing1 t_f q", false,-1, 15,0);
        tracep->declBus(c+12422,"Azadi_top_verilator top_verilator i2c0 reg2hw timing2 tsu_sta q", false,-1, 15,0);
        tracep->declBus(c+12423,"Azadi_top_verilator top_verilator i2c0 reg2hw timing2 thd_sta q", false,-1, 15,0);
        tracep->declBus(c+12424,"Azadi_top_verilator top_verilator i2c0 reg2hw timing3 tsu_dat q", false,-1, 15,0);
        tracep->declBus(c+12425,"Azadi_top_verilator top_verilator i2c0 reg2hw timing3 thd_dat q", false,-1, 15,0);
        tracep->declBus(c+12426,"Azadi_top_verilator top_verilator i2c0 reg2hw timing4 tsu_sto q", false,-1, 15,0);
        tracep->declBus(c+12427,"Azadi_top_verilator top_verilator i2c0 reg2hw timing4 t_buf q", false,-1, 15,0);
        tracep->declBus(c+12428,"Azadi_top_verilator top_verilator i2c0 reg2hw timeout_ctrl val q", false,-1, 30,0);
        tracep->declBit(c+12429,"Azadi_top_verilator top_verilator i2c0 reg2hw timeout_ctrl en q", false,-1);
        tracep->declBus(c+12430,"Azadi_top_verilator top_verilator i2c0 reg2hw target_id address0 q", false,-1, 6,0);
        tracep->declBus(c+12431,"Azadi_top_verilator top_verilator i2c0 reg2hw target_id mask0 q", false,-1, 6,0);
        tracep->declBus(c+12432,"Azadi_top_verilator top_verilator i2c0 reg2hw target_id address1 q", false,-1, 6,0);
        tracep->declBus(c+12433,"Azadi_top_verilator top_verilator i2c0 reg2hw target_id mask1 q", false,-1, 6,0);
        tracep->declBus(c+12434,"Azadi_top_verilator top_verilator i2c0 reg2hw acqdata abyte q", false,-1, 7,0);
        tracep->declBit(c+12435,"Azadi_top_verilator top_verilator i2c0 reg2hw acqdata abyte re", false,-1);
        tracep->declBus(c+12436,"Azadi_top_verilator top_verilator i2c0 reg2hw acqdata signal q", false,-1, 1,0);
        tracep->declBit(c+12437,"Azadi_top_verilator top_verilator i2c0 reg2hw acqdata signal re", false,-1);
        tracep->declBus(c+12438,"Azadi_top_verilator top_verilator i2c0 reg2hw txdata q", false,-1, 7,0);
        tracep->declBit(c+12439,"Azadi_top_verilator top_verilator i2c0 reg2hw txdata qe", false,-1);
        tracep->declBit(c+12440,"Azadi_top_verilator top_verilator i2c0 reg2hw stretch_ctrl enableaddr q", false,-1);
        tracep->declBit(c+12441,"Azadi_top_verilator top_verilator i2c0 reg2hw stretch_ctrl enabletx q", false,-1);
        tracep->declBit(c+12442,"Azadi_top_verilator top_verilator i2c0 reg2hw stretch_ctrl enableacq q", false,-1);
        tracep->declBit(c+12443,"Azadi_top_verilator top_verilator i2c0 reg2hw stretch_ctrl stop q", false,-1);
        tracep->declBus(c+12444,"Azadi_top_verilator top_verilator i2c0 reg2hw host_timeout_ctrl q", false,-1, 31,0);
        tracep->declBit(c+11267,"Azadi_top_verilator top_verilator i2c0 hw2reg intr_state fmt_watermark d", false,-1);
        tracep->declBit(c+11268,"Azadi_top_verilator top_verilator i2c0 hw2reg intr_state fmt_watermark de", false,-1);
        tracep->declBit(c+11269,"Azadi_top_verilator top_verilator i2c0 hw2reg intr_state rx_watermark d", false,-1);
        tracep->declBit(c+11270,"Azadi_top_verilator top_verilator i2c0 hw2reg intr_state rx_watermark de", false,-1);
        tracep->declBit(c+11271,"Azadi_top_verilator top_verilator i2c0 hw2reg intr_state fmt_overflow d", false,-1);
        tracep->declBit(c+11272,"Azadi_top_verilator top_verilator i2c0 hw2reg intr_state fmt_overflow de", false,-1);
        tracep->declBit(c+11273,"Azadi_top_verilator top_verilator i2c0 hw2reg intr_state rx_overflow d", false,-1);
        tracep->declBit(c+11274,"Azadi_top_verilator top_verilator i2c0 hw2reg intr_state rx_overflow de", false,-1);
        tracep->declBit(c+11275,"Azadi_top_verilator top_verilator i2c0 hw2reg intr_state nak d", false,-1);
        tracep->declBit(c+11276,"Azadi_top_verilator top_verilator i2c0 hw2reg intr_state nak de", false,-1);
        tracep->declBit(c+11277,"Azadi_top_verilator top_verilator i2c0 hw2reg intr_state scl_interference d", false,-1);
        tracep->declBit(c+11278,"Azadi_top_verilator top_verilator i2c0 hw2reg intr_state scl_interference de", false,-1);
        tracep->declBit(c+11279,"Azadi_top_verilator top_verilator i2c0 hw2reg intr_state sda_interference d", false,-1);
        tracep->declBit(c+11280,"Azadi_top_verilator top_verilator i2c0 hw2reg intr_state sda_interference de", false,-1);
        tracep->declBit(c+11281,"Azadi_top_verilator top_verilator i2c0 hw2reg intr_state stretch_timeout d", false,-1);
        tracep->declBit(c+11282,"Azadi_top_verilator top_verilator i2c0 hw2reg intr_state stretch_timeout de", false,-1);
        tracep->declBit(c+11283,"Azadi_top_verilator top_verilator i2c0 hw2reg intr_state sda_unstable d", false,-1);
        tracep->declBit(c+11284,"Azadi_top_verilator top_verilator i2c0 hw2reg intr_state sda_unstable de", false,-1);
        tracep->declBit(c+11285,"Azadi_top_verilator top_verilator i2c0 hw2reg intr_state trans_complete d", false,-1);
        tracep->declBit(c+11286,"Azadi_top_verilator top_verilator i2c0 hw2reg intr_state trans_complete de", false,-1);
        tracep->declBit(c+11287,"Azadi_top_verilator top_verilator i2c0 hw2reg intr_state tx_empty d", false,-1);
        tracep->declBit(c+11288,"Azadi_top_verilator top_verilator i2c0 hw2reg intr_state tx_empty de", false,-1);
        tracep->declBit(c+11289,"Azadi_top_verilator top_verilator i2c0 hw2reg intr_state tx_nonempty d", false,-1);
        tracep->declBit(c+11290,"Azadi_top_verilator top_verilator i2c0 hw2reg intr_state tx_nonempty de", false,-1);
        tracep->declBit(c+11291,"Azadi_top_verilator top_verilator i2c0 hw2reg intr_state tx_overflow d", false,-1);
        tracep->declBit(c+11292,"Azadi_top_verilator top_verilator i2c0 hw2reg intr_state tx_overflow de", false,-1);
        tracep->declBit(c+11293,"Azadi_top_verilator top_verilator i2c0 hw2reg intr_state acq_overflow d", false,-1);
        tracep->declBit(c+11294,"Azadi_top_verilator top_verilator i2c0 hw2reg intr_state acq_overflow de", false,-1);
        tracep->declBit(c+11295,"Azadi_top_verilator top_verilator i2c0 hw2reg intr_state ack_stop d", false,-1);
        tracep->declBit(c+11296,"Azadi_top_verilator top_verilator i2c0 hw2reg intr_state ack_stop de", false,-1);
        tracep->declBit(c+11297,"Azadi_top_verilator top_verilator i2c0 hw2reg intr_state host_timeout d", false,-1);
        tracep->declBit(c+11298,"Azadi_top_verilator top_verilator i2c0 hw2reg intr_state host_timeout de", false,-1);
        tracep->declBit(c+11299,"Azadi_top_verilator top_verilator i2c0 hw2reg status fmtfull d", false,-1);
        tracep->declBit(c+11300,"Azadi_top_verilator top_verilator i2c0 hw2reg status rxfull d", false,-1);
        tracep->declBit(c+11301,"Azadi_top_verilator top_verilator i2c0 hw2reg status fmtempty d", false,-1);
        tracep->declBit(c+11302,"Azadi_top_verilator top_verilator i2c0 hw2reg status hostidle d", false,-1);
        tracep->declBit(c+11303,"Azadi_top_verilator top_verilator i2c0 hw2reg status targetidle d", false,-1);
        tracep->declBit(c+11304,"Azadi_top_verilator top_verilator i2c0 hw2reg status rxempty d", false,-1);
        tracep->declBit(c+11305,"Azadi_top_verilator top_verilator i2c0 hw2reg status txfull d", false,-1);
        tracep->declBit(c+11306,"Azadi_top_verilator top_verilator i2c0 hw2reg status acqfull d", false,-1);
        tracep->declBit(c+11307,"Azadi_top_verilator top_verilator i2c0 hw2reg status txempty d", false,-1);
        tracep->declBit(c+11308,"Azadi_top_verilator top_verilator i2c0 hw2reg status acqempty d", false,-1);
        tracep->declBus(c+11309,"Azadi_top_verilator top_verilator i2c0 hw2reg rdata d", false,-1, 7,0);
        tracep->declBus(c+11310,"Azadi_top_verilator top_verilator i2c0 hw2reg fifo_status fmtlvl d", false,-1, 5,0);
        tracep->declBus(c+11311,"Azadi_top_verilator top_verilator i2c0 hw2reg fifo_status txlvl d", false,-1, 5,0);
        tracep->declBus(c+11312,"Azadi_top_verilator top_verilator i2c0 hw2reg fifo_status rxlvl d", false,-1, 5,0);
        tracep->declBus(c+11313,"Azadi_top_verilator top_verilator i2c0 hw2reg fifo_status acqlvl d", false,-1, 5,0);
        tracep->declBus(c+11314,"Azadi_top_verilator top_verilator i2c0 hw2reg val scl_rx d", false,-1, 15,0);
        tracep->declBus(c+11315,"Azadi_top_verilator top_verilator i2c0 hw2reg val sda_rx d", false,-1, 15,0);
        tracep->declBus(c+11316,"Azadi_top_verilator top_verilator i2c0 hw2reg acqdata abyte d", false,-1, 7,0);
        tracep->declBus(c+11317,"Azadi_top_verilator top_verilator i2c0 hw2reg acqdata signal d", false,-1, 1,0);
        tracep->declBit(c+12784,"Azadi_top_verilator top_verilator i2c0 scl_int", false,-1);
        tracep->declBit(c+12785,"Azadi_top_verilator top_verilator i2c0 sda_int", false,-1);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator i2c0 u_reg clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator i2c0 u_reg rst_ni", false,-1);
        tracep->declBit(c+11949,"Azadi_top_verilator top_verilator i2c0 u_reg tl_i a_valid", false,-1);
        tracep->declBus(c+11950,"Azadi_top_verilator top_verilator i2c0 u_reg tl_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+11951,"Azadi_top_verilator top_verilator i2c0 u_reg tl_i a_param", false,-1, 2,0);
        tracep->declBus(c+11952,"Azadi_top_verilator top_verilator i2c0 u_reg tl_i a_size", false,-1, 1,0);
        tracep->declBus(c+11953,"Azadi_top_verilator top_verilator i2c0 u_reg tl_i a_source", false,-1, 7,0);
        tracep->declBus(c+11954,"Azadi_top_verilator top_verilator i2c0 u_reg tl_i a_address", false,-1, 31,0);
        tracep->declBus(c+11955,"Azadi_top_verilator top_verilator i2c0 u_reg tl_i a_mask", false,-1, 3,0);
        tracep->declBus(c+11956,"Azadi_top_verilator top_verilator i2c0 u_reg tl_i a_data", false,-1, 31,0);
        tracep->declBit(c+11957,"Azadi_top_verilator top_verilator i2c0 u_reg tl_i d_ready", false,-1);
        tracep->declBit(c+2317,"Azadi_top_verilator top_verilator i2c0 u_reg tl_o d_valid", false,-1);
        tracep->declBus(c+2318,"Azadi_top_verilator top_verilator i2c0 u_reg tl_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+2319,"Azadi_top_verilator top_verilator i2c0 u_reg tl_o d_param", false,-1, 2,0);
        tracep->declBus(c+2320,"Azadi_top_verilator top_verilator i2c0 u_reg tl_o d_size", false,-1, 1,0);
        tracep->declBus(c+2321,"Azadi_top_verilator top_verilator i2c0 u_reg tl_o d_source", false,-1, 7,0);
        tracep->declBus(c+2322,"Azadi_top_verilator top_verilator i2c0 u_reg tl_o d_sink", false,-1, 0,0);
        tracep->declBus(c+2323,"Azadi_top_verilator top_verilator i2c0 u_reg tl_o d_data", false,-1, 31,0);
        tracep->declBit(c+2324,"Azadi_top_verilator top_verilator i2c0 u_reg tl_o d_error", false,-1);
        tracep->declBit(c+2325,"Azadi_top_verilator top_verilator i2c0 u_reg tl_o a_ready", false,-1);
        tracep->declBit(c+12323,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_state fmt_watermark q", false,-1);
        tracep->declBit(c+12324,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_state rx_watermark q", false,-1);
        tracep->declBit(c+12325,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_state fmt_overflow q", false,-1);
        tracep->declBit(c+12326,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_state rx_overflow q", false,-1);
        tracep->declBit(c+12327,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_state nak q", false,-1);
        tracep->declBit(c+12328,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_state scl_interference q", false,-1);
        tracep->declBit(c+12329,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_state sda_interference q", false,-1);
        tracep->declBit(c+12330,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_state stretch_timeout q", false,-1);
        tracep->declBit(c+12331,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_state sda_unstable q", false,-1);
        tracep->declBit(c+12332,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_state trans_complete q", false,-1);
        tracep->declBit(c+12333,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_state tx_empty q", false,-1);
        tracep->declBit(c+12334,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_state tx_nonempty q", false,-1);
        tracep->declBit(c+12335,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_state tx_overflow q", false,-1);
        tracep->declBit(c+12336,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_state acq_overflow q", false,-1);
        tracep->declBit(c+12337,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_state ack_stop q", false,-1);
        tracep->declBit(c+12338,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_state host_timeout q", false,-1);
        tracep->declBit(c+12339,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_enable fmt_watermark q", false,-1);
        tracep->declBit(c+12340,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_enable rx_watermark q", false,-1);
        tracep->declBit(c+12341,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_enable fmt_overflow q", false,-1);
        tracep->declBit(c+12342,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_enable rx_overflow q", false,-1);
        tracep->declBit(c+12343,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_enable nak q", false,-1);
        tracep->declBit(c+12344,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_enable scl_interference q", false,-1);
        tracep->declBit(c+12345,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_enable sda_interference q", false,-1);
        tracep->declBit(c+12346,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_enable stretch_timeout q", false,-1);
        tracep->declBit(c+12347,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_enable sda_unstable q", false,-1);
        tracep->declBit(c+12348,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_enable trans_complete q", false,-1);
        tracep->declBit(c+12349,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_enable tx_empty q", false,-1);
        tracep->declBit(c+12350,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_enable tx_nonempty q", false,-1);
        tracep->declBit(c+12351,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_enable tx_overflow q", false,-1);
        tracep->declBit(c+12352,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_enable acq_overflow q", false,-1);
        tracep->declBit(c+12353,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_enable ack_stop q", false,-1);
        tracep->declBit(c+12354,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_enable host_timeout q", false,-1);
        tracep->declBit(c+12355,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_test fmt_watermark q", false,-1);
        tracep->declBit(c+12356,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_test fmt_watermark qe", false,-1);
        tracep->declBit(c+12357,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_test rx_watermark q", false,-1);
        tracep->declBit(c+12358,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_test rx_watermark qe", false,-1);
        tracep->declBit(c+12359,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_test fmt_overflow q", false,-1);
        tracep->declBit(c+12360,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_test fmt_overflow qe", false,-1);
        tracep->declBit(c+12361,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_test rx_overflow q", false,-1);
        tracep->declBit(c+12362,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_test rx_overflow qe", false,-1);
        tracep->declBit(c+12363,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_test nak q", false,-1);
        tracep->declBit(c+12364,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_test nak qe", false,-1);
        tracep->declBit(c+12365,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_test scl_interference q", false,-1);
        tracep->declBit(c+12366,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_test scl_interference qe", false,-1);
        tracep->declBit(c+12367,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_test sda_interference q", false,-1);
        tracep->declBit(c+12368,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_test sda_interference qe", false,-1);
        tracep->declBit(c+12369,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_test stretch_timeout q", false,-1);
        tracep->declBit(c+12370,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_test stretch_timeout qe", false,-1);
        tracep->declBit(c+12371,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_test sda_unstable q", false,-1);
        tracep->declBit(c+12372,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_test sda_unstable qe", false,-1);
        tracep->declBit(c+12373,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_test trans_complete q", false,-1);
        tracep->declBit(c+12374,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_test trans_complete qe", false,-1);
        tracep->declBit(c+12375,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_test tx_empty q", false,-1);
        tracep->declBit(c+12376,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_test tx_empty qe", false,-1);
        tracep->declBit(c+12377,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_test tx_nonempty q", false,-1);
        tracep->declBit(c+12378,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_test tx_nonempty qe", false,-1);
        tracep->declBit(c+12379,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_test tx_overflow q", false,-1);
        tracep->declBit(c+12380,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_test tx_overflow qe", false,-1);
        tracep->declBit(c+12381,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_test acq_overflow q", false,-1);
        tracep->declBit(c+12382,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_test acq_overflow qe", false,-1);
        tracep->declBit(c+12383,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_test ack_stop q", false,-1);
        tracep->declBit(c+12384,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_test ack_stop qe", false,-1);
        tracep->declBit(c+12385,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_test host_timeout q", false,-1);
        tracep->declBit(c+12386,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_test host_timeout qe", false,-1);
        tracep->declBit(c+12387,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw ctrl enablehost q", false,-1);
        tracep->declBit(c+12388,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw ctrl enabletarget q", false,-1);
        tracep->declBus(c+12389,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw rdata q", false,-1, 7,0);
        tracep->declBit(c+12390,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw rdata re", false,-1);
        tracep->declBus(c+12391,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw fdata fbyte q", false,-1, 7,0);
        tracep->declBit(c+12392,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw fdata fbyte qe", false,-1);
        tracep->declBit(c+12393,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw fdata start q", false,-1);
        tracep->declBit(c+12394,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw fdata start qe", false,-1);
        tracep->declBit(c+12395,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw fdata stop q", false,-1);
        tracep->declBit(c+12396,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw fdata stop qe", false,-1);
        tracep->declBit(c+12397,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw fdata read q", false,-1);
        tracep->declBit(c+12398,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw fdata read qe", false,-1);
        tracep->declBit(c+12399,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw fdata rcont q", false,-1);
        tracep->declBit(c+12400,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw fdata rcont qe", false,-1);
        tracep->declBit(c+12401,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw fdata nakok q", false,-1);
        tracep->declBit(c+12402,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw fdata nakok qe", false,-1);
        tracep->declBit(c+12403,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw fifo_ctrl rxrst q", false,-1);
        tracep->declBit(c+12404,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw fifo_ctrl rxrst qe", false,-1);
        tracep->declBit(c+12405,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw fifo_ctrl fmtrst q", false,-1);
        tracep->declBit(c+12406,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw fifo_ctrl fmtrst qe", false,-1);
        tracep->declBus(c+12407,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw fifo_ctrl rxilvl q", false,-1, 2,0);
        tracep->declBit(c+12408,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw fifo_ctrl rxilvl qe", false,-1);
        tracep->declBus(c+12409,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw fifo_ctrl fmtilvl q", false,-1, 1,0);
        tracep->declBit(c+12410,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw fifo_ctrl fmtilvl qe", false,-1);
        tracep->declBit(c+12411,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw fifo_ctrl acqrst q", false,-1);
        tracep->declBit(c+12412,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw fifo_ctrl acqrst qe", false,-1);
        tracep->declBit(c+12413,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw fifo_ctrl txrst q", false,-1);
        tracep->declBit(c+12414,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw fifo_ctrl txrst qe", false,-1);
        tracep->declBit(c+12415,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw ovrd txovrden q", false,-1);
        tracep->declBit(c+12416,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw ovrd sclval q", false,-1);
        tracep->declBit(c+12417,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw ovrd sdaval q", false,-1);
        tracep->declBus(c+12418,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw timing0 thigh q", false,-1, 15,0);
        tracep->declBus(c+12419,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw timing0 tlow q", false,-1, 15,0);
        tracep->declBus(c+12420,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw timing1 t_r q", false,-1, 15,0);
        tracep->declBus(c+12421,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw timing1 t_f q", false,-1, 15,0);
        tracep->declBus(c+12422,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw timing2 tsu_sta q", false,-1, 15,0);
        tracep->declBus(c+12423,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw timing2 thd_sta q", false,-1, 15,0);
        tracep->declBus(c+12424,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw timing3 tsu_dat q", false,-1, 15,0);
        tracep->declBus(c+12425,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw timing3 thd_dat q", false,-1, 15,0);
        tracep->declBus(c+12426,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw timing4 tsu_sto q", false,-1, 15,0);
        tracep->declBus(c+12427,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw timing4 t_buf q", false,-1, 15,0);
        tracep->declBus(c+12428,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw timeout_ctrl val q", false,-1, 30,0);
        tracep->declBit(c+12429,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw timeout_ctrl en q", false,-1);
        tracep->declBus(c+12430,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw target_id address0 q", false,-1, 6,0);
        tracep->declBus(c+12431,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw target_id mask0 q", false,-1, 6,0);
        tracep->declBus(c+12432,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw target_id address1 q", false,-1, 6,0);
        tracep->declBus(c+12433,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw target_id mask1 q", false,-1, 6,0);
        tracep->declBus(c+12434,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw acqdata abyte q", false,-1, 7,0);
        tracep->declBit(c+12435,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw acqdata abyte re", false,-1);
        tracep->declBus(c+12436,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw acqdata signal q", false,-1, 1,0);
        tracep->declBit(c+12437,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw acqdata signal re", false,-1);
        tracep->declBus(c+12438,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw txdata q", false,-1, 7,0);
        tracep->declBit(c+12439,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw txdata qe", false,-1);
        tracep->declBit(c+12440,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw stretch_ctrl enableaddr q", false,-1);
        tracep->declBit(c+12441,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw stretch_ctrl enabletx q", false,-1);
        tracep->declBit(c+12442,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw stretch_ctrl enableacq q", false,-1);
        tracep->declBit(c+12443,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw stretch_ctrl stop q", false,-1);
        tracep->declBus(c+12444,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw host_timeout_ctrl q", false,-1, 31,0);
        tracep->declBit(c+11267,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg intr_state fmt_watermark d", false,-1);
        tracep->declBit(c+11268,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg intr_state fmt_watermark de", false,-1);
        tracep->declBit(c+11269,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg intr_state rx_watermark d", false,-1);
        tracep->declBit(c+11270,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg intr_state rx_watermark de", false,-1);
        tracep->declBit(c+11271,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg intr_state fmt_overflow d", false,-1);
        tracep->declBit(c+11272,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg intr_state fmt_overflow de", false,-1);
        tracep->declBit(c+11273,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg intr_state rx_overflow d", false,-1);
        tracep->declBit(c+11274,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg intr_state rx_overflow de", false,-1);
        tracep->declBit(c+11275,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg intr_state nak d", false,-1);
        tracep->declBit(c+11276,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg intr_state nak de", false,-1);
        tracep->declBit(c+11277,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg intr_state scl_interference d", false,-1);
        tracep->declBit(c+11278,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg intr_state scl_interference de", false,-1);
        tracep->declBit(c+11279,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg intr_state sda_interference d", false,-1);
        tracep->declBit(c+11280,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg intr_state sda_interference de", false,-1);
        tracep->declBit(c+11281,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg intr_state stretch_timeout d", false,-1);
        tracep->declBit(c+11282,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg intr_state stretch_timeout de", false,-1);
        tracep->declBit(c+11283,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg intr_state sda_unstable d", false,-1);
        tracep->declBit(c+11284,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg intr_state sda_unstable de", false,-1);
        tracep->declBit(c+11285,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg intr_state trans_complete d", false,-1);
        tracep->declBit(c+11286,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg intr_state trans_complete de", false,-1);
        tracep->declBit(c+11287,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg intr_state tx_empty d", false,-1);
        tracep->declBit(c+11288,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg intr_state tx_empty de", false,-1);
        tracep->declBit(c+11289,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg intr_state tx_nonempty d", false,-1);
        tracep->declBit(c+11290,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg intr_state tx_nonempty de", false,-1);
        tracep->declBit(c+11291,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg intr_state tx_overflow d", false,-1);
        tracep->declBit(c+11292,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg intr_state tx_overflow de", false,-1);
        tracep->declBit(c+11293,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg intr_state acq_overflow d", false,-1);
        tracep->declBit(c+11294,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg intr_state acq_overflow de", false,-1);
        tracep->declBit(c+11295,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg intr_state ack_stop d", false,-1);
        tracep->declBit(c+11296,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg intr_state ack_stop de", false,-1);
        tracep->declBit(c+11297,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg intr_state host_timeout d", false,-1);
        tracep->declBit(c+11298,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg intr_state host_timeout de", false,-1);
        tracep->declBit(c+11299,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg status fmtfull d", false,-1);
        tracep->declBit(c+11300,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg status rxfull d", false,-1);
        tracep->declBit(c+11301,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg status fmtempty d", false,-1);
        tracep->declBit(c+11302,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg status hostidle d", false,-1);
        tracep->declBit(c+11303,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg status targetidle d", false,-1);
        tracep->declBit(c+11304,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg status rxempty d", false,-1);
        tracep->declBit(c+11305,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg status txfull d", false,-1);
        tracep->declBit(c+11306,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg status acqfull d", false,-1);
        tracep->declBit(c+11307,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg status txempty d", false,-1);
        tracep->declBit(c+11308,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg status acqempty d", false,-1);
        tracep->declBus(c+11309,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg rdata d", false,-1, 7,0);
        tracep->declBus(c+11310,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg fifo_status fmtlvl d", false,-1, 5,0);
        tracep->declBus(c+11311,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg fifo_status txlvl d", false,-1, 5,0);
        tracep->declBus(c+11312,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg fifo_status rxlvl d", false,-1, 5,0);
        tracep->declBus(c+11313,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg fifo_status acqlvl d", false,-1, 5,0);
        tracep->declBus(c+11314,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg val scl_rx d", false,-1, 15,0);
        tracep->declBus(c+11315,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg val sda_rx d", false,-1, 15,0);
        tracep->declBus(c+11316,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg acqdata abyte d", false,-1, 7,0);
        tracep->declBus(c+11317,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg acqdata signal d", false,-1, 1,0);
        tracep->declBit(c+14640,"Azadi_top_verilator top_verilator i2c0 u_reg devmode_i", false,-1);
        tracep->declBus(c+15196,"Azadi_top_verilator top_verilator i2c0 u_reg AW", false,-1, 31,0);
        tracep->declBus(c+14940,"Azadi_top_verilator top_verilator i2c0 u_reg DW", false,-1, 31,0);
        tracep->declBus(c+15010,"Azadi_top_verilator top_verilator i2c0 u_reg DBW", false,-1, 31,0);
        tracep->declBit(c+12445,"Azadi_top_verilator top_verilator i2c0 u_reg reg_we", false,-1);
        tracep->declBit(c+12446,"Azadi_top_verilator top_verilator i2c0 u_reg reg_re", false,-1);
        tracep->declBus(c+12447,"Azadi_top_verilator top_verilator i2c0 u_reg reg_addr", false,-1, 6,0);
        tracep->declBus(c+12448,"Azadi_top_verilator top_verilator i2c0 u_reg reg_wdata", false,-1, 31,0);
        tracep->declBus(c+12449,"Azadi_top_verilator top_verilator i2c0 u_reg reg_be", false,-1, 3,0);
        tracep->declBus(c+13128,"Azadi_top_verilator top_verilator i2c0 u_reg reg_rdata", false,-1, 31,0);
        tracep->declBit(c+12450,"Azadi_top_verilator top_verilator i2c0 u_reg reg_error", false,-1);
        tracep->declBit(c+12451,"Azadi_top_verilator top_verilator i2c0 u_reg addrmiss", false,-1);
        tracep->declBit(c+12452,"Azadi_top_verilator top_verilator i2c0 u_reg wr_err", false,-1);
        tracep->declBus(c+13128,"Azadi_top_verilator top_verilator i2c0 u_reg reg_rdata_next", false,-1, 31,0);
        tracep->declBit(c+11949,"Azadi_top_verilator top_verilator i2c0 u_reg tl_reg_h2d a_valid", false,-1);
        tracep->declBus(c+11950,"Azadi_top_verilator top_verilator i2c0 u_reg tl_reg_h2d a_opcode", false,-1, 2,0);
        tracep->declBus(c+11951,"Azadi_top_verilator top_verilator i2c0 u_reg tl_reg_h2d a_param", false,-1, 2,0);
        tracep->declBus(c+11952,"Azadi_top_verilator top_verilator i2c0 u_reg tl_reg_h2d a_size", false,-1, 1,0);
        tracep->declBus(c+11953,"Azadi_top_verilator top_verilator i2c0 u_reg tl_reg_h2d a_source", false,-1, 7,0);
        tracep->declBus(c+11954,"Azadi_top_verilator top_verilator i2c0 u_reg tl_reg_h2d a_address", false,-1, 31,0);
        tracep->declBus(c+11955,"Azadi_top_verilator top_verilator i2c0 u_reg tl_reg_h2d a_mask", false,-1, 3,0);
        tracep->declBus(c+11956,"Azadi_top_verilator top_verilator i2c0 u_reg tl_reg_h2d a_data", false,-1, 31,0);
        tracep->declBit(c+11957,"Azadi_top_verilator top_verilator i2c0 u_reg tl_reg_h2d d_ready", false,-1);
        tracep->declBit(c+2317,"Azadi_top_verilator top_verilator i2c0 u_reg tl_reg_d2h d_valid", false,-1);
        tracep->declBus(c+2318,"Azadi_top_verilator top_verilator i2c0 u_reg tl_reg_d2h d_opcode", false,-1, 2,0);
        tracep->declBus(c+2319,"Azadi_top_verilator top_verilator i2c0 u_reg tl_reg_d2h d_param", false,-1, 2,0);
        tracep->declBus(c+2320,"Azadi_top_verilator top_verilator i2c0 u_reg tl_reg_d2h d_size", false,-1, 1,0);
        tracep->declBus(c+2321,"Azadi_top_verilator top_verilator i2c0 u_reg tl_reg_d2h d_source", false,-1, 7,0);
        tracep->declBus(c+2322,"Azadi_top_verilator top_verilator i2c0 u_reg tl_reg_d2h d_sink", false,-1, 0,0);
        tracep->declBus(c+2323,"Azadi_top_verilator top_verilator i2c0 u_reg tl_reg_d2h d_data", false,-1, 31,0);
        tracep->declBit(c+2324,"Azadi_top_verilator top_verilator i2c0 u_reg tl_reg_d2h d_error", false,-1);
        tracep->declBit(c+2325,"Azadi_top_verilator top_verilator i2c0 u_reg tl_reg_d2h a_ready", false,-1);
        tracep->declBit(c+9040,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_fmt_watermark_qs", false,-1);
        tracep->declBit(c+12453,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_fmt_watermark_wd", false,-1);
        tracep->declBit(c+12987,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_fmt_watermark_we", false,-1);
        tracep->declBit(c+9041,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_rx_watermark_qs", false,-1);
        tracep->declBit(c+12454,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_rx_watermark_wd", false,-1);
        tracep->declBit(c+12988,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_rx_watermark_we", false,-1);
        tracep->declBit(c+9042,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_fmt_overflow_qs", false,-1);
        tracep->declBit(c+12455,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_fmt_overflow_wd", false,-1);
        tracep->declBit(c+12989,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_fmt_overflow_we", false,-1);
        tracep->declBit(c+9043,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_rx_overflow_qs", false,-1);
        tracep->declBit(c+12456,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_rx_overflow_wd", false,-1);
        tracep->declBit(c+13129,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_rx_overflow_we", false,-1);
        tracep->declBit(c+9044,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_nak_qs", false,-1);
        tracep->declBit(c+12457,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_nak_wd", false,-1);
        tracep->declBit(c+13130,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_nak_we", false,-1);
        tracep->declBit(c+9045,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_scl_interference_qs", false,-1);
        tracep->declBit(c+12458,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_scl_interference_wd", false,-1);
        tracep->declBit(c+12990,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_scl_interference_we", false,-1);
        tracep->declBit(c+9046,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_sda_interference_qs", false,-1);
        tracep->declBit(c+12459,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_sda_interference_wd", false,-1);
        tracep->declBit(c+12991,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_sda_interference_we", false,-1);
        tracep->declBit(c+9047,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_stretch_timeout_qs", false,-1);
        tracep->declBit(c+12460,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_stretch_timeout_wd", false,-1);
        tracep->declBit(c+13131,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_stretch_timeout_we", false,-1);
        tracep->declBit(c+9048,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_sda_unstable_qs", false,-1);
        tracep->declBit(c+12461,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_sda_unstable_wd", false,-1);
        tracep->declBit(c+13132,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_sda_unstable_we", false,-1);
        tracep->declBit(c+9049,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_trans_complete_qs", false,-1);
        tracep->declBit(c+12462,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_trans_complete_wd", false,-1);
        tracep->declBit(c+13133,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_trans_complete_we", false,-1);
        tracep->declBit(c+9050,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_tx_empty_qs", false,-1);
        tracep->declBit(c+12463,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_tx_empty_wd", false,-1);
        tracep->declBit(c+13134,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_tx_empty_we", false,-1);
        tracep->declBit(c+9051,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_tx_nonempty_qs", false,-1);
        tracep->declBit(c+12464,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_tx_nonempty_wd", false,-1);
        tracep->declBit(c+13135,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_tx_nonempty_we", false,-1);
        tracep->declBit(c+9052,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_tx_overflow_qs", false,-1);
        tracep->declBit(c+12465,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_tx_overflow_wd", false,-1);
        tracep->declBit(c+13136,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_tx_overflow_we", false,-1);
        tracep->declBit(c+9053,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_acq_overflow_qs", false,-1);
        tracep->declBit(c+12466,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_acq_overflow_wd", false,-1);
        tracep->declBit(c+12992,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_acq_overflow_we", false,-1);
        tracep->declBit(c+9054,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_ack_stop_qs", false,-1);
        tracep->declBit(c+12467,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_ack_stop_wd", false,-1);
        tracep->declBit(c+12993,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_ack_stop_we", false,-1);
        tracep->declBit(c+9055,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_host_timeout_qs", false,-1);
        tracep->declBit(c+12468,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_host_timeout_wd", false,-1);
        tracep->declBit(c+14157,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_host_timeout_we", false,-1);
        tracep->declBit(c+7633,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_fmt_watermark_qs", false,-1);
        tracep->declBit(c+12453,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_fmt_watermark_wd", false,-1);
        tracep->declBit(c+12994,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_fmt_watermark_we", false,-1);
        tracep->declBit(c+859,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_rx_watermark_qs", false,-1);
        tracep->declBit(c+12454,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_rx_watermark_wd", false,-1);
        tracep->declBit(c+12995,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_rx_watermark_we", false,-1);
        tracep->declBit(c+860,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_fmt_overflow_qs", false,-1);
        tracep->declBit(c+12455,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_fmt_overflow_wd", false,-1);
        tracep->declBit(c+12996,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_fmt_overflow_we", false,-1);
        tracep->declBit(c+861,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_rx_overflow_qs", false,-1);
        tracep->declBit(c+12456,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_rx_overflow_wd", false,-1);
        tracep->declBit(c+12997,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_rx_overflow_we", false,-1);
        tracep->declBit(c+862,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_nak_qs", false,-1);
        tracep->declBit(c+12457,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_nak_wd", false,-1);
        tracep->declBit(c+12998,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_nak_we", false,-1);
        tracep->declBit(c+863,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_scl_interference_qs", false,-1);
        tracep->declBit(c+12458,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_scl_interference_wd", false,-1);
        tracep->declBit(c+12999,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_scl_interference_we", false,-1);
        tracep->declBit(c+864,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_sda_interference_qs", false,-1);
        tracep->declBit(c+12459,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_sda_interference_wd", false,-1);
        tracep->declBit(c+13000,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_sda_interference_we", false,-1);
        tracep->declBit(c+865,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_stretch_timeout_qs", false,-1);
        tracep->declBit(c+12460,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_stretch_timeout_wd", false,-1);
        tracep->declBit(c+13001,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_stretch_timeout_we", false,-1);
        tracep->declBit(c+866,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_sda_unstable_qs", false,-1);
        tracep->declBit(c+12461,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_sda_unstable_wd", false,-1);
        tracep->declBit(c+13002,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_sda_unstable_we", false,-1);
        tracep->declBit(c+867,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_trans_complete_qs", false,-1);
        tracep->declBit(c+12462,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_trans_complete_wd", false,-1);
        tracep->declBit(c+13003,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_trans_complete_we", false,-1);
        tracep->declBit(c+868,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_tx_empty_qs", false,-1);
        tracep->declBit(c+12463,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_tx_empty_wd", false,-1);
        tracep->declBit(c+13004,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_tx_empty_we", false,-1);
        tracep->declBit(c+869,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_tx_nonempty_qs", false,-1);
        tracep->declBit(c+12464,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_tx_nonempty_wd", false,-1);
        tracep->declBit(c+13005,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_tx_nonempty_we", false,-1);
        tracep->declBit(c+870,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_tx_overflow_qs", false,-1);
        tracep->declBit(c+12465,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_tx_overflow_wd", false,-1);
        tracep->declBit(c+13006,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_tx_overflow_we", false,-1);
        tracep->declBit(c+871,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_acq_overflow_qs", false,-1);
        tracep->declBit(c+12466,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_acq_overflow_wd", false,-1);
        tracep->declBit(c+13007,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_acq_overflow_we", false,-1);
        tracep->declBit(c+872,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_ack_stop_qs", false,-1);
        tracep->declBit(c+12467,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_ack_stop_wd", false,-1);
        tracep->declBit(c+13008,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_ack_stop_we", false,-1);
        tracep->declBit(c+873,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_host_timeout_qs", false,-1);
        tracep->declBit(c+12468,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_host_timeout_wd", false,-1);
        tracep->declBit(c+13009,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_host_timeout_we", false,-1);
        tracep->declBit(c+12453,"Azadi_top_verilator top_verilator i2c0 u_reg intr_test_fmt_watermark_wd", false,-1);
        tracep->declBit(c+12469,"Azadi_top_verilator top_verilator i2c0 u_reg intr_test_fmt_watermark_we", false,-1);
        tracep->declBit(c+12454,"Azadi_top_verilator top_verilator i2c0 u_reg intr_test_rx_watermark_wd", false,-1);
        tracep->declBit(c+12469,"Azadi_top_verilator top_verilator i2c0 u_reg intr_test_rx_watermark_we", false,-1);
        tracep->declBit(c+12455,"Azadi_top_verilator top_verilator i2c0 u_reg intr_test_fmt_overflow_wd", false,-1);
        tracep->declBit(c+12469,"Azadi_top_verilator top_verilator i2c0 u_reg intr_test_fmt_overflow_we", false,-1);
        tracep->declBit(c+12456,"Azadi_top_verilator top_verilator i2c0 u_reg intr_test_rx_overflow_wd", false,-1);
        tracep->declBit(c+12469,"Azadi_top_verilator top_verilator i2c0 u_reg intr_test_rx_overflow_we", false,-1);
        tracep->declBit(c+12457,"Azadi_top_verilator top_verilator i2c0 u_reg intr_test_nak_wd", false,-1);
        tracep->declBit(c+12469,"Azadi_top_verilator top_verilator i2c0 u_reg intr_test_nak_we", false,-1);
        tracep->declBit(c+12458,"Azadi_top_verilator top_verilator i2c0 u_reg intr_test_scl_interference_wd", false,-1);
        tracep->declBit(c+12469,"Azadi_top_verilator top_verilator i2c0 u_reg intr_test_scl_interference_we", false,-1);
        tracep->declBit(c+12459,"Azadi_top_verilator top_verilator i2c0 u_reg intr_test_sda_interference_wd", false,-1);
        tracep->declBit(c+12469,"Azadi_top_verilator top_verilator i2c0 u_reg intr_test_sda_interference_we", false,-1);
        tracep->declBit(c+12460,"Azadi_top_verilator top_verilator i2c0 u_reg intr_test_stretch_timeout_wd", false,-1);
        tracep->declBit(c+12469,"Azadi_top_verilator top_verilator i2c0 u_reg intr_test_stretch_timeout_we", false,-1);
        tracep->declBit(c+12461,"Azadi_top_verilator top_verilator i2c0 u_reg intr_test_sda_unstable_wd", false,-1);
        tracep->declBit(c+12469,"Azadi_top_verilator top_verilator i2c0 u_reg intr_test_sda_unstable_we", false,-1);
        tracep->declBit(c+12462,"Azadi_top_verilator top_verilator i2c0 u_reg intr_test_trans_complete_wd", false,-1);
        tracep->declBit(c+12469,"Azadi_top_verilator top_verilator i2c0 u_reg intr_test_trans_complete_we", false,-1);
        tracep->declBit(c+12463,"Azadi_top_verilator top_verilator i2c0 u_reg intr_test_tx_empty_wd", false,-1);
        tracep->declBit(c+12469,"Azadi_top_verilator top_verilator i2c0 u_reg intr_test_tx_empty_we", false,-1);
        tracep->declBit(c+12464,"Azadi_top_verilator top_verilator i2c0 u_reg intr_test_tx_nonempty_wd", false,-1);
        tracep->declBit(c+12469,"Azadi_top_verilator top_verilator i2c0 u_reg intr_test_tx_nonempty_we", false,-1);
        tracep->declBit(c+12465,"Azadi_top_verilator top_verilator i2c0 u_reg intr_test_tx_overflow_wd", false,-1);
        tracep->declBit(c+12469,"Azadi_top_verilator top_verilator i2c0 u_reg intr_test_tx_overflow_we", false,-1);
        tracep->declBit(c+12466,"Azadi_top_verilator top_verilator i2c0 u_reg intr_test_acq_overflow_wd", false,-1);
        tracep->declBit(c+12469,"Azadi_top_verilator top_verilator i2c0 u_reg intr_test_acq_overflow_we", false,-1);
        tracep->declBit(c+12467,"Azadi_top_verilator top_verilator i2c0 u_reg intr_test_ack_stop_wd", false,-1);
        tracep->declBit(c+12469,"Azadi_top_verilator top_verilator i2c0 u_reg intr_test_ack_stop_we", false,-1);
        tracep->declBit(c+12468,"Azadi_top_verilator top_verilator i2c0 u_reg intr_test_host_timeout_wd", false,-1);
        tracep->declBit(c+12469,"Azadi_top_verilator top_verilator i2c0 u_reg intr_test_host_timeout_we", false,-1);
        tracep->declBit(c+874,"Azadi_top_verilator top_verilator i2c0 u_reg ctrl_enablehost_qs", false,-1);
        tracep->declBit(c+12453,"Azadi_top_verilator top_verilator i2c0 u_reg ctrl_enablehost_wd", false,-1);
        tracep->declBit(c+13010,"Azadi_top_verilator top_verilator i2c0 u_reg ctrl_enablehost_we", false,-1);
        tracep->declBit(c+7634,"Azadi_top_verilator top_verilator i2c0 u_reg ctrl_enabletarget_qs", false,-1);
        tracep->declBit(c+12454,"Azadi_top_verilator top_verilator i2c0 u_reg ctrl_enabletarget_wd", false,-1);
        tracep->declBit(c+13011,"Azadi_top_verilator top_verilator i2c0 u_reg ctrl_enabletarget_we", false,-1);
        tracep->declBit(c+11318,"Azadi_top_verilator top_verilator i2c0 u_reg status_fmtfull_qs", false,-1);
        tracep->declBit(c+12470,"Azadi_top_verilator top_verilator i2c0 u_reg status_fmtfull_re", false,-1);
        tracep->declBit(c+11319,"Azadi_top_verilator top_verilator i2c0 u_reg status_rxfull_qs", false,-1);
        tracep->declBit(c+12470,"Azadi_top_verilator top_verilator i2c0 u_reg status_rxfull_re", false,-1);
        tracep->declBit(c+11320,"Azadi_top_verilator top_verilator i2c0 u_reg status_fmtempty_qs", false,-1);
        tracep->declBit(c+12470,"Azadi_top_verilator top_verilator i2c0 u_reg status_fmtempty_re", false,-1);
        tracep->declBit(c+11321,"Azadi_top_verilator top_verilator i2c0 u_reg status_hostidle_qs", false,-1);
        tracep->declBit(c+12470,"Azadi_top_verilator top_verilator i2c0 u_reg status_hostidle_re", false,-1);
        tracep->declBit(c+11322,"Azadi_top_verilator top_verilator i2c0 u_reg status_targetidle_qs", false,-1);
        tracep->declBit(c+12470,"Azadi_top_verilator top_verilator i2c0 u_reg status_targetidle_re", false,-1);
        tracep->declBit(c+11323,"Azadi_top_verilator top_verilator i2c0 u_reg status_rxempty_qs", false,-1);
        tracep->declBit(c+12470,"Azadi_top_verilator top_verilator i2c0 u_reg status_rxempty_re", false,-1);
        tracep->declBit(c+11324,"Azadi_top_verilator top_verilator i2c0 u_reg status_txfull_qs", false,-1);
        tracep->declBit(c+12470,"Azadi_top_verilator top_verilator i2c0 u_reg status_txfull_re", false,-1);
        tracep->declBit(c+11325,"Azadi_top_verilator top_verilator i2c0 u_reg status_acqfull_qs", false,-1);
        tracep->declBit(c+12470,"Azadi_top_verilator top_verilator i2c0 u_reg status_acqfull_re", false,-1);
        tracep->declBit(c+11326,"Azadi_top_verilator top_verilator i2c0 u_reg status_txempty_qs", false,-1);
        tracep->declBit(c+12470,"Azadi_top_verilator top_verilator i2c0 u_reg status_txempty_re", false,-1);
        tracep->declBit(c+11327,"Azadi_top_verilator top_verilator i2c0 u_reg status_acqempty_qs", false,-1);
        tracep->declBit(c+12470,"Azadi_top_verilator top_verilator i2c0 u_reg status_acqempty_re", false,-1);
        tracep->declBus(c+11328,"Azadi_top_verilator top_verilator i2c0 u_reg rdata_qs", false,-1, 7,0);
        tracep->declBit(c+12471,"Azadi_top_verilator top_verilator i2c0 u_reg rdata_re", false,-1);
        tracep->declBus(c+12472,"Azadi_top_verilator top_verilator i2c0 u_reg fdata_fbyte_wd", false,-1, 7,0);
        tracep->declBit(c+13012,"Azadi_top_verilator top_verilator i2c0 u_reg fdata_fbyte_we", false,-1);
        tracep->declBit(c+12461,"Azadi_top_verilator top_verilator i2c0 u_reg fdata_start_wd", false,-1);
        tracep->declBit(c+13013,"Azadi_top_verilator top_verilator i2c0 u_reg fdata_start_we", false,-1);
        tracep->declBit(c+12462,"Azadi_top_verilator top_verilator i2c0 u_reg fdata_stop_wd", false,-1);
        tracep->declBit(c+13014,"Azadi_top_verilator top_verilator i2c0 u_reg fdata_stop_we", false,-1);
        tracep->declBit(c+12463,"Azadi_top_verilator top_verilator i2c0 u_reg fdata_read_wd", false,-1);
        tracep->declBit(c+13015,"Azadi_top_verilator top_verilator i2c0 u_reg fdata_read_we", false,-1);
        tracep->declBit(c+12464,"Azadi_top_verilator top_verilator i2c0 u_reg fdata_rcont_wd", false,-1);
        tracep->declBit(c+13016,"Azadi_top_verilator top_verilator i2c0 u_reg fdata_rcont_we", false,-1);
        tracep->declBit(c+12465,"Azadi_top_verilator top_verilator i2c0 u_reg fdata_nakok_wd", false,-1);
        tracep->declBit(c+13017,"Azadi_top_verilator top_verilator i2c0 u_reg fdata_nakok_we", false,-1);
        tracep->declBit(c+12453,"Azadi_top_verilator top_verilator i2c0 u_reg fifo_ctrl_rxrst_wd", false,-1);
        tracep->declBit(c+13018,"Azadi_top_verilator top_verilator i2c0 u_reg fifo_ctrl_rxrst_we", false,-1);
        tracep->declBit(c+12454,"Azadi_top_verilator top_verilator i2c0 u_reg fifo_ctrl_fmtrst_wd", false,-1);
        tracep->declBit(c+13019,"Azadi_top_verilator top_verilator i2c0 u_reg fifo_ctrl_fmtrst_we", false,-1);
        tracep->declBus(c+7635,"Azadi_top_verilator top_verilator i2c0 u_reg fifo_ctrl_rxilvl_qs", false,-1, 2,0);
        tracep->declBus(c+12473,"Azadi_top_verilator top_verilator i2c0 u_reg fifo_ctrl_rxilvl_wd", false,-1, 2,0);
        tracep->declBit(c+13020,"Azadi_top_verilator top_verilator i2c0 u_reg fifo_ctrl_rxilvl_we", false,-1);
        tracep->declBus(c+7636,"Azadi_top_verilator top_verilator i2c0 u_reg fifo_ctrl_fmtilvl_qs", false,-1, 1,0);
        tracep->declBus(c+12474,"Azadi_top_verilator top_verilator i2c0 u_reg fifo_ctrl_fmtilvl_wd", false,-1, 1,0);
        tracep->declBit(c+13021,"Azadi_top_verilator top_verilator i2c0 u_reg fifo_ctrl_fmtilvl_we", false,-1);
        tracep->declBit(c+12460,"Azadi_top_verilator top_verilator i2c0 u_reg fifo_ctrl_acqrst_wd", false,-1);
        tracep->declBit(c+13022,"Azadi_top_verilator top_verilator i2c0 u_reg fifo_ctrl_acqrst_we", false,-1);
        tracep->declBit(c+12461,"Azadi_top_verilator top_verilator i2c0 u_reg fifo_ctrl_txrst_wd", false,-1);
        tracep->declBit(c+13023,"Azadi_top_verilator top_verilator i2c0 u_reg fifo_ctrl_txrst_we", false,-1);
        tracep->declBus(c+11329,"Azadi_top_verilator top_verilator i2c0 u_reg fifo_status_fmtlvl_qs", false,-1, 5,0);
        tracep->declBit(c+12475,"Azadi_top_verilator top_verilator i2c0 u_reg fifo_status_fmtlvl_re", false,-1);
        tracep->declBus(c+11330,"Azadi_top_verilator top_verilator i2c0 u_reg fifo_status_txlvl_qs", false,-1, 5,0);
        tracep->declBit(c+12475,"Azadi_top_verilator top_verilator i2c0 u_reg fifo_status_txlvl_re", false,-1);
        tracep->declBus(c+11331,"Azadi_top_verilator top_verilator i2c0 u_reg fifo_status_rxlvl_qs", false,-1, 5,0);
        tracep->declBit(c+12475,"Azadi_top_verilator top_verilator i2c0 u_reg fifo_status_rxlvl_re", false,-1);
        tracep->declBus(c+11332,"Azadi_top_verilator top_verilator i2c0 u_reg fifo_status_acqlvl_qs", false,-1, 5,0);
        tracep->declBit(c+12475,"Azadi_top_verilator top_verilator i2c0 u_reg fifo_status_acqlvl_re", false,-1);
        tracep->declBit(c+1689,"Azadi_top_verilator top_verilator i2c0 u_reg ovrd_txovrden_qs", false,-1);
        tracep->declBit(c+12453,"Azadi_top_verilator top_verilator i2c0 u_reg ovrd_txovrden_wd", false,-1);
        tracep->declBit(c+13024,"Azadi_top_verilator top_verilator i2c0 u_reg ovrd_txovrden_we", false,-1);
        tracep->declBit(c+7637,"Azadi_top_verilator top_verilator i2c0 u_reg ovrd_sclval_qs", false,-1);
        tracep->declBit(c+12454,"Azadi_top_verilator top_verilator i2c0 u_reg ovrd_sclval_wd", false,-1);
        tracep->declBit(c+13025,"Azadi_top_verilator top_verilator i2c0 u_reg ovrd_sclval_we", false,-1);
        tracep->declBit(c+7638,"Azadi_top_verilator top_verilator i2c0 u_reg ovrd_sdaval_qs", false,-1);
        tracep->declBit(c+12455,"Azadi_top_verilator top_verilator i2c0 u_reg ovrd_sdaval_wd", false,-1);
        tracep->declBit(c+13026,"Azadi_top_verilator top_verilator i2c0 u_reg ovrd_sdaval_we", false,-1);
        tracep->declBus(c+11333,"Azadi_top_verilator top_verilator i2c0 u_reg val_scl_rx_qs", false,-1, 15,0);
        tracep->declBit(c+12476,"Azadi_top_verilator top_verilator i2c0 u_reg val_scl_rx_re", false,-1);
        tracep->declBus(c+11334,"Azadi_top_verilator top_verilator i2c0 u_reg val_sda_rx_qs", false,-1, 15,0);
        tracep->declBit(c+12476,"Azadi_top_verilator top_verilator i2c0 u_reg val_sda_rx_re", false,-1);
        tracep->declBus(c+7639,"Azadi_top_verilator top_verilator i2c0 u_reg timing0_thigh_qs", false,-1, 15,0);
        tracep->declBus(c+12477,"Azadi_top_verilator top_verilator i2c0 u_reg timing0_thigh_wd", false,-1, 15,0);
        tracep->declBit(c+13027,"Azadi_top_verilator top_verilator i2c0 u_reg timing0_thigh_we", false,-1);
        tracep->declBus(c+7640,"Azadi_top_verilator top_verilator i2c0 u_reg timing0_tlow_qs", false,-1, 15,0);
        tracep->declBus(c+12478,"Azadi_top_verilator top_verilator i2c0 u_reg timing0_tlow_wd", false,-1, 15,0);
        tracep->declBit(c+13028,"Azadi_top_verilator top_verilator i2c0 u_reg timing0_tlow_we", false,-1);
        tracep->declBus(c+7641,"Azadi_top_verilator top_verilator i2c0 u_reg timing1_t_r_qs", false,-1, 15,0);
        tracep->declBus(c+12477,"Azadi_top_verilator top_verilator i2c0 u_reg timing1_t_r_wd", false,-1, 15,0);
        tracep->declBit(c+13029,"Azadi_top_verilator top_verilator i2c0 u_reg timing1_t_r_we", false,-1);
        tracep->declBus(c+7642,"Azadi_top_verilator top_verilator i2c0 u_reg timing1_t_f_qs", false,-1, 15,0);
        tracep->declBus(c+12478,"Azadi_top_verilator top_verilator i2c0 u_reg timing1_t_f_wd", false,-1, 15,0);
        tracep->declBit(c+13030,"Azadi_top_verilator top_verilator i2c0 u_reg timing1_t_f_we", false,-1);
        tracep->declBus(c+7643,"Azadi_top_verilator top_verilator i2c0 u_reg timing2_tsu_sta_qs", false,-1, 15,0);
        tracep->declBus(c+12477,"Azadi_top_verilator top_verilator i2c0 u_reg timing2_tsu_sta_wd", false,-1, 15,0);
        tracep->declBit(c+13031,"Azadi_top_verilator top_verilator i2c0 u_reg timing2_tsu_sta_we", false,-1);
        tracep->declBus(c+7644,"Azadi_top_verilator top_verilator i2c0 u_reg timing2_thd_sta_qs", false,-1, 15,0);
        tracep->declBus(c+12478,"Azadi_top_verilator top_verilator i2c0 u_reg timing2_thd_sta_wd", false,-1, 15,0);
        tracep->declBit(c+13032,"Azadi_top_verilator top_verilator i2c0 u_reg timing2_thd_sta_we", false,-1);
        tracep->declBus(c+7645,"Azadi_top_verilator top_verilator i2c0 u_reg timing3_tsu_dat_qs", false,-1, 15,0);
        tracep->declBus(c+12477,"Azadi_top_verilator top_verilator i2c0 u_reg timing3_tsu_dat_wd", false,-1, 15,0);
        tracep->declBit(c+13033,"Azadi_top_verilator top_verilator i2c0 u_reg timing3_tsu_dat_we", false,-1);
        tracep->declBus(c+7646,"Azadi_top_verilator top_verilator i2c0 u_reg timing3_thd_dat_qs", false,-1, 15,0);
        tracep->declBus(c+12478,"Azadi_top_verilator top_verilator i2c0 u_reg timing3_thd_dat_wd", false,-1, 15,0);
        tracep->declBit(c+13034,"Azadi_top_verilator top_verilator i2c0 u_reg timing3_thd_dat_we", false,-1);
        tracep->declBus(c+7647,"Azadi_top_verilator top_verilator i2c0 u_reg timing4_tsu_sto_qs", false,-1, 15,0);
        tracep->declBus(c+12477,"Azadi_top_verilator top_verilator i2c0 u_reg timing4_tsu_sto_wd", false,-1, 15,0);
        tracep->declBit(c+13035,"Azadi_top_verilator top_verilator i2c0 u_reg timing4_tsu_sto_we", false,-1);
        tracep->declBus(c+7648,"Azadi_top_verilator top_verilator i2c0 u_reg timing4_t_buf_qs", false,-1, 15,0);
        tracep->declBus(c+12478,"Azadi_top_verilator top_verilator i2c0 u_reg timing4_t_buf_wd", false,-1, 15,0);
        tracep->declBit(c+13036,"Azadi_top_verilator top_verilator i2c0 u_reg timing4_t_buf_we", false,-1);
        tracep->declBus(c+7649,"Azadi_top_verilator top_verilator i2c0 u_reg timeout_ctrl_val_qs", false,-1, 30,0);
        tracep->declBus(c+12479,"Azadi_top_verilator top_verilator i2c0 u_reg timeout_ctrl_val_wd", false,-1, 30,0);
        tracep->declBit(c+13037,"Azadi_top_verilator top_verilator i2c0 u_reg timeout_ctrl_val_we", false,-1);
        tracep->declBit(c+1690,"Azadi_top_verilator top_verilator i2c0 u_reg timeout_ctrl_en_qs", false,-1);
        tracep->declBit(c+12480,"Azadi_top_verilator top_verilator i2c0 u_reg timeout_ctrl_en_wd", false,-1);
        tracep->declBit(c+13038,"Azadi_top_verilator top_verilator i2c0 u_reg timeout_ctrl_en_we", false,-1);
        tracep->declBus(c+1691,"Azadi_top_verilator top_verilator i2c0 u_reg target_id_address0_qs", false,-1, 6,0);
        tracep->declBus(c+12481,"Azadi_top_verilator top_verilator i2c0 u_reg target_id_address0_wd", false,-1, 6,0);
        tracep->declBit(c+13039,"Azadi_top_verilator top_verilator i2c0 u_reg target_id_address0_we", false,-1);
        tracep->declBus(c+1692,"Azadi_top_verilator top_verilator i2c0 u_reg target_id_mask0_qs", false,-1, 6,0);
        tracep->declBus(c+12482,"Azadi_top_verilator top_verilator i2c0 u_reg target_id_mask0_wd", false,-1, 6,0);
        tracep->declBit(c+13040,"Azadi_top_verilator top_verilator i2c0 u_reg target_id_mask0_we", false,-1);
        tracep->declBus(c+7650,"Azadi_top_verilator top_verilator i2c0 u_reg target_id_address1_qs", false,-1, 6,0);
        tracep->declBus(c+12483,"Azadi_top_verilator top_verilator i2c0 u_reg target_id_address1_wd", false,-1, 6,0);
        tracep->declBit(c+13041,"Azadi_top_verilator top_verilator i2c0 u_reg target_id_address1_we", false,-1);
        tracep->declBus(c+7651,"Azadi_top_verilator top_verilator i2c0 u_reg target_id_mask1_qs", false,-1, 6,0);
        tracep->declBus(c+12484,"Azadi_top_verilator top_verilator i2c0 u_reg target_id_mask1_wd", false,-1, 6,0);
        tracep->declBit(c+13042,"Azadi_top_verilator top_verilator i2c0 u_reg target_id_mask1_we", false,-1);
        tracep->declBus(c+11335,"Azadi_top_verilator top_verilator i2c0 u_reg acqdata_abyte_qs", false,-1, 7,0);
        tracep->declBit(c+12485,"Azadi_top_verilator top_verilator i2c0 u_reg acqdata_abyte_re", false,-1);
        tracep->declBus(c+11336,"Azadi_top_verilator top_verilator i2c0 u_reg acqdata_signal_qs", false,-1, 1,0);
        tracep->declBit(c+12485,"Azadi_top_verilator top_verilator i2c0 u_reg acqdata_signal_re", false,-1);
        tracep->declBus(c+12472,"Azadi_top_verilator top_verilator i2c0 u_reg txdata_wd", false,-1, 7,0);
        tracep->declBit(c+13043,"Azadi_top_verilator top_verilator i2c0 u_reg txdata_we", false,-1);
        tracep->declBit(c+7652,"Azadi_top_verilator top_verilator i2c0 u_reg stretch_ctrl_enableaddr_qs", false,-1);
        tracep->declBit(c+12453,"Azadi_top_verilator top_verilator i2c0 u_reg stretch_ctrl_enableaddr_wd", false,-1);
        tracep->declBit(c+13044,"Azadi_top_verilator top_verilator i2c0 u_reg stretch_ctrl_enableaddr_we", false,-1);
        tracep->declBit(c+7653,"Azadi_top_verilator top_verilator i2c0 u_reg stretch_ctrl_enabletx_qs", false,-1);
        tracep->declBit(c+12454,"Azadi_top_verilator top_verilator i2c0 u_reg stretch_ctrl_enabletx_wd", false,-1);
        tracep->declBit(c+13045,"Azadi_top_verilator top_verilator i2c0 u_reg stretch_ctrl_enabletx_we", false,-1);
        tracep->declBit(c+7654,"Azadi_top_verilator top_verilator i2c0 u_reg stretch_ctrl_enableacq_qs", false,-1);
        tracep->declBit(c+12455,"Azadi_top_verilator top_verilator i2c0 u_reg stretch_ctrl_enableacq_wd", false,-1);
        tracep->declBit(c+13046,"Azadi_top_verilator top_verilator i2c0 u_reg stretch_ctrl_enableacq_we", false,-1);
        tracep->declBit(c+7655,"Azadi_top_verilator top_verilator i2c0 u_reg stretch_ctrl_stop_qs", false,-1);
        tracep->declBit(c+12456,"Azadi_top_verilator top_verilator i2c0 u_reg stretch_ctrl_stop_wd", false,-1);
        tracep->declBit(c+13047,"Azadi_top_verilator top_verilator i2c0 u_reg stretch_ctrl_stop_we", false,-1);
        tracep->declBus(c+7656,"Azadi_top_verilator top_verilator i2c0 u_reg host_timeout_ctrl_qs", false,-1, 31,0);
        tracep->declBus(c+12448,"Azadi_top_verilator top_verilator i2c0 u_reg host_timeout_ctrl_wd", false,-1, 31,0);
        tracep->declBit(c+13048,"Azadi_top_verilator top_verilator i2c0 u_reg host_timeout_ctrl_we", false,-1);
        tracep->declBus(c+12486,"Azadi_top_verilator top_verilator i2c0 u_reg addr_hit", false,-1, 21,0);
        tracep->declBus(c+15196,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if RegAw", false,-1, 31,0);
        tracep->declBus(c+14940,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if RegDw", false,-1, 31,0);
        tracep->declBus(c+15010,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if RegBw", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if rst_ni", false,-1);
        tracep->declBit(c+11949,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if tl_i a_valid", false,-1);
        tracep->declBus(c+11950,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if tl_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+11951,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if tl_i a_param", false,-1, 2,0);
        tracep->declBus(c+11952,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if tl_i a_size", false,-1, 1,0);
        tracep->declBus(c+11953,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if tl_i a_source", false,-1, 7,0);
        tracep->declBus(c+11954,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if tl_i a_address", false,-1, 31,0);
        tracep->declBus(c+11955,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if tl_i a_mask", false,-1, 3,0);
        tracep->declBus(c+11956,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if tl_i a_data", false,-1, 31,0);
        tracep->declBit(c+11957,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if tl_i d_ready", false,-1);
        tracep->declBit(c+2317,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if tl_o d_valid", false,-1);
        tracep->declBus(c+2318,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if tl_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+2319,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if tl_o d_param", false,-1, 2,0);
        tracep->declBus(c+2320,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if tl_o d_size", false,-1, 1,0);
        tracep->declBus(c+2321,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if tl_o d_source", false,-1, 7,0);
        tracep->declBus(c+2322,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if tl_o d_sink", false,-1, 0,0);
        tracep->declBus(c+2323,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if tl_o d_data", false,-1, 31,0);
        tracep->declBit(c+2324,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if tl_o d_error", false,-1);
        tracep->declBit(c+2325,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if tl_o a_ready", false,-1);
        tracep->declBit(c+12446,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if re_o", false,-1);
        tracep->declBit(c+12445,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if we_o", false,-1);
        tracep->declBus(c+12447,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if addr_o", false,-1, 6,0);
        tracep->declBus(c+12448,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if wdata_o", false,-1, 31,0);
        tracep->declBus(c+12449,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if be_o", false,-1, 3,0);
        tracep->declBus(c+13128,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if rdata_i", false,-1, 31,0);
        tracep->declBit(c+12450,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if error_i", false,-1);
        tracep->declBus(c+15015,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if IW", false,-1, 31,0);
        tracep->declBus(c+14937,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if SZW", false,-1, 31,0);
        tracep->declBit(c+2568,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if outstanding", false,-1);
        tracep->declBit(c+12487,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if a_ack", false,-1);
        tracep->declBit(c+14600,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if d_ack", false,-1);
        tracep->declBus(c+1693,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if rdata", false,-1, 31,0);
        tracep->declBit(c+2569,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if error", false,-1);
        tracep->declBit(c+12488,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if err_internal", false,-1);
        tracep->declBit(c+12489,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if addr_align_err", false,-1);
        tracep->declBit(c+12490,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if tl_err", false,-1);
        tracep->declBus(c+2570,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if reqid", false,-1, 7,0);
        tracep->declBus(c+2571,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if reqsz", false,-1, 1,0);
        tracep->declBus(c+1694,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if rspop", false,-1, 2,0);
        tracep->declBit(c+12491,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if rd_req", false,-1);
        tracep->declBit(c+12492,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if wr_req", false,-1);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if u_err clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if u_err rst_ni", false,-1);
        tracep->declBit(c+11949,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if u_err tl_i a_valid", false,-1);
        tracep->declBus(c+11950,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if u_err tl_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+11951,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if u_err tl_i a_param", false,-1, 2,0);
        tracep->declBus(c+11952,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if u_err tl_i a_size", false,-1, 1,0);
        tracep->declBus(c+11953,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if u_err tl_i a_source", false,-1, 7,0);
        tracep->declBus(c+11954,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if u_err tl_i a_address", false,-1, 31,0);
        tracep->declBus(c+11955,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if u_err tl_i a_mask", false,-1, 3,0);
        tracep->declBus(c+11956,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if u_err tl_i a_data", false,-1, 31,0);
        tracep->declBit(c+11957,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if u_err tl_i d_ready", false,-1);
        tracep->declBit(c+12490,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if u_err err_o", false,-1);
        tracep->declBus(c+15015,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if u_err IW", false,-1, 31,0);
        tracep->declBus(c+14937,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if u_err SZW", false,-1, 31,0);
        tracep->declBus(c+14940,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if u_err DW", false,-1, 31,0);
        tracep->declBus(c+15010,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if u_err MW", false,-1, 31,0);
        tracep->declBus(c+14937,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if u_err SubAW", false,-1, 31,0);
        tracep->declBit(c+12493,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if u_err opcode_allowed", false,-1);
        tracep->declBit(c+12494,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if u_err a_config_allowed", false,-1);
        tracep->declBit(c+12495,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if u_err op_full", false,-1);
        tracep->declBit(c+12496,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if u_err op_partial", false,-1);
        tracep->declBit(c+12497,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if u_err op_get", false,-1);
        tracep->declBit(c+12498,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if u_err addr_sz_chk", false,-1);
        tracep->declBit(c+12499,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if u_err mask_chk", false,-1);
        tracep->declBit(c+12500,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if u_err fulldata_chk", false,-1);
        tracep->declBus(c+12501,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if u_err mask", false,-1, 3,0);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_watermark DW", false,-1, 31,0);
        tracep->declBus(c+15091,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_watermark SWACCESS", false,-1, 23,0);
        tracep->declBus(c+15087,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_watermark RESVAL", false,-1, 0,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_watermark clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_watermark rst_ni", false,-1);
        tracep->declBit(c+12987,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_watermark we", false,-1);
        tracep->declBus(c+12453,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_watermark wd", false,-1, 0,0);
        tracep->declBit(c+11268,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_watermark de", false,-1);
        tracep->declBus(c+11267,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_watermark d", false,-1, 0,0);
        tracep->declBit(c+11419,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_watermark qe", false,-1);
        tracep->declBus(c+9040,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_watermark q", false,-1, 0,0);
        tracep->declBus(c+9040,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_watermark qs", false,-1, 0,0);
        tracep->declBit(c+11260,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_watermark wr_en", false,-1);
        tracep->declBus(c+14601,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_watermark wr_data", false,-1, 0,0);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_watermark wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15091,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_watermark wr_en_data_arb SWACCESS", false,-1, 23,0);
        tracep->declBit(c+12987,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_watermark wr_en_data_arb we", false,-1);
        tracep->declBus(c+12453,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_watermark wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+11268,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_watermark wr_en_data_arb de", false,-1);
        tracep->declBus(c+11267,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_watermark wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+9040,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_watermark wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+11260,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_watermark wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+14601,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_watermark wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_watermark DW", false,-1, 31,0);
        tracep->declBus(c+15091,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_watermark SWACCESS", false,-1, 23,0);
        tracep->declBus(c+15087,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_watermark RESVAL", false,-1, 0,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_watermark clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_watermark rst_ni", false,-1);
        tracep->declBit(c+12988,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_watermark we", false,-1);
        tracep->declBus(c+12454,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_watermark wd", false,-1, 0,0);
        tracep->declBit(c+11270,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_watermark de", false,-1);
        tracep->declBus(c+11269,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_watermark d", false,-1, 0,0);
        tracep->declBit(c+11420,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_watermark qe", false,-1);
        tracep->declBus(c+9041,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_watermark q", false,-1, 0,0);
        tracep->declBus(c+9041,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_watermark qs", false,-1, 0,0);
        tracep->declBit(c+11261,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_watermark wr_en", false,-1);
        tracep->declBus(c+14602,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_watermark wr_data", false,-1, 0,0);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_watermark wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15091,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_watermark wr_en_data_arb SWACCESS", false,-1, 23,0);
        tracep->declBit(c+12988,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_watermark wr_en_data_arb we", false,-1);
        tracep->declBus(c+12454,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_watermark wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+11270,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_watermark wr_en_data_arb de", false,-1);
        tracep->declBus(c+11269,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_watermark wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+9041,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_watermark wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+11261,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_watermark wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+14602,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_watermark wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_overflow DW", false,-1, 31,0);
        tracep->declBus(c+15091,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_overflow SWACCESS", false,-1, 23,0);
        tracep->declBus(c+15087,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_overflow RESVAL", false,-1, 0,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_overflow clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_overflow rst_ni", false,-1);
        tracep->declBit(c+12989,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_overflow we", false,-1);
        tracep->declBus(c+12455,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_overflow wd", false,-1, 0,0);
        tracep->declBit(c+11272,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_overflow de", false,-1);
        tracep->declBus(c+11271,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_overflow d", false,-1, 0,0);
        tracep->declBit(c+11039,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_overflow qe", false,-1);
        tracep->declBus(c+9042,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_overflow q", false,-1, 0,0);
        tracep->declBus(c+9042,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_overflow qs", false,-1, 0,0);
        tracep->declBit(c+11262,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_overflow wr_en", false,-1);
        tracep->declBus(c+14603,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_overflow wr_data", false,-1, 0,0);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_overflow wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15091,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_overflow wr_en_data_arb SWACCESS", false,-1, 23,0);
        tracep->declBit(c+12989,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_overflow wr_en_data_arb we", false,-1);
        tracep->declBus(c+12455,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_overflow wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+11272,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_overflow wr_en_data_arb de", false,-1);
        tracep->declBus(c+11271,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_overflow wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+9042,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_overflow wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+11262,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_overflow wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+14603,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_overflow wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_overflow DW", false,-1, 31,0);
        tracep->declBus(c+15091,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_overflow SWACCESS", false,-1, 23,0);
        tracep->declBus(c+15087,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_overflow RESVAL", false,-1, 0,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_overflow clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_overflow rst_ni", false,-1);
        tracep->declBit(c+13129,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_overflow we", false,-1);
        tracep->declBus(c+12456,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_overflow wd", false,-1, 0,0);
        tracep->declBit(c+11274,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_overflow de", false,-1);
        tracep->declBus(c+11273,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_overflow d", false,-1, 0,0);
        tracep->declBit(c+11040,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_overflow qe", false,-1);
        tracep->declBus(c+9043,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_overflow q", false,-1, 0,0);
        tracep->declBus(c+9043,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_overflow qs", false,-1, 0,0);
        tracep->declBit(c+11337,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_overflow wr_en", false,-1);
        tracep->declBus(c+14604,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_overflow wr_data", false,-1, 0,0);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_overflow wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15091,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_overflow wr_en_data_arb SWACCESS", false,-1, 23,0);
        tracep->declBit(c+13129,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_overflow wr_en_data_arb we", false,-1);
        tracep->declBus(c+12456,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_overflow wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+11274,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_overflow wr_en_data_arb de", false,-1);
        tracep->declBus(c+11273,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_overflow wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+9043,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_overflow wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+11337,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_overflow wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+14604,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_overflow wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_nak DW", false,-1, 31,0);
        tracep->declBus(c+15091,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_nak SWACCESS", false,-1, 23,0);
        tracep->declBus(c+15087,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_nak RESVAL", false,-1, 0,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_nak clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_nak rst_ni", false,-1);
        tracep->declBit(c+13130,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_nak we", false,-1);
        tracep->declBus(c+12457,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_nak wd", false,-1, 0,0);
        tracep->declBit(c+11276,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_nak de", false,-1);
        tracep->declBus(c+11275,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_nak d", false,-1, 0,0);
        tracep->declBit(c+11041,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_nak qe", false,-1);
        tracep->declBus(c+9044,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_nak q", false,-1, 0,0);
        tracep->declBus(c+9044,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_nak qs", false,-1, 0,0);
        tracep->declBit(c+11338,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_nak wr_en", false,-1);
        tracep->declBus(c+14605,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_nak wr_data", false,-1, 0,0);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_nak wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15091,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_nak wr_en_data_arb SWACCESS", false,-1, 23,0);
        tracep->declBit(c+13130,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_nak wr_en_data_arb we", false,-1);
        tracep->declBus(c+12457,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_nak wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+11276,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_nak wr_en_data_arb de", false,-1);
        tracep->declBus(c+11275,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_nak wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+9044,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_nak wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+11338,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_nak wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+14605,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_nak wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_scl_interference DW", false,-1, 31,0);
        tracep->declBus(c+15091,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_scl_interference SWACCESS", false,-1, 23,0);
        tracep->declBus(c+15087,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_scl_interference RESVAL", false,-1, 0,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_scl_interference clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_scl_interference rst_ni", false,-1);
        tracep->declBit(c+12990,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_scl_interference we", false,-1);
        tracep->declBus(c+12458,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_scl_interference wd", false,-1, 0,0);
        tracep->declBit(c+11278,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_scl_interference de", false,-1);
        tracep->declBus(c+11277,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_scl_interference d", false,-1, 0,0);
        tracep->declBit(c+11042,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_scl_interference qe", false,-1);
        tracep->declBus(c+9045,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_scl_interference q", false,-1, 0,0);
        tracep->declBus(c+9045,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_scl_interference qs", false,-1, 0,0);
        tracep->declBit(c+11263,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_scl_interference wr_en", false,-1);
        tracep->declBus(c+14606,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_scl_interference wr_data", false,-1, 0,0);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_scl_interference wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15091,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_scl_interference wr_en_data_arb SWACCESS", false,-1, 23,0);
        tracep->declBit(c+12990,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_scl_interference wr_en_data_arb we", false,-1);
        tracep->declBus(c+12458,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_scl_interference wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+11278,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_scl_interference wr_en_data_arb de", false,-1);
        tracep->declBus(c+11277,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_scl_interference wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+9045,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_scl_interference wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+11263,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_scl_interference wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+14606,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_scl_interference wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_interference DW", false,-1, 31,0);
        tracep->declBus(c+15091,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_interference SWACCESS", false,-1, 23,0);
        tracep->declBus(c+15087,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_interference RESVAL", false,-1, 0,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_interference clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_interference rst_ni", false,-1);
        tracep->declBit(c+12991,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_interference we", false,-1);
        tracep->declBus(c+12459,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_interference wd", false,-1, 0,0);
        tracep->declBit(c+11280,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_interference de", false,-1);
        tracep->declBus(c+11279,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_interference d", false,-1, 0,0);
        tracep->declBit(c+11043,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_interference qe", false,-1);
        tracep->declBus(c+9046,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_interference q", false,-1, 0,0);
        tracep->declBus(c+9046,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_interference qs", false,-1, 0,0);
        tracep->declBit(c+11264,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_interference wr_en", false,-1);
        tracep->declBus(c+14607,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_interference wr_data", false,-1, 0,0);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_interference wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15091,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_interference wr_en_data_arb SWACCESS", false,-1, 23,0);
        tracep->declBit(c+12991,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_interference wr_en_data_arb we", false,-1);
        tracep->declBus(c+12459,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_interference wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+11280,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_interference wr_en_data_arb de", false,-1);
        tracep->declBus(c+11279,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_interference wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+9046,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_interference wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+11264,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_interference wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+14607,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_interference wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_stretch_timeout DW", false,-1, 31,0);
        tracep->declBus(c+15091,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_stretch_timeout SWACCESS", false,-1, 23,0);
        tracep->declBus(c+15087,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_stretch_timeout RESVAL", false,-1, 0,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_stretch_timeout clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_stretch_timeout rst_ni", false,-1);
        tracep->declBit(c+13131,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_stretch_timeout we", false,-1);
        tracep->declBus(c+12460,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_stretch_timeout wd", false,-1, 0,0);
        tracep->declBit(c+11282,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_stretch_timeout de", false,-1);
        tracep->declBus(c+11281,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_stretch_timeout d", false,-1, 0,0);
        tracep->declBit(c+11044,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_stretch_timeout qe", false,-1);
        tracep->declBus(c+9047,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_stretch_timeout q", false,-1, 0,0);
        tracep->declBus(c+9047,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_stretch_timeout qs", false,-1, 0,0);
        tracep->declBit(c+11339,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_stretch_timeout wr_en", false,-1);
        tracep->declBus(c+14608,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_stretch_timeout wr_data", false,-1, 0,0);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_stretch_timeout wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15091,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_stretch_timeout wr_en_data_arb SWACCESS", false,-1, 23,0);
        tracep->declBit(c+13131,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_stretch_timeout wr_en_data_arb we", false,-1);
        tracep->declBus(c+12460,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_stretch_timeout wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+11282,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_stretch_timeout wr_en_data_arb de", false,-1);
        tracep->declBus(c+11281,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_stretch_timeout wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+9047,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_stretch_timeout wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+11339,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_stretch_timeout wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+14608,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_stretch_timeout wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_unstable DW", false,-1, 31,0);
        tracep->declBus(c+15091,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_unstable SWACCESS", false,-1, 23,0);
        tracep->declBus(c+15087,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_unstable RESVAL", false,-1, 0,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_unstable clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_unstable rst_ni", false,-1);
        tracep->declBit(c+13132,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_unstable we", false,-1);
        tracep->declBus(c+12461,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_unstable wd", false,-1, 0,0);
        tracep->declBit(c+11284,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_unstable de", false,-1);
        tracep->declBus(c+11283,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_unstable d", false,-1, 0,0);
        tracep->declBit(c+11045,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_unstable qe", false,-1);
        tracep->declBus(c+9048,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_unstable q", false,-1, 0,0);
        tracep->declBus(c+9048,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_unstable qs", false,-1, 0,0);
        tracep->declBit(c+11340,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_unstable wr_en", false,-1);
        tracep->declBus(c+14609,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_unstable wr_data", false,-1, 0,0);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_unstable wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15091,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_unstable wr_en_data_arb SWACCESS", false,-1, 23,0);
        tracep->declBit(c+13132,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_unstable wr_en_data_arb we", false,-1);
        tracep->declBus(c+12461,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_unstable wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+11284,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_unstable wr_en_data_arb de", false,-1);
        tracep->declBus(c+11283,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_unstable wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+9048,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_unstable wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+11340,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_unstable wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+14609,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_unstable wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_trans_complete DW", false,-1, 31,0);
        tracep->declBus(c+15091,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_trans_complete SWACCESS", false,-1, 23,0);
        tracep->declBus(c+15087,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_trans_complete RESVAL", false,-1, 0,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_trans_complete clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_trans_complete rst_ni", false,-1);
        tracep->declBit(c+13133,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_trans_complete we", false,-1);
        tracep->declBus(c+12462,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_trans_complete wd", false,-1, 0,0);
        tracep->declBit(c+11286,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_trans_complete de", false,-1);
        tracep->declBus(c+11285,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_trans_complete d", false,-1, 0,0);
        tracep->declBit(c+11046,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_trans_complete qe", false,-1);
        tracep->declBus(c+9049,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_trans_complete q", false,-1, 0,0);
        tracep->declBus(c+9049,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_trans_complete qs", false,-1, 0,0);
        tracep->declBit(c+11341,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_trans_complete wr_en", false,-1);
        tracep->declBus(c+14610,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_trans_complete wr_data", false,-1, 0,0);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_trans_complete wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15091,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_trans_complete wr_en_data_arb SWACCESS", false,-1, 23,0);
        tracep->declBit(c+13133,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_trans_complete wr_en_data_arb we", false,-1);
        tracep->declBus(c+12462,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_trans_complete wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+11286,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_trans_complete wr_en_data_arb de", false,-1);
        tracep->declBus(c+11285,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_trans_complete wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+9049,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_trans_complete wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+11341,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_trans_complete wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+14610,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_trans_complete wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_empty DW", false,-1, 31,0);
        tracep->declBus(c+15091,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_empty SWACCESS", false,-1, 23,0);
        tracep->declBus(c+15087,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_empty RESVAL", false,-1, 0,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_empty clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_empty rst_ni", false,-1);
        tracep->declBit(c+13134,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_empty we", false,-1);
        tracep->declBus(c+12463,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_empty wd", false,-1, 0,0);
        tracep->declBit(c+11288,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_empty de", false,-1);
        tracep->declBus(c+11287,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_empty d", false,-1, 0,0);
        tracep->declBit(c+11047,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_empty qe", false,-1);
        tracep->declBus(c+9050,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_empty q", false,-1, 0,0);
        tracep->declBus(c+9050,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_empty qs", false,-1, 0,0);
        tracep->declBit(c+11342,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_empty wr_en", false,-1);
        tracep->declBus(c+14611,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_empty wr_data", false,-1, 0,0);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_empty wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15091,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_empty wr_en_data_arb SWACCESS", false,-1, 23,0);
        tracep->declBit(c+13134,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_empty wr_en_data_arb we", false,-1);
        tracep->declBus(c+12463,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_empty wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+11288,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_empty wr_en_data_arb de", false,-1);
        tracep->declBus(c+11287,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_empty wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+9050,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_empty wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+11342,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_empty wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+14611,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_empty wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_nonempty DW", false,-1, 31,0);
        tracep->declBus(c+15091,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_nonempty SWACCESS", false,-1, 23,0);
        tracep->declBus(c+15087,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_nonempty RESVAL", false,-1, 0,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_nonempty clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_nonempty rst_ni", false,-1);
        tracep->declBit(c+13135,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_nonempty we", false,-1);
        tracep->declBus(c+12464,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_nonempty wd", false,-1, 0,0);
        tracep->declBit(c+11290,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_nonempty de", false,-1);
        tracep->declBus(c+11289,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_nonempty d", false,-1, 0,0);
        tracep->declBit(c+11048,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_nonempty qe", false,-1);
        tracep->declBus(c+9051,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_nonempty q", false,-1, 0,0);
        tracep->declBus(c+9051,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_nonempty qs", false,-1, 0,0);
        tracep->declBit(c+11343,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_nonempty wr_en", false,-1);
        tracep->declBus(c+14612,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_nonempty wr_data", false,-1, 0,0);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_nonempty wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15091,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_nonempty wr_en_data_arb SWACCESS", false,-1, 23,0);
        tracep->declBit(c+13135,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_nonempty wr_en_data_arb we", false,-1);
        tracep->declBus(c+12464,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_nonempty wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+11290,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_nonempty wr_en_data_arb de", false,-1);
        tracep->declBus(c+11289,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_nonempty wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+9051,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_nonempty wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+11343,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_nonempty wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+14612,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_nonempty wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_overflow DW", false,-1, 31,0);
        tracep->declBus(c+15091,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_overflow SWACCESS", false,-1, 23,0);
        tracep->declBus(c+15087,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_overflow RESVAL", false,-1, 0,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_overflow clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_overflow rst_ni", false,-1);
        tracep->declBit(c+13136,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_overflow we", false,-1);
        tracep->declBus(c+12465,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_overflow wd", false,-1, 0,0);
        tracep->declBit(c+11292,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_overflow de", false,-1);
        tracep->declBus(c+11291,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_overflow d", false,-1, 0,0);
        tracep->declBit(c+11049,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_overflow qe", false,-1);
        tracep->declBus(c+9052,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_overflow q", false,-1, 0,0);
        tracep->declBus(c+9052,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_overflow qs", false,-1, 0,0);
        tracep->declBit(c+11344,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_overflow wr_en", false,-1);
        tracep->declBus(c+14613,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_overflow wr_data", false,-1, 0,0);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_overflow wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15091,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_overflow wr_en_data_arb SWACCESS", false,-1, 23,0);
        tracep->declBit(c+13136,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_overflow wr_en_data_arb we", false,-1);
        tracep->declBus(c+12465,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_overflow wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+11292,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_overflow wr_en_data_arb de", false,-1);
        tracep->declBus(c+11291,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_overflow wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+9052,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_overflow wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+11344,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_overflow wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+14613,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_overflow wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_acq_overflow DW", false,-1, 31,0);
        tracep->declBus(c+15091,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_acq_overflow SWACCESS", false,-1, 23,0);
        tracep->declBus(c+15087,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_acq_overflow RESVAL", false,-1, 0,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_acq_overflow clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_acq_overflow rst_ni", false,-1);
        tracep->declBit(c+12992,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_acq_overflow we", false,-1);
        tracep->declBus(c+12466,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_acq_overflow wd", false,-1, 0,0);
        tracep->declBit(c+11294,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_acq_overflow de", false,-1);
        tracep->declBus(c+11293,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_acq_overflow d", false,-1, 0,0);
        tracep->declBit(c+11050,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_acq_overflow qe", false,-1);
        tracep->declBus(c+9053,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_acq_overflow q", false,-1, 0,0);
        tracep->declBus(c+9053,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_acq_overflow qs", false,-1, 0,0);
        tracep->declBit(c+11265,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_acq_overflow wr_en", false,-1);
        tracep->declBus(c+14614,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_acq_overflow wr_data", false,-1, 0,0);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_acq_overflow wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15091,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_acq_overflow wr_en_data_arb SWACCESS", false,-1, 23,0);
        tracep->declBit(c+12992,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_acq_overflow wr_en_data_arb we", false,-1);
        tracep->declBus(c+12466,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_acq_overflow wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+11294,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_acq_overflow wr_en_data_arb de", false,-1);
        tracep->declBus(c+11293,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_acq_overflow wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+9053,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_acq_overflow wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+11265,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_acq_overflow wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+14614,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_acq_overflow wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_ack_stop DW", false,-1, 31,0);
        tracep->declBus(c+15091,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_ack_stop SWACCESS", false,-1, 23,0);
        tracep->declBus(c+15087,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_ack_stop RESVAL", false,-1, 0,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_ack_stop clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_ack_stop rst_ni", false,-1);
        tracep->declBit(c+12993,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_ack_stop we", false,-1);
        tracep->declBus(c+12467,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_ack_stop wd", false,-1, 0,0);
        tracep->declBit(c+11296,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_ack_stop de", false,-1);
        tracep->declBus(c+11295,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_ack_stop d", false,-1, 0,0);
        tracep->declBit(c+11051,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_ack_stop qe", false,-1);
        tracep->declBus(c+9054,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_ack_stop q", false,-1, 0,0);
        tracep->declBus(c+9054,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_ack_stop qs", false,-1, 0,0);
        tracep->declBit(c+11266,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_ack_stop wr_en", false,-1);
        tracep->declBus(c+14615,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_ack_stop wr_data", false,-1, 0,0);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_ack_stop wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15091,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_ack_stop wr_en_data_arb SWACCESS", false,-1, 23,0);
        tracep->declBit(c+12993,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_ack_stop wr_en_data_arb we", false,-1);
        tracep->declBus(c+12467,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_ack_stop wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+11296,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_ack_stop wr_en_data_arb de", false,-1);
        tracep->declBus(c+11295,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_ack_stop wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+9054,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_ack_stop wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+11266,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_ack_stop wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+14615,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_ack_stop wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_host_timeout DW", false,-1, 31,0);
        tracep->declBus(c+15091,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_host_timeout SWACCESS", false,-1, 23,0);
        tracep->declBus(c+15087,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_host_timeout RESVAL", false,-1, 0,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_host_timeout clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_host_timeout rst_ni", false,-1);
        tracep->declBit(c+14157,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_host_timeout we", false,-1);
        tracep->declBus(c+12468,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_host_timeout wd", false,-1, 0,0);
        tracep->declBit(c+11298,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_host_timeout de", false,-1);
        tracep->declBus(c+11297,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_host_timeout d", false,-1, 0,0);
        tracep->declBit(c+11052,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_host_timeout qe", false,-1);
        tracep->declBus(c+9055,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_host_timeout q", false,-1, 0,0);
        tracep->declBus(c+9055,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_host_timeout qs", false,-1, 0,0);
        tracep->declBit(c+14616,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_host_timeout wr_en", false,-1);
        tracep->declBus(c+14617,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_host_timeout wr_data", false,-1, 0,0);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_host_timeout wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15091,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_host_timeout wr_en_data_arb SWACCESS", false,-1, 23,0);
        tracep->declBit(c+14157,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_host_timeout wr_en_data_arb we", false,-1);
        tracep->declBus(c+12468,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_host_timeout wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+11298,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_host_timeout wr_en_data_arb de", false,-1);
        tracep->declBus(c+11297,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_host_timeout wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+9055,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_host_timeout wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+14616,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_host_timeout wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+14617,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_host_timeout wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_watermark DW", false,-1, 31,0);
        tracep->declBus(c+15086,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_watermark SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15087,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_watermark RESVAL", false,-1, 0,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_watermark clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_watermark rst_ni", false,-1);
        tracep->declBit(c+12994,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_watermark we", false,-1);
        tracep->declBus(c+12453,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_watermark wd", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_watermark de", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_watermark d", false,-1, 0,0);
        tracep->declBit(c+11421,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_watermark qe", false,-1);
        tracep->declBus(c+7633,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_watermark q", false,-1, 0,0);
        tracep->declBus(c+7633,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_watermark qs", false,-1, 0,0);
        tracep->declBit(c+12994,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_watermark wr_en", false,-1);
        tracep->declBus(c+12710,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_watermark wr_data", false,-1, 0,0);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_watermark wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15086,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_watermark wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+12994,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_watermark wr_en_data_arb we", false,-1);
        tracep->declBus(c+12453,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_watermark wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_watermark wr_en_data_arb de", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_watermark wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+7633,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_watermark wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+12994,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_watermark wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+12710,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_watermark wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+7633,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_watermark wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_watermark DW", false,-1, 31,0);
        tracep->declBus(c+15086,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_watermark SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15087,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_watermark RESVAL", false,-1, 0,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_watermark clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_watermark rst_ni", false,-1);
        tracep->declBit(c+12995,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_watermark we", false,-1);
        tracep->declBus(c+12454,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_watermark wd", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_watermark de", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_watermark d", false,-1, 0,0);
        tracep->declBit(c+11422,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_watermark qe", false,-1);
        tracep->declBus(c+859,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_watermark q", false,-1, 0,0);
        tracep->declBus(c+859,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_watermark qs", false,-1, 0,0);
        tracep->declBit(c+12995,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_watermark wr_en", false,-1);
        tracep->declBus(c+12711,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_watermark wr_data", false,-1, 0,0);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_watermark wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15086,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_watermark wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+12995,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_watermark wr_en_data_arb we", false,-1);
        tracep->declBus(c+12454,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_watermark wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_watermark wr_en_data_arb de", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_watermark wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+859,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_watermark wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+12995,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_watermark wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+12711,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_watermark wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+859,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_watermark wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_overflow DW", false,-1, 31,0);
        tracep->declBus(c+15086,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_overflow SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15087,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_overflow RESVAL", false,-1, 0,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_overflow clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_overflow rst_ni", false,-1);
        tracep->declBit(c+12996,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_overflow we", false,-1);
        tracep->declBus(c+12455,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_overflow wd", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_overflow de", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_overflow d", false,-1, 0,0);
        tracep->declBit(c+11423,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_overflow qe", false,-1);
        tracep->declBus(c+860,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_overflow q", false,-1, 0,0);
        tracep->declBus(c+860,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_overflow qs", false,-1, 0,0);
        tracep->declBit(c+12996,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_overflow wr_en", false,-1);
        tracep->declBus(c+12712,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_overflow wr_data", false,-1, 0,0);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_overflow wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15086,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_overflow wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+12996,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_overflow wr_en_data_arb we", false,-1);
        tracep->declBus(c+12455,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_overflow wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_overflow wr_en_data_arb de", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_overflow wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+860,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_overflow wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+12996,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_overflow wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+12712,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_overflow wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+860,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_overflow wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_overflow DW", false,-1, 31,0);
        tracep->declBus(c+15086,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_overflow SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15087,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_overflow RESVAL", false,-1, 0,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_overflow clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_overflow rst_ni", false,-1);
        tracep->declBit(c+12997,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_overflow we", false,-1);
        tracep->declBus(c+12456,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_overflow wd", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_overflow de", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_overflow d", false,-1, 0,0);
        tracep->declBit(c+11424,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_overflow qe", false,-1);
        tracep->declBus(c+861,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_overflow q", false,-1, 0,0);
        tracep->declBus(c+861,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_overflow qs", false,-1, 0,0);
        tracep->declBit(c+12997,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_overflow wr_en", false,-1);
        tracep->declBus(c+12713,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_overflow wr_data", false,-1, 0,0);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_overflow wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15086,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_overflow wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+12997,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_overflow wr_en_data_arb we", false,-1);
        tracep->declBus(c+12456,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_overflow wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_overflow wr_en_data_arb de", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_overflow wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+861,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_overflow wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+12997,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_overflow wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+12713,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_overflow wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+861,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_overflow wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_nak DW", false,-1, 31,0);
        tracep->declBus(c+15086,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_nak SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15087,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_nak RESVAL", false,-1, 0,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_nak clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_nak rst_ni", false,-1);
        tracep->declBit(c+12998,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_nak we", false,-1);
        tracep->declBus(c+12457,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_nak wd", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_nak de", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_nak d", false,-1, 0,0);
        tracep->declBit(c+11053,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_nak qe", false,-1);
        tracep->declBus(c+862,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_nak q", false,-1, 0,0);
        tracep->declBus(c+862,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_nak qs", false,-1, 0,0);
        tracep->declBit(c+12998,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_nak wr_en", false,-1);
        tracep->declBus(c+12714,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_nak wr_data", false,-1, 0,0);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_nak wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15086,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_nak wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+12998,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_nak wr_en_data_arb we", false,-1);
        tracep->declBus(c+12457,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_nak wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_nak wr_en_data_arb de", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_nak wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+862,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_nak wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+12998,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_nak wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+12714,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_nak wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+862,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_nak wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_scl_interference DW", false,-1, 31,0);
        tracep->declBus(c+15086,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_scl_interference SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15087,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_scl_interference RESVAL", false,-1, 0,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_scl_interference clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_scl_interference rst_ni", false,-1);
        tracep->declBit(c+12999,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_scl_interference we", false,-1);
        tracep->declBus(c+12458,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_scl_interference wd", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_scl_interference de", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_scl_interference d", false,-1, 0,0);
        tracep->declBit(c+11054,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_scl_interference qe", false,-1);
        tracep->declBus(c+863,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_scl_interference q", false,-1, 0,0);
        tracep->declBus(c+863,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_scl_interference qs", false,-1, 0,0);
        tracep->declBit(c+12999,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_scl_interference wr_en", false,-1);
        tracep->declBus(c+12715,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_scl_interference wr_data", false,-1, 0,0);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_scl_interference wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15086,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_scl_interference wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+12999,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_scl_interference wr_en_data_arb we", false,-1);
        tracep->declBus(c+12458,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_scl_interference wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_scl_interference wr_en_data_arb de", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_scl_interference wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+863,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_scl_interference wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+12999,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_scl_interference wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+12715,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_scl_interference wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+863,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_scl_interference wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_interference DW", false,-1, 31,0);
        tracep->declBus(c+15086,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_interference SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15087,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_interference RESVAL", false,-1, 0,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_interference clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_interference rst_ni", false,-1);
        tracep->declBit(c+13000,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_interference we", false,-1);
        tracep->declBus(c+12459,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_interference wd", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_interference de", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_interference d", false,-1, 0,0);
        tracep->declBit(c+11055,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_interference qe", false,-1);
        tracep->declBus(c+864,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_interference q", false,-1, 0,0);
        tracep->declBus(c+864,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_interference qs", false,-1, 0,0);
        tracep->declBit(c+13000,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_interference wr_en", false,-1);
        tracep->declBus(c+12716,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_interference wr_data", false,-1, 0,0);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_interference wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15086,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_interference wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+13000,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_interference wr_en_data_arb we", false,-1);
        tracep->declBus(c+12459,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_interference wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_interference wr_en_data_arb de", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_interference wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+864,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_interference wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+13000,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_interference wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+12716,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_interference wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+864,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_interference wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_stretch_timeout DW", false,-1, 31,0);
        tracep->declBus(c+15086,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_stretch_timeout SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15087,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_stretch_timeout RESVAL", false,-1, 0,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_stretch_timeout clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_stretch_timeout rst_ni", false,-1);
        tracep->declBit(c+13001,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_stretch_timeout we", false,-1);
        tracep->declBus(c+12460,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_stretch_timeout wd", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_stretch_timeout de", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_stretch_timeout d", false,-1, 0,0);
        tracep->declBit(c+11056,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_stretch_timeout qe", false,-1);
        tracep->declBus(c+865,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_stretch_timeout q", false,-1, 0,0);
        tracep->declBus(c+865,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_stretch_timeout qs", false,-1, 0,0);
        tracep->declBit(c+13001,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_stretch_timeout wr_en", false,-1);
        tracep->declBus(c+12717,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_stretch_timeout wr_data", false,-1, 0,0);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_stretch_timeout wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15086,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_stretch_timeout wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+13001,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_stretch_timeout wr_en_data_arb we", false,-1);
        tracep->declBus(c+12460,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_stretch_timeout wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_stretch_timeout wr_en_data_arb de", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_stretch_timeout wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+865,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_stretch_timeout wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+13001,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_stretch_timeout wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+12717,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_stretch_timeout wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+865,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_stretch_timeout wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_unstable DW", false,-1, 31,0);
        tracep->declBus(c+15086,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_unstable SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15087,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_unstable RESVAL", false,-1, 0,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_unstable clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_unstable rst_ni", false,-1);
        tracep->declBit(c+13002,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_unstable we", false,-1);
        tracep->declBus(c+12461,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_unstable wd", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_unstable de", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_unstable d", false,-1, 0,0);
        tracep->declBit(c+11057,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_unstable qe", false,-1);
        tracep->declBus(c+866,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_unstable q", false,-1, 0,0);
        tracep->declBus(c+866,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_unstable qs", false,-1, 0,0);
        tracep->declBit(c+13002,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_unstable wr_en", false,-1);
        tracep->declBus(c+12718,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_unstable wr_data", false,-1, 0,0);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_unstable wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15086,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_unstable wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+13002,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_unstable wr_en_data_arb we", false,-1);
        tracep->declBus(c+12461,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_unstable wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_unstable wr_en_data_arb de", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_unstable wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+866,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_unstable wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+13002,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_unstable wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+12718,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_unstable wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+866,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_unstable wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_trans_complete DW", false,-1, 31,0);
        tracep->declBus(c+15086,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_trans_complete SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15087,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_trans_complete RESVAL", false,-1, 0,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_trans_complete clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_trans_complete rst_ni", false,-1);
        tracep->declBit(c+13003,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_trans_complete we", false,-1);
        tracep->declBus(c+12462,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_trans_complete wd", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_trans_complete de", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_trans_complete d", false,-1, 0,0);
        tracep->declBit(c+11058,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_trans_complete qe", false,-1);
        tracep->declBus(c+867,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_trans_complete q", false,-1, 0,0);
        tracep->declBus(c+867,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_trans_complete qs", false,-1, 0,0);
        tracep->declBit(c+13003,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_trans_complete wr_en", false,-1);
        tracep->declBus(c+12719,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_trans_complete wr_data", false,-1, 0,0);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_trans_complete wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15086,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_trans_complete wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+13003,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_trans_complete wr_en_data_arb we", false,-1);
        tracep->declBus(c+12462,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_trans_complete wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_trans_complete wr_en_data_arb de", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_trans_complete wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+867,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_trans_complete wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+13003,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_trans_complete wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+12719,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_trans_complete wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+867,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_trans_complete wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_empty DW", false,-1, 31,0);
        tracep->declBus(c+15086,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_empty SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15087,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_empty RESVAL", false,-1, 0,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_empty clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_empty rst_ni", false,-1);
        tracep->declBit(c+13004,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_empty we", false,-1);
        tracep->declBus(c+12463,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_empty wd", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_empty de", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_empty d", false,-1, 0,0);
        tracep->declBit(c+11059,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_empty qe", false,-1);
        tracep->declBus(c+868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_empty q", false,-1, 0,0);
        tracep->declBus(c+868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_empty qs", false,-1, 0,0);
        tracep->declBit(c+13004,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_empty wr_en", false,-1);
        tracep->declBus(c+12720,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_empty wr_data", false,-1, 0,0);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_empty wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15086,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_empty wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+13004,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_empty wr_en_data_arb we", false,-1);
        tracep->declBus(c+12463,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_empty wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_empty wr_en_data_arb de", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_empty wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_empty wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+13004,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_empty wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+12720,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_empty wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_empty wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_nonempty DW", false,-1, 31,0);
        tracep->declBus(c+15086,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_nonempty SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15087,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_nonempty RESVAL", false,-1, 0,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_nonempty clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_nonempty rst_ni", false,-1);
        tracep->declBit(c+13005,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_nonempty we", false,-1);
        tracep->declBus(c+12464,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_nonempty wd", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_nonempty de", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_nonempty d", false,-1, 0,0);
        tracep->declBit(c+11060,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_nonempty qe", false,-1);
        tracep->declBus(c+869,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_nonempty q", false,-1, 0,0);
        tracep->declBus(c+869,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_nonempty qs", false,-1, 0,0);
        tracep->declBit(c+13005,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_nonempty wr_en", false,-1);
        tracep->declBus(c+12721,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_nonempty wr_data", false,-1, 0,0);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_nonempty wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15086,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_nonempty wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+13005,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_nonempty wr_en_data_arb we", false,-1);
        tracep->declBus(c+12464,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_nonempty wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_nonempty wr_en_data_arb de", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_nonempty wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+869,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_nonempty wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+13005,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_nonempty wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+12721,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_nonempty wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+869,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_nonempty wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_overflow DW", false,-1, 31,0);
        tracep->declBus(c+15086,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_overflow SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15087,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_overflow RESVAL", false,-1, 0,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_overflow clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_overflow rst_ni", false,-1);
        tracep->declBit(c+13006,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_overflow we", false,-1);
        tracep->declBus(c+12465,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_overflow wd", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_overflow de", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_overflow d", false,-1, 0,0);
        tracep->declBit(c+11061,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_overflow qe", false,-1);
        tracep->declBus(c+870,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_overflow q", false,-1, 0,0);
        tracep->declBus(c+870,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_overflow qs", false,-1, 0,0);
        tracep->declBit(c+13006,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_overflow wr_en", false,-1);
        tracep->declBus(c+12722,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_overflow wr_data", false,-1, 0,0);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_overflow wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15086,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_overflow wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+13006,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_overflow wr_en_data_arb we", false,-1);
        tracep->declBus(c+12465,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_overflow wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_overflow wr_en_data_arb de", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_overflow wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+870,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_overflow wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+13006,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_overflow wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+12722,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_overflow wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+870,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_overflow wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_acq_overflow DW", false,-1, 31,0);
        tracep->declBus(c+15086,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_acq_overflow SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15087,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_acq_overflow RESVAL", false,-1, 0,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_acq_overflow clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_acq_overflow rst_ni", false,-1);
        tracep->declBit(c+13007,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_acq_overflow we", false,-1);
        tracep->declBus(c+12466,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_acq_overflow wd", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_acq_overflow de", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_acq_overflow d", false,-1, 0,0);
        tracep->declBit(c+11062,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_acq_overflow qe", false,-1);
        tracep->declBus(c+871,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_acq_overflow q", false,-1, 0,0);
        tracep->declBus(c+871,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_acq_overflow qs", false,-1, 0,0);
        tracep->declBit(c+13007,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_acq_overflow wr_en", false,-1);
        tracep->declBus(c+12723,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_acq_overflow wr_data", false,-1, 0,0);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_acq_overflow wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15086,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_acq_overflow wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+13007,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_acq_overflow wr_en_data_arb we", false,-1);
        tracep->declBus(c+12466,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_acq_overflow wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_acq_overflow wr_en_data_arb de", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_acq_overflow wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+871,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_acq_overflow wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+13007,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_acq_overflow wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+12723,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_acq_overflow wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+871,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_acq_overflow wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_ack_stop DW", false,-1, 31,0);
        tracep->declBus(c+15086,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_ack_stop SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15087,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_ack_stop RESVAL", false,-1, 0,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_ack_stop clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_ack_stop rst_ni", false,-1);
        tracep->declBit(c+13008,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_ack_stop we", false,-1);
        tracep->declBus(c+12467,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_ack_stop wd", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_ack_stop de", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_ack_stop d", false,-1, 0,0);
        tracep->declBit(c+11063,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_ack_stop qe", false,-1);
        tracep->declBus(c+872,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_ack_stop q", false,-1, 0,0);
        tracep->declBus(c+872,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_ack_stop qs", false,-1, 0,0);
        tracep->declBit(c+13008,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_ack_stop wr_en", false,-1);
        tracep->declBus(c+12724,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_ack_stop wr_data", false,-1, 0,0);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_ack_stop wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15086,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_ack_stop wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+13008,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_ack_stop wr_en_data_arb we", false,-1);
        tracep->declBus(c+12467,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_ack_stop wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_ack_stop wr_en_data_arb de", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_ack_stop wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+872,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_ack_stop wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+13008,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_ack_stop wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+12724,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_ack_stop wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+872,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_ack_stop wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_host_timeout DW", false,-1, 31,0);
        tracep->declBus(c+15086,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_host_timeout SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15087,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_host_timeout RESVAL", false,-1, 0,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_host_timeout clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_host_timeout rst_ni", false,-1);
        tracep->declBit(c+13009,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_host_timeout we", false,-1);
        tracep->declBus(c+12468,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_host_timeout wd", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_host_timeout de", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_host_timeout d", false,-1, 0,0);
        tracep->declBit(c+11064,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_host_timeout qe", false,-1);
        tracep->declBus(c+873,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_host_timeout q", false,-1, 0,0);
        tracep->declBus(c+873,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_host_timeout qs", false,-1, 0,0);
        tracep->declBit(c+13009,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_host_timeout wr_en", false,-1);
        tracep->declBus(c+12725,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_host_timeout wr_data", false,-1, 0,0);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_host_timeout wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15086,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_host_timeout wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+13009,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_host_timeout wr_en_data_arb we", false,-1);
        tracep->declBus(c+12468,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_host_timeout wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_host_timeout wr_en_data_arb de", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_host_timeout wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+873,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_host_timeout wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+13009,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_host_timeout wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+12725,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_host_timeout wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+873,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_host_timeout wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_fmt_watermark DW", false,-1, 31,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_fmt_watermark re", false,-1);
        tracep->declBit(c+12469,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_fmt_watermark we", false,-1);
        tracep->declBus(c+12453,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_fmt_watermark wd", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_fmt_watermark d", false,-1, 0,0);
        tracep->declBit(c+12469,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_fmt_watermark qe", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_fmt_watermark qre", false,-1);
        tracep->declBus(c+12453,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_fmt_watermark q", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_fmt_watermark qs", false,-1, 0,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_rx_watermark DW", false,-1, 31,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_rx_watermark re", false,-1);
        tracep->declBit(c+12469,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_rx_watermark we", false,-1);
        tracep->declBus(c+12454,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_rx_watermark wd", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_rx_watermark d", false,-1, 0,0);
        tracep->declBit(c+12469,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_rx_watermark qe", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_rx_watermark qre", false,-1);
        tracep->declBus(c+12454,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_rx_watermark q", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_rx_watermark qs", false,-1, 0,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_fmt_overflow DW", false,-1, 31,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_fmt_overflow re", false,-1);
        tracep->declBit(c+12469,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_fmt_overflow we", false,-1);
        tracep->declBus(c+12455,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_fmt_overflow wd", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_fmt_overflow d", false,-1, 0,0);
        tracep->declBit(c+12469,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_fmt_overflow qe", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_fmt_overflow qre", false,-1);
        tracep->declBus(c+12455,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_fmt_overflow q", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_fmt_overflow qs", false,-1, 0,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_rx_overflow DW", false,-1, 31,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_rx_overflow re", false,-1);
        tracep->declBit(c+12469,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_rx_overflow we", false,-1);
        tracep->declBus(c+12456,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_rx_overflow wd", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_rx_overflow d", false,-1, 0,0);
        tracep->declBit(c+12469,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_rx_overflow qe", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_rx_overflow qre", false,-1);
        tracep->declBus(c+12456,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_rx_overflow q", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_rx_overflow qs", false,-1, 0,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_nak DW", false,-1, 31,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_nak re", false,-1);
        tracep->declBit(c+12469,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_nak we", false,-1);
        tracep->declBus(c+12457,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_nak wd", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_nak d", false,-1, 0,0);
        tracep->declBit(c+12469,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_nak qe", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_nak qre", false,-1);
        tracep->declBus(c+12457,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_nak q", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_nak qs", false,-1, 0,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_scl_interference DW", false,-1, 31,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_scl_interference re", false,-1);
        tracep->declBit(c+12469,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_scl_interference we", false,-1);
        tracep->declBus(c+12458,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_scl_interference wd", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_scl_interference d", false,-1, 0,0);
        tracep->declBit(c+12469,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_scl_interference qe", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_scl_interference qre", false,-1);
        tracep->declBus(c+12458,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_scl_interference q", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_scl_interference qs", false,-1, 0,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_sda_interference DW", false,-1, 31,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_sda_interference re", false,-1);
        tracep->declBit(c+12469,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_sda_interference we", false,-1);
        tracep->declBus(c+12459,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_sda_interference wd", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_sda_interference d", false,-1, 0,0);
        tracep->declBit(c+12469,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_sda_interference qe", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_sda_interference qre", false,-1);
        tracep->declBus(c+12459,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_sda_interference q", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_sda_interference qs", false,-1, 0,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_stretch_timeout DW", false,-1, 31,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_stretch_timeout re", false,-1);
        tracep->declBit(c+12469,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_stretch_timeout we", false,-1);
        tracep->declBus(c+12460,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_stretch_timeout wd", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_stretch_timeout d", false,-1, 0,0);
        tracep->declBit(c+12469,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_stretch_timeout qe", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_stretch_timeout qre", false,-1);
        tracep->declBus(c+12460,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_stretch_timeout q", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_stretch_timeout qs", false,-1, 0,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_sda_unstable DW", false,-1, 31,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_sda_unstable re", false,-1);
        tracep->declBit(c+12469,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_sda_unstable we", false,-1);
        tracep->declBus(c+12461,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_sda_unstable wd", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_sda_unstable d", false,-1, 0,0);
        tracep->declBit(c+12469,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_sda_unstable qe", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_sda_unstable qre", false,-1);
        tracep->declBus(c+12461,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_sda_unstable q", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_sda_unstable qs", false,-1, 0,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_trans_complete DW", false,-1, 31,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_trans_complete re", false,-1);
        tracep->declBit(c+12469,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_trans_complete we", false,-1);
        tracep->declBus(c+12462,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_trans_complete wd", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_trans_complete d", false,-1, 0,0);
        tracep->declBit(c+12469,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_trans_complete qe", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_trans_complete qre", false,-1);
        tracep->declBus(c+12462,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_trans_complete q", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_trans_complete qs", false,-1, 0,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_tx_empty DW", false,-1, 31,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_tx_empty re", false,-1);
        tracep->declBit(c+12469,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_tx_empty we", false,-1);
        tracep->declBus(c+12463,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_tx_empty wd", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_tx_empty d", false,-1, 0,0);
        tracep->declBit(c+12469,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_tx_empty qe", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_tx_empty qre", false,-1);
        tracep->declBus(c+12463,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_tx_empty q", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_tx_empty qs", false,-1, 0,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_tx_nonempty DW", false,-1, 31,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_tx_nonempty re", false,-1);
        tracep->declBit(c+12469,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_tx_nonempty we", false,-1);
        tracep->declBus(c+12464,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_tx_nonempty wd", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_tx_nonempty d", false,-1, 0,0);
        tracep->declBit(c+12469,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_tx_nonempty qe", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_tx_nonempty qre", false,-1);
        tracep->declBus(c+12464,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_tx_nonempty q", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_tx_nonempty qs", false,-1, 0,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_tx_overflow DW", false,-1, 31,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_tx_overflow re", false,-1);
        tracep->declBit(c+12469,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_tx_overflow we", false,-1);
        tracep->declBus(c+12465,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_tx_overflow wd", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_tx_overflow d", false,-1, 0,0);
        tracep->declBit(c+12469,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_tx_overflow qe", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_tx_overflow qre", false,-1);
        tracep->declBus(c+12465,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_tx_overflow q", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_tx_overflow qs", false,-1, 0,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_acq_overflow DW", false,-1, 31,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_acq_overflow re", false,-1);
        tracep->declBit(c+12469,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_acq_overflow we", false,-1);
        tracep->declBus(c+12466,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_acq_overflow wd", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_acq_overflow d", false,-1, 0,0);
        tracep->declBit(c+12469,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_acq_overflow qe", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_acq_overflow qre", false,-1);
        tracep->declBus(c+12466,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_acq_overflow q", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_acq_overflow qs", false,-1, 0,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_ack_stop DW", false,-1, 31,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_ack_stop re", false,-1);
        tracep->declBit(c+12469,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_ack_stop we", false,-1);
        tracep->declBus(c+12467,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_ack_stop wd", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_ack_stop d", false,-1, 0,0);
        tracep->declBit(c+12469,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_ack_stop qe", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_ack_stop qre", false,-1);
        tracep->declBus(c+12467,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_ack_stop q", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_ack_stop qs", false,-1, 0,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_host_timeout DW", false,-1, 31,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_host_timeout re", false,-1);
        tracep->declBit(c+12469,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_host_timeout we", false,-1);
        tracep->declBus(c+12468,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_host_timeout wd", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_host_timeout d", false,-1, 0,0);
        tracep->declBit(c+12469,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_host_timeout qe", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_host_timeout qre", false,-1);
        tracep->declBus(c+12468,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_host_timeout q", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_host_timeout qs", false,-1, 0,0);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enablehost DW", false,-1, 31,0);
        tracep->declBus(c+15086,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enablehost SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15087,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enablehost RESVAL", false,-1, 0,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enablehost clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enablehost rst_ni", false,-1);
        tracep->declBit(c+13010,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enablehost we", false,-1);
        tracep->declBus(c+12453,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enablehost wd", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enablehost de", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enablehost d", false,-1, 0,0);
        tracep->declBit(c+11065,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enablehost qe", false,-1);
        tracep->declBus(c+874,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enablehost q", false,-1, 0,0);
        tracep->declBus(c+874,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enablehost qs", false,-1, 0,0);
        tracep->declBit(c+13010,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enablehost wr_en", false,-1);
        tracep->declBus(c+12726,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enablehost wr_data", false,-1, 0,0);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enablehost wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15086,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enablehost wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+13010,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enablehost wr_en_data_arb we", false,-1);
        tracep->declBus(c+12453,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enablehost wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enablehost wr_en_data_arb de", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enablehost wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+874,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enablehost wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+13010,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enablehost wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+12726,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enablehost wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+874,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enablehost wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enabletarget DW", false,-1, 31,0);
        tracep->declBus(c+15086,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enabletarget SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15087,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enabletarget RESVAL", false,-1, 0,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enabletarget clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enabletarget rst_ni", false,-1);
        tracep->declBit(c+13011,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enabletarget we", false,-1);
        tracep->declBus(c+12454,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enabletarget wd", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enabletarget de", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enabletarget d", false,-1, 0,0);
        tracep->declBit(c+11066,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enabletarget qe", false,-1);
        tracep->declBus(c+7634,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enabletarget q", false,-1, 0,0);
        tracep->declBus(c+7634,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enabletarget qs", false,-1, 0,0);
        tracep->declBit(c+13011,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enabletarget wr_en", false,-1);
        tracep->declBus(c+12727,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enabletarget wr_data", false,-1, 0,0);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enabletarget wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15086,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enabletarget wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+13011,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enabletarget wr_en_data_arb we", false,-1);
        tracep->declBus(c+12454,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enabletarget wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enabletarget wr_en_data_arb de", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enabletarget wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+7634,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enabletarget wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+13011,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enabletarget wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+12727,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enabletarget wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+7634,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enabletarget wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_fmtfull DW", false,-1, 31,0);
        tracep->declBit(c+12470,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_fmtfull re", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_fmtfull we", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_fmtfull wd", false,-1, 0,0);
        tracep->declBus(c+11318,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_fmtfull d", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_fmtfull qe", false,-1);
        tracep->declBit(c+12470,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_fmtfull qre", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_fmtfull q", false,-1, 0,0);
        tracep->declBus(c+11318,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_fmtfull qs", false,-1, 0,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_rxfull DW", false,-1, 31,0);
        tracep->declBit(c+12470,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_rxfull re", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_rxfull we", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_rxfull wd", false,-1, 0,0);
        tracep->declBus(c+11319,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_rxfull d", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_rxfull qe", false,-1);
        tracep->declBit(c+12470,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_rxfull qre", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_rxfull q", false,-1, 0,0);
        tracep->declBus(c+11319,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_rxfull qs", false,-1, 0,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_fmtempty DW", false,-1, 31,0);
        tracep->declBit(c+12470,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_fmtempty re", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_fmtempty we", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_fmtempty wd", false,-1, 0,0);
        tracep->declBus(c+11320,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_fmtempty d", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_fmtempty qe", false,-1);
        tracep->declBit(c+12470,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_fmtempty qre", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_fmtempty q", false,-1, 0,0);
        tracep->declBus(c+11320,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_fmtempty qs", false,-1, 0,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_hostidle DW", false,-1, 31,0);
        tracep->declBit(c+12470,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_hostidle re", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_hostidle we", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_hostidle wd", false,-1, 0,0);
        tracep->declBus(c+11321,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_hostidle d", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_hostidle qe", false,-1);
        tracep->declBit(c+12470,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_hostidle qre", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_hostidle q", false,-1, 0,0);
        tracep->declBus(c+11321,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_hostidle qs", false,-1, 0,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_targetidle DW", false,-1, 31,0);
        tracep->declBit(c+12470,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_targetidle re", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_targetidle we", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_targetidle wd", false,-1, 0,0);
        tracep->declBus(c+11322,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_targetidle d", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_targetidle qe", false,-1);
        tracep->declBit(c+12470,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_targetidle qre", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_targetidle q", false,-1, 0,0);
        tracep->declBus(c+11322,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_targetidle qs", false,-1, 0,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_rxempty DW", false,-1, 31,0);
        tracep->declBit(c+12470,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_rxempty re", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_rxempty we", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_rxempty wd", false,-1, 0,0);
        tracep->declBus(c+11323,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_rxempty d", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_rxempty qe", false,-1);
        tracep->declBit(c+12470,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_rxempty qre", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_rxempty q", false,-1, 0,0);
        tracep->declBus(c+11323,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_rxempty qs", false,-1, 0,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_txfull DW", false,-1, 31,0);
        tracep->declBit(c+12470,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_txfull re", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_txfull we", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_txfull wd", false,-1, 0,0);
        tracep->declBus(c+11324,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_txfull d", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_txfull qe", false,-1);
        tracep->declBit(c+12470,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_txfull qre", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_txfull q", false,-1, 0,0);
        tracep->declBus(c+11324,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_txfull qs", false,-1, 0,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_acqfull DW", false,-1, 31,0);
        tracep->declBit(c+12470,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_acqfull re", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_acqfull we", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_acqfull wd", false,-1, 0,0);
        tracep->declBus(c+11325,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_acqfull d", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_acqfull qe", false,-1);
        tracep->declBit(c+12470,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_acqfull qre", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_acqfull q", false,-1, 0,0);
        tracep->declBus(c+11325,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_acqfull qs", false,-1, 0,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_txempty DW", false,-1, 31,0);
        tracep->declBit(c+12470,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_txempty re", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_txempty we", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_txempty wd", false,-1, 0,0);
        tracep->declBus(c+11326,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_txempty d", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_txempty qe", false,-1);
        tracep->declBit(c+12470,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_txempty qre", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_txempty q", false,-1, 0,0);
        tracep->declBus(c+11326,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_txempty qs", false,-1, 0,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_acqempty DW", false,-1, 31,0);
        tracep->declBit(c+12470,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_acqempty re", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_acqempty we", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_acqempty wd", false,-1, 0,0);
        tracep->declBus(c+11327,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_acqempty d", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_acqempty qe", false,-1);
        tracep->declBit(c+12470,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_acqempty qre", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_acqempty q", false,-1, 0,0);
        tracep->declBus(c+11327,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_acqempty qs", false,-1, 0,0);
        tracep->declBus(c+14788,"Azadi_top_verilator top_verilator i2c0 u_reg u_rdata DW", false,-1, 31,0);
        tracep->declBit(c+12471,"Azadi_top_verilator top_verilator i2c0 u_reg u_rdata re", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_rdata we", false,-1);
        tracep->declBus(c+14707,"Azadi_top_verilator top_verilator i2c0 u_reg u_rdata wd", false,-1, 7,0);
        tracep->declBus(c+11328,"Azadi_top_verilator top_verilator i2c0 u_reg u_rdata d", false,-1, 7,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_rdata qe", false,-1);
        tracep->declBit(c+12471,"Azadi_top_verilator top_verilator i2c0 u_reg u_rdata qre", false,-1);
        tracep->declBus(c+14707,"Azadi_top_verilator top_verilator i2c0 u_reg u_rdata q", false,-1, 7,0);
        tracep->declBus(c+11328,"Azadi_top_verilator top_verilator i2c0 u_reg u_rdata qs", false,-1, 7,0);
        tracep->declBus(c+15015,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_fbyte DW", false,-1, 31,0);
        tracep->declBus(c+15314,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_fbyte SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14707,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_fbyte RESVAL", false,-1, 7,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_fbyte clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_fbyte rst_ni", false,-1);
        tracep->declBit(c+13012,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_fbyte we", false,-1);
        tracep->declBus(c+12472,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_fbyte wd", false,-1, 7,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_fbyte de", false,-1);
        tracep->declBus(c+14707,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_fbyte d", false,-1, 7,0);
        tracep->declBit(c+7665,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_fbyte qe", false,-1);
        tracep->declBus(c+7657,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_fbyte q", false,-1, 7,0);
        tracep->declBus(c+7657,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_fbyte qs", false,-1, 7,0);
        tracep->declBit(c+13012,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_fbyte wr_en", false,-1);
        tracep->declBus(c+12728,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_fbyte wr_data", false,-1, 7,0);
        tracep->declBus(c+15015,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_fbyte wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15314,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_fbyte wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+13012,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_fbyte wr_en_data_arb we", false,-1);
        tracep->declBus(c+12472,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_fbyte wr_en_data_arb wd", false,-1, 7,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_fbyte wr_en_data_arb de", false,-1);
        tracep->declBus(c+14707,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_fbyte wr_en_data_arb d", false,-1, 7,0);
        tracep->declBus(c+7657,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_fbyte wr_en_data_arb q", false,-1, 7,0);
        tracep->declBit(c+13012,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_fbyte wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+12728,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_fbyte wr_en_data_arb wr_data", false,-1, 7,0);
        tracep->declBus(c+7657,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_fbyte wr_en_data_arb gen_w unused_q", false,-1, 7,0);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_start DW", false,-1, 31,0);
        tracep->declBus(c+15314,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_start SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15087,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_start RESVAL", false,-1, 0,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_start clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_start rst_ni", false,-1);
        tracep->declBit(c+13013,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_start we", false,-1);
        tracep->declBus(c+12461,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_start wd", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_start de", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_start d", false,-1, 0,0);
        tracep->declBit(c+9056,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_start qe", false,-1);
        tracep->declBus(c+1695,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_start q", false,-1, 0,0);
        tracep->declBus(c+1695,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_start qs", false,-1, 0,0);
        tracep->declBit(c+13013,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_start wr_en", false,-1);
        tracep->declBus(c+12729,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_start wr_data", false,-1, 0,0);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_start wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15314,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_start wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+13013,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_start wr_en_data_arb we", false,-1);
        tracep->declBus(c+12461,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_start wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_start wr_en_data_arb de", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_start wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+1695,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_start wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+13013,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_start wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+12729,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_start wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+1695,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_start wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_stop DW", false,-1, 31,0);
        tracep->declBus(c+15314,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_stop SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15087,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_stop RESVAL", false,-1, 0,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_stop clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_stop rst_ni", false,-1);
        tracep->declBit(c+13014,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_stop we", false,-1);
        tracep->declBus(c+12462,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_stop wd", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_stop de", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_stop d", false,-1, 0,0);
        tracep->declBit(c+9057,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_stop qe", false,-1);
        tracep->declBus(c+1696,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_stop q", false,-1, 0,0);
        tracep->declBus(c+1696,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_stop qs", false,-1, 0,0);
        tracep->declBit(c+13014,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_stop wr_en", false,-1);
        tracep->declBus(c+12730,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_stop wr_data", false,-1, 0,0);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_stop wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15314,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_stop wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+13014,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_stop wr_en_data_arb we", false,-1);
        tracep->declBus(c+12462,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_stop wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_stop wr_en_data_arb de", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_stop wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+1696,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_stop wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+13014,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_stop wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+12730,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_stop wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+1696,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_stop wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_read DW", false,-1, 31,0);
        tracep->declBus(c+15314,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_read SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15087,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_read RESVAL", false,-1, 0,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_read clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_read rst_ni", false,-1);
        tracep->declBit(c+13015,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_read we", false,-1);
        tracep->declBus(c+12463,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_read wd", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_read de", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_read d", false,-1, 0,0);
        tracep->declBit(c+9058,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_read qe", false,-1);
        tracep->declBus(c+1697,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_read q", false,-1, 0,0);
        tracep->declBus(c+1697,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_read qs", false,-1, 0,0);
        tracep->declBit(c+13015,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_read wr_en", false,-1);
        tracep->declBus(c+12731,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_read wr_data", false,-1, 0,0);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_read wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15314,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_read wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+13015,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_read wr_en_data_arb we", false,-1);
        tracep->declBus(c+12463,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_read wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_read wr_en_data_arb de", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_read wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+1697,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_read wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+13015,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_read wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+12731,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_read wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+1697,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_read wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_rcont DW", false,-1, 31,0);
        tracep->declBus(c+15314,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_rcont SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15087,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_rcont RESVAL", false,-1, 0,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_rcont clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_rcont rst_ni", false,-1);
        tracep->declBit(c+13016,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_rcont we", false,-1);
        tracep->declBus(c+12464,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_rcont wd", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_rcont de", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_rcont d", false,-1, 0,0);
        tracep->declBit(c+9059,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_rcont qe", false,-1);
        tracep->declBus(c+1698,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_rcont q", false,-1, 0,0);
        tracep->declBus(c+1698,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_rcont qs", false,-1, 0,0);
        tracep->declBit(c+13016,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_rcont wr_en", false,-1);
        tracep->declBus(c+12732,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_rcont wr_data", false,-1, 0,0);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_rcont wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15314,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_rcont wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+13016,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_rcont wr_en_data_arb we", false,-1);
        tracep->declBus(c+12464,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_rcont wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_rcont wr_en_data_arb de", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_rcont wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+1698,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_rcont wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+13016,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_rcont wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+12732,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_rcont wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+1698,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_rcont wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_nakok DW", false,-1, 31,0);
        tracep->declBus(c+15314,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_nakok SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15087,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_nakok RESVAL", false,-1, 0,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_nakok clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_nakok rst_ni", false,-1);
        tracep->declBit(c+13017,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_nakok we", false,-1);
        tracep->declBus(c+12465,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_nakok wd", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_nakok de", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_nakok d", false,-1, 0,0);
        tracep->declBit(c+9060,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_nakok qe", false,-1);
        tracep->declBus(c+1699,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_nakok q", false,-1, 0,0);
        tracep->declBus(c+1699,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_nakok qs", false,-1, 0,0);
        tracep->declBit(c+13017,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_nakok wr_en", false,-1);
        tracep->declBus(c+12733,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_nakok wr_data", false,-1, 0,0);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_nakok wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15314,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_nakok wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+13017,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_nakok wr_en_data_arb we", false,-1);
        tracep->declBus(c+12465,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_nakok wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_nakok wr_en_data_arb de", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_nakok wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+1699,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_nakok wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+13017,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_nakok wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+12733,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_nakok wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+1699,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_nakok wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxrst DW", false,-1, 31,0);
        tracep->declBus(c+15314,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxrst SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15087,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxrst RESVAL", false,-1, 0,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxrst clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxrst rst_ni", false,-1);
        tracep->declBit(c+13018,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxrst we", false,-1);
        tracep->declBus(c+12453,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxrst wd", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxrst de", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxrst d", false,-1, 0,0);
        tracep->declBit(c+9061,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxrst qe", false,-1);
        tracep->declBus(c+1700,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxrst q", false,-1, 0,0);
        tracep->declBus(c+1700,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxrst qs", false,-1, 0,0);
        tracep->declBit(c+13018,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxrst wr_en", false,-1);
        tracep->declBus(c+12734,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxrst wr_data", false,-1, 0,0);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxrst wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15314,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxrst wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+13018,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxrst wr_en_data_arb we", false,-1);
        tracep->declBus(c+12453,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxrst wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxrst wr_en_data_arb de", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxrst wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+1700,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxrst wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+13018,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxrst wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+12734,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxrst wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+1700,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxrst wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtrst DW", false,-1, 31,0);
        tracep->declBus(c+15314,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtrst SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15087,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtrst RESVAL", false,-1, 0,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtrst clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtrst rst_ni", false,-1);
        tracep->declBit(c+13019,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtrst we", false,-1);
        tracep->declBus(c+12454,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtrst wd", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtrst de", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtrst d", false,-1, 0,0);
        tracep->declBit(c+9062,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtrst qe", false,-1);
        tracep->declBus(c+1701,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtrst q", false,-1, 0,0);
        tracep->declBus(c+1701,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtrst qs", false,-1, 0,0);
        tracep->declBit(c+13019,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtrst wr_en", false,-1);
        tracep->declBus(c+12735,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtrst wr_data", false,-1, 0,0);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtrst wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15314,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtrst wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+13019,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtrst wr_en_data_arb we", false,-1);
        tracep->declBus(c+12454,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtrst wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtrst wr_en_data_arb de", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtrst wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+1701,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtrst wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+13019,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtrst wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+12735,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtrst wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+1701,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtrst wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxilvl DW", false,-1, 31,0);
        tracep->declBus(c+15086,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxilvl SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14794,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxilvl RESVAL", false,-1, 2,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxilvl clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxilvl rst_ni", false,-1);
        tracep->declBit(c+13020,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxilvl we", false,-1);
        tracep->declBus(c+12473,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxilvl wd", false,-1, 2,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxilvl de", false,-1);
        tracep->declBus(c+14794,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxilvl d", false,-1, 2,0);
        tracep->declBit(c+9063,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxilvl qe", false,-1);
        tracep->declBus(c+7635,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxilvl q", false,-1, 2,0);
        tracep->declBus(c+7635,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxilvl qs", false,-1, 2,0);
        tracep->declBit(c+13020,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxilvl wr_en", false,-1);
        tracep->declBus(c+12736,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxilvl wr_data", false,-1, 2,0);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxilvl wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15086,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxilvl wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+13020,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxilvl wr_en_data_arb we", false,-1);
        tracep->declBus(c+12473,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxilvl wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxilvl wr_en_data_arb de", false,-1);
        tracep->declBus(c+14794,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxilvl wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+7635,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxilvl wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+13020,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxilvl wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+12736,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxilvl wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+7635,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxilvl wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+14937,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtilvl DW", false,-1, 31,0);
        tracep->declBus(c+15086,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtilvl SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14720,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtilvl RESVAL", false,-1, 1,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtilvl clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtilvl rst_ni", false,-1);
        tracep->declBit(c+13021,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtilvl we", false,-1);
        tracep->declBus(c+12474,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtilvl wd", false,-1, 1,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtilvl de", false,-1);
        tracep->declBus(c+14720,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtilvl d", false,-1, 1,0);
        tracep->declBit(c+9064,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtilvl qe", false,-1);
        tracep->declBus(c+7636,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtilvl q", false,-1, 1,0);
        tracep->declBus(c+7636,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtilvl qs", false,-1, 1,0);
        tracep->declBit(c+13021,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtilvl wr_en", false,-1);
        tracep->declBus(c+12737,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtilvl wr_data", false,-1, 1,0);
        tracep->declBus(c+14937,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtilvl wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15086,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtilvl wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+13021,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtilvl wr_en_data_arb we", false,-1);
        tracep->declBus(c+12474,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtilvl wr_en_data_arb wd", false,-1, 1,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtilvl wr_en_data_arb de", false,-1);
        tracep->declBus(c+14720,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtilvl wr_en_data_arb d", false,-1, 1,0);
        tracep->declBus(c+7636,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtilvl wr_en_data_arb q", false,-1, 1,0);
        tracep->declBit(c+13021,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtilvl wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+12737,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtilvl wr_en_data_arb wr_data", false,-1, 1,0);
        tracep->declBus(c+7636,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtilvl wr_en_data_arb gen_w unused_q", false,-1, 1,0);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_acqrst DW", false,-1, 31,0);
        tracep->declBus(c+15314,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_acqrst SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15087,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_acqrst RESVAL", false,-1, 0,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_acqrst clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_acqrst rst_ni", false,-1);
        tracep->declBit(c+13022,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_acqrst we", false,-1);
        tracep->declBus(c+12460,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_acqrst wd", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_acqrst de", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_acqrst d", false,-1, 0,0);
        tracep->declBit(c+9065,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_acqrst qe", false,-1);
        tracep->declBus(c+1702,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_acqrst q", false,-1, 0,0);
        tracep->declBus(c+1702,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_acqrst qs", false,-1, 0,0);
        tracep->declBit(c+13022,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_acqrst wr_en", false,-1);
        tracep->declBus(c+12738,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_acqrst wr_data", false,-1, 0,0);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_acqrst wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15314,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_acqrst wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+13022,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_acqrst wr_en_data_arb we", false,-1);
        tracep->declBus(c+12460,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_acqrst wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_acqrst wr_en_data_arb de", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_acqrst wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+1702,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_acqrst wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+13022,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_acqrst wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+12738,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_acqrst wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+1702,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_acqrst wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_txrst DW", false,-1, 31,0);
        tracep->declBus(c+15314,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_txrst SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15087,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_txrst RESVAL", false,-1, 0,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_txrst clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_txrst rst_ni", false,-1);
        tracep->declBit(c+13023,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_txrst we", false,-1);
        tracep->declBus(c+12461,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_txrst wd", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_txrst de", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_txrst d", false,-1, 0,0);
        tracep->declBit(c+11172,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_txrst qe", false,-1);
        tracep->declBus(c+1703,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_txrst q", false,-1, 0,0);
        tracep->declBus(c+1703,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_txrst qs", false,-1, 0,0);
        tracep->declBit(c+13023,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_txrst wr_en", false,-1);
        tracep->declBus(c+12739,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_txrst wr_data", false,-1, 0,0);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_txrst wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15314,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_txrst wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+13023,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_txrst wr_en_data_arb we", false,-1);
        tracep->declBus(c+12461,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_txrst wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_txrst wr_en_data_arb de", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_txrst wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+1703,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_txrst wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+13023,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_txrst wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+12739,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_txrst wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+1703,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_txrst wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+14764,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_status_fmtlvl DW", false,-1, 31,0);
        tracep->declBit(c+12475,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_status_fmtlvl re", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_status_fmtlvl we", false,-1);
        tracep->declBus(c+14722,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_status_fmtlvl wd", false,-1, 5,0);
        tracep->declBus(c+11329,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_status_fmtlvl d", false,-1, 5,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_status_fmtlvl qe", false,-1);
        tracep->declBit(c+12475,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_status_fmtlvl qre", false,-1);
        tracep->declBus(c+14722,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_status_fmtlvl q", false,-1, 5,0);
        tracep->declBus(c+11329,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_status_fmtlvl qs", false,-1, 5,0);
        tracep->declBus(c+14764,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_status_txlvl DW", false,-1, 31,0);
        tracep->declBit(c+12475,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_status_txlvl re", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_status_txlvl we", false,-1);
        tracep->declBus(c+14722,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_status_txlvl wd", false,-1, 5,0);
        tracep->declBus(c+11330,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_status_txlvl d", false,-1, 5,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_status_txlvl qe", false,-1);
        tracep->declBit(c+12475,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_status_txlvl qre", false,-1);
        tracep->declBus(c+14722,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_status_txlvl q", false,-1, 5,0);
        tracep->declBus(c+11330,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_status_txlvl qs", false,-1, 5,0);
        tracep->declBus(c+14764,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_status_rxlvl DW", false,-1, 31,0);
        tracep->declBit(c+12475,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_status_rxlvl re", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_status_rxlvl we", false,-1);
        tracep->declBus(c+14722,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_status_rxlvl wd", false,-1, 5,0);
        tracep->declBus(c+11331,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_status_rxlvl d", false,-1, 5,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_status_rxlvl qe", false,-1);
        tracep->declBit(c+12475,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_status_rxlvl qre", false,-1);
        tracep->declBus(c+14722,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_status_rxlvl q", false,-1, 5,0);
        tracep->declBus(c+11331,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_status_rxlvl qs", false,-1, 5,0);
        tracep->declBus(c+14764,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_status_acqlvl DW", false,-1, 31,0);
        tracep->declBit(c+12475,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_status_acqlvl re", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_status_acqlvl we", false,-1);
        tracep->declBus(c+14722,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_status_acqlvl wd", false,-1, 5,0);
        tracep->declBus(c+11332,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_status_acqlvl d", false,-1, 5,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_status_acqlvl qe", false,-1);
        tracep->declBit(c+12475,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_status_acqlvl qre", false,-1);
        tracep->declBus(c+14722,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_status_acqlvl q", false,-1, 5,0);
        tracep->declBus(c+11332,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_status_acqlvl qs", false,-1, 5,0);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_txovrden DW", false,-1, 31,0);
        tracep->declBus(c+15086,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_txovrden SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15087,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_txovrden RESVAL", false,-1, 0,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_txovrden clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_txovrden rst_ni", false,-1);
        tracep->declBit(c+13024,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_txovrden we", false,-1);
        tracep->declBus(c+12453,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_txovrden wd", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_txovrden de", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_txovrden d", false,-1, 0,0);
        tracep->declBit(c+11425,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_txovrden qe", false,-1);
        tracep->declBus(c+1689,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_txovrden q", false,-1, 0,0);
        tracep->declBus(c+1689,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_txovrden qs", false,-1, 0,0);
        tracep->declBit(c+13024,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_txovrden wr_en", false,-1);
        tracep->declBus(c+12740,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_txovrden wr_data", false,-1, 0,0);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_txovrden wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15086,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_txovrden wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+13024,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_txovrden wr_en_data_arb we", false,-1);
        tracep->declBus(c+12453,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_txovrden wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_txovrden wr_en_data_arb de", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_txovrden wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+1689,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_txovrden wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+13024,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_txovrden wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+12740,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_txovrden wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+1689,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_txovrden wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sclval DW", false,-1, 31,0);
        tracep->declBus(c+15086,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sclval SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15087,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sclval RESVAL", false,-1, 0,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sclval clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sclval rst_ni", false,-1);
        tracep->declBit(c+13025,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sclval we", false,-1);
        tracep->declBus(c+12454,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sclval wd", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sclval de", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sclval d", false,-1, 0,0);
        tracep->declBit(c+11067,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sclval qe", false,-1);
        tracep->declBus(c+7637,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sclval q", false,-1, 0,0);
        tracep->declBus(c+7637,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sclval qs", false,-1, 0,0);
        tracep->declBit(c+13025,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sclval wr_en", false,-1);
        tracep->declBus(c+12741,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sclval wr_data", false,-1, 0,0);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sclval wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15086,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sclval wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+13025,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sclval wr_en_data_arb we", false,-1);
        tracep->declBus(c+12454,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sclval wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sclval wr_en_data_arb de", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sclval wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+7637,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sclval wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+13025,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sclval wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+12741,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sclval wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+7637,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sclval wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sdaval DW", false,-1, 31,0);
        tracep->declBus(c+15086,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sdaval SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15087,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sdaval RESVAL", false,-1, 0,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sdaval clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sdaval rst_ni", false,-1);
        tracep->declBit(c+13026,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sdaval we", false,-1);
        tracep->declBus(c+12455,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sdaval wd", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sdaval de", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sdaval d", false,-1, 0,0);
        tracep->declBit(c+11068,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sdaval qe", false,-1);
        tracep->declBus(c+7638,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sdaval q", false,-1, 0,0);
        tracep->declBus(c+7638,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sdaval qs", false,-1, 0,0);
        tracep->declBit(c+13026,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sdaval wr_en", false,-1);
        tracep->declBus(c+12742,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sdaval wr_data", false,-1, 0,0);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sdaval wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15086,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sdaval wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+13026,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sdaval wr_en_data_arb we", false,-1);
        tracep->declBus(c+12455,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sdaval wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sdaval wr_en_data_arb de", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sdaval wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+7638,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sdaval wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+13026,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sdaval wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+12742,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sdaval wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+7638,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sdaval wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+14787,"Azadi_top_verilator top_verilator i2c0 u_reg u_val_scl_rx DW", false,-1, 31,0);
        tracep->declBit(c+12476,"Azadi_top_verilator top_verilator i2c0 u_reg u_val_scl_rx re", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_val_scl_rx we", false,-1);
        tracep->declBus(c+15313,"Azadi_top_verilator top_verilator i2c0 u_reg u_val_scl_rx wd", false,-1, 15,0);
        tracep->declBus(c+11333,"Azadi_top_verilator top_verilator i2c0 u_reg u_val_scl_rx d", false,-1, 15,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_val_scl_rx qe", false,-1);
        tracep->declBit(c+12476,"Azadi_top_verilator top_verilator i2c0 u_reg u_val_scl_rx qre", false,-1);
        tracep->declBus(c+15313,"Azadi_top_verilator top_verilator i2c0 u_reg u_val_scl_rx q", false,-1, 15,0);
        tracep->declBus(c+11333,"Azadi_top_verilator top_verilator i2c0 u_reg u_val_scl_rx qs", false,-1, 15,0);
        tracep->declBus(c+14787,"Azadi_top_verilator top_verilator i2c0 u_reg u_val_sda_rx DW", false,-1, 31,0);
        tracep->declBit(c+12476,"Azadi_top_verilator top_verilator i2c0 u_reg u_val_sda_rx re", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_val_sda_rx we", false,-1);
        tracep->declBus(c+15313,"Azadi_top_verilator top_verilator i2c0 u_reg u_val_sda_rx wd", false,-1, 15,0);
        tracep->declBus(c+11334,"Azadi_top_verilator top_verilator i2c0 u_reg u_val_sda_rx d", false,-1, 15,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_val_sda_rx qe", false,-1);
        tracep->declBit(c+12476,"Azadi_top_verilator top_verilator i2c0 u_reg u_val_sda_rx qre", false,-1);
        tracep->declBus(c+15313,"Azadi_top_verilator top_verilator i2c0 u_reg u_val_sda_rx q", false,-1, 15,0);
        tracep->declBus(c+11334,"Azadi_top_verilator top_verilator i2c0 u_reg u_val_sda_rx qs", false,-1, 15,0);
        tracep->declBus(c+15207,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_thigh DW", false,-1, 31,0);
        tracep->declBus(c+15086,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_thigh SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15313,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_thigh RESVAL", false,-1, 15,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_thigh clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_thigh rst_ni", false,-1);
        tracep->declBit(c+13027,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_thigh we", false,-1);
        tracep->declBus(c+12477,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_thigh wd", false,-1, 15,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_thigh de", false,-1);
        tracep->declBus(c+15313,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_thigh d", false,-1, 15,0);
        tracep->declBit(c+11069,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_thigh qe", false,-1);
        tracep->declBus(c+7639,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_thigh q", false,-1, 15,0);
        tracep->declBus(c+7639,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_thigh qs", false,-1, 15,0);
        tracep->declBit(c+13027,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_thigh wr_en", false,-1);
        tracep->declBus(c+12743,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_thigh wr_data", false,-1, 15,0);
        tracep->declBus(c+15207,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_thigh wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15086,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_thigh wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+13027,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_thigh wr_en_data_arb we", false,-1);
        tracep->declBus(c+12477,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_thigh wr_en_data_arb wd", false,-1, 15,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_thigh wr_en_data_arb de", false,-1);
        tracep->declBus(c+15313,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_thigh wr_en_data_arb d", false,-1, 15,0);
        tracep->declBus(c+7639,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_thigh wr_en_data_arb q", false,-1, 15,0);
        tracep->declBit(c+13027,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_thigh wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+12743,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_thigh wr_en_data_arb wr_data", false,-1, 15,0);
        tracep->declBus(c+7639,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_thigh wr_en_data_arb gen_w unused_q", false,-1, 15,0);
        tracep->declBus(c+15207,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_tlow DW", false,-1, 31,0);
        tracep->declBus(c+15086,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_tlow SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15313,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_tlow RESVAL", false,-1, 15,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_tlow clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_tlow rst_ni", false,-1);
        tracep->declBit(c+13028,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_tlow we", false,-1);
        tracep->declBus(c+12478,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_tlow wd", false,-1, 15,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_tlow de", false,-1);
        tracep->declBus(c+15313,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_tlow d", false,-1, 15,0);
        tracep->declBit(c+11070,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_tlow qe", false,-1);
        tracep->declBus(c+7640,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_tlow q", false,-1, 15,0);
        tracep->declBus(c+7640,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_tlow qs", false,-1, 15,0);
        tracep->declBit(c+13028,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_tlow wr_en", false,-1);
        tracep->declBus(c+12744,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_tlow wr_data", false,-1, 15,0);
        tracep->declBus(c+15207,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_tlow wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15086,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_tlow wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+13028,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_tlow wr_en_data_arb we", false,-1);
        tracep->declBus(c+12478,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_tlow wr_en_data_arb wd", false,-1, 15,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_tlow wr_en_data_arb de", false,-1);
        tracep->declBus(c+15313,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_tlow wr_en_data_arb d", false,-1, 15,0);
        tracep->declBus(c+7640,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_tlow wr_en_data_arb q", false,-1, 15,0);
        tracep->declBit(c+13028,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_tlow wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+12744,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_tlow wr_en_data_arb wr_data", false,-1, 15,0);
        tracep->declBus(c+7640,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_tlow wr_en_data_arb gen_w unused_q", false,-1, 15,0);
        tracep->declBus(c+15207,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_r DW", false,-1, 31,0);
        tracep->declBus(c+15086,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_r SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15313,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_r RESVAL", false,-1, 15,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_r clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_r rst_ni", false,-1);
        tracep->declBit(c+13029,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_r we", false,-1);
        tracep->declBus(c+12477,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_r wd", false,-1, 15,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_r de", false,-1);
        tracep->declBus(c+15313,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_r d", false,-1, 15,0);
        tracep->declBit(c+11071,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_r qe", false,-1);
        tracep->declBus(c+7641,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_r q", false,-1, 15,0);
        tracep->declBus(c+7641,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_r qs", false,-1, 15,0);
        tracep->declBit(c+13029,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_r wr_en", false,-1);
        tracep->declBus(c+12745,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_r wr_data", false,-1, 15,0);
        tracep->declBus(c+15207,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_r wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15086,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_r wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+13029,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_r wr_en_data_arb we", false,-1);
        tracep->declBus(c+12477,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_r wr_en_data_arb wd", false,-1, 15,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_r wr_en_data_arb de", false,-1);
        tracep->declBus(c+15313,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_r wr_en_data_arb d", false,-1, 15,0);
        tracep->declBus(c+7641,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_r wr_en_data_arb q", false,-1, 15,0);
        tracep->declBit(c+13029,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_r wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+12745,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_r wr_en_data_arb wr_data", false,-1, 15,0);
        tracep->declBus(c+7641,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_r wr_en_data_arb gen_w unused_q", false,-1, 15,0);
        tracep->declBus(c+15207,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_f DW", false,-1, 31,0);
        tracep->declBus(c+15086,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_f SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15313,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_f RESVAL", false,-1, 15,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_f clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_f rst_ni", false,-1);
        tracep->declBit(c+13030,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_f we", false,-1);
        tracep->declBus(c+12478,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_f wd", false,-1, 15,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_f de", false,-1);
        tracep->declBus(c+15313,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_f d", false,-1, 15,0);
        tracep->declBit(c+11072,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_f qe", false,-1);
        tracep->declBus(c+7642,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_f q", false,-1, 15,0);
        tracep->declBus(c+7642,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_f qs", false,-1, 15,0);
        tracep->declBit(c+13030,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_f wr_en", false,-1);
        tracep->declBus(c+12746,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_f wr_data", false,-1, 15,0);
        tracep->declBus(c+15207,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_f wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15086,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_f wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+13030,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_f wr_en_data_arb we", false,-1);
        tracep->declBus(c+12478,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_f wr_en_data_arb wd", false,-1, 15,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_f wr_en_data_arb de", false,-1);
        tracep->declBus(c+15313,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_f wr_en_data_arb d", false,-1, 15,0);
        tracep->declBus(c+7642,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_f wr_en_data_arb q", false,-1, 15,0);
        tracep->declBit(c+13030,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_f wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+12746,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_f wr_en_data_arb wr_data", false,-1, 15,0);
        tracep->declBus(c+7642,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_f wr_en_data_arb gen_w unused_q", false,-1, 15,0);
        tracep->declBus(c+15207,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_tsu_sta DW", false,-1, 31,0);
        tracep->declBus(c+15086,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_tsu_sta SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15313,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_tsu_sta RESVAL", false,-1, 15,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_tsu_sta clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_tsu_sta rst_ni", false,-1);
        tracep->declBit(c+13031,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_tsu_sta we", false,-1);
        tracep->declBus(c+12477,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_tsu_sta wd", false,-1, 15,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_tsu_sta de", false,-1);
        tracep->declBus(c+15313,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_tsu_sta d", false,-1, 15,0);
        tracep->declBit(c+11426,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_tsu_sta qe", false,-1);
        tracep->declBus(c+7643,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_tsu_sta q", false,-1, 15,0);
        tracep->declBus(c+7643,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_tsu_sta qs", false,-1, 15,0);
        tracep->declBit(c+13031,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_tsu_sta wr_en", false,-1);
        tracep->declBus(c+12747,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_tsu_sta wr_data", false,-1, 15,0);
        tracep->declBus(c+15207,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_tsu_sta wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15086,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_tsu_sta wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+13031,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_tsu_sta wr_en_data_arb we", false,-1);
        tracep->declBus(c+12477,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_tsu_sta wr_en_data_arb wd", false,-1, 15,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_tsu_sta wr_en_data_arb de", false,-1);
        tracep->declBus(c+15313,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_tsu_sta wr_en_data_arb d", false,-1, 15,0);
        tracep->declBus(c+7643,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_tsu_sta wr_en_data_arb q", false,-1, 15,0);
        tracep->declBit(c+13031,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_tsu_sta wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+12747,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_tsu_sta wr_en_data_arb wr_data", false,-1, 15,0);
        tracep->declBus(c+7643,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_tsu_sta wr_en_data_arb gen_w unused_q", false,-1, 15,0);
        tracep->declBus(c+15207,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_thd_sta DW", false,-1, 31,0);
        tracep->declBus(c+15086,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_thd_sta SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15313,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_thd_sta RESVAL", false,-1, 15,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_thd_sta clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_thd_sta rst_ni", false,-1);
        tracep->declBit(c+13032,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_thd_sta we", false,-1);
        tracep->declBus(c+12478,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_thd_sta wd", false,-1, 15,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_thd_sta de", false,-1);
        tracep->declBus(c+15313,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_thd_sta d", false,-1, 15,0);
        tracep->declBit(c+11427,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_thd_sta qe", false,-1);
        tracep->declBus(c+7644,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_thd_sta q", false,-1, 15,0);
        tracep->declBus(c+7644,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_thd_sta qs", false,-1, 15,0);
        tracep->declBit(c+13032,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_thd_sta wr_en", false,-1);
        tracep->declBus(c+12748,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_thd_sta wr_data", false,-1, 15,0);
        tracep->declBus(c+15207,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_thd_sta wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15086,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_thd_sta wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+13032,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_thd_sta wr_en_data_arb we", false,-1);
        tracep->declBus(c+12478,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_thd_sta wr_en_data_arb wd", false,-1, 15,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_thd_sta wr_en_data_arb de", false,-1);
        tracep->declBus(c+15313,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_thd_sta wr_en_data_arb d", false,-1, 15,0);
        tracep->declBus(c+7644,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_thd_sta wr_en_data_arb q", false,-1, 15,0);
        tracep->declBit(c+13032,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_thd_sta wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+12748,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_thd_sta wr_en_data_arb wr_data", false,-1, 15,0);
        tracep->declBus(c+7644,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_thd_sta wr_en_data_arb gen_w unused_q", false,-1, 15,0);
        tracep->declBus(c+15207,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_tsu_dat DW", false,-1, 31,0);
        tracep->declBus(c+15086,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_tsu_dat SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15313,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_tsu_dat RESVAL", false,-1, 15,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_tsu_dat clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_tsu_dat rst_ni", false,-1);
        tracep->declBit(c+13033,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_tsu_dat we", false,-1);
        tracep->declBus(c+12477,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_tsu_dat wd", false,-1, 15,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_tsu_dat de", false,-1);
        tracep->declBus(c+15313,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_tsu_dat d", false,-1, 15,0);
        tracep->declBit(c+11428,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_tsu_dat qe", false,-1);
        tracep->declBus(c+7645,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_tsu_dat q", false,-1, 15,0);
        tracep->declBus(c+7645,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_tsu_dat qs", false,-1, 15,0);
        tracep->declBit(c+13033,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_tsu_dat wr_en", false,-1);
        tracep->declBus(c+12749,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_tsu_dat wr_data", false,-1, 15,0);
        tracep->declBus(c+15207,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_tsu_dat wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15086,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_tsu_dat wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+13033,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_tsu_dat wr_en_data_arb we", false,-1);
        tracep->declBus(c+12477,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_tsu_dat wr_en_data_arb wd", false,-1, 15,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_tsu_dat wr_en_data_arb de", false,-1);
        tracep->declBus(c+15313,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_tsu_dat wr_en_data_arb d", false,-1, 15,0);
        tracep->declBus(c+7645,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_tsu_dat wr_en_data_arb q", false,-1, 15,0);
        tracep->declBit(c+13033,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_tsu_dat wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+12749,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_tsu_dat wr_en_data_arb wr_data", false,-1, 15,0);
        tracep->declBus(c+7645,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_tsu_dat wr_en_data_arb gen_w unused_q", false,-1, 15,0);
        tracep->declBus(c+15207,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_thd_dat DW", false,-1, 31,0);
        tracep->declBus(c+15086,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_thd_dat SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15313,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_thd_dat RESVAL", false,-1, 15,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_thd_dat clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_thd_dat rst_ni", false,-1);
        tracep->declBit(c+13034,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_thd_dat we", false,-1);
        tracep->declBus(c+12478,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_thd_dat wd", false,-1, 15,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_thd_dat de", false,-1);
        tracep->declBus(c+15313,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_thd_dat d", false,-1, 15,0);
        tracep->declBit(c+11429,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_thd_dat qe", false,-1);
        tracep->declBus(c+7646,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_thd_dat q", false,-1, 15,0);
        tracep->declBus(c+7646,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_thd_dat qs", false,-1, 15,0);
        tracep->declBit(c+13034,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_thd_dat wr_en", false,-1);
        tracep->declBus(c+12750,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_thd_dat wr_data", false,-1, 15,0);
        tracep->declBus(c+15207,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_thd_dat wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15086,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_thd_dat wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+13034,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_thd_dat wr_en_data_arb we", false,-1);
        tracep->declBus(c+12478,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_thd_dat wr_en_data_arb wd", false,-1, 15,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_thd_dat wr_en_data_arb de", false,-1);
        tracep->declBus(c+15313,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_thd_dat wr_en_data_arb d", false,-1, 15,0);
        tracep->declBus(c+7646,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_thd_dat wr_en_data_arb q", false,-1, 15,0);
        tracep->declBit(c+13034,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_thd_dat wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+12750,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_thd_dat wr_en_data_arb wr_data", false,-1, 15,0);
        tracep->declBus(c+7646,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_thd_dat wr_en_data_arb gen_w unused_q", false,-1, 15,0);
        tracep->declBus(c+15207,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_tsu_sto DW", false,-1, 31,0);
        tracep->declBus(c+15086,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_tsu_sto SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15313,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_tsu_sto RESVAL", false,-1, 15,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_tsu_sto clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_tsu_sto rst_ni", false,-1);
        tracep->declBit(c+13035,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_tsu_sto we", false,-1);
        tracep->declBus(c+12477,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_tsu_sto wd", false,-1, 15,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_tsu_sto de", false,-1);
        tracep->declBus(c+15313,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_tsu_sto d", false,-1, 15,0);
        tracep->declBit(c+11073,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_tsu_sto qe", false,-1);
        tracep->declBus(c+7647,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_tsu_sto q", false,-1, 15,0);
        tracep->declBus(c+7647,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_tsu_sto qs", false,-1, 15,0);
        tracep->declBit(c+13035,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_tsu_sto wr_en", false,-1);
        tracep->declBus(c+12751,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_tsu_sto wr_data", false,-1, 15,0);
        tracep->declBus(c+15207,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_tsu_sto wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15086,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_tsu_sto wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+13035,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_tsu_sto wr_en_data_arb we", false,-1);
        tracep->declBus(c+12477,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_tsu_sto wr_en_data_arb wd", false,-1, 15,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_tsu_sto wr_en_data_arb de", false,-1);
        tracep->declBus(c+15313,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_tsu_sto wr_en_data_arb d", false,-1, 15,0);
        tracep->declBus(c+7647,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_tsu_sto wr_en_data_arb q", false,-1, 15,0);
        tracep->declBit(c+13035,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_tsu_sto wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+12751,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_tsu_sto wr_en_data_arb wr_data", false,-1, 15,0);
        tracep->declBus(c+7647,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_tsu_sto wr_en_data_arb gen_w unused_q", false,-1, 15,0);
        tracep->declBus(c+15207,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_t_buf DW", false,-1, 31,0);
        tracep->declBus(c+15086,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_t_buf SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15313,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_t_buf RESVAL", false,-1, 15,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_t_buf clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_t_buf rst_ni", false,-1);
        tracep->declBit(c+13036,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_t_buf we", false,-1);
        tracep->declBus(c+12478,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_t_buf wd", false,-1, 15,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_t_buf de", false,-1);
        tracep->declBus(c+15313,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_t_buf d", false,-1, 15,0);
        tracep->declBit(c+11074,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_t_buf qe", false,-1);
        tracep->declBus(c+7648,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_t_buf q", false,-1, 15,0);
        tracep->declBus(c+7648,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_t_buf qs", false,-1, 15,0);
        tracep->declBit(c+13036,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_t_buf wr_en", false,-1);
        tracep->declBus(c+12752,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_t_buf wr_data", false,-1, 15,0);
        tracep->declBus(c+15207,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_t_buf wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15086,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_t_buf wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+13036,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_t_buf wr_en_data_arb we", false,-1);
        tracep->declBus(c+12478,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_t_buf wr_en_data_arb wd", false,-1, 15,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_t_buf wr_en_data_arb de", false,-1);
        tracep->declBus(c+15313,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_t_buf wr_en_data_arb d", false,-1, 15,0);
        tracep->declBus(c+7648,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_t_buf wr_en_data_arb q", false,-1, 15,0);
        tracep->declBit(c+13036,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_t_buf wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+12752,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_t_buf wr_en_data_arb wr_data", false,-1, 15,0);
        tracep->declBus(c+7648,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_t_buf wr_en_data_arb gen_w unused_q", false,-1, 15,0);
        tracep->declBus(c+15220,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_val DW", false,-1, 31,0);
        tracep->declBus(c+15086,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_val SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15316,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_val RESVAL", false,-1, 30,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_val clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_val rst_ni", false,-1);
        tracep->declBit(c+13037,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_val we", false,-1);
        tracep->declBus(c+12479,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_val wd", false,-1, 30,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_val de", false,-1);
        tracep->declBus(c+15316,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_val d", false,-1, 30,0);
        tracep->declBit(c+11075,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_val qe", false,-1);
        tracep->declBus(c+7649,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_val q", false,-1, 30,0);
        tracep->declBus(c+7649,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_val qs", false,-1, 30,0);
        tracep->declBit(c+13037,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_val wr_en", false,-1);
        tracep->declBus(c+12753,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_val wr_data", false,-1, 30,0);
        tracep->declBus(c+15220,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_val wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15086,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_val wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+13037,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_val wr_en_data_arb we", false,-1);
        tracep->declBus(c+12479,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_val wr_en_data_arb wd", false,-1, 30,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_val wr_en_data_arb de", false,-1);
        tracep->declBus(c+15316,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_val wr_en_data_arb d", false,-1, 30,0);
        tracep->declBus(c+7649,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_val wr_en_data_arb q", false,-1, 30,0);
        tracep->declBit(c+13037,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_val wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+12753,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_val wr_en_data_arb wr_data", false,-1, 30,0);
        tracep->declBus(c+7649,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_val wr_en_data_arb gen_w unused_q", false,-1, 30,0);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_en DW", false,-1, 31,0);
        tracep->declBus(c+15086,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_en SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15087,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_en RESVAL", false,-1, 0,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_en clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_en rst_ni", false,-1);
        tracep->declBit(c+13038,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_en we", false,-1);
        tracep->declBus(c+12480,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_en wd", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_en de", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_en d", false,-1, 0,0);
        tracep->declBit(c+11076,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_en qe", false,-1);
        tracep->declBus(c+1690,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_en q", false,-1, 0,0);
        tracep->declBus(c+1690,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_en qs", false,-1, 0,0);
        tracep->declBit(c+13038,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_en wr_en", false,-1);
        tracep->declBus(c+12754,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_en wr_data", false,-1, 0,0);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_en wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15086,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_en wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+13038,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_en wr_en_data_arb we", false,-1);
        tracep->declBus(c+12480,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_en wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_en wr_en_data_arb de", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_en wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+1690,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_en wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+13038,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_en wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+12754,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_en wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+1690,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_en wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+15196,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address0 DW", false,-1, 31,0);
        tracep->declBus(c+15086,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address0 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15317,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address0 RESVAL", false,-1, 6,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address0 clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address0 rst_ni", false,-1);
        tracep->declBit(c+13039,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address0 we", false,-1);
        tracep->declBus(c+12481,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address0 wd", false,-1, 6,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address0 de", false,-1);
        tracep->declBus(c+15317,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address0 d", false,-1, 6,0);
        tracep->declBit(c+11077,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address0 qe", false,-1);
        tracep->declBus(c+1691,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address0 q", false,-1, 6,0);
        tracep->declBus(c+1691,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address0 qs", false,-1, 6,0);
        tracep->declBit(c+13039,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address0 wr_en", false,-1);
        tracep->declBus(c+12755,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address0 wr_data", false,-1, 6,0);
        tracep->declBus(c+15196,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address0 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15086,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address0 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+13039,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address0 wr_en_data_arb we", false,-1);
        tracep->declBus(c+12481,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address0 wr_en_data_arb wd", false,-1, 6,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address0 wr_en_data_arb de", false,-1);
        tracep->declBus(c+15317,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address0 wr_en_data_arb d", false,-1, 6,0);
        tracep->declBus(c+1691,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address0 wr_en_data_arb q", false,-1, 6,0);
        tracep->declBit(c+13039,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address0 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+12755,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address0 wr_en_data_arb wr_data", false,-1, 6,0);
        tracep->declBus(c+1691,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address0 wr_en_data_arb gen_w unused_q", false,-1, 6,0);
        tracep->declBus(c+15196,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask0 DW", false,-1, 31,0);
        tracep->declBus(c+15086,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask0 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15317,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask0 RESVAL", false,-1, 6,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask0 clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask0 rst_ni", false,-1);
        tracep->declBit(c+13040,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask0 we", false,-1);
        tracep->declBus(c+12482,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask0 wd", false,-1, 6,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask0 de", false,-1);
        tracep->declBus(c+15317,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask0 d", false,-1, 6,0);
        tracep->declBit(c+11078,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask0 qe", false,-1);
        tracep->declBus(c+1692,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask0 q", false,-1, 6,0);
        tracep->declBus(c+1692,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask0 qs", false,-1, 6,0);
        tracep->declBit(c+13040,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask0 wr_en", false,-1);
        tracep->declBus(c+12756,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask0 wr_data", false,-1, 6,0);
        tracep->declBus(c+15196,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask0 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15086,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask0 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+13040,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask0 wr_en_data_arb we", false,-1);
        tracep->declBus(c+12482,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask0 wr_en_data_arb wd", false,-1, 6,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask0 wr_en_data_arb de", false,-1);
        tracep->declBus(c+15317,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask0 wr_en_data_arb d", false,-1, 6,0);
        tracep->declBus(c+1692,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask0 wr_en_data_arb q", false,-1, 6,0);
        tracep->declBit(c+13040,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask0 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+12756,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask0 wr_en_data_arb wr_data", false,-1, 6,0);
        tracep->declBus(c+1692,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask0 wr_en_data_arb gen_w unused_q", false,-1, 6,0);
        tracep->declBus(c+15196,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address1 DW", false,-1, 31,0);
        tracep->declBus(c+15086,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address1 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15317,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address1 RESVAL", false,-1, 6,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address1 clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address1 rst_ni", false,-1);
        tracep->declBit(c+13041,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address1 we", false,-1);
        tracep->declBus(c+12483,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address1 wd", false,-1, 6,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address1 de", false,-1);
        tracep->declBus(c+15317,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address1 d", false,-1, 6,0);
        tracep->declBit(c+11079,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address1 qe", false,-1);
        tracep->declBus(c+7650,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address1 q", false,-1, 6,0);
        tracep->declBus(c+7650,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address1 qs", false,-1, 6,0);
        tracep->declBit(c+13041,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address1 wr_en", false,-1);
        tracep->declBus(c+12757,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address1 wr_data", false,-1, 6,0);
        tracep->declBus(c+15196,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address1 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15086,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address1 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+13041,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address1 wr_en_data_arb we", false,-1);
        tracep->declBus(c+12483,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address1 wr_en_data_arb wd", false,-1, 6,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address1 wr_en_data_arb de", false,-1);
        tracep->declBus(c+15317,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address1 wr_en_data_arb d", false,-1, 6,0);
        tracep->declBus(c+7650,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address1 wr_en_data_arb q", false,-1, 6,0);
        tracep->declBit(c+13041,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address1 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+12757,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address1 wr_en_data_arb wr_data", false,-1, 6,0);
        tracep->declBus(c+7650,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address1 wr_en_data_arb gen_w unused_q", false,-1, 6,0);
        tracep->declBus(c+15196,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask1 DW", false,-1, 31,0);
        tracep->declBus(c+15086,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask1 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15317,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask1 RESVAL", false,-1, 6,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask1 clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask1 rst_ni", false,-1);
        tracep->declBit(c+13042,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask1 we", false,-1);
        tracep->declBus(c+12484,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask1 wd", false,-1, 6,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask1 de", false,-1);
        tracep->declBus(c+15317,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask1 d", false,-1, 6,0);
        tracep->declBit(c+11080,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask1 qe", false,-1);
        tracep->declBus(c+7651,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask1 q", false,-1, 6,0);
        tracep->declBus(c+7651,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask1 qs", false,-1, 6,0);
        tracep->declBit(c+13042,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask1 wr_en", false,-1);
        tracep->declBus(c+12758,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask1 wr_data", false,-1, 6,0);
        tracep->declBus(c+15196,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask1 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15086,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask1 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+13042,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask1 wr_en_data_arb we", false,-1);
        tracep->declBus(c+12484,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask1 wr_en_data_arb wd", false,-1, 6,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask1 wr_en_data_arb de", false,-1);
        tracep->declBus(c+15317,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask1 wr_en_data_arb d", false,-1, 6,0);
        tracep->declBus(c+7651,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask1 wr_en_data_arb q", false,-1, 6,0);
        tracep->declBit(c+13042,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask1 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+12758,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask1 wr_en_data_arb wr_data", false,-1, 6,0);
        tracep->declBus(c+7651,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask1 wr_en_data_arb gen_w unused_q", false,-1, 6,0);
        tracep->declBus(c+14788,"Azadi_top_verilator top_verilator i2c0 u_reg u_acqdata_abyte DW", false,-1, 31,0);
        tracep->declBit(c+12485,"Azadi_top_verilator top_verilator i2c0 u_reg u_acqdata_abyte re", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_acqdata_abyte we", false,-1);
        tracep->declBus(c+14707,"Azadi_top_verilator top_verilator i2c0 u_reg u_acqdata_abyte wd", false,-1, 7,0);
        tracep->declBus(c+11335,"Azadi_top_verilator top_verilator i2c0 u_reg u_acqdata_abyte d", false,-1, 7,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_acqdata_abyte qe", false,-1);
        tracep->declBit(c+12485,"Azadi_top_verilator top_verilator i2c0 u_reg u_acqdata_abyte qre", false,-1);
        tracep->declBus(c+14707,"Azadi_top_verilator top_verilator i2c0 u_reg u_acqdata_abyte q", false,-1, 7,0);
        tracep->declBus(c+11335,"Azadi_top_verilator top_verilator i2c0 u_reg u_acqdata_abyte qs", false,-1, 7,0);
        tracep->declBus(c+14690,"Azadi_top_verilator top_verilator i2c0 u_reg u_acqdata_signal DW", false,-1, 31,0);
        tracep->declBit(c+12485,"Azadi_top_verilator top_verilator i2c0 u_reg u_acqdata_signal re", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_acqdata_signal we", false,-1);
        tracep->declBus(c+14720,"Azadi_top_verilator top_verilator i2c0 u_reg u_acqdata_signal wd", false,-1, 1,0);
        tracep->declBus(c+11336,"Azadi_top_verilator top_verilator i2c0 u_reg u_acqdata_signal d", false,-1, 1,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_acqdata_signal qe", false,-1);
        tracep->declBit(c+12485,"Azadi_top_verilator top_verilator i2c0 u_reg u_acqdata_signal qre", false,-1);
        tracep->declBus(c+14720,"Azadi_top_verilator top_verilator i2c0 u_reg u_acqdata_signal q", false,-1, 1,0);
        tracep->declBus(c+11336,"Azadi_top_verilator top_verilator i2c0 u_reg u_acqdata_signal qs", false,-1, 1,0);
        tracep->declBus(c+15015,"Azadi_top_verilator top_verilator i2c0 u_reg u_txdata DW", false,-1, 31,0);
        tracep->declBus(c+15314,"Azadi_top_verilator top_verilator i2c0 u_reg u_txdata SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14707,"Azadi_top_verilator top_verilator i2c0 u_reg u_txdata RESVAL", false,-1, 7,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator i2c0 u_reg u_txdata clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator i2c0 u_reg u_txdata rst_ni", false,-1);
        tracep->declBit(c+13043,"Azadi_top_verilator top_verilator i2c0 u_reg u_txdata we", false,-1);
        tracep->declBus(c+12472,"Azadi_top_verilator top_verilator i2c0 u_reg u_txdata wd", false,-1, 7,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_txdata de", false,-1);
        tracep->declBus(c+14707,"Azadi_top_verilator top_verilator i2c0 u_reg u_txdata d", false,-1, 7,0);
        tracep->declBit(c+7666,"Azadi_top_verilator top_verilator i2c0 u_reg u_txdata qe", false,-1);
        tracep->declBus(c+7658,"Azadi_top_verilator top_verilator i2c0 u_reg u_txdata q", false,-1, 7,0);
        tracep->declBus(c+7658,"Azadi_top_verilator top_verilator i2c0 u_reg u_txdata qs", false,-1, 7,0);
        tracep->declBit(c+13043,"Azadi_top_verilator top_verilator i2c0 u_reg u_txdata wr_en", false,-1);
        tracep->declBus(c+12759,"Azadi_top_verilator top_verilator i2c0 u_reg u_txdata wr_data", false,-1, 7,0);
        tracep->declBus(c+15015,"Azadi_top_verilator top_verilator i2c0 u_reg u_txdata wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15314,"Azadi_top_verilator top_verilator i2c0 u_reg u_txdata wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+13043,"Azadi_top_verilator top_verilator i2c0 u_reg u_txdata wr_en_data_arb we", false,-1);
        tracep->declBus(c+12472,"Azadi_top_verilator top_verilator i2c0 u_reg u_txdata wr_en_data_arb wd", false,-1, 7,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_txdata wr_en_data_arb de", false,-1);
        tracep->declBus(c+14707,"Azadi_top_verilator top_verilator i2c0 u_reg u_txdata wr_en_data_arb d", false,-1, 7,0);
        tracep->declBus(c+7658,"Azadi_top_verilator top_verilator i2c0 u_reg u_txdata wr_en_data_arb q", false,-1, 7,0);
        tracep->declBit(c+13043,"Azadi_top_verilator top_verilator i2c0 u_reg u_txdata wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+12759,"Azadi_top_verilator top_verilator i2c0 u_reg u_txdata wr_en_data_arb wr_data", false,-1, 7,0);
        tracep->declBus(c+7658,"Azadi_top_verilator top_verilator i2c0 u_reg u_txdata wr_en_data_arb gen_w unused_q", false,-1, 7,0);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableaddr DW", false,-1, 31,0);
        tracep->declBus(c+15086,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableaddr SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15087,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableaddr RESVAL", false,-1, 0,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableaddr clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableaddr rst_ni", false,-1);
        tracep->declBit(c+13044,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableaddr we", false,-1);
        tracep->declBus(c+12453,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableaddr wd", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableaddr de", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableaddr d", false,-1, 0,0);
        tracep->declBit(c+11081,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableaddr qe", false,-1);
        tracep->declBus(c+7652,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableaddr q", false,-1, 0,0);
        tracep->declBus(c+7652,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableaddr qs", false,-1, 0,0);
        tracep->declBit(c+13044,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableaddr wr_en", false,-1);
        tracep->declBus(c+12760,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableaddr wr_data", false,-1, 0,0);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableaddr wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15086,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableaddr wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+13044,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableaddr wr_en_data_arb we", false,-1);
        tracep->declBus(c+12453,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableaddr wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableaddr wr_en_data_arb de", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableaddr wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+7652,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableaddr wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+13044,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableaddr wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+12760,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableaddr wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+7652,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableaddr wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enabletx DW", false,-1, 31,0);
        tracep->declBus(c+15086,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enabletx SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15087,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enabletx RESVAL", false,-1, 0,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enabletx clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enabletx rst_ni", false,-1);
        tracep->declBit(c+13045,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enabletx we", false,-1);
        tracep->declBus(c+12454,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enabletx wd", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enabletx de", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enabletx d", false,-1, 0,0);
        tracep->declBit(c+11082,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enabletx qe", false,-1);
        tracep->declBus(c+7653,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enabletx q", false,-1, 0,0);
        tracep->declBus(c+7653,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enabletx qs", false,-1, 0,0);
        tracep->declBit(c+13045,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enabletx wr_en", false,-1);
        tracep->declBus(c+12761,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enabletx wr_data", false,-1, 0,0);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enabletx wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15086,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enabletx wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+13045,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enabletx wr_en_data_arb we", false,-1);
        tracep->declBus(c+12454,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enabletx wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enabletx wr_en_data_arb de", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enabletx wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+7653,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enabletx wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+13045,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enabletx wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+12761,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enabletx wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+7653,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enabletx wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableacq DW", false,-1, 31,0);
        tracep->declBus(c+15086,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableacq SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15087,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableacq RESVAL", false,-1, 0,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableacq clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableacq rst_ni", false,-1);
        tracep->declBit(c+13046,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableacq we", false,-1);
        tracep->declBus(c+12455,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableacq wd", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableacq de", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableacq d", false,-1, 0,0);
        tracep->declBit(c+11083,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableacq qe", false,-1);
        tracep->declBus(c+7654,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableacq q", false,-1, 0,0);
        tracep->declBus(c+7654,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableacq qs", false,-1, 0,0);
        tracep->declBit(c+13046,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableacq wr_en", false,-1);
        tracep->declBus(c+12762,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableacq wr_data", false,-1, 0,0);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableacq wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15086,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableacq wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+13046,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableacq wr_en_data_arb we", false,-1);
        tracep->declBus(c+12455,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableacq wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableacq wr_en_data_arb de", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableacq wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+7654,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableacq wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+13046,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableacq wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+12762,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableacq wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+7654,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableacq wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_stop DW", false,-1, 31,0);
        tracep->declBus(c+15086,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_stop SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15087,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_stop RESVAL", false,-1, 0,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_stop clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_stop rst_ni", false,-1);
        tracep->declBit(c+13047,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_stop we", false,-1);
        tracep->declBus(c+12456,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_stop wd", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_stop de", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_stop d", false,-1, 0,0);
        tracep->declBit(c+11084,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_stop qe", false,-1);
        tracep->declBus(c+7655,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_stop q", false,-1, 0,0);
        tracep->declBus(c+7655,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_stop qs", false,-1, 0,0);
        tracep->declBit(c+13047,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_stop wr_en", false,-1);
        tracep->declBus(c+12763,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_stop wr_data", false,-1, 0,0);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_stop wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15086,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_stop wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+13047,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_stop wr_en_data_arb we", false,-1);
        tracep->declBus(c+12456,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_stop wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_stop wr_en_data_arb de", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_stop wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+7655,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_stop wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+13047,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_stop wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+12763,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_stop wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+7655,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_stop wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+14940,"Azadi_top_verilator top_verilator i2c0 u_reg u_host_timeout_ctrl DW", false,-1, 31,0);
        tracep->declBus(c+15086,"Azadi_top_verilator top_verilator i2c0 u_reg u_host_timeout_ctrl SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14693,"Azadi_top_verilator top_verilator i2c0 u_reg u_host_timeout_ctrl RESVAL", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator i2c0 u_reg u_host_timeout_ctrl clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator i2c0 u_reg u_host_timeout_ctrl rst_ni", false,-1);
        tracep->declBit(c+13048,"Azadi_top_verilator top_verilator i2c0 u_reg u_host_timeout_ctrl we", false,-1);
        tracep->declBus(c+12448,"Azadi_top_verilator top_verilator i2c0 u_reg u_host_timeout_ctrl wd", false,-1, 31,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_host_timeout_ctrl de", false,-1);
        tracep->declBus(c+14693,"Azadi_top_verilator top_verilator i2c0 u_reg u_host_timeout_ctrl d", false,-1, 31,0);
        tracep->declBit(c+11085,"Azadi_top_verilator top_verilator i2c0 u_reg u_host_timeout_ctrl qe", false,-1);
        tracep->declBus(c+7656,"Azadi_top_verilator top_verilator i2c0 u_reg u_host_timeout_ctrl q", false,-1, 31,0);
        tracep->declBus(c+7656,"Azadi_top_verilator top_verilator i2c0 u_reg u_host_timeout_ctrl qs", false,-1, 31,0);
        tracep->declBit(c+13048,"Azadi_top_verilator top_verilator i2c0 u_reg u_host_timeout_ctrl wr_en", false,-1);
        tracep->declBus(c+12764,"Azadi_top_verilator top_verilator i2c0 u_reg u_host_timeout_ctrl wr_data", false,-1, 31,0);
        tracep->declBus(c+14940,"Azadi_top_verilator top_verilator i2c0 u_reg u_host_timeout_ctrl wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15086,"Azadi_top_verilator top_verilator i2c0 u_reg u_host_timeout_ctrl wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+13048,"Azadi_top_verilator top_verilator i2c0 u_reg u_host_timeout_ctrl wr_en_data_arb we", false,-1);
        tracep->declBus(c+12448,"Azadi_top_verilator top_verilator i2c0 u_reg u_host_timeout_ctrl wr_en_data_arb wd", false,-1, 31,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator i2c0 u_reg u_host_timeout_ctrl wr_en_data_arb de", false,-1);
        tracep->declBus(c+14693,"Azadi_top_verilator top_verilator i2c0 u_reg u_host_timeout_ctrl wr_en_data_arb d", false,-1, 31,0);
        tracep->declBus(c+7656,"Azadi_top_verilator top_verilator i2c0 u_reg u_host_timeout_ctrl wr_en_data_arb q", false,-1, 31,0);
        tracep->declBit(c+13048,"Azadi_top_verilator top_verilator i2c0 u_reg u_host_timeout_ctrl wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+12764,"Azadi_top_verilator top_verilator i2c0 u_reg u_host_timeout_ctrl wr_en_data_arb wr_data", false,-1, 31,0);
        tracep->declBus(c+7656,"Azadi_top_verilator top_verilator i2c0 u_reg u_host_timeout_ctrl wr_en_data_arb gen_w unused_q", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator i2c0 i2c_core clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator i2c0 i2c_core rst_ni", false,-1);
        tracep->declBit(c+12323,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_state fmt_watermark q", false,-1);
        tracep->declBit(c+12324,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_state rx_watermark q", false,-1);
        tracep->declBit(c+12325,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_state fmt_overflow q", false,-1);
        tracep->declBit(c+12326,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_state rx_overflow q", false,-1);
        tracep->declBit(c+12327,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_state nak q", false,-1);
        tracep->declBit(c+12328,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_state scl_interference q", false,-1);
        tracep->declBit(c+12329,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_state sda_interference q", false,-1);
        tracep->declBit(c+12330,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_state stretch_timeout q", false,-1);
        tracep->declBit(c+12331,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_state sda_unstable q", false,-1);
        tracep->declBit(c+12332,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_state trans_complete q", false,-1);
        tracep->declBit(c+12333,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_state tx_empty q", false,-1);
        tracep->declBit(c+12334,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_state tx_nonempty q", false,-1);
        tracep->declBit(c+12335,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_state tx_overflow q", false,-1);
        tracep->declBit(c+12336,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_state acq_overflow q", false,-1);
        tracep->declBit(c+12337,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_state ack_stop q", false,-1);
        tracep->declBit(c+12338,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_state host_timeout q", false,-1);
        tracep->declBit(c+12339,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_enable fmt_watermark q", false,-1);
        tracep->declBit(c+12340,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_enable rx_watermark q", false,-1);
        tracep->declBit(c+12341,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_enable fmt_overflow q", false,-1);
        tracep->declBit(c+12342,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_enable rx_overflow q", false,-1);
        tracep->declBit(c+12343,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_enable nak q", false,-1);
        tracep->declBit(c+12344,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_enable scl_interference q", false,-1);
        tracep->declBit(c+12345,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_enable sda_interference q", false,-1);
        tracep->declBit(c+12346,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_enable stretch_timeout q", false,-1);
        tracep->declBit(c+12347,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_enable sda_unstable q", false,-1);
        tracep->declBit(c+12348,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_enable trans_complete q", false,-1);
        tracep->declBit(c+12349,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_enable tx_empty q", false,-1);
        tracep->declBit(c+12350,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_enable tx_nonempty q", false,-1);
        tracep->declBit(c+12351,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_enable tx_overflow q", false,-1);
        tracep->declBit(c+12352,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_enable acq_overflow q", false,-1);
        tracep->declBit(c+12353,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_enable ack_stop q", false,-1);
        tracep->declBit(c+12354,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_enable host_timeout q", false,-1);
        tracep->declBit(c+12355,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_test fmt_watermark q", false,-1);
        tracep->declBit(c+12356,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_test fmt_watermark qe", false,-1);
        tracep->declBit(c+12357,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_test rx_watermark q", false,-1);
        tracep->declBit(c+12358,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_test rx_watermark qe", false,-1);
        tracep->declBit(c+12359,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_test fmt_overflow q", false,-1);
        tracep->declBit(c+12360,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_test fmt_overflow qe", false,-1);
        tracep->declBit(c+12361,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_test rx_overflow q", false,-1);
        tracep->declBit(c+12362,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_test rx_overflow qe", false,-1);
        tracep->declBit(c+12363,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_test nak q", false,-1);
        tracep->declBit(c+12364,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_test nak qe", false,-1);
        tracep->declBit(c+12365,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_test scl_interference q", false,-1);
        tracep->declBit(c+12366,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_test scl_interference qe", false,-1);
        tracep->declBit(c+12367,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_test sda_interference q", false,-1);
        tracep->declBit(c+12368,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_test sda_interference qe", false,-1);
        tracep->declBit(c+12369,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_test stretch_timeout q", false,-1);
        tracep->declBit(c+12370,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_test stretch_timeout qe", false,-1);
        tracep->declBit(c+12371,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_test sda_unstable q", false,-1);
        tracep->declBit(c+12372,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_test sda_unstable qe", false,-1);
        tracep->declBit(c+12373,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_test trans_complete q", false,-1);
        tracep->declBit(c+12374,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_test trans_complete qe", false,-1);
        tracep->declBit(c+12375,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_test tx_empty q", false,-1);
        tracep->declBit(c+12376,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_test tx_empty qe", false,-1);
        tracep->declBit(c+12377,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_test tx_nonempty q", false,-1);
        tracep->declBit(c+12378,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_test tx_nonempty qe", false,-1);
        tracep->declBit(c+12379,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_test tx_overflow q", false,-1);
        tracep->declBit(c+12380,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_test tx_overflow qe", false,-1);
        tracep->declBit(c+12381,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_test acq_overflow q", false,-1);
        tracep->declBit(c+12382,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_test acq_overflow qe", false,-1);
        tracep->declBit(c+12383,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_test ack_stop q", false,-1);
        tracep->declBit(c+12384,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_test ack_stop qe", false,-1);
        tracep->declBit(c+12385,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_test host_timeout q", false,-1);
        tracep->declBit(c+12386,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_test host_timeout qe", false,-1);
        tracep->declBit(c+12387,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw ctrl enablehost q", false,-1);
        tracep->declBit(c+12388,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw ctrl enabletarget q", false,-1);
        tracep->declBus(c+12389,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw rdata q", false,-1, 7,0);
        tracep->declBit(c+12390,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw rdata re", false,-1);
        tracep->declBus(c+12391,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw fdata fbyte q", false,-1, 7,0);
        tracep->declBit(c+12392,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw fdata fbyte qe", false,-1);
        tracep->declBit(c+12393,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw fdata start q", false,-1);
        tracep->declBit(c+12394,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw fdata start qe", false,-1);
        tracep->declBit(c+12395,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw fdata stop q", false,-1);
        tracep->declBit(c+12396,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw fdata stop qe", false,-1);
        tracep->declBit(c+12397,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw fdata read q", false,-1);
        tracep->declBit(c+12398,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw fdata read qe", false,-1);
        tracep->declBit(c+12399,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw fdata rcont q", false,-1);
        tracep->declBit(c+12400,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw fdata rcont qe", false,-1);
        tracep->declBit(c+12401,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw fdata nakok q", false,-1);
        tracep->declBit(c+12402,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw fdata nakok qe", false,-1);
        tracep->declBit(c+12403,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw fifo_ctrl rxrst q", false,-1);
        tracep->declBit(c+12404,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw fifo_ctrl rxrst qe", false,-1);
        tracep->declBit(c+12405,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw fifo_ctrl fmtrst q", false,-1);
        tracep->declBit(c+12406,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw fifo_ctrl fmtrst qe", false,-1);
        tracep->declBus(c+12407,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw fifo_ctrl rxilvl q", false,-1, 2,0);
        tracep->declBit(c+12408,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw fifo_ctrl rxilvl qe", false,-1);
        tracep->declBus(c+12409,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw fifo_ctrl fmtilvl q", false,-1, 1,0);
        tracep->declBit(c+12410,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw fifo_ctrl fmtilvl qe", false,-1);
        tracep->declBit(c+12411,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw fifo_ctrl acqrst q", false,-1);
        tracep->declBit(c+12412,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw fifo_ctrl acqrst qe", false,-1);
        tracep->declBit(c+12413,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw fifo_ctrl txrst q", false,-1);
        tracep->declBit(c+12414,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw fifo_ctrl txrst qe", false,-1);
        tracep->declBit(c+12415,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw ovrd txovrden q", false,-1);
        tracep->declBit(c+12416,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw ovrd sclval q", false,-1);
        tracep->declBit(c+12417,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw ovrd sdaval q", false,-1);
        tracep->declBus(c+12418,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw timing0 thigh q", false,-1, 15,0);
        tracep->declBus(c+12419,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw timing0 tlow q", false,-1, 15,0);
        tracep->declBus(c+12420,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw timing1 t_r q", false,-1, 15,0);
        tracep->declBus(c+12421,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw timing1 t_f q", false,-1, 15,0);
        tracep->declBus(c+12422,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw timing2 tsu_sta q", false,-1, 15,0);
        tracep->declBus(c+12423,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw timing2 thd_sta q", false,-1, 15,0);
        tracep->declBus(c+12424,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw timing3 tsu_dat q", false,-1, 15,0);
        tracep->declBus(c+12425,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw timing3 thd_dat q", false,-1, 15,0);
        tracep->declBus(c+12426,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw timing4 tsu_sto q", false,-1, 15,0);
        tracep->declBus(c+12427,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw timing4 t_buf q", false,-1, 15,0);
        tracep->declBus(c+12428,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw timeout_ctrl val q", false,-1, 30,0);
        tracep->declBit(c+12429,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw timeout_ctrl en q", false,-1);
        tracep->declBus(c+12430,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw target_id address0 q", false,-1, 6,0);
        tracep->declBus(c+12431,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw target_id mask0 q", false,-1, 6,0);
        tracep->declBus(c+12432,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw target_id address1 q", false,-1, 6,0);
        tracep->declBus(c+12433,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw target_id mask1 q", false,-1, 6,0);
        tracep->declBus(c+12434,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw acqdata abyte q", false,-1, 7,0);
        tracep->declBit(c+12435,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw acqdata abyte re", false,-1);
        tracep->declBus(c+12436,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw acqdata signal q", false,-1, 1,0);
        tracep->declBit(c+12437,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw acqdata signal re", false,-1);
        tracep->declBus(c+12438,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw txdata q", false,-1, 7,0);
        tracep->declBit(c+12439,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw txdata qe", false,-1);
        tracep->declBit(c+12440,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw stretch_ctrl enableaddr q", false,-1);
        tracep->declBit(c+12441,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw stretch_ctrl enabletx q", false,-1);
        tracep->declBit(c+12442,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw stretch_ctrl enableacq q", false,-1);
        tracep->declBit(c+12443,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw stretch_ctrl stop q", false,-1);
        tracep->declBus(c+12444,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw host_timeout_ctrl q", false,-1, 31,0);
        tracep->declBit(c+11267,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg intr_state fmt_watermark d", false,-1);
        tracep->declBit(c+11268,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg intr_state fmt_watermark de", false,-1);
        tracep->declBit(c+11269,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg intr_state rx_watermark d", false,-1);
        tracep->declBit(c+11270,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg intr_state rx_watermark de", false,-1);
        tracep->declBit(c+11271,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg intr_state fmt_overflow d", false,-1);
        tracep->declBit(c+11272,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg intr_state fmt_overflow de", false,-1);
        tracep->declBit(c+11273,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg intr_state rx_overflow d", false,-1);
        tracep->declBit(c+11274,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg intr_state rx_overflow de", false,-1);
        tracep->declBit(c+11275,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg intr_state nak d", false,-1);
        tracep->declBit(c+11276,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg intr_state nak de", false,-1);
        tracep->declBit(c+11277,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg intr_state scl_interference d", false,-1);
        tracep->declBit(c+11278,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg intr_state scl_interference de", false,-1);
        tracep->declBit(c+11279,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg intr_state sda_interference d", false,-1);
        tracep->declBit(c+11280,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg intr_state sda_interference de", false,-1);
        tracep->declBit(c+11281,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg intr_state stretch_timeout d", false,-1);
        tracep->declBit(c+11282,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg intr_state stretch_timeout de", false,-1);
        tracep->declBit(c+11283,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg intr_state sda_unstable d", false,-1);
        tracep->declBit(c+11284,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg intr_state sda_unstable de", false,-1);
        tracep->declBit(c+11285,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg intr_state trans_complete d", false,-1);
        tracep->declBit(c+11286,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg intr_state trans_complete de", false,-1);
        tracep->declBit(c+11287,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg intr_state tx_empty d", false,-1);
        tracep->declBit(c+11288,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg intr_state tx_empty de", false,-1);
        tracep->declBit(c+11289,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg intr_state tx_nonempty d", false,-1);
        tracep->declBit(c+11290,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg intr_state tx_nonempty de", false,-1);
        tracep->declBit(c+11291,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg intr_state tx_overflow d", false,-1);
        tracep->declBit(c+11292,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg intr_state tx_overflow de", false,-1);
        tracep->declBit(c+11293,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg intr_state acq_overflow d", false,-1);
        tracep->declBit(c+11294,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg intr_state acq_overflow de", false,-1);
        tracep->declBit(c+11295,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg intr_state ack_stop d", false,-1);
        tracep->declBit(c+11296,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg intr_state ack_stop de", false,-1);
        tracep->declBit(c+11297,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg intr_state host_timeout d", false,-1);
        tracep->declBit(c+11298,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg intr_state host_timeout de", false,-1);
        tracep->declBit(c+11299,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg status fmtfull d", false,-1);
        tracep->declBit(c+11300,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg status rxfull d", false,-1);
        tracep->declBit(c+11301,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg status fmtempty d", false,-1);
        tracep->declBit(c+11302,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg status hostidle d", false,-1);
        tracep->declBit(c+11303,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg status targetidle d", false,-1);
        tracep->declBit(c+11304,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg status rxempty d", false,-1);
        tracep->declBit(c+11305,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg status txfull d", false,-1);
        tracep->declBit(c+11306,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg status acqfull d", false,-1);
        tracep->declBit(c+11307,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg status txempty d", false,-1);
        tracep->declBit(c+11308,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg status acqempty d", false,-1);
        tracep->declBus(c+11309,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg rdata d", false,-1, 7,0);
        tracep->declBus(c+11310,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg fifo_status fmtlvl d", false,-1, 5,0);
        tracep->declBus(c+11311,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg fifo_status txlvl d", false,-1, 5,0);
        tracep->declBus(c+11312,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg fifo_status rxlvl d", false,-1, 5,0);
        tracep->declBus(c+11313,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg fifo_status acqlvl d", false,-1, 5,0);
        tracep->declBus(c+11314,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg val scl_rx d", false,-1, 15,0);
        tracep->declBus(c+11315,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg val sda_rx d", false,-1, 15,0);
        tracep->declBus(c+11316,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg acqdata abyte d", false,-1, 7,0);
        tracep->declBus(c+11317,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg acqdata signal d", false,-1, 1,0);
        tracep->declBit(c+14642,"Azadi_top_verilator top_verilator i2c0 i2c_core scl_i", false,-1);
        tracep->declBit(c+12784,"Azadi_top_verilator top_verilator i2c0 i2c_core scl_o", false,-1);
        tracep->declBit(c+14644,"Azadi_top_verilator top_verilator i2c0 i2c_core sda_i", false,-1);
        tracep->declBit(c+12785,"Azadi_top_verilator top_verilator i2c0 i2c_core sda_o", false,-1);
        tracep->declBit(c+9000,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_fmt_watermark_o", false,-1);
        tracep->declBit(c+9001,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_rx_watermark_o", false,-1);
        tracep->declBit(c+9002,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_fmt_overflow_o", false,-1);
        tracep->declBit(c+9003,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_rx_overflow_o", false,-1);
        tracep->declBit(c+9004,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_nak_o", false,-1);
        tracep->declBit(c+9005,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_scl_interference_o", false,-1);
        tracep->declBit(c+9006,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_sda_interference_o", false,-1);
        tracep->declBit(c+9007,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_stretch_timeout_o", false,-1);
        tracep->declBit(c+9008,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_sda_unstable_o", false,-1);
        tracep->declBit(c+9009,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_trans_complete_o", false,-1);
        tracep->declBit(c+9010,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_tx_empty_o", false,-1);
        tracep->declBit(c+9011,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_tx_nonempty_o", false,-1);
        tracep->declBit(c+9012,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_tx_overflow_o", false,-1);
        tracep->declBit(c+9013,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_acq_overflow_o", false,-1);
        tracep->declBit(c+9014,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_ack_stop_o", false,-1);
        tracep->declBit(c+9015,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_host_timeout_o", false,-1);
        tracep->declBus(c+12502,"Azadi_top_verilator top_verilator i2c0 i2c_core thigh", false,-1, 15,0);
        tracep->declBus(c+12503,"Azadi_top_verilator top_verilator i2c0 i2c_core tlow", false,-1, 15,0);
        tracep->declBus(c+12504,"Azadi_top_verilator top_verilator i2c0 i2c_core t_r", false,-1, 15,0);
        tracep->declBus(c+12505,"Azadi_top_verilator top_verilator i2c0 i2c_core t_f", false,-1, 15,0);
        tracep->declBus(c+12506,"Azadi_top_verilator top_verilator i2c0 i2c_core thd_sta", false,-1, 15,0);
        tracep->declBus(c+12507,"Azadi_top_verilator top_verilator i2c0 i2c_core tsu_sta", false,-1, 15,0);
        tracep->declBus(c+12508,"Azadi_top_verilator top_verilator i2c0 i2c_core tsu_sto", false,-1, 15,0);
        tracep->declBus(c+12509,"Azadi_top_verilator top_verilator i2c0 i2c_core tsu_dat", false,-1, 15,0);
        tracep->declBus(c+12510,"Azadi_top_verilator top_verilator i2c0 i2c_core thd_dat", false,-1, 15,0);
        tracep->declBus(c+12511,"Azadi_top_verilator top_verilator i2c0 i2c_core t_buf", false,-1, 15,0);
        tracep->declBus(c+12512,"Azadi_top_verilator top_verilator i2c0 i2c_core stretch_timeout", false,-1, 30,0);
        tracep->declBit(c+12513,"Azadi_top_verilator top_verilator i2c0 i2c_core timeout_enable", false,-1);
        tracep->declBit(c+12514,"Azadi_top_verilator top_verilator i2c0 i2c_core stretch_en_addr", false,-1);
        tracep->declBit(c+12515,"Azadi_top_verilator top_verilator i2c0 i2c_core stretch_en_tx", false,-1);
        tracep->declBit(c+12516,"Azadi_top_verilator top_verilator i2c0 i2c_core stretch_en_acq", false,-1);
        tracep->declBit(c+12517,"Azadi_top_verilator top_verilator i2c0 i2c_core stretch_stop", false,-1);
        tracep->declBus(c+12518,"Azadi_top_verilator top_verilator i2c0 i2c_core host_timeout", false,-1, 31,0);
        tracep->declBit(c+13137,"Azadi_top_verilator top_verilator i2c0 i2c_core scl_out_fsm", false,-1);
        tracep->declBit(c+13138,"Azadi_top_verilator top_verilator i2c0 i2c_core sda_out_fsm", false,-1);
        tracep->declBit(c+14618,"Azadi_top_verilator top_verilator i2c0 i2c_core event_fmt_watermark", false,-1);
        tracep->declBit(c+14619,"Azadi_top_verilator top_verilator i2c0 i2c_core event_rx_watermark", false,-1);
        tracep->declBit(c+14620,"Azadi_top_verilator top_verilator i2c0 i2c_core event_fmt_overflow", false,-1);
        tracep->declBit(c+11229,"Azadi_top_verilator top_verilator i2c0 i2c_core event_rx_overflow", false,-1);
        tracep->declBit(c+13139,"Azadi_top_verilator top_verilator i2c0 i2c_core event_nak", false,-1);
        tracep->declBit(c+9230,"Azadi_top_verilator top_verilator i2c0 i2c_core event_scl_interference", false,-1);
        tracep->declBit(c+13140,"Azadi_top_verilator top_verilator i2c0 i2c_core event_sda_interference", false,-1);
        tracep->declBit(c+13141,"Azadi_top_verilator top_verilator i2c0 i2c_core event_stretch_timeout", false,-1);
        tracep->declBit(c+9231,"Azadi_top_verilator top_verilator i2c0 i2c_core event_sda_unstable", false,-1);
        tracep->declBit(c+11230,"Azadi_top_verilator top_verilator i2c0 i2c_core event_trans_complete", false,-1);
        tracep->declBit(c+13142,"Azadi_top_verilator top_verilator i2c0 i2c_core event_tx_empty", false,-1);
        tracep->declBit(c+11231,"Azadi_top_verilator top_verilator i2c0 i2c_core event_tx_nonempty", false,-1);
        tracep->declBit(c+14621,"Azadi_top_verilator top_verilator i2c0 i2c_core event_tx_overflow", false,-1);
        tracep->declBit(c+11345,"Azadi_top_verilator top_verilator i2c0 i2c_core event_acq_overflow", false,-1);
        tracep->declBit(c+9232,"Azadi_top_verilator top_verilator i2c0 i2c_core event_ack_stop", false,-1);
        tracep->declBit(c+14622,"Azadi_top_verilator top_verilator i2c0 i2c_core event_host_timeout", false,-1);
        tracep->declBus(c+11173,"Azadi_top_verilator top_verilator i2c0 i2c_core scl_rx_val", false,-1, 15,0);
        tracep->declBus(c+11174,"Azadi_top_verilator top_verilator i2c0 i2c_core sda_rx_val", false,-1, 15,0);
        tracep->declBit(c+12519,"Azadi_top_verilator top_verilator i2c0 i2c_core override", false,-1);
        tracep->declBit(c+12520,"Azadi_top_verilator top_verilator i2c0 i2c_core fmt_fifo_wvalid", false,-1);
        tracep->declBit(c+11232,"Azadi_top_verilator top_verilator i2c0 i2c_core fmt_fifo_wready", false,-1);
        tracep->declBus(c+12521,"Azadi_top_verilator top_verilator i2c0 i2c_core fmt_fifo_wdata", false,-1, 12,0);
        tracep->declBus(c+11233,"Azadi_top_verilator top_verilator i2c0 i2c_core fmt_fifo_depth", false,-1, 5,0);
        tracep->declBit(c+12522,"Azadi_top_verilator top_verilator i2c0 i2c_core fmt_fifo_rvalid", false,-1);
        tracep->declBit(c+11234,"Azadi_top_verilator top_verilator i2c0 i2c_core fmt_fifo_rready", false,-1);
        tracep->declBus(c+12523,"Azadi_top_verilator top_verilator i2c0 i2c_core fmt_fifo_rdata", false,-1, 12,0);
        tracep->declBit(c+9233,"Azadi_top_verilator top_verilator i2c0 i2c_core fmt_fifo_full", false,-1);
        tracep->declBus(c+12524,"Azadi_top_verilator top_verilator i2c0 i2c_core fmt_byte", false,-1, 7,0);
        tracep->declBit(c+13143,"Azadi_top_verilator top_verilator i2c0 i2c_core fmt_flag_start_before", false,-1);
        tracep->declBit(c+13144,"Azadi_top_verilator top_verilator i2c0 i2c_core fmt_flag_stop_after", false,-1);
        tracep->declBit(c+13145,"Azadi_top_verilator top_verilator i2c0 i2c_core fmt_flag_read_bytes", false,-1);
        tracep->declBit(c+13146,"Azadi_top_verilator top_verilator i2c0 i2c_core fmt_flag_read_continue", false,-1);
        tracep->declBit(c+12525,"Azadi_top_verilator top_verilator i2c0 i2c_core fmt_flag_nak_ok", false,-1);
        tracep->declBit(c+13147,"Azadi_top_verilator top_verilator i2c0 i2c_core i2c_fifo_rxrst", false,-1);
        tracep->declBit(c+13148,"Azadi_top_verilator top_verilator i2c0 i2c_core i2c_fifo_fmtrst", false,-1);
        tracep->declBus(c+12407,"Azadi_top_verilator top_verilator i2c0 i2c_core i2c_fifo_rxilvl", false,-1, 2,0);
        tracep->declBus(c+12409,"Azadi_top_verilator top_verilator i2c0 i2c_core i2c_fifo_fmtilvl", false,-1, 1,0);
        tracep->declBit(c+11235,"Azadi_top_verilator top_verilator i2c0 i2c_core rx_fifo_wvalid", false,-1);
        tracep->declBit(c+11236,"Azadi_top_verilator top_verilator i2c0 i2c_core rx_fifo_wready", false,-1);
        tracep->declBus(c+11237,"Azadi_top_verilator top_verilator i2c0 i2c_core rx_fifo_wdata", false,-1, 7,0);
        tracep->declBus(c+11238,"Azadi_top_verilator top_verilator i2c0 i2c_core rx_fifo_depth", false,-1, 5,0);
        tracep->declBit(c+11239,"Azadi_top_verilator top_verilator i2c0 i2c_core rx_fifo_rvalid", false,-1);
        tracep->declBit(c+12390,"Azadi_top_verilator top_verilator i2c0 i2c_core rx_fifo_rready", false,-1);
        tracep->declBus(c+14623,"Azadi_top_verilator top_verilator i2c0 i2c_core rx_fifo_rdata", false,-1, 7,0);
        tracep->declBit(c+11240,"Azadi_top_verilator top_verilator i2c0 i2c_core rx_fifo_full", false,-1);
        tracep->declBit(c+13149,"Azadi_top_verilator top_verilator i2c0 i2c_core fmt_watermark_d", false,-1);
        tracep->declBit(c+11175,"Azadi_top_verilator top_verilator i2c0 i2c_core fmt_watermark_q", false,-1);
        tracep->declBit(c+13150,"Azadi_top_verilator top_verilator i2c0 i2c_core rx_watermark_d", false,-1);
        tracep->declBit(c+11176,"Azadi_top_verilator top_verilator i2c0 i2c_core rx_watermark_q", false,-1);
        tracep->declBit(c+12439,"Azadi_top_verilator top_verilator i2c0 i2c_core tx_fifo_wvalid", false,-1);
        tracep->declBit(c+11241,"Azadi_top_verilator top_verilator i2c0 i2c_core tx_fifo_wready", false,-1);
        tracep->declBus(c+12438,"Azadi_top_verilator top_verilator i2c0 i2c_core tx_fifo_wdata", false,-1, 7,0);
        tracep->declBus(c+9234,"Azadi_top_verilator top_verilator i2c0 i2c_core tx_fifo_depth", false,-1, 5,0);
        tracep->declBit(c+13151,"Azadi_top_verilator top_verilator i2c0 i2c_core tx_fifo_rvalid", false,-1);
        tracep->declBit(c+11242,"Azadi_top_verilator top_verilator i2c0 i2c_core tx_fifo_rready", false,-1);
        tracep->declBus(c+12526,"Azadi_top_verilator top_verilator i2c0 i2c_core tx_fifo_rdata", false,-1, 7,0);
        tracep->declBit(c+9235,"Azadi_top_verilator top_verilator i2c0 i2c_core tx_fifo_full", false,-1);
        tracep->declBit(c+13152,"Azadi_top_verilator top_verilator i2c0 i2c_core acq_fifo_wvalid", false,-1);
        tracep->declBit(c+11243,"Azadi_top_verilator top_verilator i2c0 i2c_core acq_fifo_wready", false,-1);
        tracep->declBus(c+13049,"Azadi_top_verilator top_verilator i2c0 i2c_core acq_fifo_wdata", false,-1, 9,0);
        tracep->declBus(c+14624,"Azadi_top_verilator top_verilator i2c0 i2c_core acq_fifo_depth", false,-1, 5,0);
        tracep->declBit(c+11244,"Azadi_top_verilator top_verilator i2c0 i2c_core acq_fifo_rvalid", false,-1);
        tracep->declBit(c+12527,"Azadi_top_verilator top_verilator i2c0 i2c_core acq_fifo_rready", false,-1);
        tracep->declBus(c+11245,"Azadi_top_verilator top_verilator i2c0 i2c_core acq_fifo_rdata", false,-1, 9,0);
        tracep->declBit(c+11246,"Azadi_top_verilator top_verilator i2c0 i2c_core acq_fifo_full", false,-1);
        tracep->declBit(c+13153,"Azadi_top_verilator top_verilator i2c0 i2c_core i2c_fifo_txrst", false,-1);
        tracep->declBit(c+13154,"Azadi_top_verilator top_verilator i2c0 i2c_core i2c_fifo_acqrst", false,-1);
        tracep->declBit(c+11247,"Azadi_top_verilator top_verilator i2c0 i2c_core host_idle", false,-1);
        tracep->declBit(c+11248,"Azadi_top_verilator top_verilator i2c0 i2c_core target_idle", false,-1);
        tracep->declBit(c+12528,"Azadi_top_verilator top_verilator i2c0 i2c_core host_enable", false,-1);
        tracep->declBit(c+12529,"Azadi_top_verilator top_verilator i2c0 i2c_core target_enable", false,-1);
        tracep->declBus(c+12530,"Azadi_top_verilator top_verilator i2c0 i2c_core target_address0", false,-1, 6,0);
        tracep->declBus(c+12531,"Azadi_top_verilator top_verilator i2c0 i2c_core target_mask0", false,-1, 6,0);
        tracep->declBus(c+12532,"Azadi_top_verilator top_verilator i2c0 i2c_core target_address1", false,-1, 6,0);
        tracep->declBus(c+12533,"Azadi_top_verilator top_verilator i2c0 i2c_core target_mask1", false,-1, 6,0);
        tracep->declBit(c+12408,"Azadi_top_verilator top_verilator i2c0 i2c_core unused_fifo_ctrl_rxilvl_qe", false,-1);
        tracep->declBit(c+12410,"Azadi_top_verilator top_verilator i2c0 i2c_core unused_fifo_ctrl_fmtilvl_qe", false,-1);
        tracep->declBus(c+12389,"Azadi_top_verilator top_verilator i2c0 i2c_core unused_rx_fifo_rdata_q", false,-1, 7,0);
        tracep->declBus(c+12434,"Azadi_top_verilator top_verilator i2c0 i2c_core unused_acq_fifo_adata_q", false,-1, 7,0);
        tracep->declBus(c+12436,"Azadi_top_verilator top_verilator i2c0 i2c_core unused_acq_fifo_signal_q", false,-1, 1,0);
        tracep->declBus(c+14801,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo Pass", false,-1);
        tracep->declBus(c+14701,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15187,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo rst_ni", false,-1);
        tracep->declBit(c+13148,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo clr_i", false,-1);
        tracep->declBit(c+12520,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo wvalid_i", false,-1);
        tracep->declBit(c+11232,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo wready_o", false,-1);
        tracep->declBus(c+12521,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo wdata_i", false,-1, 12,0);
        tracep->declBit(c+12522,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo rvalid_o", false,-1);
        tracep->declBit(c+11234,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo rready_i", false,-1);
        tracep->declBus(c+12523,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo rdata_o", false,-1, 12,0);
        tracep->declBit(c+9233,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo full_o", false,-1);
        tracep->declBus(c+11233,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo depth_o", false,-1, 5,0);
        tracep->declBus(c+14785,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo PTRV_W", false,-1, 31,0);
        tracep->declBus(c+14764,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo PTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9210,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo fifo_wptr", false,-1, 5,0);
        tracep->declBus(c+9211,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo fifo_rptr", false,-1, 5,0);
        tracep->declBit(c+12534,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo fifo_incr_wptr", false,-1);
        tracep->declBit(c+14625,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo fifo_incr_rptr", false,-1);
        tracep->declBit(c+9236,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo fifo_empty", false,-1);
        tracep->declBit(c+9212,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo under_rst", false,-1);
        tracep->declBit(c+9233,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo full", false,-1);
        tracep->declBit(c+12535,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo empty", false,-1);
        tracep->declBit(c+9213,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo wptr_msb", false,-1);
        tracep->declBit(c+9214,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo rptr_msb", false,-1);
        tracep->declBus(c+9215,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo wptr_value", false,-1, 4,0);
        tracep->declBus(c+9216,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo rptr_value", false,-1, 4,0);
        tracep->declBus(c+9135,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo storage(0)", false,-1, 12,0);
        tracep->declBus(c+9136,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo storage(1)", false,-1, 12,0);
        tracep->declBus(c+9137,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo storage(2)", false,-1, 12,0);
        tracep->declBus(c+9138,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo storage(3)", false,-1, 12,0);
        tracep->declBus(c+9139,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo storage(4)", false,-1, 12,0);
        tracep->declBus(c+9140,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo storage(5)", false,-1, 12,0);
        tracep->declBus(c+9141,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo storage(6)", false,-1, 12,0);
        tracep->declBus(c+9142,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo storage(7)", false,-1, 12,0);
        tracep->declBus(c+9143,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo storage(8)", false,-1, 12,0);
        tracep->declBus(c+9144,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo storage(9)", false,-1, 12,0);
        tracep->declBus(c+9145,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo storage(10)", false,-1, 12,0);
        tracep->declBus(c+9146,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo storage(11)", false,-1, 12,0);
        tracep->declBus(c+9147,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo storage(12)", false,-1, 12,0);
        tracep->declBus(c+9148,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo storage(13)", false,-1, 12,0);
        tracep->declBus(c+9149,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo storage(14)", false,-1, 12,0);
        tracep->declBus(c+9150,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo storage(15)", false,-1, 12,0);
        tracep->declBus(c+9151,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo storage(16)", false,-1, 12,0);
        tracep->declBus(c+9152,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo storage(17)", false,-1, 12,0);
        tracep->declBus(c+9153,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo storage(18)", false,-1, 12,0);
        tracep->declBus(c+9154,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo storage(19)", false,-1, 12,0);
        tracep->declBus(c+9155,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo storage(20)", false,-1, 12,0);
        tracep->declBus(c+9156,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo storage(21)", false,-1, 12,0);
        tracep->declBus(c+9157,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo storage(22)", false,-1, 12,0);
        tracep->declBus(c+9158,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo storage(23)", false,-1, 12,0);
        tracep->declBus(c+9159,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo storage(24)", false,-1, 12,0);
        tracep->declBus(c+9160,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo storage(25)", false,-1, 12,0);
        tracep->declBus(c+9161,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo storage(26)", false,-1, 12,0);
        tracep->declBus(c+9162,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo storage(27)", false,-1, 12,0);
        tracep->declBus(c+9163,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo storage(28)", false,-1, 12,0);
        tracep->declBus(c+9164,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo storage(29)", false,-1, 12,0);
        tracep->declBus(c+9165,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo storage(30)", false,-1, 12,0);
        tracep->declBus(c+9166,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo storage(31)", false,-1, 12,0);
        tracep->declBus(c+14626,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo storage_rdata", false,-1, 12,0);
        tracep->declBus(c+14627,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo rdata_int", false,-1, 12,0);
        tracep->declBus(c+14788,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo Width", false,-1, 31,0);
        tracep->declBit(c+14683,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo Pass", false,-1);
        tracep->declBus(c+14701,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15187,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo rst_ni", false,-1);
        tracep->declBit(c+13147,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo clr_i", false,-1);
        tracep->declBit(c+11235,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo wvalid_i", false,-1);
        tracep->declBit(c+11236,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo wready_o", false,-1);
        tracep->declBus(c+11237,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo wdata_i", false,-1, 7,0);
        tracep->declBit(c+11239,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo rvalid_o", false,-1);
        tracep->declBit(c+12390,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo rready_i", false,-1);
        tracep->declBus(c+14623,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo rdata_o", false,-1, 7,0);
        tracep->declBit(c+11240,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo full_o", false,-1);
        tracep->declBus(c+11238,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo depth_o", false,-1, 5,0);
        tracep->declBus(c+14785,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo PTRV_W", false,-1, 31,0);
        tracep->declBus(c+14764,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo PTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+11216,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo fifo_wptr", false,-1, 5,0);
        tracep->declBus(c+11217,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo fifo_rptr", false,-1, 5,0);
        tracep->declBit(c+11249,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo fifo_incr_wptr", false,-1);
        tracep->declBit(c+14628,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo fifo_incr_rptr", false,-1);
        tracep->declBit(c+11250,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo fifo_empty", false,-1);
        tracep->declBit(c+11177,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo under_rst", false,-1);
        tracep->declBit(c+11240,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo full", false,-1);
        tracep->declBit(c+11250,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo empty", false,-1);
        tracep->declBit(c+11218,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo wptr_msb", false,-1);
        tracep->declBit(c+11219,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo rptr_msb", false,-1);
        tracep->declBus(c+11220,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo wptr_value", false,-1, 4,0);
        tracep->declBus(c+11221,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo rptr_value", false,-1, 4,0);
        tracep->declBus(c+7672,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo storage(0)", false,-1, 7,0);
        tracep->declBus(c+7673,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo storage(1)", false,-1, 7,0);
        tracep->declBus(c+7674,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo storage(2)", false,-1, 7,0);
        tracep->declBus(c+7675,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo storage(3)", false,-1, 7,0);
        tracep->declBus(c+7676,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo storage(4)", false,-1, 7,0);
        tracep->declBus(c+7677,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo storage(5)", false,-1, 7,0);
        tracep->declBus(c+7678,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo storage(6)", false,-1, 7,0);
        tracep->declBus(c+7679,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo storage(7)", false,-1, 7,0);
        tracep->declBus(c+7680,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo storage(8)", false,-1, 7,0);
        tracep->declBus(c+7681,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo storage(9)", false,-1, 7,0);
        tracep->declBus(c+7682,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo storage(10)", false,-1, 7,0);
        tracep->declBus(c+7683,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo storage(11)", false,-1, 7,0);
        tracep->declBus(c+7684,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo storage(12)", false,-1, 7,0);
        tracep->declBus(c+7685,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo storage(13)", false,-1, 7,0);
        tracep->declBus(c+7686,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo storage(14)", false,-1, 7,0);
        tracep->declBus(c+7687,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo storage(15)", false,-1, 7,0);
        tracep->declBus(c+7688,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo storage(16)", false,-1, 7,0);
        tracep->declBus(c+7689,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo storage(17)", false,-1, 7,0);
        tracep->declBus(c+7690,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo storage(18)", false,-1, 7,0);
        tracep->declBus(c+7691,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo storage(19)", false,-1, 7,0);
        tracep->declBus(c+7692,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo storage(20)", false,-1, 7,0);
        tracep->declBus(c+7693,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo storage(21)", false,-1, 7,0);
        tracep->declBus(c+7694,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo storage(22)", false,-1, 7,0);
        tracep->declBus(c+7695,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo storage(23)", false,-1, 7,0);
        tracep->declBus(c+7696,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo storage(24)", false,-1, 7,0);
        tracep->declBus(c+7697,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo storage(25)", false,-1, 7,0);
        tracep->declBus(c+7698,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo storage(26)", false,-1, 7,0);
        tracep->declBus(c+7699,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo storage(27)", false,-1, 7,0);
        tracep->declBus(c+7700,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo storage(28)", false,-1, 7,0);
        tracep->declBus(c+7701,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo storage(29)", false,-1, 7,0);
        tracep->declBus(c+7702,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo storage(30)", false,-1, 7,0);
        tracep->declBus(c+7703,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo storage(31)", false,-1, 7,0);
        tracep->declBus(c+14629,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo storage_rdata", false,-1, 7,0);
        tracep->declBus(c+14629,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo rdata_int", false,-1, 7,0);
        tracep->declBus(c+14788,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo Pass", false,-1);
        tracep->declBus(c+14701,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15187,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo rst_ni", false,-1);
        tracep->declBit(c+13153,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo clr_i", false,-1);
        tracep->declBit(c+12439,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo wvalid_i", false,-1);
        tracep->declBit(c+11241,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo wready_o", false,-1);
        tracep->declBus(c+12438,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo wdata_i", false,-1, 7,0);
        tracep->declBit(c+13151,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo rvalid_o", false,-1);
        tracep->declBit(c+11242,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo rready_i", false,-1);
        tracep->declBus(c+12526,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo rdata_o", false,-1, 7,0);
        tracep->declBit(c+9235,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo full_o", false,-1);
        tracep->declBus(c+9234,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo depth_o", false,-1, 5,0);
        tracep->declBus(c+14785,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo PTRV_W", false,-1, 31,0);
        tracep->declBus(c+14764,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo PTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9217,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo fifo_wptr", false,-1, 5,0);
        tracep->declBus(c+9218,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo fifo_rptr", false,-1, 5,0);
        tracep->declBit(c+13155,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo fifo_incr_wptr", false,-1);
        tracep->declBit(c+14630,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo fifo_incr_rptr", false,-1);
        tracep->declBit(c+9237,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo fifo_empty", false,-1);
        tracep->declBit(c+11178,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo under_rst", false,-1);
        tracep->declBit(c+9235,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo full", false,-1);
        tracep->declBit(c+12536,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo empty", false,-1);
        tracep->declBit(c+9219,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo wptr_msb", false,-1);
        tracep->declBit(c+9220,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo rptr_msb", false,-1);
        tracep->declBus(c+9221,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo wptr_value", false,-1, 4,0);
        tracep->declBus(c+9222,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo rptr_value", false,-1, 4,0);
        tracep->declBus(c+9167,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo storage(0)", false,-1, 7,0);
        tracep->declBus(c+9168,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo storage(1)", false,-1, 7,0);
        tracep->declBus(c+9169,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo storage(2)", false,-1, 7,0);
        tracep->declBus(c+9170,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo storage(3)", false,-1, 7,0);
        tracep->declBus(c+9171,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo storage(4)", false,-1, 7,0);
        tracep->declBus(c+9172,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo storage(5)", false,-1, 7,0);
        tracep->declBus(c+9173,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo storage(6)", false,-1, 7,0);
        tracep->declBus(c+9174,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo storage(7)", false,-1, 7,0);
        tracep->declBus(c+9175,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo storage(8)", false,-1, 7,0);
        tracep->declBus(c+9176,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo storage(9)", false,-1, 7,0);
        tracep->declBus(c+9177,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo storage(10)", false,-1, 7,0);
        tracep->declBus(c+9178,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo storage(11)", false,-1, 7,0);
        tracep->declBus(c+9179,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo storage(12)", false,-1, 7,0);
        tracep->declBus(c+9180,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo storage(13)", false,-1, 7,0);
        tracep->declBus(c+9181,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo storage(14)", false,-1, 7,0);
        tracep->declBus(c+9182,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo storage(15)", false,-1, 7,0);
        tracep->declBus(c+9183,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo storage(16)", false,-1, 7,0);
        tracep->declBus(c+9184,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo storage(17)", false,-1, 7,0);
        tracep->declBus(c+9185,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo storage(18)", false,-1, 7,0);
        tracep->declBus(c+9186,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo storage(19)", false,-1, 7,0);
        tracep->declBus(c+9187,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo storage(20)", false,-1, 7,0);
        tracep->declBus(c+9188,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo storage(21)", false,-1, 7,0);
        tracep->declBus(c+9189,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo storage(22)", false,-1, 7,0);
        tracep->declBus(c+9190,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo storage(23)", false,-1, 7,0);
        tracep->declBus(c+9191,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo storage(24)", false,-1, 7,0);
        tracep->declBus(c+9192,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo storage(25)", false,-1, 7,0);
        tracep->declBus(c+9193,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo storage(26)", false,-1, 7,0);
        tracep->declBus(c+9194,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo storage(27)", false,-1, 7,0);
        tracep->declBus(c+9195,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo storage(28)", false,-1, 7,0);
        tracep->declBus(c+9196,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo storage(29)", false,-1, 7,0);
        tracep->declBus(c+9197,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo storage(30)", false,-1, 7,0);
        tracep->declBus(c+9198,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo storage(31)", false,-1, 7,0);
        tracep->declBus(c+14631,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo storage_rdata", false,-1, 7,0);
        tracep->declBus(c+14632,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo rdata_int", false,-1, 7,0);
        tracep->declBus(c+14820,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14683,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo Pass", false,-1);
        tracep->declBus(c+14701,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15187,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo rst_ni", false,-1);
        tracep->declBit(c+13154,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo clr_i", false,-1);
        tracep->declBit(c+13152,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo wvalid_i", false,-1);
        tracep->declBit(c+11243,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo wready_o", false,-1);
        tracep->declBus(c+13049,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo wdata_i", false,-1, 9,0);
        tracep->declBit(c+11244,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo rvalid_o", false,-1);
        tracep->declBit(c+12527,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo rready_i", false,-1);
        tracep->declBus(c+11245,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo rdata_o", false,-1, 9,0);
        tracep->declBit(c+11246,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo full_o", false,-1);
        tracep->declBus(c+14624,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo depth_o", false,-1, 5,0);
        tracep->declBus(c+14785,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo PTRV_W", false,-1, 31,0);
        tracep->declBus(c+14764,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo PTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+11222,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo fifo_wptr", false,-1, 5,0);
        tracep->declBus(c+11223,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo fifo_rptr", false,-1, 5,0);
        tracep->declBit(c+13156,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo fifo_incr_wptr", false,-1);
        tracep->declBit(c+14633,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo fifo_incr_rptr", false,-1);
        tracep->declBit(c+11251,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo fifo_empty", false,-1);
        tracep->declBit(c+11179,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo under_rst", false,-1);
        tracep->declBit(c+11246,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo full", false,-1);
        tracep->declBit(c+11251,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo empty", false,-1);
        tracep->declBit(c+11224,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo wptr_msb", false,-1);
        tracep->declBit(c+11225,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo rptr_msb", false,-1);
        tracep->declBus(c+11226,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo wptr_value", false,-1, 4,0);
        tracep->declBus(c+11227,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo rptr_value", false,-1, 4,0);
        tracep->declBus(c+11184,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo storage(0)", false,-1, 9,0);
        tracep->declBus(c+11185,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo storage(1)", false,-1, 9,0);
        tracep->declBus(c+11186,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo storage(2)", false,-1, 9,0);
        tracep->declBus(c+11187,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo storage(3)", false,-1, 9,0);
        tracep->declBus(c+11188,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo storage(4)", false,-1, 9,0);
        tracep->declBus(c+11189,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo storage(5)", false,-1, 9,0);
        tracep->declBus(c+11190,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo storage(6)", false,-1, 9,0);
        tracep->declBus(c+11191,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo storage(7)", false,-1, 9,0);
        tracep->declBus(c+11192,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo storage(8)", false,-1, 9,0);
        tracep->declBus(c+11193,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo storage(9)", false,-1, 9,0);
        tracep->declBus(c+11194,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo storage(10)", false,-1, 9,0);
        tracep->declBus(c+11195,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo storage(11)", false,-1, 9,0);
        tracep->declBus(c+11196,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo storage(12)", false,-1, 9,0);
        tracep->declBus(c+11197,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo storage(13)", false,-1, 9,0);
        tracep->declBus(c+11198,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo storage(14)", false,-1, 9,0);
        tracep->declBus(c+11199,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo storage(15)", false,-1, 9,0);
        tracep->declBus(c+11200,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo storage(16)", false,-1, 9,0);
        tracep->declBus(c+11201,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo storage(17)", false,-1, 9,0);
        tracep->declBus(c+11202,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo storage(18)", false,-1, 9,0);
        tracep->declBus(c+11203,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo storage(19)", false,-1, 9,0);
        tracep->declBus(c+11204,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo storage(20)", false,-1, 9,0);
        tracep->declBus(c+11205,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo storage(21)", false,-1, 9,0);
        tracep->declBus(c+11206,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo storage(22)", false,-1, 9,0);
        tracep->declBus(c+11207,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo storage(23)", false,-1, 9,0);
        tracep->declBus(c+11208,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo storage(24)", false,-1, 9,0);
        tracep->declBus(c+11209,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo storage(25)", false,-1, 9,0);
        tracep->declBus(c+11210,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo storage(26)", false,-1, 9,0);
        tracep->declBus(c+11211,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo storage(27)", false,-1, 9,0);
        tracep->declBus(c+11212,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo storage(28)", false,-1, 9,0);
        tracep->declBus(c+11213,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo storage(29)", false,-1, 9,0);
        tracep->declBus(c+11214,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo storage(30)", false,-1, 9,0);
        tracep->declBus(c+11215,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo storage(31)", false,-1, 9,0);
        tracep->declBus(c+14634,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo storage_rdata", false,-1, 9,0);
        tracep->declBus(c+14634,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo rdata_int", false,-1, 9,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm rst_ni", false,-1);
        tracep->declBit(c+14642,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm scl_i", false,-1);
        tracep->declBit(c+13137,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm scl_o", false,-1);
        tracep->declBit(c+14644,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm sda_i", false,-1);
        tracep->declBit(c+13138,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm sda_o", false,-1);
        tracep->declBit(c+12528,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm host_enable_i", false,-1);
        tracep->declBit(c+12529,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm target_enable_i", false,-1);
        tracep->declBit(c+12522,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm fmt_fifo_rvalid_i", false,-1);
        tracep->declBit(c+12520,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm fmt_fifo_wvalid_i", false,-1);
        tracep->declBus(c+11233,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm fmt_fifo_depth_i", false,-1, 5,0);
        tracep->declBit(c+11234,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm fmt_fifo_rready_o", false,-1);
        tracep->declBus(c+12524,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm fmt_byte_i", false,-1, 7,0);
        tracep->declBit(c+13143,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm fmt_flag_start_before_i", false,-1);
        tracep->declBit(c+13144,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm fmt_flag_stop_after_i", false,-1);
        tracep->declBit(c+13145,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm fmt_flag_read_bytes_i", false,-1);
        tracep->declBit(c+13146,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm fmt_flag_read_continue_i", false,-1);
        tracep->declBit(c+12525,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm fmt_flag_nak_ok_i", false,-1);
        tracep->declBit(c+11235,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm rx_fifo_wvalid_o", false,-1);
        tracep->declBus(c+11237,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm rx_fifo_wdata_o", false,-1, 7,0);
        tracep->declBit(c+13151,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm tx_fifo_rvalid_i", false,-1);
        tracep->declBit(c+12439,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm tx_fifo_wvalid_i", false,-1);
        tracep->declBus(c+9234,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm tx_fifo_depth_i", false,-1, 5,0);
        tracep->declBit(c+11242,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm tx_fifo_rready_o", false,-1);
        tracep->declBus(c+12526,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm tx_fifo_rdata_i", false,-1, 7,0);
        tracep->declBit(c+11243,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm acq_fifo_wready_i", false,-1);
        tracep->declBit(c+13152,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm acq_fifo_wvalid_o", false,-1);
        tracep->declBus(c+13049,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm acq_fifo_wdata_o", false,-1, 9,0);
        tracep->declBit(c+11247,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm host_idle_o", false,-1);
        tracep->declBit(c+11248,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm target_idle_o", false,-1);
        tracep->declBus(c+12502,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm thigh_i", false,-1, 15,0);
        tracep->declBus(c+12503,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm tlow_i", false,-1, 15,0);
        tracep->declBus(c+12504,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm t_r_i", false,-1, 15,0);
        tracep->declBus(c+12505,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm t_f_i", false,-1, 15,0);
        tracep->declBus(c+12506,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm thd_sta_i", false,-1, 15,0);
        tracep->declBus(c+12507,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm tsu_sta_i", false,-1, 15,0);
        tracep->declBus(c+12508,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm tsu_sto_i", false,-1, 15,0);
        tracep->declBus(c+12509,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm tsu_dat_i", false,-1, 15,0);
        tracep->declBus(c+12510,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm thd_dat_i", false,-1, 15,0);
        tracep->declBus(c+12511,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm t_buf_i", false,-1, 15,0);
        tracep->declBus(c+12512,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm stretch_timeout_i", false,-1, 30,0);
        tracep->declBit(c+12513,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm timeout_enable_i", false,-1);
        tracep->declBit(c+12514,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm stretch_en_addr_i", false,-1);
        tracep->declBit(c+12515,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm stretch_en_tx_i", false,-1);
        tracep->declBit(c+12516,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm stretch_en_acq_i", false,-1);
        tracep->declBit(c+12517,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm stretch_stop_i", false,-1);
        tracep->declBus(c+12518,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm host_timeout_i", false,-1, 31,0);
        tracep->declBus(c+12530,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm target_address0_i", false,-1, 6,0);
        tracep->declBus(c+12531,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm target_mask0_i", false,-1, 6,0);
        tracep->declBus(c+12532,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm target_address1_i", false,-1, 6,0);
        tracep->declBus(c+12533,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm target_mask1_i", false,-1, 6,0);
        tracep->declBit(c+13139,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm event_nak_o", false,-1);
        tracep->declBit(c+9230,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm event_scl_interference_o", false,-1);
        tracep->declBit(c+13140,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm event_sda_interference_o", false,-1);
        tracep->declBit(c+13141,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm event_stretch_timeout_o", false,-1);
        tracep->declBit(c+9231,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm event_sda_unstable_o", false,-1);
        tracep->declBit(c+11230,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm event_trans_complete_o", false,-1);
        tracep->declBit(c+13142,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm event_tx_empty_o", false,-1);
        tracep->declBit(c+11231,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm event_tx_nonempty_o", false,-1);
        tracep->declBit(c+9232,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm event_ack_stop_o", false,-1);
        tracep->declBit(c+14622,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm event_host_timeout_o", false,-1);
        tracep->declBus(c+11180,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm tcount_q", false,-1, 19,0);
        tracep->declBus(c+13157,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm tcount_d", false,-1, 19,0);
        tracep->declBit(c+13158,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm load_tcount", false,-1);
        tracep->declBus(c+11181,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm stretch", false,-1, 30,0);
        tracep->declBus(c+7667,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm bit_index", false,-1, 2,0);
        tracep->declBit(c+11252,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm bit_decr", false,-1);
        tracep->declBit(c+11253,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm bit_clr", false,-1);
        tracep->declBus(c+12786,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm byte_num", false,-1, 8,0);
        tracep->declBus(c+11182,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm byte_index", false,-1, 8,0);
        tracep->declBit(c+11254,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm byte_decr", false,-1);
        tracep->declBit(c+13159,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm byte_clr", false,-1);
        tracep->declBit(c+13137,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm scl_temp", false,-1);
        tracep->declBit(c+13138,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm sda_temp", false,-1);
        tracep->declBit(c+9238,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm scl_i_q", false,-1);
        tracep->declBit(c+9239,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm sda_i_q", false,-1);
        tracep->declBus(c+11228,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm read_byte", false,-1, 7,0);
        tracep->declBit(c+11255,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm read_byte_clr", false,-1);
        tracep->declBit(c+11256,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm shift_data_en", false,-1);
        tracep->declBit(c+9066,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm no_stop", false,-1);
        tracep->declBit(c+11257,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm log_start", false,-1);
        tracep->declBit(c+11258,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm log_stop", false,-1);
        tracep->declBit(c+11259,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm restart", false,-1);
        tracep->declBit(c+9240,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm start_det", false,-1);
        tracep->declBit(c+9067,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm stop_det", false,-1);
        tracep->declBit(c+14635,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm address0_match", false,-1);
        tracep->declBit(c+14636,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm address1_match", false,-1);
        tracep->declBit(c+12537,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm address_match", false,-1);
        tracep->declBus(c+9223,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm input_byte", false,-1, 7,0);
        tracep->declBit(c+13050,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm input_byte_clr", false,-1);
        tracep->declBus(c+11183,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm scl_high_cnt", false,-1, 31,0);
        tracep->declBus(c+9068,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm bit_idx", false,-1, 3,0);
        tracep->declBit(c+9241,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm bit_ack", false,-1);
        tracep->declBit(c+9224,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm rw_bit", false,-1);
        tracep->declBit(c+9069,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm host_ack", false,-1);
        tracep->declBus(c+13160,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm tcount_sel", false,-1, 3,0);
        tracep->declBus(c+9070,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm state_q", false,-1, 5,0);
        tracep->declBus(c+13161,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm state_d", false,-1, 5,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_fmt_watermark Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_fmt_watermark FlopOutput", false,-1);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_fmt_watermark clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_fmt_watermark rst_ni", false,-1);
        tracep->declBus(c+14618,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_fmt_watermark event_intr_i", false,-1, 0,0);
        tracep->declBus(c+12538,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_fmt_watermark reg2hw_intr_enable_q_i", false,-1, 0,0);
        tracep->declBus(c+12355,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_fmt_watermark reg2hw_intr_test_q_i", false,-1, 0,0);
        tracep->declBit(c+12356,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_fmt_watermark reg2hw_intr_test_qe_i", false,-1);
        tracep->declBus(c+12539,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_fmt_watermark reg2hw_intr_state_q_i", false,-1, 0,0);
        tracep->declBit(c+13162,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_fmt_watermark hw2reg_intr_state_de_o", false,-1);
        tracep->declBus(c+12787,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_fmt_watermark hw2reg_intr_state_d_o", false,-1, 0,0);
        tracep->declBus(c+9000,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_fmt_watermark intr_o", false,-1, 0,0);
        tracep->declBus(c+13163,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_fmt_watermark new_event", false,-1, 0,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_rx_watermark Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_rx_watermark FlopOutput", false,-1);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_rx_watermark clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_rx_watermark rst_ni", false,-1);
        tracep->declBus(c+14619,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_rx_watermark event_intr_i", false,-1, 0,0);
        tracep->declBus(c+12540,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_rx_watermark reg2hw_intr_enable_q_i", false,-1, 0,0);
        tracep->declBus(c+12357,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_rx_watermark reg2hw_intr_test_q_i", false,-1, 0,0);
        tracep->declBit(c+12358,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_rx_watermark reg2hw_intr_test_qe_i", false,-1);
        tracep->declBus(c+12541,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_rx_watermark reg2hw_intr_state_q_i", false,-1, 0,0);
        tracep->declBit(c+13164,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_rx_watermark hw2reg_intr_state_de_o", false,-1);
        tracep->declBus(c+12788,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_rx_watermark hw2reg_intr_state_d_o", false,-1, 0,0);
        tracep->declBus(c+9001,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_rx_watermark intr_o", false,-1, 0,0);
        tracep->declBus(c+13165,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_rx_watermark new_event", false,-1, 0,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_fmt_overflow Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_fmt_overflow FlopOutput", false,-1);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_fmt_overflow clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_fmt_overflow rst_ni", false,-1);
        tracep->declBus(c+14620,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_fmt_overflow event_intr_i", false,-1, 0,0);
        tracep->declBus(c+12542,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_fmt_overflow reg2hw_intr_enable_q_i", false,-1, 0,0);
        tracep->declBus(c+12359,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_fmt_overflow reg2hw_intr_test_q_i", false,-1, 0,0);
        tracep->declBit(c+12360,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_fmt_overflow reg2hw_intr_test_qe_i", false,-1);
        tracep->declBus(c+12543,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_fmt_overflow reg2hw_intr_state_q_i", false,-1, 0,0);
        tracep->declBit(c+13166,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_fmt_overflow hw2reg_intr_state_de_o", false,-1);
        tracep->declBus(c+12789,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_fmt_overflow hw2reg_intr_state_d_o", false,-1, 0,0);
        tracep->declBus(c+9002,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_fmt_overflow intr_o", false,-1, 0,0);
        tracep->declBus(c+13167,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_fmt_overflow new_event", false,-1, 0,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_rx_overflow Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_rx_overflow FlopOutput", false,-1);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_rx_overflow clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_rx_overflow rst_ni", false,-1);
        tracep->declBus(c+11229,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_rx_overflow event_intr_i", false,-1, 0,0);
        tracep->declBus(c+12544,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_rx_overflow reg2hw_intr_enable_q_i", false,-1, 0,0);
        tracep->declBus(c+12361,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_rx_overflow reg2hw_intr_test_q_i", false,-1, 0,0);
        tracep->declBit(c+12362,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_rx_overflow reg2hw_intr_test_qe_i", false,-1);
        tracep->declBus(c+12545,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_rx_overflow reg2hw_intr_state_q_i", false,-1, 0,0);
        tracep->declBit(c+13168,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_rx_overflow hw2reg_intr_state_de_o", false,-1);
        tracep->declBus(c+12790,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_rx_overflow hw2reg_intr_state_d_o", false,-1, 0,0);
        tracep->declBus(c+9003,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_rx_overflow intr_o", false,-1, 0,0);
        tracep->declBus(c+13169,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_rx_overflow new_event", false,-1, 0,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_nak Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_nak FlopOutput", false,-1);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_nak clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_nak rst_ni", false,-1);
        tracep->declBus(c+13139,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_nak event_intr_i", false,-1, 0,0);
        tracep->declBus(c+12546,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_nak reg2hw_intr_enable_q_i", false,-1, 0,0);
        tracep->declBus(c+12363,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_nak reg2hw_intr_test_q_i", false,-1, 0,0);
        tracep->declBit(c+12364,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_nak reg2hw_intr_test_qe_i", false,-1);
        tracep->declBus(c+12547,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_nak reg2hw_intr_state_q_i", false,-1, 0,0);
        tracep->declBit(c+13170,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_nak hw2reg_intr_state_de_o", false,-1);
        tracep->declBus(c+12791,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_nak hw2reg_intr_state_d_o", false,-1, 0,0);
        tracep->declBus(c+9004,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_nak intr_o", false,-1, 0,0);
        tracep->declBus(c+13171,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_nak new_event", false,-1, 0,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_scl_interference Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_scl_interference FlopOutput", false,-1);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_scl_interference clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_scl_interference rst_ni", false,-1);
        tracep->declBus(c+9230,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_scl_interference event_intr_i", false,-1, 0,0);
        tracep->declBus(c+12548,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_scl_interference reg2hw_intr_enable_q_i", false,-1, 0,0);
        tracep->declBus(c+12365,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_scl_interference reg2hw_intr_test_q_i", false,-1, 0,0);
        tracep->declBit(c+12366,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_scl_interference reg2hw_intr_test_qe_i", false,-1);
        tracep->declBus(c+12549,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_scl_interference reg2hw_intr_state_q_i", false,-1, 0,0);
        tracep->declBit(c+13172,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_scl_interference hw2reg_intr_state_de_o", false,-1);
        tracep->declBus(c+12792,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_scl_interference hw2reg_intr_state_d_o", false,-1, 0,0);
        tracep->declBus(c+9005,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_scl_interference intr_o", false,-1, 0,0);
        tracep->declBus(c+13173,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_scl_interference new_event", false,-1, 0,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_sda_interference Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_sda_interference FlopOutput", false,-1);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_sda_interference clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_sda_interference rst_ni", false,-1);
        tracep->declBus(c+13140,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_sda_interference event_intr_i", false,-1, 0,0);
        tracep->declBus(c+12550,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_sda_interference reg2hw_intr_enable_q_i", false,-1, 0,0);
        tracep->declBus(c+12367,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_sda_interference reg2hw_intr_test_q_i", false,-1, 0,0);
        tracep->declBit(c+12368,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_sda_interference reg2hw_intr_test_qe_i", false,-1);
        tracep->declBus(c+12551,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_sda_interference reg2hw_intr_state_q_i", false,-1, 0,0);
        tracep->declBit(c+13174,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_sda_interference hw2reg_intr_state_de_o", false,-1);
        tracep->declBus(c+12793,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_sda_interference hw2reg_intr_state_d_o", false,-1, 0,0);
        tracep->declBus(c+9006,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_sda_interference intr_o", false,-1, 0,0);
        tracep->declBus(c+13175,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_sda_interference new_event", false,-1, 0,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_stretch_timeout Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_stretch_timeout FlopOutput", false,-1);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_stretch_timeout clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_stretch_timeout rst_ni", false,-1);
        tracep->declBus(c+13141,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_stretch_timeout event_intr_i", false,-1, 0,0);
        tracep->declBus(c+12552,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_stretch_timeout reg2hw_intr_enable_q_i", false,-1, 0,0);
        tracep->declBus(c+12369,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_stretch_timeout reg2hw_intr_test_q_i", false,-1, 0,0);
        tracep->declBit(c+12370,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_stretch_timeout reg2hw_intr_test_qe_i", false,-1);
        tracep->declBus(c+12553,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_stretch_timeout reg2hw_intr_state_q_i", false,-1, 0,0);
        tracep->declBit(c+13176,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_stretch_timeout hw2reg_intr_state_de_o", false,-1);
        tracep->declBus(c+12794,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_stretch_timeout hw2reg_intr_state_d_o", false,-1, 0,0);
        tracep->declBus(c+9007,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_stretch_timeout intr_o", false,-1, 0,0);
        tracep->declBus(c+13177,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_stretch_timeout new_event", false,-1, 0,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_sda_unstable Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_sda_unstable FlopOutput", false,-1);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_sda_unstable clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_sda_unstable rst_ni", false,-1);
        tracep->declBus(c+9231,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_sda_unstable event_intr_i", false,-1, 0,0);
        tracep->declBus(c+12554,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_sda_unstable reg2hw_intr_enable_q_i", false,-1, 0,0);
        tracep->declBus(c+12371,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_sda_unstable reg2hw_intr_test_q_i", false,-1, 0,0);
        tracep->declBit(c+12372,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_sda_unstable reg2hw_intr_test_qe_i", false,-1);
        tracep->declBus(c+12555,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_sda_unstable reg2hw_intr_state_q_i", false,-1, 0,0);
        tracep->declBit(c+13178,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_sda_unstable hw2reg_intr_state_de_o", false,-1);
        tracep->declBus(c+12795,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_sda_unstable hw2reg_intr_state_d_o", false,-1, 0,0);
        tracep->declBus(c+9008,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_sda_unstable intr_o", false,-1, 0,0);
        tracep->declBus(c+13179,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_sda_unstable new_event", false,-1, 0,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_trans_complete Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_trans_complete FlopOutput", false,-1);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_trans_complete clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_trans_complete rst_ni", false,-1);
        tracep->declBus(c+11230,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_trans_complete event_intr_i", false,-1, 0,0);
        tracep->declBus(c+12556,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_trans_complete reg2hw_intr_enable_q_i", false,-1, 0,0);
        tracep->declBus(c+12373,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_trans_complete reg2hw_intr_test_q_i", false,-1, 0,0);
        tracep->declBit(c+12374,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_trans_complete reg2hw_intr_test_qe_i", false,-1);
        tracep->declBus(c+12557,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_trans_complete reg2hw_intr_state_q_i", false,-1, 0,0);
        tracep->declBit(c+13180,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_trans_complete hw2reg_intr_state_de_o", false,-1);
        tracep->declBus(c+12796,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_trans_complete hw2reg_intr_state_d_o", false,-1, 0,0);
        tracep->declBus(c+9009,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_trans_complete intr_o", false,-1, 0,0);
        tracep->declBus(c+13181,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_trans_complete new_event", false,-1, 0,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_tx_empty Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_tx_empty FlopOutput", false,-1);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_tx_empty clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_tx_empty rst_ni", false,-1);
        tracep->declBus(c+13142,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_tx_empty event_intr_i", false,-1, 0,0);
        tracep->declBus(c+12558,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_tx_empty reg2hw_intr_enable_q_i", false,-1, 0,0);
        tracep->declBus(c+12375,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_tx_empty reg2hw_intr_test_q_i", false,-1, 0,0);
        tracep->declBit(c+12376,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_tx_empty reg2hw_intr_test_qe_i", false,-1);
        tracep->declBus(c+12559,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_tx_empty reg2hw_intr_state_q_i", false,-1, 0,0);
        tracep->declBit(c+13182,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_tx_empty hw2reg_intr_state_de_o", false,-1);
        tracep->declBus(c+12797,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_tx_empty hw2reg_intr_state_d_o", false,-1, 0,0);
        tracep->declBus(c+9010,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_tx_empty intr_o", false,-1, 0,0);
        tracep->declBus(c+13183,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_tx_empty new_event", false,-1, 0,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_tx_nonempty Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_tx_nonempty FlopOutput", false,-1);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_tx_nonempty clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_tx_nonempty rst_ni", false,-1);
        tracep->declBus(c+11231,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_tx_nonempty event_intr_i", false,-1, 0,0);
        tracep->declBus(c+12560,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_tx_nonempty reg2hw_intr_enable_q_i", false,-1, 0,0);
        tracep->declBus(c+12377,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_tx_nonempty reg2hw_intr_test_q_i", false,-1, 0,0);
        tracep->declBit(c+12378,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_tx_nonempty reg2hw_intr_test_qe_i", false,-1);
        tracep->declBus(c+12561,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_tx_nonempty reg2hw_intr_state_q_i", false,-1, 0,0);
        tracep->declBit(c+13184,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_tx_nonempty hw2reg_intr_state_de_o", false,-1);
        tracep->declBus(c+12798,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_tx_nonempty hw2reg_intr_state_d_o", false,-1, 0,0);
        tracep->declBus(c+9011,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_tx_nonempty intr_o", false,-1, 0,0);
        tracep->declBus(c+13185,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_tx_nonempty new_event", false,-1, 0,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_tx_overflow Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_tx_overflow FlopOutput", false,-1);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_tx_overflow clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_tx_overflow rst_ni", false,-1);
        tracep->declBus(c+14621,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_tx_overflow event_intr_i", false,-1, 0,0);
        tracep->declBus(c+12562,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_tx_overflow reg2hw_intr_enable_q_i", false,-1, 0,0);
        tracep->declBus(c+12379,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_tx_overflow reg2hw_intr_test_q_i", false,-1, 0,0);
        tracep->declBit(c+12380,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_tx_overflow reg2hw_intr_test_qe_i", false,-1);
        tracep->declBus(c+12563,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_tx_overflow reg2hw_intr_state_q_i", false,-1, 0,0);
        tracep->declBit(c+13186,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_tx_overflow hw2reg_intr_state_de_o", false,-1);
        tracep->declBus(c+12799,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_tx_overflow hw2reg_intr_state_d_o", false,-1, 0,0);
        tracep->declBus(c+9012,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_tx_overflow intr_o", false,-1, 0,0);
        tracep->declBus(c+13187,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_tx_overflow new_event", false,-1, 0,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_acq_overflow Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_acq_overflow FlopOutput", false,-1);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_acq_overflow clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_acq_overflow rst_ni", false,-1);
        tracep->declBus(c+11345,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_acq_overflow event_intr_i", false,-1, 0,0);
        tracep->declBus(c+12564,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_acq_overflow reg2hw_intr_enable_q_i", false,-1, 0,0);
        tracep->declBus(c+12381,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_acq_overflow reg2hw_intr_test_q_i", false,-1, 0,0);
        tracep->declBit(c+12382,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_acq_overflow reg2hw_intr_test_qe_i", false,-1);
        tracep->declBus(c+12565,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_acq_overflow reg2hw_intr_state_q_i", false,-1, 0,0);
        tracep->declBit(c+13188,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_acq_overflow hw2reg_intr_state_de_o", false,-1);
        tracep->declBus(c+12800,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_acq_overflow hw2reg_intr_state_d_o", false,-1, 0,0);
        tracep->declBus(c+9013,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_acq_overflow intr_o", false,-1, 0,0);
        tracep->declBus(c+13189,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_acq_overflow new_event", false,-1, 0,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_ack_stop Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_ack_stop FlopOutput", false,-1);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_ack_stop clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_ack_stop rst_ni", false,-1);
        tracep->declBus(c+9232,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_ack_stop event_intr_i", false,-1, 0,0);
        tracep->declBus(c+12566,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_ack_stop reg2hw_intr_enable_q_i", false,-1, 0,0);
        tracep->declBus(c+12383,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_ack_stop reg2hw_intr_test_q_i", false,-1, 0,0);
        tracep->declBit(c+12384,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_ack_stop reg2hw_intr_test_qe_i", false,-1);
        tracep->declBus(c+12567,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_ack_stop reg2hw_intr_state_q_i", false,-1, 0,0);
        tracep->declBit(c+13190,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_ack_stop hw2reg_intr_state_de_o", false,-1);
        tracep->declBus(c+12801,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_ack_stop hw2reg_intr_state_d_o", false,-1, 0,0);
        tracep->declBus(c+9014,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_ack_stop intr_o", false,-1, 0,0);
        tracep->declBus(c+13191,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_ack_stop new_event", false,-1, 0,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_host_timeout Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_host_timeout FlopOutput", false,-1);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_host_timeout clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_host_timeout rst_ni", false,-1);
        tracep->declBus(c+14622,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_host_timeout event_intr_i", false,-1, 0,0);
        tracep->declBus(c+12568,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_host_timeout reg2hw_intr_enable_q_i", false,-1, 0,0);
        tracep->declBus(c+12385,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_host_timeout reg2hw_intr_test_q_i", false,-1, 0,0);
        tracep->declBit(c+12386,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_host_timeout reg2hw_intr_test_qe_i", false,-1);
        tracep->declBus(c+12569,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_host_timeout reg2hw_intr_state_q_i", false,-1, 0,0);
        tracep->declBit(c+13192,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_host_timeout hw2reg_intr_state_de_o", false,-1);
        tracep->declBus(c+12802,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_host_timeout hw2reg_intr_state_d_o", false,-1, 0,0);
        tracep->declBus(c+9015,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_host_timeout intr_o", false,-1, 0,0);
        tracep->declBus(c+13193,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_host_timeout new_event", false,-1, 0,0);
        tracep->declBus(c+15318,"Azadi_top_verilator u_jtagdpi ListenPort", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator u_jtagdpi clk_i", false,-1);
        tracep->declBit(c+14159,"Azadi_top_verilator u_jtagdpi rst_ni", false,-1);
        tracep->declBit(c+7659,"Azadi_top_verilator u_jtagdpi jtag_tck", false,-1);
        tracep->declBit(c+7661,"Azadi_top_verilator u_jtagdpi jtag_tms", false,-1);
        tracep->declBit(c+7660,"Azadi_top_verilator u_jtagdpi jtag_tdi", false,-1);
        tracep->declBit(c+7844,"Azadi_top_verilator u_jtagdpi jtag_tdo", false,-1);
        tracep->declBit(c+7662,"Azadi_top_verilator u_jtagdpi jtag_trst_n", false,-1);
        tracep->declBit(c+7663,"Azadi_top_verilator u_jtagdpi jtag_srst_n", false,-1);
        tracep->declQuad(c+384,"Azadi_top_verilator u_jtagdpi ctx", false,-1, 63,0);
        tracep->declBit(c+15319,"jtag_pkg JTAG_REQ_DEFAULT tck", false,-1);
        tracep->declBit(c+15320,"jtag_pkg JTAG_REQ_DEFAULT tms", false,-1);
        tracep->declBit(c+15321,"jtag_pkg JTAG_REQ_DEFAULT trst_n", false,-1);
        tracep->declBit(c+15322,"jtag_pkg JTAG_REQ_DEFAULT tdi", false,-1);
        tracep->declBit(c+15323,"jtag_pkg JTAG_RSP_DEFAULT tdo", false,-1);
        tracep->declBit(c+15324,"jtag_pkg JTAG_RSP_DEFAULT tdo_oe", false,-1);
        tracep->declBus(c+15325,"dm DbgVersion013", false,-1, 3,0);
        tracep->declBus(c+15326,"dm ProgBufSize", false,-1, 4,0);
        tracep->declBus(c+15325,"dm DataCount", false,-1, 3,0);
        tracep->declQuad(c+15327,"dm HaltAddress", false,-1, 63,0);
        tracep->declQuad(c+15329,"dm ResumeAddress", false,-1, 63,0);
        tracep->declQuad(c+15331,"dm ExceptionAddress", false,-1, 63,0);
        tracep->declBus(c+14953,"dm DataAddr", false,-1, 11,0);
        tracep->declBus(c+15190,"dm CauseBreakpoint", false,-1, 2,0);
        tracep->declBus(c+15191,"dm CauseTrigger", false,-1, 2,0);
        tracep->declBus(c+15192,"dm CauseRequest", false,-1, 2,0);
        tracep->declBus(c+15193,"dm CauseSingleStep", false,-1, 2,0);
        tracep->declBus(c+14720,"dm DTM_SUCCESS", false,-1, 1,0);
        tracep->declBus(c+15333,"cb_filter_pkg EgSeeds(0) PermuteSeed", false,-1, 31,0);
        tracep->declBus(c+15334,"cb_filter_pkg EgSeeds(0) XorSeed", false,-1, 31,0);
        tracep->declBus(c+15335,"cb_filter_pkg EgSeeds(1) PermuteSeed", false,-1, 31,0);
        tracep->declBus(c+15336,"cb_filter_pkg EgSeeds(1) XorSeed", false,-1, 31,0);
        tracep->declBus(c+15337,"cb_filter_pkg EgSeeds(2) PermuteSeed", false,-1, 31,0);
        tracep->declBus(c+15338,"cb_filter_pkg EgSeeds(2) XorSeed", false,-1, 31,0);
        tracep->declBus(c+15339,"defs_div_sqrt_mvp C_RM", false,-1, 31,0);
        tracep->declBus(c+14794,"defs_div_sqrt_mvp C_RM_NEAREST", false,-1, 2,0);
        tracep->declBus(c+15190,"defs_div_sqrt_mvp C_RM_TRUNC", false,-1, 2,0);
        tracep->declBus(c+15191,"defs_div_sqrt_mvp C_RM_PLUSINF", false,-1, 2,0);
        tracep->declBus(c+15192,"defs_div_sqrt_mvp C_RM_MINUSINF", false,-1, 2,0);
        tracep->declBus(c+15340,"defs_div_sqrt_mvp C_PC", false,-1, 31,0);
        tracep->declBus(c+15341,"defs_div_sqrt_mvp C_FS", false,-1, 31,0);
        tracep->declBus(c+15341,"defs_div_sqrt_mvp C_IUNC", false,-1, 31,0);
        tracep->declBus(c+14932,"defs_div_sqrt_mvp Iteration_unit_num_S", false,-1, 1,0);
        tracep->declBus(c+15342,"defs_div_sqrt_mvp C_OP_FP64", false,-1, 31,0);
        tracep->declBus(c+15343,"defs_div_sqrt_mvp C_MANT_FP64", false,-1, 31,0);
        tracep->declBus(c+15344,"defs_div_sqrt_mvp C_EXP_FP64", false,-1, 31,0);
        tracep->declBus(c+15345,"defs_div_sqrt_mvp C_BIAS_FP64", false,-1, 31,0);
        tracep->declBus(c+15346,"defs_div_sqrt_mvp C_BIAS_AONE_FP64", false,-1, 10,0);
        tracep->declBus(c+15347,"defs_div_sqrt_mvp C_HALF_BIAS_FP64", false,-1, 31,0);
        tracep->declBus(c+15348,"defs_div_sqrt_mvp C_EXP_ZERO_FP64", false,-1, 10,0);
        tracep->declBus(c+15349,"defs_div_sqrt_mvp C_EXP_ONE_FP64", false,-1, 12,0);
        tracep->declBus(c+14927,"defs_div_sqrt_mvp C_EXP_INF_FP64", false,-1, 10,0);
        tracep->declQuad(c+15350,"defs_div_sqrt_mvp C_MANT_ZERO_FP64", false,-1, 51,0);
        tracep->declQuad(c+14928,"defs_div_sqrt_mvp C_MANT_NAN_FP64", false,-1, 51,0);
        tracep->declQuad(c+15352,"defs_div_sqrt_mvp C_PZERO_FP64", false,-1, 63,0);
        tracep->declQuad(c+15354,"defs_div_sqrt_mvp C_MZERO_FP64", false,-1, 63,0);
        tracep->declQuad(c+15356,"defs_div_sqrt_mvp C_QNAN_FP64", false,-1, 63,0);
        tracep->declBus(c+15358,"defs_div_sqrt_mvp C_OP_FP32", false,-1, 31,0);
        tracep->declBus(c+15359,"defs_div_sqrt_mvp C_MANT_FP32", false,-1, 31,0);
        tracep->declBus(c+15360,"defs_div_sqrt_mvp C_EXP_FP32", false,-1, 31,0);
        tracep->declBus(c+15361,"defs_div_sqrt_mvp C_BIAS_FP32", false,-1, 31,0);
        tracep->declBus(c+15362,"defs_div_sqrt_mvp C_BIAS_AONE_FP32", false,-1, 7,0);
        tracep->declBus(c+15363,"defs_div_sqrt_mvp C_HALF_BIAS_FP32", false,-1, 31,0);
        tracep->declBus(c+14707,"defs_div_sqrt_mvp C_EXP_ZERO_FP32", false,-1, 7,0);
        tracep->declBus(c+14925,"defs_div_sqrt_mvp C_EXP_INF_FP32", false,-1, 7,0);
        tracep->declBus(c+15364,"defs_div_sqrt_mvp C_MANT_ZERO_FP32", false,-1, 22,0);
        tracep->declBus(c+14693,"defs_div_sqrt_mvp C_PZERO_FP32", false,-1, 31,0);
        tracep->declBus(c+15365,"defs_div_sqrt_mvp C_MZERO_FP32", false,-1, 31,0);
        tracep->declBus(c+15366,"defs_div_sqrt_mvp C_QNAN_FP32", false,-1, 31,0);
        tracep->declBus(c+15367,"defs_div_sqrt_mvp C_OP_FP16", false,-1, 31,0);
        tracep->declBus(c+15368,"defs_div_sqrt_mvp C_MANT_FP16", false,-1, 31,0);
        tracep->declBus(c+15369,"defs_div_sqrt_mvp C_EXP_FP16", false,-1, 31,0);
        tracep->declBus(c+15370,"defs_div_sqrt_mvp C_BIAS_FP16", false,-1, 31,0);
        tracep->declBus(c+15371,"defs_div_sqrt_mvp C_BIAS_AONE_FP16", false,-1, 4,0);
        tracep->declBus(c+15372,"defs_div_sqrt_mvp C_HALF_BIAS_FP16", false,-1, 31,0);
        tracep->declBus(c+15373,"defs_div_sqrt_mvp C_EXP_ZERO_FP16", false,-1, 4,0);
        tracep->declBus(c+14930,"defs_div_sqrt_mvp C_EXP_INF_FP16", false,-1, 4,0);
        tracep->declBus(c+15374,"defs_div_sqrt_mvp C_MANT_ZERO_FP16", false,-1, 9,0);
        tracep->declBus(c+15313,"defs_div_sqrt_mvp C_PZERO_FP16", false,-1, 15,0);
        tracep->declBus(c+15375,"defs_div_sqrt_mvp C_MZERO_FP16", false,-1, 15,0);
        tracep->declBus(c+15376,"defs_div_sqrt_mvp C_QNAN_FP16", false,-1, 15,0);
        tracep->declBus(c+15367,"defs_div_sqrt_mvp C_OP_FP16ALT", false,-1, 31,0);
        tracep->declBus(c+15372,"defs_div_sqrt_mvp C_MANT_FP16ALT", false,-1, 31,0);
        tracep->declBus(c+15360,"defs_div_sqrt_mvp C_EXP_FP16ALT", false,-1, 31,0);
        tracep->declBus(c+15361,"defs_div_sqrt_mvp C_BIAS_FP16ALT", false,-1, 31,0);
        tracep->declBus(c+15362,"defs_div_sqrt_mvp C_BIAS_AONE_FP16ALT", false,-1, 7,0);
        tracep->declBus(c+15363,"defs_div_sqrt_mvp C_HALF_BIAS_FP16ALT", false,-1, 31,0);
        tracep->declBus(c+14707,"defs_div_sqrt_mvp C_EXP_ZERO_FP16ALT", false,-1, 7,0);
        tracep->declBus(c+14925,"defs_div_sqrt_mvp C_EXP_INF_FP16ALT", false,-1, 7,0);
        tracep->declBus(c+15317,"defs_div_sqrt_mvp C_MANT_ZERO_FP16ALT", false,-1, 6,0);
        tracep->declBus(c+15377,"defs_div_sqrt_mvp C_QNAN_FP16ALT", false,-1, 15,0);
        tracep->declBus(c+15378,"tl_periph_pkg ADDR_SPACE_UART0", false,-1, 31,0);
        tracep->declBus(c+15379,"tl_periph_pkg ADDR_SPACE_UART1", false,-1, 31,0);
        tracep->declBus(c+15380,"tl_periph_pkg ADDR_SPACE_SPI0", false,-1, 31,0);
        tracep->declBus(c+15381,"tl_periph_pkg ADDR_SPACE_SPI1", false,-1, 31,0);
        tracep->declBus(c+15382,"tl_periph_pkg ADDR_SPACE_SPI2", false,-1, 31,0);
        tracep->declBus(c+15383,"tl_periph_pkg ADDR_SPACE_PWM", false,-1, 31,0);
        tracep->declBus(c+15384,"tl_periph_pkg ADDR_SPACE_GPIO", false,-1, 31,0);
        tracep->declBus(c+15385,"tl_periph_pkg ADDR_SPACE_I2C0", false,-1, 31,0);
        tracep->declBus(c+15386,"tl_periph_pkg ADDR_SPACE_I2C1", false,-1, 31,0);
        tracep->declBus(c+15387,"tl_periph_pkg ADDR_SPACE_CAN0", false,-1, 31,0);
        tracep->declBus(c+15388,"tl_periph_pkg ADDR_SPACE_CAN1", false,-1, 31,0);
        tracep->declBus(c+15389,"tl_periph_pkg ADDR_SPACE_ADC", false,-1, 31,0);
        tracep->declBus(c+15390,"tl_periph_pkg ADDR_SPACE_QSPI", false,-1, 31,0);
        tracep->declBus(c+15391,"tl_periph_pkg ADDR_MASK_UART0", false,-1, 31,0);
        tracep->declBus(c+15391,"tl_periph_pkg ADDR_MASK_UART1", false,-1, 31,0);
        tracep->declBus(c+15391,"tl_periph_pkg ADDR_MASK_SPI0", false,-1, 31,0);
        tracep->declBus(c+15391,"tl_periph_pkg ADDR_MASK_SPI1", false,-1, 31,0);
        tracep->declBus(c+15391,"tl_periph_pkg ADDR_MASK_SPI2", false,-1, 31,0);
        tracep->declBus(c+15391,"tl_periph_pkg ADDR_MASK_PWM", false,-1, 31,0);
        tracep->declBus(c+15391,"tl_periph_pkg ADDR_MASK_GPIO", false,-1, 31,0);
        tracep->declBus(c+15391,"tl_periph_pkg ADDR_MASK_I2C0", false,-1, 31,0);
        tracep->declBus(c+15391,"tl_periph_pkg ADDR_MASK_I2C1", false,-1, 31,0);
        tracep->declBus(c+15391,"tl_periph_pkg ADDR_MASK_CAN0", false,-1, 31,0);
        tracep->declBus(c+15391,"tl_periph_pkg ADDR_MASK_CAN1", false,-1, 31,0);
        tracep->declBus(c+15391,"tl_periph_pkg ADDR_MASK_ADC", false,-1, 31,0);
        tracep->declBus(c+15391,"tl_periph_pkg ADDR_MASK_QSPI", false,-1, 31,0);
        tracep->declBus(c+14938,"tl_periph_pkg N_HOST", false,-1, 31,0);
        tracep->declBus(c+15012,"tl_periph_pkg N_DEVICE", false,-1, 31,0);
        tracep->declBus(c+14694,"tl_main_pkg ADDR_SPACE_ICCM", false,-1, 31,0);
        tracep->declBus(c+15392,"tl_main_pkg ADDR_SPACE_DEBUG_ROM", false,-1, 31,0);
        tracep->declBus(c+15393,"tl_main_pkg ADDR_SPACE_DCCM", false,-1, 31,0);
        tracep->declBus(c+15394,"tl_main_pkg ADDR_SPACE_FLASH_CTRL", false,-1, 31,0);
        tracep->declBus(c+15395,"tl_main_pkg ADDR_SPACE_TIMER0", false,-1, 31,0);
        tracep->declBus(c+15396,"tl_main_pkg ADDR_SPACE_TIMER1", false,-1, 31,0);
        tracep->declBus(c+15397,"tl_main_pkg ADDR_SPACE_TIMER2", false,-1, 31,0);
        tracep->declBus(c+15398,"tl_main_pkg ADDR_SPACE_TIMER3", false,-1, 31,0);
        tracep->declBus(c+15399,"tl_main_pkg ADDR_SPACE_TIMER4", false,-1, 31,0);
        tracep->declBus(c+15400,"tl_main_pkg ADDR_SPACE_PLIC", false,-1, 31,0);
        tracep->declBus(c+15378,"tl_main_pkg ADDR_SPACE_XBAR_PERI", false,-1, 31,0);
        tracep->declBus(c+15391,"tl_main_pkg ADDR_MASK_ICCM", false,-1, 31,0);
        tracep->declBus(c+15391,"tl_main_pkg ADDR_MASK_DEBUG_ROM", false,-1, 31,0);
        tracep->declBus(c+15391,"tl_main_pkg ADDR_MASK_DCCM", false,-1, 31,0);
        tracep->declBus(c+15391,"tl_main_pkg ADDR_MASK_FLASH_CTRL", false,-1, 31,0);
        tracep->declBus(c+15391,"tl_main_pkg ADDR_MASK_TIMER0", false,-1, 31,0);
        tracep->declBus(c+15391,"tl_main_pkg ADDR_MASK_TIMER1", false,-1, 31,0);
        tracep->declBus(c+15391,"tl_main_pkg ADDR_MASK_TIMER2", false,-1, 31,0);
        tracep->declBus(c+15391,"tl_main_pkg ADDR_MASK_TIMER3", false,-1, 31,0);
        tracep->declBus(c+15391,"tl_main_pkg ADDR_MASK_TIMER4", false,-1, 31,0);
        tracep->declBus(c+15391,"tl_main_pkg ADDR_MASK_PLIC", false,-1, 31,0);
        tracep->declBus(c+15391,"tl_main_pkg ADDR_MASK_XBAR_PERI", false,-1, 31,0);
        tracep->declBus(c+15007,"tl_main_pkg N_HOST", false,-1, 31,0);
        tracep->declBus(c+15204,"tl_main_pkg N_DEVICE", false,-1, 31,0);
        tracep->declBus(c+14690,"Azadi_top_verilator top_verilator main_swith DCCM M", false,-1, 31,0);
        tracep->declBus(c+15401,"Azadi_top_verilator top_verilator main_swith DCCM HReqPass", false,-1, 1,0);
        tracep->declBus(c+15401,"Azadi_top_verilator top_verilator main_swith DCCM HRspPass", false,-1, 1,0);
        tracep->declBus(c+15402,"Azadi_top_verilator top_verilator main_swith DCCM HReqDepth", false,-1, 7,0);
        tracep->declBus(c+15402,"Azadi_top_verilator top_verilator main_swith DCCM HRspDepth", false,-1, 7,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith DCCM DReqPass", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith DCCM DRspPass", false,-1);
        tracep->declBus(c+15064,"Azadi_top_verilator top_verilator main_swith DCCM DReqDepth", false,-1, 3,0);
        tracep->declBus(c+15064,"Azadi_top_verilator top_verilator main_swith DCCM DRspDepth", false,-1, 3,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith DCCM clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith DCCM rst_ni", false,-1);
        tracep->declBit(c+5703,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_i(0) a_valid", false,-1);
        tracep->declBus(c+5704,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_i(0) a_opcode", false,-1, 2,0);
        tracep->declBus(c+5705,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_i(0) a_param", false,-1, 2,0);
        tracep->declBus(c+5706,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_i(0) a_size", false,-1, 1,0);
        tracep->declBus(c+5707,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_i(0) a_source", false,-1, 7,0);
        tracep->declBus(c+5708,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_i(0) a_address", false,-1, 31,0);
        tracep->declBus(c+5709,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_i(0) a_mask", false,-1, 3,0);
        tracep->declBus(c+5710,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_i(0) a_data", false,-1, 31,0);
        tracep->declBit(c+5711,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_i(0) d_ready", false,-1);
        tracep->declBit(c+5712,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_i(1) a_valid", false,-1);
        tracep->declBus(c+5713,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_i(1) a_opcode", false,-1, 2,0);
        tracep->declBus(c+5714,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_i(1) a_param", false,-1, 2,0);
        tracep->declBus(c+5715,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_i(1) a_size", false,-1, 1,0);
        tracep->declBus(c+5716,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_i(1) a_source", false,-1, 7,0);
        tracep->declBus(c+5717,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_i(1) a_address", false,-1, 31,0);
        tracep->declBus(c+5718,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_i(1) a_mask", false,-1, 3,0);
        tracep->declBus(c+5719,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_i(1) a_data", false,-1, 31,0);
        tracep->declBit(c+5720,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_i(1) d_ready", false,-1);
        tracep->declBit(c+5721,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_o(0) d_valid", false,-1);
        tracep->declBus(c+5722,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_o(0) d_opcode", false,-1, 2,0);
        tracep->declBus(c+5723,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_o(0) d_param", false,-1, 2,0);
        tracep->declBus(c+5724,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_o(0) d_size", false,-1, 1,0);
        tracep->declBus(c+5725,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_o(0) d_source", false,-1, 7,0);
        tracep->declBus(c+5726,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_o(0) d_sink", false,-1, 0,0);
        tracep->declBus(c+5727,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_o(0) d_data", false,-1, 31,0);
        tracep->declBit(c+5728,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_o(0) d_error", false,-1);
        tracep->declBit(c+5729,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_o(0) a_ready", false,-1);
        tracep->declBit(c+5730,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_o(1) d_valid", false,-1);
        tracep->declBus(c+5731,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_o(1) d_opcode", false,-1, 2,0);
        tracep->declBus(c+5732,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_o(1) d_param", false,-1, 2,0);
        tracep->declBus(c+5733,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_o(1) d_size", false,-1, 1,0);
        tracep->declBus(c+5734,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_o(1) d_source", false,-1, 7,0);
        tracep->declBus(c+5735,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_o(1) d_sink", false,-1, 0,0);
        tracep->declBus(c+5736,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_o(1) d_data", false,-1, 31,0);
        tracep->declBit(c+5737,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_o(1) d_error", false,-1);
        tracep->declBit(c+5738,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_o(1) a_ready", false,-1);
        tracep->declBit(c+5464,"Azadi_top_verilator top_verilator main_swith DCCM tl_d_o a_valid", false,-1);
        tracep->declBus(c+5465,"Azadi_top_verilator top_verilator main_swith DCCM tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+5466,"Azadi_top_verilator top_verilator main_swith DCCM tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+5467,"Azadi_top_verilator top_verilator main_swith DCCM tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+5468,"Azadi_top_verilator top_verilator main_swith DCCM tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+5469,"Azadi_top_verilator top_verilator main_swith DCCM tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+5470,"Azadi_top_verilator top_verilator main_swith DCCM tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+5471,"Azadi_top_verilator top_verilator main_swith DCCM tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+5472,"Azadi_top_verilator top_verilator main_swith DCCM tl_d_o d_ready", false,-1);
        tracep->declBit(c+2232,"Azadi_top_verilator top_verilator main_swith DCCM tl_d_i d_valid", false,-1);
        tracep->declBus(c+2233,"Azadi_top_verilator top_verilator main_swith DCCM tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+2234,"Azadi_top_verilator top_verilator main_swith DCCM tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+2235,"Azadi_top_verilator top_verilator main_swith DCCM tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+2236,"Azadi_top_verilator top_verilator main_swith DCCM tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+2237,"Azadi_top_verilator top_verilator main_swith DCCM tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+2238,"Azadi_top_verilator top_verilator main_swith DCCM tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+2239,"Azadi_top_verilator top_verilator main_swith DCCM tl_d_i d_error", false,-1);
        tracep->declBit(c+2240,"Azadi_top_verilator top_verilator main_swith DCCM tl_d_i a_ready", false,-1);
        tracep->declBus(c+14788,"Azadi_top_verilator top_verilator main_swith DCCM IDW", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith DCCM STIDW", false,-1, 31,0);
        tracep->declBit(c+5739,"Azadi_top_verilator top_verilator main_swith DCCM hreq_fifo_o(0) a_valid", false,-1);
        tracep->declBus(c+5740,"Azadi_top_verilator top_verilator main_swith DCCM hreq_fifo_o(0) a_opcode", false,-1, 2,0);
        tracep->declBus(c+5741,"Azadi_top_verilator top_verilator main_swith DCCM hreq_fifo_o(0) a_param", false,-1, 2,0);
        tracep->declBus(c+5742,"Azadi_top_verilator top_verilator main_swith DCCM hreq_fifo_o(0) a_size", false,-1, 1,0);
        tracep->declBus(c+5743,"Azadi_top_verilator top_verilator main_swith DCCM hreq_fifo_o(0) a_source", false,-1, 7,0);
        tracep->declBus(c+5744,"Azadi_top_verilator top_verilator main_swith DCCM hreq_fifo_o(0) a_address", false,-1, 31,0);
        tracep->declBus(c+5745,"Azadi_top_verilator top_verilator main_swith DCCM hreq_fifo_o(0) a_mask", false,-1, 3,0);
        tracep->declBus(c+5746,"Azadi_top_verilator top_verilator main_swith DCCM hreq_fifo_o(0) a_data", false,-1, 31,0);
        tracep->declBit(c+5747,"Azadi_top_verilator top_verilator main_swith DCCM hreq_fifo_o(0) d_ready", false,-1);
        tracep->declBit(c+5748,"Azadi_top_verilator top_verilator main_swith DCCM hreq_fifo_o(1) a_valid", false,-1);
        tracep->declBus(c+5749,"Azadi_top_verilator top_verilator main_swith DCCM hreq_fifo_o(1) a_opcode", false,-1, 2,0);
        tracep->declBus(c+5750,"Azadi_top_verilator top_verilator main_swith DCCM hreq_fifo_o(1) a_param", false,-1, 2,0);
        tracep->declBus(c+5751,"Azadi_top_verilator top_verilator main_swith DCCM hreq_fifo_o(1) a_size", false,-1, 1,0);
        tracep->declBus(c+5752,"Azadi_top_verilator top_verilator main_swith DCCM hreq_fifo_o(1) a_source", false,-1, 7,0);
        tracep->declBus(c+5753,"Azadi_top_verilator top_verilator main_swith DCCM hreq_fifo_o(1) a_address", false,-1, 31,0);
        tracep->declBus(c+5754,"Azadi_top_verilator top_verilator main_swith DCCM hreq_fifo_o(1) a_mask", false,-1, 3,0);
        tracep->declBus(c+5755,"Azadi_top_verilator top_verilator main_swith DCCM hreq_fifo_o(1) a_data", false,-1, 31,0);
        tracep->declBit(c+5756,"Azadi_top_verilator top_verilator main_swith DCCM hreq_fifo_o(1) d_ready", false,-1);
        tracep->declBit(c+5757,"Azadi_top_verilator top_verilator main_swith DCCM hrsp_fifo_i(0) d_valid", false,-1);
        tracep->declBus(c+5758,"Azadi_top_verilator top_verilator main_swith DCCM hrsp_fifo_i(0) d_opcode", false,-1, 2,0);
        tracep->declBus(c+5759,"Azadi_top_verilator top_verilator main_swith DCCM hrsp_fifo_i(0) d_param", false,-1, 2,0);
        tracep->declBus(c+5760,"Azadi_top_verilator top_verilator main_swith DCCM hrsp_fifo_i(0) d_size", false,-1, 1,0);
        tracep->declBus(c+5761,"Azadi_top_verilator top_verilator main_swith DCCM hrsp_fifo_i(0) d_source", false,-1, 7,0);
        tracep->declBus(c+5762,"Azadi_top_verilator top_verilator main_swith DCCM hrsp_fifo_i(0) d_sink", false,-1, 0,0);
        tracep->declBus(c+5763,"Azadi_top_verilator top_verilator main_swith DCCM hrsp_fifo_i(0) d_data", false,-1, 31,0);
        tracep->declBit(c+5764,"Azadi_top_verilator top_verilator main_swith DCCM hrsp_fifo_i(0) d_error", false,-1);
        tracep->declBit(c+5765,"Azadi_top_verilator top_verilator main_swith DCCM hrsp_fifo_i(0) a_ready", false,-1);
        tracep->declBit(c+5766,"Azadi_top_verilator top_verilator main_swith DCCM hrsp_fifo_i(1) d_valid", false,-1);
        tracep->declBus(c+5767,"Azadi_top_verilator top_verilator main_swith DCCM hrsp_fifo_i(1) d_opcode", false,-1, 2,0);
        tracep->declBus(c+5768,"Azadi_top_verilator top_verilator main_swith DCCM hrsp_fifo_i(1) d_param", false,-1, 2,0);
        tracep->declBus(c+5769,"Azadi_top_verilator top_verilator main_swith DCCM hrsp_fifo_i(1) d_size", false,-1, 1,0);
        tracep->declBus(c+5770,"Azadi_top_verilator top_verilator main_swith DCCM hrsp_fifo_i(1) d_source", false,-1, 7,0);
        tracep->declBus(c+5771,"Azadi_top_verilator top_verilator main_swith DCCM hrsp_fifo_i(1) d_sink", false,-1, 0,0);
        tracep->declBus(c+5772,"Azadi_top_verilator top_verilator main_swith DCCM hrsp_fifo_i(1) d_data", false,-1, 31,0);
        tracep->declBit(c+5773,"Azadi_top_verilator top_verilator main_swith DCCM hrsp_fifo_i(1) d_error", false,-1);
        tracep->declBit(c+5774,"Azadi_top_verilator top_verilator main_swith DCCM hrsp_fifo_i(1) a_ready", false,-1);
        tracep->declBus(c+5775,"Azadi_top_verilator top_verilator main_swith DCCM hrequest", false,-1, 1,0);
        tracep->declBus(c+5776,"Azadi_top_verilator top_verilator main_swith DCCM hgrant", false,-1, 1,0);
        tracep->declBit(c+5777,"Azadi_top_verilator top_verilator main_swith DCCM dreq_fifo_i a_valid", false,-1);
        tracep->declBus(c+5778,"Azadi_top_verilator top_verilator main_swith DCCM dreq_fifo_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+5779,"Azadi_top_verilator top_verilator main_swith DCCM dreq_fifo_i a_param", false,-1, 2,0);
        tracep->declBus(c+5780,"Azadi_top_verilator top_verilator main_swith DCCM dreq_fifo_i a_size", false,-1, 1,0);
        tracep->declBus(c+5781,"Azadi_top_verilator top_verilator main_swith DCCM dreq_fifo_i a_source", false,-1, 7,0);
        tracep->declBus(c+5782,"Azadi_top_verilator top_verilator main_swith DCCM dreq_fifo_i a_address", false,-1, 31,0);
        tracep->declBus(c+5783,"Azadi_top_verilator top_verilator main_swith DCCM dreq_fifo_i a_mask", false,-1, 3,0);
        tracep->declBus(c+5784,"Azadi_top_verilator top_verilator main_swith DCCM dreq_fifo_i a_data", false,-1, 31,0);
        tracep->declBit(c+5785,"Azadi_top_verilator top_verilator main_swith DCCM dreq_fifo_i d_ready", false,-1);
        tracep->declBit(c+2241,"Azadi_top_verilator top_verilator main_swith DCCM drsp_fifo_o d_valid", false,-1);
        tracep->declBus(c+2242,"Azadi_top_verilator top_verilator main_swith DCCM drsp_fifo_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+2243,"Azadi_top_verilator top_verilator main_swith DCCM drsp_fifo_o d_param", false,-1, 2,0);
        tracep->declBus(c+2244,"Azadi_top_verilator top_verilator main_swith DCCM drsp_fifo_o d_size", false,-1, 1,0);
        tracep->declBus(c+2245,"Azadi_top_verilator top_verilator main_swith DCCM drsp_fifo_o d_source", false,-1, 7,0);
        tracep->declBus(c+2246,"Azadi_top_verilator top_verilator main_swith DCCM drsp_fifo_o d_sink", false,-1, 0,0);
        tracep->declBus(c+2247,"Azadi_top_verilator top_verilator main_swith DCCM drsp_fifo_o d_data", false,-1, 31,0);
        tracep->declBit(c+2248,"Azadi_top_verilator top_verilator main_swith DCCM drsp_fifo_o d_error", false,-1);
        tracep->declBit(c+2249,"Azadi_top_verilator top_verilator main_swith DCCM drsp_fifo_o a_ready", false,-1);
        tracep->declBit(c+5786,"Azadi_top_verilator top_verilator main_swith DCCM arb_valid", false,-1);
        tracep->declBit(c+2250,"Azadi_top_verilator top_verilator main_swith DCCM arb_ready", false,-1);
        tracep->declBit(c+5787,"Azadi_top_verilator top_verilator main_swith DCCM arb_data a_valid", false,-1);
        tracep->declBus(c+5788,"Azadi_top_verilator top_verilator main_swith DCCM arb_data a_opcode", false,-1, 2,0);
        tracep->declBus(c+5789,"Azadi_top_verilator top_verilator main_swith DCCM arb_data a_param", false,-1, 2,0);
        tracep->declBus(c+5790,"Azadi_top_verilator top_verilator main_swith DCCM arb_data a_size", false,-1, 1,0);
        tracep->declBus(c+5791,"Azadi_top_verilator top_verilator main_swith DCCM arb_data a_source", false,-1, 7,0);
        tracep->declBus(c+5792,"Azadi_top_verilator top_verilator main_swith DCCM arb_data a_address", false,-1, 31,0);
        tracep->declBus(c+5793,"Azadi_top_verilator top_verilator main_swith DCCM arb_data a_mask", false,-1, 3,0);
        tracep->declBus(c+5794,"Azadi_top_verilator top_verilator main_swith DCCM arb_data a_data", false,-1, 31,0);
        tracep->declBit(c+5795,"Azadi_top_verilator top_verilator main_swith DCCM arb_data d_ready", false,-1);
        tracep->declBus(c+14637,"Azadi_top_verilator top_verilator main_swith DCCM hfifo_rspvalid", false,-1, 1,0);
        tracep->declBus(c+5796,"Azadi_top_verilator top_verilator main_swith DCCM dfifo_rspready", false,-1, 1,0);
        tracep->declBus(c+2251,"Azadi_top_verilator top_verilator main_swith DCCM hfifo_rspid", false,-1, 7,0);
        tracep->declBit(c+5797,"Azadi_top_verilator top_verilator main_swith DCCM dfifo_rspready_merged", false,-1);
        tracep->declBit(c+5798,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] hreq_fifo_i a_valid", false,-1);
        tracep->declBus(c+5799,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] hreq_fifo_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+5800,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] hreq_fifo_i a_param", false,-1, 2,0);
        tracep->declBus(c+5801,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] hreq_fifo_i a_size", false,-1, 1,0);
        tracep->declBus(c+5802,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] hreq_fifo_i a_source", false,-1, 7,0);
        tracep->declBus(c+5803,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] hreq_fifo_i a_address", false,-1, 31,0);
        tracep->declBus(c+5804,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] hreq_fifo_i a_mask", false,-1, 3,0);
        tracep->declBus(c+5805,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] hreq_fifo_i a_data", false,-1, 31,0);
        tracep->declBit(c+5806,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] hreq_fifo_i d_ready", false,-1);
        tracep->declBus(c+15087,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] reqid_sub", false,-1, 0,0);
        tracep->declBus(c+5807,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] shifted_id", false,-1, 7,0);
        tracep->declBus(c+5808,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] unused_tl_h_source", false,-1, 7,7);
        tracep->declBit(c+5809,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] hreq_fifo_i a_valid", false,-1);
        tracep->declBus(c+5810,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] hreq_fifo_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+5811,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] hreq_fifo_i a_param", false,-1, 2,0);
        tracep->declBus(c+5812,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] hreq_fifo_i a_size", false,-1, 1,0);
        tracep->declBus(c+5813,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] hreq_fifo_i a_source", false,-1, 7,0);
        tracep->declBus(c+5814,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] hreq_fifo_i a_address", false,-1, 31,0);
        tracep->declBus(c+5815,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] hreq_fifo_i a_mask", false,-1, 3,0);
        tracep->declBus(c+5816,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] hreq_fifo_i a_data", false,-1, 31,0);
        tracep->declBit(c+5817,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] hreq_fifo_i d_ready", false,-1);
        tracep->declBus(c+14941,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] reqid_sub", false,-1, 0,0);
        tracep->declBus(c+5818,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] shifted_id", false,-1, 7,0);
        tracep->declBus(c+5819,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] unused_tl_h_source", false,-1, 7,7);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo ReqPass", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo RspPass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo rst_ni", false,-1);
        tracep->declBit(c+5777,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_h_i a_valid", false,-1);
        tracep->declBus(c+5778,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+5779,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+5780,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+5781,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+5782,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+5783,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+5784,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+5785,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_h_i d_ready", false,-1);
        tracep->declBit(c+2241,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_h_o d_valid", false,-1);
        tracep->declBus(c+2242,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+2243,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+2244,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+2245,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+2246,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+2247,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+2248,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_h_o d_error", false,-1);
        tracep->declBit(c+2249,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_h_o a_ready", false,-1);
        tracep->declBit(c+5464,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_d_o a_valid", false,-1);
        tracep->declBus(c+5465,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+5466,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+5467,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+5468,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+5469,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+5470,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+5471,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+5472,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_d_o d_ready", false,-1);
        tracep->declBit(c+2232,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_d_i d_valid", false,-1);
        tracep->declBus(c+2233,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+2234,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+2235,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+2236,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+2237,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+2238,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+2239,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_d_i d_error", false,-1);
        tracep->declBit(c+2240,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_d_i a_ready", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo reqfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo reqfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo reqfifo clr_i", false,-1);
        tracep->declBit(c+5820,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+2252,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo reqfifo wready_o", false,-1);
        tracep->declArray(c+5821,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+5820,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+2252,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo reqfifo rready_i", false,-1);
        tracep->declArray(c+5821,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo rspfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo rspfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo rspfifo clr_i", false,-1);
        tracep->declBit(c+2253,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+5824,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+2254,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+2253,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+5824,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+2254,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+14690,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb N", false,-1, 31,0);
        tracep->declBus(c+15068,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb DW", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb EnDataPort", false,-1);
        tracep->declBit(c+14683,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb EnReqStabA", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb IdxW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb rst_ni", false,-1);
        tracep->declBus(c+5775,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb req_i", false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declArray(c+5825+i*3,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb data_i", true,(i+0), 85,0);}}
        tracep->declBus(c+5776,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb gnt_o", false,-1, 1,0);
        tracep->declBus(c+5831,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb idx_o", false,-1, 0,0);
        tracep->declBit(c+5786,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb valid_o", false,-1);
        tracep->declArray(c+5832,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb data_o", false,-1, 85,0);
        tracep->declBit(c+2250,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb ready_i", false,-1);
        tracep->declBus(c+5835,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb gen_normal_case masked_req", false,-1, 1,0);
        tracep->declBus(c+5836,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb gen_normal_case ppc_out", false,-1, 1,0);
        tracep->declBus(c+5837,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb gen_normal_case arb_req", false,-1, 1,0);
        tracep->declBus(c+1928,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb gen_normal_case mask", false,-1, 1,0);
        tracep->declBus(c+5838,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb gen_normal_case mask_next", false,-1, 1,0);
        tracep->declBus(c+5839,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb gen_normal_case winner", false,-1, 1,0);
        tracep->declBus(c+14883,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb gen_normal_case unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+14883,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb gen_normal_case gen_datapath unnamedblk2 i", false,-1, 31,0);
        tracep->declBus(c+14690,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb gen_normal_case unnamedblk3 i", false,-1, 31,0);
        tracep->declBus(c+14690,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM M", false,-1, 31,0);
        tracep->declBus(c+15401,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM HReqPass", false,-1, 1,0);
        tracep->declBus(c+15401,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM HRspPass", false,-1, 1,0);
        tracep->declBus(c+15402,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM HReqDepth", false,-1, 7,0);
        tracep->declBus(c+15402,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM HRspDepth", false,-1, 7,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM DReqPass", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM DRspPass", false,-1);
        tracep->declBus(c+15064,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM DReqDepth", false,-1, 3,0);
        tracep->declBus(c+15064,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM DRspDepth", false,-1, 3,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM rst_ni", false,-1);
        tracep->declBit(c+9614,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_i(0) a_valid", false,-1);
        tracep->declBus(c+9615,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_i(0) a_opcode", false,-1, 2,0);
        tracep->declBus(c+9616,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_i(0) a_param", false,-1, 2,0);
        tracep->declBus(c+9617,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_i(0) a_size", false,-1, 1,0);
        tracep->declBus(c+9618,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_i(0) a_source", false,-1, 7,0);
        tracep->declBus(c+9619,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_i(0) a_address", false,-1, 31,0);
        tracep->declBus(c+9620,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_i(0) a_mask", false,-1, 3,0);
        tracep->declBus(c+9621,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_i(0) a_data", false,-1, 31,0);
        tracep->declBit(c+9622,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_i(0) d_ready", false,-1);
        tracep->declBit(c+9623,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_i(1) a_valid", false,-1);
        tracep->declBus(c+9624,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_i(1) a_opcode", false,-1, 2,0);
        tracep->declBus(c+9625,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_i(1) a_param", false,-1, 2,0);
        tracep->declBus(c+9626,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_i(1) a_size", false,-1, 1,0);
        tracep->declBus(c+9627,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_i(1) a_source", false,-1, 7,0);
        tracep->declBus(c+9628,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_i(1) a_address", false,-1, 31,0);
        tracep->declBus(c+9629,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_i(1) a_mask", false,-1, 3,0);
        tracep->declBus(c+9630,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_i(1) a_data", false,-1, 31,0);
        tracep->declBit(c+9631,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_i(1) d_ready", false,-1);
        tracep->declBit(c+8560,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_o(0) d_valid", false,-1);
        tracep->declBus(c+8561,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_o(0) d_opcode", false,-1, 2,0);
        tracep->declBus(c+8562,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_o(0) d_param", false,-1, 2,0);
        tracep->declBus(c+8563,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_o(0) d_size", false,-1, 1,0);
        tracep->declBus(c+8564,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_o(0) d_source", false,-1, 7,0);
        tracep->declBus(c+8565,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_o(0) d_sink", false,-1, 0,0);
        tracep->declBus(c+8566,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_o(0) d_data", false,-1, 31,0);
        tracep->declBit(c+8567,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_o(0) d_error", false,-1);
        tracep->declBit(c+8568,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_o(0) a_ready", false,-1);
        tracep->declBit(c+8569,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_o(1) d_valid", false,-1);
        tracep->declBus(c+8570,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_o(1) d_opcode", false,-1, 2,0);
        tracep->declBus(c+8571,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_o(1) d_param", false,-1, 2,0);
        tracep->declBus(c+8572,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_o(1) d_size", false,-1, 1,0);
        tracep->declBus(c+8573,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_o(1) d_source", false,-1, 7,0);
        tracep->declBus(c+8574,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_o(1) d_sink", false,-1, 0,0);
        tracep->declBus(c+8575,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_o(1) d_data", false,-1, 31,0);
        tracep->declBit(c+8576,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_o(1) d_error", false,-1);
        tracep->declBit(c+8577,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_o(1) a_ready", false,-1);
        tracep->declBit(c+13203,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_d_o a_valid", false,-1);
        tracep->declBus(c+13204,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+13205,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+13206,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+13207,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+13208,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+13209,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+13210,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+13211,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_d_o d_ready", false,-1);
        tracep->declBit(c+8964,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_d_i d_valid", false,-1);
        tracep->declBus(c+8965,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+8966,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+8967,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+8968,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+8969,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+8970,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+8971,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_d_i d_error", false,-1);
        tracep->declBit(c+8972,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_d_i a_ready", false,-1);
        tracep->declBus(c+14788,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM IDW", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM STIDW", false,-1, 31,0);
        tracep->declBit(c+13426,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hreq_fifo_o(0) a_valid", false,-1);
        tracep->declBus(c+13427,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hreq_fifo_o(0) a_opcode", false,-1, 2,0);
        tracep->declBus(c+13428,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hreq_fifo_o(0) a_param", false,-1, 2,0);
        tracep->declBus(c+13429,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hreq_fifo_o(0) a_size", false,-1, 1,0);
        tracep->declBus(c+13430,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hreq_fifo_o(0) a_source", false,-1, 7,0);
        tracep->declBus(c+13431,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hreq_fifo_o(0) a_address", false,-1, 31,0);
        tracep->declBus(c+13432,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hreq_fifo_o(0) a_mask", false,-1, 3,0);
        tracep->declBus(c+13433,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hreq_fifo_o(0) a_data", false,-1, 31,0);
        tracep->declBit(c+13434,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hreq_fifo_o(0) d_ready", false,-1);
        tracep->declBit(c+13435,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hreq_fifo_o(1) a_valid", false,-1);
        tracep->declBus(c+13436,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hreq_fifo_o(1) a_opcode", false,-1, 2,0);
        tracep->declBus(c+13437,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hreq_fifo_o(1) a_param", false,-1, 2,0);
        tracep->declBus(c+13438,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hreq_fifo_o(1) a_size", false,-1, 1,0);
        tracep->declBus(c+13439,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hreq_fifo_o(1) a_source", false,-1, 7,0);
        tracep->declBus(c+13440,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hreq_fifo_o(1) a_address", false,-1, 31,0);
        tracep->declBus(c+13441,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hreq_fifo_o(1) a_mask", false,-1, 3,0);
        tracep->declBus(c+13442,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hreq_fifo_o(1) a_data", false,-1, 31,0);
        tracep->declBit(c+13443,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hreq_fifo_o(1) d_ready", false,-1);
        tracep->declBit(c+8578,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hrsp_fifo_i(0) d_valid", false,-1);
        tracep->declBus(c+8579,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hrsp_fifo_i(0) d_opcode", false,-1, 2,0);
        tracep->declBus(c+8580,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hrsp_fifo_i(0) d_param", false,-1, 2,0);
        tracep->declBus(c+8581,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hrsp_fifo_i(0) d_size", false,-1, 1,0);
        tracep->declBus(c+8582,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hrsp_fifo_i(0) d_source", false,-1, 7,0);
        tracep->declBus(c+8583,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hrsp_fifo_i(0) d_sink", false,-1, 0,0);
        tracep->declBus(c+8584,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hrsp_fifo_i(0) d_data", false,-1, 31,0);
        tracep->declBit(c+8585,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hrsp_fifo_i(0) d_error", false,-1);
        tracep->declBit(c+8586,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hrsp_fifo_i(0) a_ready", false,-1);
        tracep->declBit(c+8587,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hrsp_fifo_i(1) d_valid", false,-1);
        tracep->declBus(c+8588,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hrsp_fifo_i(1) d_opcode", false,-1, 2,0);
        tracep->declBus(c+8589,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hrsp_fifo_i(1) d_param", false,-1, 2,0);
        tracep->declBus(c+8590,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hrsp_fifo_i(1) d_size", false,-1, 1,0);
        tracep->declBus(c+8591,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hrsp_fifo_i(1) d_source", false,-1, 7,0);
        tracep->declBus(c+8592,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hrsp_fifo_i(1) d_sink", false,-1, 0,0);
        tracep->declBus(c+8593,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hrsp_fifo_i(1) d_data", false,-1, 31,0);
        tracep->declBit(c+8594,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hrsp_fifo_i(1) d_error", false,-1);
        tracep->declBit(c+8595,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hrsp_fifo_i(1) a_ready", false,-1);
        tracep->declBus(c+13444,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hrequest", false,-1, 1,0);
        tracep->declBus(c+8596,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hgrant", false,-1, 1,0);
        tracep->declBit(c+13445,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM dreq_fifo_i a_valid", false,-1);
        tracep->declBus(c+13446,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM dreq_fifo_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+13447,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM dreq_fifo_i a_param", false,-1, 2,0);
        tracep->declBus(c+13448,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM dreq_fifo_i a_size", false,-1, 1,0);
        tracep->declBus(c+13449,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM dreq_fifo_i a_source", false,-1, 7,0);
        tracep->declBus(c+13450,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM dreq_fifo_i a_address", false,-1, 31,0);
        tracep->declBus(c+13451,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM dreq_fifo_i a_mask", false,-1, 3,0);
        tracep->declBus(c+13452,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM dreq_fifo_i a_data", false,-1, 31,0);
        tracep->declBit(c+13453,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM dreq_fifo_i d_ready", false,-1);
        tracep->declBit(c+8973,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM drsp_fifo_o d_valid", false,-1);
        tracep->declBus(c+8974,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM drsp_fifo_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+8975,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM drsp_fifo_o d_param", false,-1, 2,0);
        tracep->declBus(c+8976,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM drsp_fifo_o d_size", false,-1, 1,0);
        tracep->declBus(c+8977,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM drsp_fifo_o d_source", false,-1, 7,0);
        tracep->declBus(c+8978,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM drsp_fifo_o d_sink", false,-1, 0,0);
        tracep->declBus(c+8979,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM drsp_fifo_o d_data", false,-1, 31,0);
        tracep->declBit(c+8980,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM drsp_fifo_o d_error", false,-1);
        tracep->declBit(c+8981,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM drsp_fifo_o a_ready", false,-1);
        tracep->declBit(c+13454,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM arb_valid", false,-1);
        tracep->declBit(c+8982,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM arb_ready", false,-1);
        tracep->declBit(c+13455,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM arb_data a_valid", false,-1);
        tracep->declBus(c+13456,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM arb_data a_opcode", false,-1, 2,0);
        tracep->declBus(c+13457,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM arb_data a_param", false,-1, 2,0);
        tracep->declBus(c+13458,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM arb_data a_size", false,-1, 1,0);
        tracep->declBus(c+13459,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM arb_data a_source", false,-1, 7,0);
        tracep->declBus(c+13460,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM arb_data a_address", false,-1, 31,0);
        tracep->declBus(c+13461,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM arb_data a_mask", false,-1, 3,0);
        tracep->declBus(c+13462,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM arb_data a_data", false,-1, 31,0);
        tracep->declBit(c+13463,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM arb_data d_ready", false,-1);
        tracep->declBus(c+14638,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hfifo_rspvalid", false,-1, 1,0);
        tracep->declBus(c+13464,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM dfifo_rspready", false,-1, 1,0);
        tracep->declBus(c+8983,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hfifo_rspid", false,-1, 7,0);
        tracep->declBit(c+13465,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM dfifo_rspready_merged", false,-1);
        tracep->declBit(c+13466,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] hreq_fifo_i a_valid", false,-1);
        tracep->declBus(c+13467,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] hreq_fifo_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+13468,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] hreq_fifo_i a_param", false,-1, 2,0);
        tracep->declBus(c+13469,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] hreq_fifo_i a_size", false,-1, 1,0);
        tracep->declBus(c+13470,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] hreq_fifo_i a_source", false,-1, 7,0);
        tracep->declBus(c+13471,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] hreq_fifo_i a_address", false,-1, 31,0);
        tracep->declBus(c+13472,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] hreq_fifo_i a_mask", false,-1, 3,0);
        tracep->declBus(c+13473,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] hreq_fifo_i a_data", false,-1, 31,0);
        tracep->declBit(c+13474,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] hreq_fifo_i d_ready", false,-1);
        tracep->declBus(c+15087,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] reqid_sub", false,-1, 0,0);
        tracep->declBus(c+9632,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] shifted_id", false,-1, 7,0);
        tracep->declBus(c+9633,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] unused_tl_h_source", false,-1, 7,7);
        tracep->declBit(c+13475,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] hreq_fifo_i a_valid", false,-1);
        tracep->declBus(c+13476,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] hreq_fifo_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+13477,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] hreq_fifo_i a_param", false,-1, 2,0);
        tracep->declBus(c+13478,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] hreq_fifo_i a_size", false,-1, 1,0);
        tracep->declBus(c+13479,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] hreq_fifo_i a_source", false,-1, 7,0);
        tracep->declBus(c+13480,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] hreq_fifo_i a_address", false,-1, 31,0);
        tracep->declBus(c+13481,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] hreq_fifo_i a_mask", false,-1, 3,0);
        tracep->declBus(c+13482,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] hreq_fifo_i a_data", false,-1, 31,0);
        tracep->declBit(c+13483,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] hreq_fifo_i d_ready", false,-1);
        tracep->declBus(c+14941,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] reqid_sub", false,-1, 0,0);
        tracep->declBus(c+9634,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] shifted_id", false,-1, 7,0);
        tracep->declBus(c+9635,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] unused_tl_h_source", false,-1, 7,7);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo ReqPass", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo RspPass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo rst_ni", false,-1);
        tracep->declBit(c+13445,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_h_i a_valid", false,-1);
        tracep->declBus(c+13446,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+13447,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+13448,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+13449,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+13450,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+13451,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+13452,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+13453,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_h_i d_ready", false,-1);
        tracep->declBit(c+8973,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_h_o d_valid", false,-1);
        tracep->declBus(c+8974,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+8975,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+8976,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+8977,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+8978,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+8979,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+8980,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_h_o d_error", false,-1);
        tracep->declBit(c+8981,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_h_o a_ready", false,-1);
        tracep->declBit(c+13203,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_d_o a_valid", false,-1);
        tracep->declBus(c+13204,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+13205,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+13206,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+13207,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+13208,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+13209,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+13210,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+13211,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_d_o d_ready", false,-1);
        tracep->declBit(c+8964,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_d_i d_valid", false,-1);
        tracep->declBus(c+8965,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+8966,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+8967,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+8968,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+8969,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+8970,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+8971,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_d_i d_error", false,-1);
        tracep->declBit(c+8972,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_d_i a_ready", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo reqfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo reqfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo reqfifo clr_i", false,-1);
        tracep->declBit(c+13484,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+8984,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo reqfifo wready_o", false,-1);
        tracep->declArray(c+13485,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+13484,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+8984,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo reqfifo rready_i", false,-1);
        tracep->declArray(c+13485,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo rspfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo rspfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo rspfifo clr_i", false,-1);
        tracep->declBit(c+8985,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+13488,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+8986,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+8985,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+13488,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+8986,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+14690,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_arb_ppc u_reqarb N", false,-1, 31,0);
        tracep->declBus(c+15068,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_arb_ppc u_reqarb DW", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_arb_ppc u_reqarb EnDataPort", false,-1);
        tracep->declBit(c+14683,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_arb_ppc u_reqarb EnReqStabA", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_arb_ppc u_reqarb IdxW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_arb_ppc u_reqarb clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_arb_ppc u_reqarb rst_ni", false,-1);
        tracep->declBus(c+13444,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_arb_ppc u_reqarb req_i", false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declArray(c+13489+i*3,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_arb_ppc u_reqarb data_i", true,(i+0), 85,0);}}
        tracep->declBus(c+8596,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_arb_ppc u_reqarb gnt_o", false,-1, 1,0);
        tracep->declBus(c+7730,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_arb_ppc u_reqarb idx_o", false,-1, 0,0);
        tracep->declBit(c+13454,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_arb_ppc u_reqarb valid_o", false,-1);
        tracep->declArray(c+13495,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_arb_ppc u_reqarb data_o", false,-1, 85,0);
        tracep->declBit(c+8982,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_arb_ppc u_reqarb ready_i", false,-1);
        tracep->declBus(c+14128,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_arb_ppc u_reqarb gen_normal_case masked_req", false,-1, 1,0);
        tracep->declBus(c+7731,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_arb_ppc u_reqarb gen_normal_case ppc_out", false,-1, 1,0);
        tracep->declBus(c+14129,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_arb_ppc u_reqarb gen_normal_case arb_req", false,-1, 1,0);
        tracep->declBus(c+7668,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_arb_ppc u_reqarb gen_normal_case mask", false,-1, 1,0);
        tracep->declBus(c+7732,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_arb_ppc u_reqarb gen_normal_case mask_next", false,-1, 1,0);
        tracep->declBus(c+7733,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_arb_ppc u_reqarb gen_normal_case winner", false,-1, 1,0);
        tracep->declBus(c+14883,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_arb_ppc u_reqarb gen_normal_case unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+14883,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_arb_ppc u_reqarb gen_normal_case gen_datapath unnamedblk2 i", false,-1, 31,0);
        tracep->declBus(c+14690,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_arb_ppc u_reqarb gen_normal_case unnamedblk3 i", false,-1, 31,0);
        tracep->declBus(c+14690,"Azadi_top_verilator top_verilator main_swith TIMER_0 M", false,-1, 31,0);
        tracep->declBus(c+15401,"Azadi_top_verilator top_verilator main_swith TIMER_0 HReqPass", false,-1, 1,0);
        tracep->declBus(c+15401,"Azadi_top_verilator top_verilator main_swith TIMER_0 HRspPass", false,-1, 1,0);
        tracep->declBus(c+15402,"Azadi_top_verilator top_verilator main_swith TIMER_0 HReqDepth", false,-1, 7,0);
        tracep->declBus(c+15402,"Azadi_top_verilator top_verilator main_swith TIMER_0 HRspDepth", false,-1, 7,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith TIMER_0 DReqPass", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith TIMER_0 DRspPass", false,-1);
        tracep->declBus(c+15064,"Azadi_top_verilator top_verilator main_swith TIMER_0 DReqDepth", false,-1, 3,0);
        tracep->declBus(c+15064,"Azadi_top_verilator top_verilator main_swith TIMER_0 DRspDepth", false,-1, 3,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith TIMER_0 clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith TIMER_0 rst_ni", false,-1);
        tracep->declBit(c+5840,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_i(0) a_valid", false,-1);
        tracep->declBus(c+5841,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_i(0) a_opcode", false,-1, 2,0);
        tracep->declBus(c+5842,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_i(0) a_param", false,-1, 2,0);
        tracep->declBus(c+5843,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_i(0) a_size", false,-1, 1,0);
        tracep->declBus(c+5844,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_i(0) a_source", false,-1, 7,0);
        tracep->declBus(c+5845,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_i(0) a_address", false,-1, 31,0);
        tracep->declBus(c+5846,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_i(0) a_mask", false,-1, 3,0);
        tracep->declBus(c+5847,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_i(0) a_data", false,-1, 31,0);
        tracep->declBit(c+5848,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_i(0) d_ready", false,-1);
        tracep->declBit(c+5849,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_i(1) a_valid", false,-1);
        tracep->declBus(c+5850,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_i(1) a_opcode", false,-1, 2,0);
        tracep->declBus(c+5851,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_i(1) a_param", false,-1, 2,0);
        tracep->declBus(c+5852,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_i(1) a_size", false,-1, 1,0);
        tracep->declBus(c+5853,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_i(1) a_source", false,-1, 7,0);
        tracep->declBus(c+5854,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_i(1) a_address", false,-1, 31,0);
        tracep->declBus(c+5855,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_i(1) a_mask", false,-1, 3,0);
        tracep->declBus(c+5856,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_i(1) a_data", false,-1, 31,0);
        tracep->declBit(c+5857,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_i(1) d_ready", false,-1);
        tracep->declBit(c+5858,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_o(0) d_valid", false,-1);
        tracep->declBus(c+5859,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_o(0) d_opcode", false,-1, 2,0);
        tracep->declBus(c+5860,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_o(0) d_param", false,-1, 2,0);
        tracep->declBus(c+5861,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_o(0) d_size", false,-1, 1,0);
        tracep->declBus(c+5862,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_o(0) d_source", false,-1, 7,0);
        tracep->declBus(c+5863,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_o(0) d_sink", false,-1, 0,0);
        tracep->declBus(c+5864,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_o(0) d_data", false,-1, 31,0);
        tracep->declBit(c+5865,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_o(0) d_error", false,-1);
        tracep->declBit(c+5866,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_o(0) a_ready", false,-1);
        tracep->declBit(c+5867,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_o(1) d_valid", false,-1);
        tracep->declBus(c+5868,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_o(1) d_opcode", false,-1, 2,0);
        tracep->declBus(c+5869,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_o(1) d_param", false,-1, 2,0);
        tracep->declBus(c+5870,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_o(1) d_size", false,-1, 1,0);
        tracep->declBus(c+5871,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_o(1) d_source", false,-1, 7,0);
        tracep->declBus(c+5872,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_o(1) d_sink", false,-1, 0,0);
        tracep->declBus(c+5873,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_o(1) d_data", false,-1, 31,0);
        tracep->declBit(c+5874,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_o(1) d_error", false,-1);
        tracep->declBit(c+5875,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_o(1) a_ready", false,-1);
        tracep->declBit(c+11536,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_d_o a_valid", false,-1);
        tracep->declBus(c+11537,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+11538,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+11539,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+11540,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+11541,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+11542,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+11543,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+11544,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_d_o d_ready", false,-1);
        tracep->declBit(c+762,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_d_i d_valid", false,-1);
        tracep->declBus(c+763,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+764,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+765,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+766,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+767,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+768,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+769,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_d_i d_error", false,-1);
        tracep->declBit(c+770,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_d_i a_ready", false,-1);
        tracep->declBus(c+14788,"Azadi_top_verilator top_verilator main_swith TIMER_0 IDW", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith TIMER_0 STIDW", false,-1, 31,0);
        tracep->declBit(c+5876,"Azadi_top_verilator top_verilator main_swith TIMER_0 hreq_fifo_o(0) a_valid", false,-1);
        tracep->declBus(c+5877,"Azadi_top_verilator top_verilator main_swith TIMER_0 hreq_fifo_o(0) a_opcode", false,-1, 2,0);
        tracep->declBus(c+5878,"Azadi_top_verilator top_verilator main_swith TIMER_0 hreq_fifo_o(0) a_param", false,-1, 2,0);
        tracep->declBus(c+5879,"Azadi_top_verilator top_verilator main_swith TIMER_0 hreq_fifo_o(0) a_size", false,-1, 1,0);
        tracep->declBus(c+5880,"Azadi_top_verilator top_verilator main_swith TIMER_0 hreq_fifo_o(0) a_source", false,-1, 7,0);
        tracep->declBus(c+5881,"Azadi_top_verilator top_verilator main_swith TIMER_0 hreq_fifo_o(0) a_address", false,-1, 31,0);
        tracep->declBus(c+5882,"Azadi_top_verilator top_verilator main_swith TIMER_0 hreq_fifo_o(0) a_mask", false,-1, 3,0);
        tracep->declBus(c+5883,"Azadi_top_verilator top_verilator main_swith TIMER_0 hreq_fifo_o(0) a_data", false,-1, 31,0);
        tracep->declBit(c+5884,"Azadi_top_verilator top_verilator main_swith TIMER_0 hreq_fifo_o(0) d_ready", false,-1);
        tracep->declBit(c+5885,"Azadi_top_verilator top_verilator main_swith TIMER_0 hreq_fifo_o(1) a_valid", false,-1);
        tracep->declBus(c+5886,"Azadi_top_verilator top_verilator main_swith TIMER_0 hreq_fifo_o(1) a_opcode", false,-1, 2,0);
        tracep->declBus(c+5887,"Azadi_top_verilator top_verilator main_swith TIMER_0 hreq_fifo_o(1) a_param", false,-1, 2,0);
        tracep->declBus(c+5888,"Azadi_top_verilator top_verilator main_swith TIMER_0 hreq_fifo_o(1) a_size", false,-1, 1,0);
        tracep->declBus(c+5889,"Azadi_top_verilator top_verilator main_swith TIMER_0 hreq_fifo_o(1) a_source", false,-1, 7,0);
        tracep->declBus(c+5890,"Azadi_top_verilator top_verilator main_swith TIMER_0 hreq_fifo_o(1) a_address", false,-1, 31,0);
        tracep->declBus(c+5891,"Azadi_top_verilator top_verilator main_swith TIMER_0 hreq_fifo_o(1) a_mask", false,-1, 3,0);
        tracep->declBus(c+5892,"Azadi_top_verilator top_verilator main_swith TIMER_0 hreq_fifo_o(1) a_data", false,-1, 31,0);
        tracep->declBit(c+5893,"Azadi_top_verilator top_verilator main_swith TIMER_0 hreq_fifo_o(1) d_ready", false,-1);
        tracep->declBit(c+5894,"Azadi_top_verilator top_verilator main_swith TIMER_0 hrsp_fifo_i(0) d_valid", false,-1);
        tracep->declBus(c+5895,"Azadi_top_verilator top_verilator main_swith TIMER_0 hrsp_fifo_i(0) d_opcode", false,-1, 2,0);
        tracep->declBus(c+5896,"Azadi_top_verilator top_verilator main_swith TIMER_0 hrsp_fifo_i(0) d_param", false,-1, 2,0);
        tracep->declBus(c+5897,"Azadi_top_verilator top_verilator main_swith TIMER_0 hrsp_fifo_i(0) d_size", false,-1, 1,0);
        tracep->declBus(c+5898,"Azadi_top_verilator top_verilator main_swith TIMER_0 hrsp_fifo_i(0) d_source", false,-1, 7,0);
        tracep->declBus(c+5899,"Azadi_top_verilator top_verilator main_swith TIMER_0 hrsp_fifo_i(0) d_sink", false,-1, 0,0);
        tracep->declBus(c+5900,"Azadi_top_verilator top_verilator main_swith TIMER_0 hrsp_fifo_i(0) d_data", false,-1, 31,0);
        tracep->declBit(c+5901,"Azadi_top_verilator top_verilator main_swith TIMER_0 hrsp_fifo_i(0) d_error", false,-1);
        tracep->declBit(c+5902,"Azadi_top_verilator top_verilator main_swith TIMER_0 hrsp_fifo_i(0) a_ready", false,-1);
        tracep->declBit(c+5903,"Azadi_top_verilator top_verilator main_swith TIMER_0 hrsp_fifo_i(1) d_valid", false,-1);
        tracep->declBus(c+5904,"Azadi_top_verilator top_verilator main_swith TIMER_0 hrsp_fifo_i(1) d_opcode", false,-1, 2,0);
        tracep->declBus(c+5905,"Azadi_top_verilator top_verilator main_swith TIMER_0 hrsp_fifo_i(1) d_param", false,-1, 2,0);
        tracep->declBus(c+5906,"Azadi_top_verilator top_verilator main_swith TIMER_0 hrsp_fifo_i(1) d_size", false,-1, 1,0);
        tracep->declBus(c+5907,"Azadi_top_verilator top_verilator main_swith TIMER_0 hrsp_fifo_i(1) d_source", false,-1, 7,0);
        tracep->declBus(c+5908,"Azadi_top_verilator top_verilator main_swith TIMER_0 hrsp_fifo_i(1) d_sink", false,-1, 0,0);
        tracep->declBus(c+5909,"Azadi_top_verilator top_verilator main_swith TIMER_0 hrsp_fifo_i(1) d_data", false,-1, 31,0);
        tracep->declBit(c+5910,"Azadi_top_verilator top_verilator main_swith TIMER_0 hrsp_fifo_i(1) d_error", false,-1);
        tracep->declBit(c+5911,"Azadi_top_verilator top_verilator main_swith TIMER_0 hrsp_fifo_i(1) a_ready", false,-1);
        tracep->declBus(c+5912,"Azadi_top_verilator top_verilator main_swith TIMER_0 hrequest", false,-1, 1,0);
        tracep->declBus(c+5913,"Azadi_top_verilator top_verilator main_swith TIMER_0 hgrant", false,-1, 1,0);
        tracep->declBit(c+11669,"Azadi_top_verilator top_verilator main_swith TIMER_0 dreq_fifo_i a_valid", false,-1);
        tracep->declBus(c+11670,"Azadi_top_verilator top_verilator main_swith TIMER_0 dreq_fifo_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+11671,"Azadi_top_verilator top_verilator main_swith TIMER_0 dreq_fifo_i a_param", false,-1, 2,0);
        tracep->declBus(c+11672,"Azadi_top_verilator top_verilator main_swith TIMER_0 dreq_fifo_i a_size", false,-1, 1,0);
        tracep->declBus(c+11673,"Azadi_top_verilator top_verilator main_swith TIMER_0 dreq_fifo_i a_source", false,-1, 7,0);
        tracep->declBus(c+11674,"Azadi_top_verilator top_verilator main_swith TIMER_0 dreq_fifo_i a_address", false,-1, 31,0);
        tracep->declBus(c+11675,"Azadi_top_verilator top_verilator main_swith TIMER_0 dreq_fifo_i a_mask", false,-1, 3,0);
        tracep->declBus(c+11676,"Azadi_top_verilator top_verilator main_swith TIMER_0 dreq_fifo_i a_data", false,-1, 31,0);
        tracep->declBit(c+11677,"Azadi_top_verilator top_verilator main_swith TIMER_0 dreq_fifo_i d_ready", false,-1);
        tracep->declBit(c+875,"Azadi_top_verilator top_verilator main_swith TIMER_0 drsp_fifo_o d_valid", false,-1);
        tracep->declBus(c+876,"Azadi_top_verilator top_verilator main_swith TIMER_0 drsp_fifo_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+877,"Azadi_top_verilator top_verilator main_swith TIMER_0 drsp_fifo_o d_param", false,-1, 2,0);
        tracep->declBus(c+878,"Azadi_top_verilator top_verilator main_swith TIMER_0 drsp_fifo_o d_size", false,-1, 1,0);
        tracep->declBus(c+879,"Azadi_top_verilator top_verilator main_swith TIMER_0 drsp_fifo_o d_source", false,-1, 7,0);
        tracep->declBus(c+880,"Azadi_top_verilator top_verilator main_swith TIMER_0 drsp_fifo_o d_sink", false,-1, 0,0);
        tracep->declBus(c+881,"Azadi_top_verilator top_verilator main_swith TIMER_0 drsp_fifo_o d_data", false,-1, 31,0);
        tracep->declBit(c+882,"Azadi_top_verilator top_verilator main_swith TIMER_0 drsp_fifo_o d_error", false,-1);
        tracep->declBit(c+883,"Azadi_top_verilator top_verilator main_swith TIMER_0 drsp_fifo_o a_ready", false,-1);
        tracep->declBit(c+5914,"Azadi_top_verilator top_verilator main_swith TIMER_0 arb_valid", false,-1);
        tracep->declBit(c+884,"Azadi_top_verilator top_verilator main_swith TIMER_0 arb_ready", false,-1);
        tracep->declBit(c+11678,"Azadi_top_verilator top_verilator main_swith TIMER_0 arb_data a_valid", false,-1);
        tracep->declBus(c+11679,"Azadi_top_verilator top_verilator main_swith TIMER_0 arb_data a_opcode", false,-1, 2,0);
        tracep->declBus(c+11680,"Azadi_top_verilator top_verilator main_swith TIMER_0 arb_data a_param", false,-1, 2,0);
        tracep->declBus(c+11681,"Azadi_top_verilator top_verilator main_swith TIMER_0 arb_data a_size", false,-1, 1,0);
        tracep->declBus(c+11682,"Azadi_top_verilator top_verilator main_swith TIMER_0 arb_data a_source", false,-1, 7,0);
        tracep->declBus(c+11683,"Azadi_top_verilator top_verilator main_swith TIMER_0 arb_data a_address", false,-1, 31,0);
        tracep->declBus(c+11684,"Azadi_top_verilator top_verilator main_swith TIMER_0 arb_data a_mask", false,-1, 3,0);
        tracep->declBus(c+11685,"Azadi_top_verilator top_verilator main_swith TIMER_0 arb_data a_data", false,-1, 31,0);
        tracep->declBit(c+11686,"Azadi_top_verilator top_verilator main_swith TIMER_0 arb_data d_ready", false,-1);
        tracep->declBus(c+885,"Azadi_top_verilator top_verilator main_swith TIMER_0 hfifo_rspvalid", false,-1, 1,0);
        tracep->declBus(c+11687,"Azadi_top_verilator top_verilator main_swith TIMER_0 dfifo_rspready", false,-1, 1,0);
        tracep->declBus(c+886,"Azadi_top_verilator top_verilator main_swith TIMER_0 hfifo_rspid", false,-1, 7,0);
        tracep->declBit(c+11688,"Azadi_top_verilator top_verilator main_swith TIMER_0 dfifo_rspready_merged", false,-1);
        tracep->declBit(c+5915,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] hreq_fifo_i a_valid", false,-1);
        tracep->declBus(c+5916,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] hreq_fifo_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+5917,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] hreq_fifo_i a_param", false,-1, 2,0);
        tracep->declBus(c+5918,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] hreq_fifo_i a_size", false,-1, 1,0);
        tracep->declBus(c+5919,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] hreq_fifo_i a_source", false,-1, 7,0);
        tracep->declBus(c+5920,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] hreq_fifo_i a_address", false,-1, 31,0);
        tracep->declBus(c+5921,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] hreq_fifo_i a_mask", false,-1, 3,0);
        tracep->declBus(c+5922,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] hreq_fifo_i a_data", false,-1, 31,0);
        tracep->declBit(c+5923,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] hreq_fifo_i d_ready", false,-1);
        tracep->declBus(c+15087,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] reqid_sub", false,-1, 0,0);
        tracep->declBus(c+5924,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] shifted_id", false,-1, 7,0);
        tracep->declBus(c+5925,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] unused_tl_h_source", false,-1, 7,7);
        tracep->declBit(c+5926,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] hreq_fifo_i a_valid", false,-1);
        tracep->declBus(c+5927,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] hreq_fifo_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+5928,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] hreq_fifo_i a_param", false,-1, 2,0);
        tracep->declBus(c+5929,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] hreq_fifo_i a_size", false,-1, 1,0);
        tracep->declBus(c+5930,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] hreq_fifo_i a_source", false,-1, 7,0);
        tracep->declBus(c+5931,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] hreq_fifo_i a_address", false,-1, 31,0);
        tracep->declBus(c+5932,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] hreq_fifo_i a_mask", false,-1, 3,0);
        tracep->declBus(c+5933,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] hreq_fifo_i a_data", false,-1, 31,0);
        tracep->declBit(c+5934,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] hreq_fifo_i d_ready", false,-1);
        tracep->declBus(c+14941,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] reqid_sub", false,-1, 0,0);
        tracep->declBus(c+5935,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] shifted_id", false,-1, 7,0);
        tracep->declBus(c+5936,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] unused_tl_h_source", false,-1, 7,7);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo ReqPass", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo RspPass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo rst_ni", false,-1);
        tracep->declBit(c+11669,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_h_i a_valid", false,-1);
        tracep->declBus(c+11670,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+11671,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+11672,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+11673,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+11674,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+11675,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+11676,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+11677,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_h_i d_ready", false,-1);
        tracep->declBit(c+875,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_h_o d_valid", false,-1);
        tracep->declBus(c+876,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+877,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+878,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+879,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+880,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+881,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+882,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_h_o d_error", false,-1);
        tracep->declBit(c+883,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_h_o a_ready", false,-1);
        tracep->declBit(c+11536,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_d_o a_valid", false,-1);
        tracep->declBus(c+11537,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+11538,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+11539,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+11540,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+11541,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+11542,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+11543,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+11544,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_d_o d_ready", false,-1);
        tracep->declBit(c+762,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_d_i d_valid", false,-1);
        tracep->declBus(c+763,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+764,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+765,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+766,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+767,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+768,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+769,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_d_i d_error", false,-1);
        tracep->declBit(c+770,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_d_i a_ready", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo reqfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo reqfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo reqfifo clr_i", false,-1);
        tracep->declBit(c+11689,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+887,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo reqfifo wready_o", false,-1);
        tracep->declArray(c+11690,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+11689,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+887,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo reqfifo rready_i", false,-1);
        tracep->declArray(c+11690,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo rspfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo rspfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo rspfifo clr_i", false,-1);
        tracep->declBit(c+888,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+11693,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+889,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+888,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+11693,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+889,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+14690,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb N", false,-1, 31,0);
        tracep->declBus(c+15068,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb DW", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb EnDataPort", false,-1);
        tracep->declBit(c+14683,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb EnReqStabA", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb IdxW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb rst_ni", false,-1);
        tracep->declBus(c+5912,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb req_i", false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declArray(c+11694+i*3,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb data_i", true,(i+0), 85,0);}}
        tracep->declBus(c+5913,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb gnt_o", false,-1, 1,0);
        tracep->declBus(c+5937,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb idx_o", false,-1, 0,0);
        tracep->declBit(c+5914,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb valid_o", false,-1);
        tracep->declArray(c+11700,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb data_o", false,-1, 85,0);
        tracep->declBit(c+884,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb ready_i", false,-1);
        tracep->declBus(c+5938,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb gen_normal_case masked_req", false,-1, 1,0);
        tracep->declBus(c+5939,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb gen_normal_case ppc_out", false,-1, 1,0);
        tracep->declBus(c+5940,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb gen_normal_case arb_req", false,-1, 1,0);
        tracep->declBus(c+891,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb gen_normal_case mask", false,-1, 1,0);
        tracep->declBus(c+5941,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb gen_normal_case mask_next", false,-1, 1,0);
        tracep->declBus(c+5942,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb gen_normal_case winner", false,-1, 1,0);
        tracep->declBus(c+14883,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb gen_normal_case unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+14883,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb gen_normal_case gen_datapath unnamedblk2 i", false,-1, 31,0);
        tracep->declBus(c+14690,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb gen_normal_case unnamedblk3 i", false,-1, 31,0);
        tracep->declBus(c+14690,"Azadi_top_verilator top_verilator main_swith TIMER_1 M", false,-1, 31,0);
        tracep->declBus(c+15401,"Azadi_top_verilator top_verilator main_swith TIMER_1 HReqPass", false,-1, 1,0);
        tracep->declBus(c+15401,"Azadi_top_verilator top_verilator main_swith TIMER_1 HRspPass", false,-1, 1,0);
        tracep->declBus(c+15402,"Azadi_top_verilator top_verilator main_swith TIMER_1 HReqDepth", false,-1, 7,0);
        tracep->declBus(c+15402,"Azadi_top_verilator top_verilator main_swith TIMER_1 HRspDepth", false,-1, 7,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith TIMER_1 DReqPass", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith TIMER_1 DRspPass", false,-1);
        tracep->declBus(c+15064,"Azadi_top_verilator top_verilator main_swith TIMER_1 DReqDepth", false,-1, 3,0);
        tracep->declBus(c+15064,"Azadi_top_verilator top_verilator main_swith TIMER_1 DRspDepth", false,-1, 3,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith TIMER_1 clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith TIMER_1 rst_ni", false,-1);
        tracep->declBit(c+5943,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_i(0) a_valid", false,-1);
        tracep->declBus(c+5944,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_i(0) a_opcode", false,-1, 2,0);
        tracep->declBus(c+5945,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_i(0) a_param", false,-1, 2,0);
        tracep->declBus(c+5946,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_i(0) a_size", false,-1, 1,0);
        tracep->declBus(c+5947,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_i(0) a_source", false,-1, 7,0);
        tracep->declBus(c+5948,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_i(0) a_address", false,-1, 31,0);
        tracep->declBus(c+5949,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_i(0) a_mask", false,-1, 3,0);
        tracep->declBus(c+5950,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_i(0) a_data", false,-1, 31,0);
        tracep->declBit(c+5951,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_i(0) d_ready", false,-1);
        tracep->declBit(c+5952,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_i(1) a_valid", false,-1);
        tracep->declBus(c+5953,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_i(1) a_opcode", false,-1, 2,0);
        tracep->declBus(c+5954,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_i(1) a_param", false,-1, 2,0);
        tracep->declBus(c+5955,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_i(1) a_size", false,-1, 1,0);
        tracep->declBus(c+5956,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_i(1) a_source", false,-1, 7,0);
        tracep->declBus(c+5957,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_i(1) a_address", false,-1, 31,0);
        tracep->declBus(c+5958,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_i(1) a_mask", false,-1, 3,0);
        tracep->declBus(c+5959,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_i(1) a_data", false,-1, 31,0);
        tracep->declBit(c+5960,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_i(1) d_ready", false,-1);
        tracep->declBit(c+5961,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_o(0) d_valid", false,-1);
        tracep->declBus(c+5962,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_o(0) d_opcode", false,-1, 2,0);
        tracep->declBus(c+5963,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_o(0) d_param", false,-1, 2,0);
        tracep->declBus(c+5964,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_o(0) d_size", false,-1, 1,0);
        tracep->declBus(c+5965,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_o(0) d_source", false,-1, 7,0);
        tracep->declBus(c+5966,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_o(0) d_sink", false,-1, 0,0);
        tracep->declBus(c+5967,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_o(0) d_data", false,-1, 31,0);
        tracep->declBit(c+5968,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_o(0) d_error", false,-1);
        tracep->declBit(c+5969,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_o(0) a_ready", false,-1);
        tracep->declBit(c+5970,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_o(1) d_valid", false,-1);
        tracep->declBus(c+5971,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_o(1) d_opcode", false,-1, 2,0);
        tracep->declBus(c+5972,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_o(1) d_param", false,-1, 2,0);
        tracep->declBus(c+5973,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_o(1) d_size", false,-1, 1,0);
        tracep->declBus(c+5974,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_o(1) d_source", false,-1, 7,0);
        tracep->declBus(c+5975,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_o(1) d_sink", false,-1, 0,0);
        tracep->declBus(c+5976,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_o(1) d_data", false,-1, 31,0);
        tracep->declBit(c+5977,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_o(1) d_error", false,-1);
        tracep->declBit(c+5978,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_o(1) a_ready", false,-1);
        tracep->declBit(c+5473,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_d_o a_valid", false,-1);
        tracep->declBus(c+5474,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+5475,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+5476,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+5477,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+5478,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+5479,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+5480,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+5481,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_d_o d_ready", false,-1);
        tracep->declBit(c+15026,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_d_i d_valid", false,-1);
        tracep->declBus(c+15027,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+15028,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+15029,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+15030,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+15031,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+15032,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+15033,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_d_i d_error", false,-1);
        tracep->declBit(c+15034,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_d_i a_ready", false,-1);
        tracep->declBus(c+14788,"Azadi_top_verilator top_verilator main_swith TIMER_1 IDW", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith TIMER_1 STIDW", false,-1, 31,0);
        tracep->declBit(c+5979,"Azadi_top_verilator top_verilator main_swith TIMER_1 hreq_fifo_o(0) a_valid", false,-1);
        tracep->declBus(c+5980,"Azadi_top_verilator top_verilator main_swith TIMER_1 hreq_fifo_o(0) a_opcode", false,-1, 2,0);
        tracep->declBus(c+5981,"Azadi_top_verilator top_verilator main_swith TIMER_1 hreq_fifo_o(0) a_param", false,-1, 2,0);
        tracep->declBus(c+5982,"Azadi_top_verilator top_verilator main_swith TIMER_1 hreq_fifo_o(0) a_size", false,-1, 1,0);
        tracep->declBus(c+5983,"Azadi_top_verilator top_verilator main_swith TIMER_1 hreq_fifo_o(0) a_source", false,-1, 7,0);
        tracep->declBus(c+5984,"Azadi_top_verilator top_verilator main_swith TIMER_1 hreq_fifo_o(0) a_address", false,-1, 31,0);
        tracep->declBus(c+5985,"Azadi_top_verilator top_verilator main_swith TIMER_1 hreq_fifo_o(0) a_mask", false,-1, 3,0);
        tracep->declBus(c+5986,"Azadi_top_verilator top_verilator main_swith TIMER_1 hreq_fifo_o(0) a_data", false,-1, 31,0);
        tracep->declBit(c+5987,"Azadi_top_verilator top_verilator main_swith TIMER_1 hreq_fifo_o(0) d_ready", false,-1);
        tracep->declBit(c+5988,"Azadi_top_verilator top_verilator main_swith TIMER_1 hreq_fifo_o(1) a_valid", false,-1);
        tracep->declBus(c+5989,"Azadi_top_verilator top_verilator main_swith TIMER_1 hreq_fifo_o(1) a_opcode", false,-1, 2,0);
        tracep->declBus(c+5990,"Azadi_top_verilator top_verilator main_swith TIMER_1 hreq_fifo_o(1) a_param", false,-1, 2,0);
        tracep->declBus(c+5991,"Azadi_top_verilator top_verilator main_swith TIMER_1 hreq_fifo_o(1) a_size", false,-1, 1,0);
        tracep->declBus(c+5992,"Azadi_top_verilator top_verilator main_swith TIMER_1 hreq_fifo_o(1) a_source", false,-1, 7,0);
        tracep->declBus(c+5993,"Azadi_top_verilator top_verilator main_swith TIMER_1 hreq_fifo_o(1) a_address", false,-1, 31,0);
        tracep->declBus(c+5994,"Azadi_top_verilator top_verilator main_swith TIMER_1 hreq_fifo_o(1) a_mask", false,-1, 3,0);
        tracep->declBus(c+5995,"Azadi_top_verilator top_verilator main_swith TIMER_1 hreq_fifo_o(1) a_data", false,-1, 31,0);
        tracep->declBit(c+5996,"Azadi_top_verilator top_verilator main_swith TIMER_1 hreq_fifo_o(1) d_ready", false,-1);
        tracep->declBit(c+5997,"Azadi_top_verilator top_verilator main_swith TIMER_1 hrsp_fifo_i(0) d_valid", false,-1);
        tracep->declBus(c+5998,"Azadi_top_verilator top_verilator main_swith TIMER_1 hrsp_fifo_i(0) d_opcode", false,-1, 2,0);
        tracep->declBus(c+5999,"Azadi_top_verilator top_verilator main_swith TIMER_1 hrsp_fifo_i(0) d_param", false,-1, 2,0);
        tracep->declBus(c+6000,"Azadi_top_verilator top_verilator main_swith TIMER_1 hrsp_fifo_i(0) d_size", false,-1, 1,0);
        tracep->declBus(c+6001,"Azadi_top_verilator top_verilator main_swith TIMER_1 hrsp_fifo_i(0) d_source", false,-1, 7,0);
        tracep->declBus(c+6002,"Azadi_top_verilator top_verilator main_swith TIMER_1 hrsp_fifo_i(0) d_sink", false,-1, 0,0);
        tracep->declBus(c+6003,"Azadi_top_verilator top_verilator main_swith TIMER_1 hrsp_fifo_i(0) d_data", false,-1, 31,0);
        tracep->declBit(c+6004,"Azadi_top_verilator top_verilator main_swith TIMER_1 hrsp_fifo_i(0) d_error", false,-1);
        tracep->declBit(c+6005,"Azadi_top_verilator top_verilator main_swith TIMER_1 hrsp_fifo_i(0) a_ready", false,-1);
        tracep->declBit(c+6006,"Azadi_top_verilator top_verilator main_swith TIMER_1 hrsp_fifo_i(1) d_valid", false,-1);
        tracep->declBus(c+6007,"Azadi_top_verilator top_verilator main_swith TIMER_1 hrsp_fifo_i(1) d_opcode", false,-1, 2,0);
        tracep->declBus(c+6008,"Azadi_top_verilator top_verilator main_swith TIMER_1 hrsp_fifo_i(1) d_param", false,-1, 2,0);
        tracep->declBus(c+6009,"Azadi_top_verilator top_verilator main_swith TIMER_1 hrsp_fifo_i(1) d_size", false,-1, 1,0);
        tracep->declBus(c+6010,"Azadi_top_verilator top_verilator main_swith TIMER_1 hrsp_fifo_i(1) d_source", false,-1, 7,0);
        tracep->declBus(c+6011,"Azadi_top_verilator top_verilator main_swith TIMER_1 hrsp_fifo_i(1) d_sink", false,-1, 0,0);
        tracep->declBus(c+6012,"Azadi_top_verilator top_verilator main_swith TIMER_1 hrsp_fifo_i(1) d_data", false,-1, 31,0);
        tracep->declBit(c+6013,"Azadi_top_verilator top_verilator main_swith TIMER_1 hrsp_fifo_i(1) d_error", false,-1);
        tracep->declBit(c+6014,"Azadi_top_verilator top_verilator main_swith TIMER_1 hrsp_fifo_i(1) a_ready", false,-1);
        tracep->declBus(c+6015,"Azadi_top_verilator top_verilator main_swith TIMER_1 hrequest", false,-1, 1,0);
        tracep->declBus(c+6016,"Azadi_top_verilator top_verilator main_swith TIMER_1 hgrant", false,-1, 1,0);
        tracep->declBit(c+6017,"Azadi_top_verilator top_verilator main_swith TIMER_1 dreq_fifo_i a_valid", false,-1);
        tracep->declBus(c+6018,"Azadi_top_verilator top_verilator main_swith TIMER_1 dreq_fifo_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+6019,"Azadi_top_verilator top_verilator main_swith TIMER_1 dreq_fifo_i a_param", false,-1, 2,0);
        tracep->declBus(c+6020,"Azadi_top_verilator top_verilator main_swith TIMER_1 dreq_fifo_i a_size", false,-1, 1,0);
        tracep->declBus(c+6021,"Azadi_top_verilator top_verilator main_swith TIMER_1 dreq_fifo_i a_source", false,-1, 7,0);
        tracep->declBus(c+6022,"Azadi_top_verilator top_verilator main_swith TIMER_1 dreq_fifo_i a_address", false,-1, 31,0);
        tracep->declBus(c+6023,"Azadi_top_verilator top_verilator main_swith TIMER_1 dreq_fifo_i a_mask", false,-1, 3,0);
        tracep->declBus(c+6024,"Azadi_top_verilator top_verilator main_swith TIMER_1 dreq_fifo_i a_data", false,-1, 31,0);
        tracep->declBit(c+6025,"Azadi_top_verilator top_verilator main_swith TIMER_1 dreq_fifo_i d_ready", false,-1);
        tracep->declBit(c+386,"Azadi_top_verilator top_verilator main_swith TIMER_1 drsp_fifo_o d_valid", false,-1);
        tracep->declBus(c+387,"Azadi_top_verilator top_verilator main_swith TIMER_1 drsp_fifo_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+388,"Azadi_top_verilator top_verilator main_swith TIMER_1 drsp_fifo_o d_param", false,-1, 2,0);
        tracep->declBus(c+389,"Azadi_top_verilator top_verilator main_swith TIMER_1 drsp_fifo_o d_size", false,-1, 1,0);
        tracep->declBus(c+390,"Azadi_top_verilator top_verilator main_swith TIMER_1 drsp_fifo_o d_source", false,-1, 7,0);
        tracep->declBus(c+391,"Azadi_top_verilator top_verilator main_swith TIMER_1 drsp_fifo_o d_sink", false,-1, 0,0);
        tracep->declBus(c+392,"Azadi_top_verilator top_verilator main_swith TIMER_1 drsp_fifo_o d_data", false,-1, 31,0);
        tracep->declBit(c+393,"Azadi_top_verilator top_verilator main_swith TIMER_1 drsp_fifo_o d_error", false,-1);
        tracep->declBit(c+394,"Azadi_top_verilator top_verilator main_swith TIMER_1 drsp_fifo_o a_ready", false,-1);
        tracep->declBit(c+6026,"Azadi_top_verilator top_verilator main_swith TIMER_1 arb_valid", false,-1);
        tracep->declBit(c+395,"Azadi_top_verilator top_verilator main_swith TIMER_1 arb_ready", false,-1);
        tracep->declBit(c+6027,"Azadi_top_verilator top_verilator main_swith TIMER_1 arb_data a_valid", false,-1);
        tracep->declBus(c+6028,"Azadi_top_verilator top_verilator main_swith TIMER_1 arb_data a_opcode", false,-1, 2,0);
        tracep->declBus(c+6029,"Azadi_top_verilator top_verilator main_swith TIMER_1 arb_data a_param", false,-1, 2,0);
        tracep->declBus(c+6030,"Azadi_top_verilator top_verilator main_swith TIMER_1 arb_data a_size", false,-1, 1,0);
        tracep->declBus(c+6031,"Azadi_top_verilator top_verilator main_swith TIMER_1 arb_data a_source", false,-1, 7,0);
        tracep->declBus(c+6032,"Azadi_top_verilator top_verilator main_swith TIMER_1 arb_data a_address", false,-1, 31,0);
        tracep->declBus(c+6033,"Azadi_top_verilator top_verilator main_swith TIMER_1 arb_data a_mask", false,-1, 3,0);
        tracep->declBus(c+6034,"Azadi_top_verilator top_verilator main_swith TIMER_1 arb_data a_data", false,-1, 31,0);
        tracep->declBit(c+6035,"Azadi_top_verilator top_verilator main_swith TIMER_1 arb_data d_ready", false,-1);
        tracep->declBus(c+396,"Azadi_top_verilator top_verilator main_swith TIMER_1 hfifo_rspvalid", false,-1, 1,0);
        tracep->declBus(c+6036,"Azadi_top_verilator top_verilator main_swith TIMER_1 dfifo_rspready", false,-1, 1,0);
        tracep->declBus(c+397,"Azadi_top_verilator top_verilator main_swith TIMER_1 hfifo_rspid", false,-1, 7,0);
        tracep->declBit(c+6037,"Azadi_top_verilator top_verilator main_swith TIMER_1 dfifo_rspready_merged", false,-1);
        tracep->declBit(c+6038,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] hreq_fifo_i a_valid", false,-1);
        tracep->declBus(c+6039,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] hreq_fifo_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+6040,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] hreq_fifo_i a_param", false,-1, 2,0);
        tracep->declBus(c+6041,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] hreq_fifo_i a_size", false,-1, 1,0);
        tracep->declBus(c+6042,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] hreq_fifo_i a_source", false,-1, 7,0);
        tracep->declBus(c+6043,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] hreq_fifo_i a_address", false,-1, 31,0);
        tracep->declBus(c+6044,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] hreq_fifo_i a_mask", false,-1, 3,0);
        tracep->declBus(c+6045,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] hreq_fifo_i a_data", false,-1, 31,0);
        tracep->declBit(c+6046,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] hreq_fifo_i d_ready", false,-1);
        tracep->declBus(c+15087,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] reqid_sub", false,-1, 0,0);
        tracep->declBus(c+6047,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] shifted_id", false,-1, 7,0);
        tracep->declBus(c+6048,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] unused_tl_h_source", false,-1, 7,7);
        tracep->declBit(c+6049,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] hreq_fifo_i a_valid", false,-1);
        tracep->declBus(c+6050,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] hreq_fifo_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+6051,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] hreq_fifo_i a_param", false,-1, 2,0);
        tracep->declBus(c+6052,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] hreq_fifo_i a_size", false,-1, 1,0);
        tracep->declBus(c+6053,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] hreq_fifo_i a_source", false,-1, 7,0);
        tracep->declBus(c+6054,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] hreq_fifo_i a_address", false,-1, 31,0);
        tracep->declBus(c+6055,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] hreq_fifo_i a_mask", false,-1, 3,0);
        tracep->declBus(c+6056,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] hreq_fifo_i a_data", false,-1, 31,0);
        tracep->declBit(c+6057,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] hreq_fifo_i d_ready", false,-1);
        tracep->declBus(c+14941,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] reqid_sub", false,-1, 0,0);
        tracep->declBus(c+6058,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] shifted_id", false,-1, 7,0);
        tracep->declBus(c+6059,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] unused_tl_h_source", false,-1, 7,7);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo ReqPass", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo RspPass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo rst_ni", false,-1);
        tracep->declBit(c+6017,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_h_i a_valid", false,-1);
        tracep->declBus(c+6018,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+6019,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+6020,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+6021,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+6022,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+6023,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+6024,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+6025,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_h_i d_ready", false,-1);
        tracep->declBit(c+386,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_h_o d_valid", false,-1);
        tracep->declBus(c+387,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+388,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+389,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+390,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+391,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+392,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+393,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_h_o d_error", false,-1);
        tracep->declBit(c+394,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_h_o a_ready", false,-1);
        tracep->declBit(c+5473,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_d_o a_valid", false,-1);
        tracep->declBus(c+5474,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+5475,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+5476,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+5477,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+5478,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+5479,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+5480,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+5481,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_d_o d_ready", false,-1);
        tracep->declBit(c+15026,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_d_i d_valid", false,-1);
        tracep->declBus(c+15027,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+15028,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+15029,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+15030,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+15031,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+15032,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+15033,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_d_i d_error", false,-1);
        tracep->declBit(c+15034,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_d_i a_ready", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo reqfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo reqfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo reqfifo clr_i", false,-1);
        tracep->declBit(c+6060,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+15403,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo reqfifo wready_o", false,-1);
        tracep->declArray(c+6061,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+6060,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+15403,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo reqfifo rready_i", false,-1);
        tracep->declArray(c+6061,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo rspfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo rspfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo rspfifo clr_i", false,-1);
        tracep->declBit(c+15404,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+6064,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+15405,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+15404,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+6064,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+15405,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+14690,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb N", false,-1, 31,0);
        tracep->declBus(c+15068,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb DW", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb EnDataPort", false,-1);
        tracep->declBit(c+14683,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb EnReqStabA", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb IdxW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb rst_ni", false,-1);
        tracep->declBus(c+6015,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb req_i", false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declArray(c+6065+i*3,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb data_i", true,(i+0), 85,0);}}
        tracep->declBus(c+6016,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb gnt_o", false,-1, 1,0);
        tracep->declBus(c+6071,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb idx_o", false,-1, 0,0);
        tracep->declBit(c+6026,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb valid_o", false,-1);
        tracep->declArray(c+6072,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb data_o", false,-1, 85,0);
        tracep->declBit(c+395,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb ready_i", false,-1);
        tracep->declBus(c+6075,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb gen_normal_case masked_req", false,-1, 1,0);
        tracep->declBus(c+6076,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb gen_normal_case ppc_out", false,-1, 1,0);
        tracep->declBus(c+6077,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb gen_normal_case arb_req", false,-1, 1,0);
        tracep->declBus(c+1805,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb gen_normal_case mask", false,-1, 1,0);
        tracep->declBus(c+6078,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb gen_normal_case mask_next", false,-1, 1,0);
        tracep->declBus(c+6079,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb gen_normal_case winner", false,-1, 1,0);
        tracep->declBus(c+14883,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb gen_normal_case unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+14883,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb gen_normal_case gen_datapath unnamedblk2 i", false,-1, 31,0);
        tracep->declBus(c+14690,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb gen_normal_case unnamedblk3 i", false,-1, 31,0);
        tracep->declBus(c+14690,"Azadi_top_verilator top_verilator main_swith TIMER_2 M", false,-1, 31,0);
        tracep->declBus(c+15401,"Azadi_top_verilator top_verilator main_swith TIMER_2 HReqPass", false,-1, 1,0);
        tracep->declBus(c+15401,"Azadi_top_verilator top_verilator main_swith TIMER_2 HRspPass", false,-1, 1,0);
        tracep->declBus(c+15402,"Azadi_top_verilator top_verilator main_swith TIMER_2 HReqDepth", false,-1, 7,0);
        tracep->declBus(c+15402,"Azadi_top_verilator top_verilator main_swith TIMER_2 HRspDepth", false,-1, 7,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith TIMER_2 DReqPass", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith TIMER_2 DRspPass", false,-1);
        tracep->declBus(c+15064,"Azadi_top_verilator top_verilator main_swith TIMER_2 DReqDepth", false,-1, 3,0);
        tracep->declBus(c+15064,"Azadi_top_verilator top_verilator main_swith TIMER_2 DRspDepth", false,-1, 3,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith TIMER_2 clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith TIMER_2 rst_ni", false,-1);
        tracep->declBit(c+6080,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_i(0) a_valid", false,-1);
        tracep->declBus(c+6081,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_i(0) a_opcode", false,-1, 2,0);
        tracep->declBus(c+6082,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_i(0) a_param", false,-1, 2,0);
        tracep->declBus(c+6083,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_i(0) a_size", false,-1, 1,0);
        tracep->declBus(c+6084,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_i(0) a_source", false,-1, 7,0);
        tracep->declBus(c+6085,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_i(0) a_address", false,-1, 31,0);
        tracep->declBus(c+6086,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_i(0) a_mask", false,-1, 3,0);
        tracep->declBus(c+6087,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_i(0) a_data", false,-1, 31,0);
        tracep->declBit(c+6088,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_i(0) d_ready", false,-1);
        tracep->declBit(c+6089,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_i(1) a_valid", false,-1);
        tracep->declBus(c+6090,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_i(1) a_opcode", false,-1, 2,0);
        tracep->declBus(c+6091,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_i(1) a_param", false,-1, 2,0);
        tracep->declBus(c+6092,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_i(1) a_size", false,-1, 1,0);
        tracep->declBus(c+6093,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_i(1) a_source", false,-1, 7,0);
        tracep->declBus(c+6094,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_i(1) a_address", false,-1, 31,0);
        tracep->declBus(c+6095,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_i(1) a_mask", false,-1, 3,0);
        tracep->declBus(c+6096,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_i(1) a_data", false,-1, 31,0);
        tracep->declBit(c+6097,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_i(1) d_ready", false,-1);
        tracep->declBit(c+6098,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_o(0) d_valid", false,-1);
        tracep->declBus(c+6099,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_o(0) d_opcode", false,-1, 2,0);
        tracep->declBus(c+6100,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_o(0) d_param", false,-1, 2,0);
        tracep->declBus(c+6101,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_o(0) d_size", false,-1, 1,0);
        tracep->declBus(c+6102,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_o(0) d_source", false,-1, 7,0);
        tracep->declBus(c+6103,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_o(0) d_sink", false,-1, 0,0);
        tracep->declBus(c+6104,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_o(0) d_data", false,-1, 31,0);
        tracep->declBit(c+6105,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_o(0) d_error", false,-1);
        tracep->declBit(c+6106,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_o(0) a_ready", false,-1);
        tracep->declBit(c+6107,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_o(1) d_valid", false,-1);
        tracep->declBus(c+6108,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_o(1) d_opcode", false,-1, 2,0);
        tracep->declBus(c+6109,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_o(1) d_param", false,-1, 2,0);
        tracep->declBus(c+6110,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_o(1) d_size", false,-1, 1,0);
        tracep->declBus(c+6111,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_o(1) d_source", false,-1, 7,0);
        tracep->declBus(c+6112,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_o(1) d_sink", false,-1, 0,0);
        tracep->declBus(c+6113,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_o(1) d_data", false,-1, 31,0);
        tracep->declBit(c+6114,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_o(1) d_error", false,-1);
        tracep->declBit(c+6115,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_o(1) a_ready", false,-1);
        tracep->declBit(c+5482,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_d_o a_valid", false,-1);
        tracep->declBus(c+5483,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+5484,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+5485,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+5486,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+5487,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+5488,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+5489,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+5490,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_d_o d_ready", false,-1);
        tracep->declBit(c+15035,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_d_i d_valid", false,-1);
        tracep->declBus(c+15036,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+15037,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+15038,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+15039,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+15040,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+15041,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+15042,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_d_i d_error", false,-1);
        tracep->declBit(c+15043,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_d_i a_ready", false,-1);
        tracep->declBus(c+14788,"Azadi_top_verilator top_verilator main_swith TIMER_2 IDW", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith TIMER_2 STIDW", false,-1, 31,0);
        tracep->declBit(c+6116,"Azadi_top_verilator top_verilator main_swith TIMER_2 hreq_fifo_o(0) a_valid", false,-1);
        tracep->declBus(c+6117,"Azadi_top_verilator top_verilator main_swith TIMER_2 hreq_fifo_o(0) a_opcode", false,-1, 2,0);
        tracep->declBus(c+6118,"Azadi_top_verilator top_verilator main_swith TIMER_2 hreq_fifo_o(0) a_param", false,-1, 2,0);
        tracep->declBus(c+6119,"Azadi_top_verilator top_verilator main_swith TIMER_2 hreq_fifo_o(0) a_size", false,-1, 1,0);
        tracep->declBus(c+6120,"Azadi_top_verilator top_verilator main_swith TIMER_2 hreq_fifo_o(0) a_source", false,-1, 7,0);
        tracep->declBus(c+6121,"Azadi_top_verilator top_verilator main_swith TIMER_2 hreq_fifo_o(0) a_address", false,-1, 31,0);
        tracep->declBus(c+6122,"Azadi_top_verilator top_verilator main_swith TIMER_2 hreq_fifo_o(0) a_mask", false,-1, 3,0);
        tracep->declBus(c+6123,"Azadi_top_verilator top_verilator main_swith TIMER_2 hreq_fifo_o(0) a_data", false,-1, 31,0);
        tracep->declBit(c+6124,"Azadi_top_verilator top_verilator main_swith TIMER_2 hreq_fifo_o(0) d_ready", false,-1);
        tracep->declBit(c+6125,"Azadi_top_verilator top_verilator main_swith TIMER_2 hreq_fifo_o(1) a_valid", false,-1);
        tracep->declBus(c+6126,"Azadi_top_verilator top_verilator main_swith TIMER_2 hreq_fifo_o(1) a_opcode", false,-1, 2,0);
        tracep->declBus(c+6127,"Azadi_top_verilator top_verilator main_swith TIMER_2 hreq_fifo_o(1) a_param", false,-1, 2,0);
        tracep->declBus(c+6128,"Azadi_top_verilator top_verilator main_swith TIMER_2 hreq_fifo_o(1) a_size", false,-1, 1,0);
        tracep->declBus(c+6129,"Azadi_top_verilator top_verilator main_swith TIMER_2 hreq_fifo_o(1) a_source", false,-1, 7,0);
        tracep->declBus(c+6130,"Azadi_top_verilator top_verilator main_swith TIMER_2 hreq_fifo_o(1) a_address", false,-1, 31,0);
        tracep->declBus(c+6131,"Azadi_top_verilator top_verilator main_swith TIMER_2 hreq_fifo_o(1) a_mask", false,-1, 3,0);
        tracep->declBus(c+6132,"Azadi_top_verilator top_verilator main_swith TIMER_2 hreq_fifo_o(1) a_data", false,-1, 31,0);
        tracep->declBit(c+6133,"Azadi_top_verilator top_verilator main_swith TIMER_2 hreq_fifo_o(1) d_ready", false,-1);
        tracep->declBit(c+6134,"Azadi_top_verilator top_verilator main_swith TIMER_2 hrsp_fifo_i(0) d_valid", false,-1);
        tracep->declBus(c+6135,"Azadi_top_verilator top_verilator main_swith TIMER_2 hrsp_fifo_i(0) d_opcode", false,-1, 2,0);
        tracep->declBus(c+6136,"Azadi_top_verilator top_verilator main_swith TIMER_2 hrsp_fifo_i(0) d_param", false,-1, 2,0);
        tracep->declBus(c+6137,"Azadi_top_verilator top_verilator main_swith TIMER_2 hrsp_fifo_i(0) d_size", false,-1, 1,0);
        tracep->declBus(c+6138,"Azadi_top_verilator top_verilator main_swith TIMER_2 hrsp_fifo_i(0) d_source", false,-1, 7,0);
        tracep->declBus(c+6139,"Azadi_top_verilator top_verilator main_swith TIMER_2 hrsp_fifo_i(0) d_sink", false,-1, 0,0);
        tracep->declBus(c+6140,"Azadi_top_verilator top_verilator main_swith TIMER_2 hrsp_fifo_i(0) d_data", false,-1, 31,0);
        tracep->declBit(c+6141,"Azadi_top_verilator top_verilator main_swith TIMER_2 hrsp_fifo_i(0) d_error", false,-1);
        tracep->declBit(c+6142,"Azadi_top_verilator top_verilator main_swith TIMER_2 hrsp_fifo_i(0) a_ready", false,-1);
        tracep->declBit(c+6143,"Azadi_top_verilator top_verilator main_swith TIMER_2 hrsp_fifo_i(1) d_valid", false,-1);
        tracep->declBus(c+6144,"Azadi_top_verilator top_verilator main_swith TIMER_2 hrsp_fifo_i(1) d_opcode", false,-1, 2,0);
        tracep->declBus(c+6145,"Azadi_top_verilator top_verilator main_swith TIMER_2 hrsp_fifo_i(1) d_param", false,-1, 2,0);
        tracep->declBus(c+6146,"Azadi_top_verilator top_verilator main_swith TIMER_2 hrsp_fifo_i(1) d_size", false,-1, 1,0);
        tracep->declBus(c+6147,"Azadi_top_verilator top_verilator main_swith TIMER_2 hrsp_fifo_i(1) d_source", false,-1, 7,0);
        tracep->declBus(c+6148,"Azadi_top_verilator top_verilator main_swith TIMER_2 hrsp_fifo_i(1) d_sink", false,-1, 0,0);
        tracep->declBus(c+6149,"Azadi_top_verilator top_verilator main_swith TIMER_2 hrsp_fifo_i(1) d_data", false,-1, 31,0);
        tracep->declBit(c+6150,"Azadi_top_verilator top_verilator main_swith TIMER_2 hrsp_fifo_i(1) d_error", false,-1);
        tracep->declBit(c+6151,"Azadi_top_verilator top_verilator main_swith TIMER_2 hrsp_fifo_i(1) a_ready", false,-1);
        tracep->declBus(c+6152,"Azadi_top_verilator top_verilator main_swith TIMER_2 hrequest", false,-1, 1,0);
        tracep->declBus(c+6153,"Azadi_top_verilator top_verilator main_swith TIMER_2 hgrant", false,-1, 1,0);
        tracep->declBit(c+6154,"Azadi_top_verilator top_verilator main_swith TIMER_2 dreq_fifo_i a_valid", false,-1);
        tracep->declBus(c+6155,"Azadi_top_verilator top_verilator main_swith TIMER_2 dreq_fifo_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+6156,"Azadi_top_verilator top_verilator main_swith TIMER_2 dreq_fifo_i a_param", false,-1, 2,0);
        tracep->declBus(c+6157,"Azadi_top_verilator top_verilator main_swith TIMER_2 dreq_fifo_i a_size", false,-1, 1,0);
        tracep->declBus(c+6158,"Azadi_top_verilator top_verilator main_swith TIMER_2 dreq_fifo_i a_source", false,-1, 7,0);
        tracep->declBus(c+6159,"Azadi_top_verilator top_verilator main_swith TIMER_2 dreq_fifo_i a_address", false,-1, 31,0);
        tracep->declBus(c+6160,"Azadi_top_verilator top_verilator main_swith TIMER_2 dreq_fifo_i a_mask", false,-1, 3,0);
        tracep->declBus(c+6161,"Azadi_top_verilator top_verilator main_swith TIMER_2 dreq_fifo_i a_data", false,-1, 31,0);
        tracep->declBit(c+6162,"Azadi_top_verilator top_verilator main_swith TIMER_2 dreq_fifo_i d_ready", false,-1);
        tracep->declBit(c+398,"Azadi_top_verilator top_verilator main_swith TIMER_2 drsp_fifo_o d_valid", false,-1);
        tracep->declBus(c+399,"Azadi_top_verilator top_verilator main_swith TIMER_2 drsp_fifo_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+400,"Azadi_top_verilator top_verilator main_swith TIMER_2 drsp_fifo_o d_param", false,-1, 2,0);
        tracep->declBus(c+401,"Azadi_top_verilator top_verilator main_swith TIMER_2 drsp_fifo_o d_size", false,-1, 1,0);
        tracep->declBus(c+402,"Azadi_top_verilator top_verilator main_swith TIMER_2 drsp_fifo_o d_source", false,-1, 7,0);
        tracep->declBus(c+403,"Azadi_top_verilator top_verilator main_swith TIMER_2 drsp_fifo_o d_sink", false,-1, 0,0);
        tracep->declBus(c+404,"Azadi_top_verilator top_verilator main_swith TIMER_2 drsp_fifo_o d_data", false,-1, 31,0);
        tracep->declBit(c+405,"Azadi_top_verilator top_verilator main_swith TIMER_2 drsp_fifo_o d_error", false,-1);
        tracep->declBit(c+406,"Azadi_top_verilator top_verilator main_swith TIMER_2 drsp_fifo_o a_ready", false,-1);
        tracep->declBit(c+6163,"Azadi_top_verilator top_verilator main_swith TIMER_2 arb_valid", false,-1);
        tracep->declBit(c+407,"Azadi_top_verilator top_verilator main_swith TIMER_2 arb_ready", false,-1);
        tracep->declBit(c+6164,"Azadi_top_verilator top_verilator main_swith TIMER_2 arb_data a_valid", false,-1);
        tracep->declBus(c+6165,"Azadi_top_verilator top_verilator main_swith TIMER_2 arb_data a_opcode", false,-1, 2,0);
        tracep->declBus(c+6166,"Azadi_top_verilator top_verilator main_swith TIMER_2 arb_data a_param", false,-1, 2,0);
        tracep->declBus(c+6167,"Azadi_top_verilator top_verilator main_swith TIMER_2 arb_data a_size", false,-1, 1,0);
        tracep->declBus(c+6168,"Azadi_top_verilator top_verilator main_swith TIMER_2 arb_data a_source", false,-1, 7,0);
        tracep->declBus(c+6169,"Azadi_top_verilator top_verilator main_swith TIMER_2 arb_data a_address", false,-1, 31,0);
        tracep->declBus(c+6170,"Azadi_top_verilator top_verilator main_swith TIMER_2 arb_data a_mask", false,-1, 3,0);
        tracep->declBus(c+6171,"Azadi_top_verilator top_verilator main_swith TIMER_2 arb_data a_data", false,-1, 31,0);
        tracep->declBit(c+6172,"Azadi_top_verilator top_verilator main_swith TIMER_2 arb_data d_ready", false,-1);
        tracep->declBus(c+408,"Azadi_top_verilator top_verilator main_swith TIMER_2 hfifo_rspvalid", false,-1, 1,0);
        tracep->declBus(c+6173,"Azadi_top_verilator top_verilator main_swith TIMER_2 dfifo_rspready", false,-1, 1,0);
        tracep->declBus(c+409,"Azadi_top_verilator top_verilator main_swith TIMER_2 hfifo_rspid", false,-1, 7,0);
        tracep->declBit(c+6174,"Azadi_top_verilator top_verilator main_swith TIMER_2 dfifo_rspready_merged", false,-1);
        tracep->declBit(c+6175,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] hreq_fifo_i a_valid", false,-1);
        tracep->declBus(c+6176,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] hreq_fifo_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+6177,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] hreq_fifo_i a_param", false,-1, 2,0);
        tracep->declBus(c+6178,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] hreq_fifo_i a_size", false,-1, 1,0);
        tracep->declBus(c+6179,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] hreq_fifo_i a_source", false,-1, 7,0);
        tracep->declBus(c+6180,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] hreq_fifo_i a_address", false,-1, 31,0);
        tracep->declBus(c+6181,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] hreq_fifo_i a_mask", false,-1, 3,0);
        tracep->declBus(c+6182,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] hreq_fifo_i a_data", false,-1, 31,0);
        tracep->declBit(c+6183,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] hreq_fifo_i d_ready", false,-1);
        tracep->declBus(c+15087,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] reqid_sub", false,-1, 0,0);
        tracep->declBus(c+6184,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] shifted_id", false,-1, 7,0);
        tracep->declBus(c+6185,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] unused_tl_h_source", false,-1, 7,7);
        tracep->declBit(c+6186,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] hreq_fifo_i a_valid", false,-1);
        tracep->declBus(c+6187,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] hreq_fifo_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+6188,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] hreq_fifo_i a_param", false,-1, 2,0);
        tracep->declBus(c+6189,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] hreq_fifo_i a_size", false,-1, 1,0);
        tracep->declBus(c+6190,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] hreq_fifo_i a_source", false,-1, 7,0);
        tracep->declBus(c+6191,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] hreq_fifo_i a_address", false,-1, 31,0);
        tracep->declBus(c+6192,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] hreq_fifo_i a_mask", false,-1, 3,0);
        tracep->declBus(c+6193,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] hreq_fifo_i a_data", false,-1, 31,0);
        tracep->declBit(c+6194,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] hreq_fifo_i d_ready", false,-1);
        tracep->declBus(c+14941,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] reqid_sub", false,-1, 0,0);
        tracep->declBus(c+6195,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] shifted_id", false,-1, 7,0);
        tracep->declBus(c+6196,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] unused_tl_h_source", false,-1, 7,7);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo ReqPass", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo RspPass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo rst_ni", false,-1);
        tracep->declBit(c+6154,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_h_i a_valid", false,-1);
        tracep->declBus(c+6155,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+6156,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+6157,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+6158,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+6159,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+6160,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+6161,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+6162,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_h_i d_ready", false,-1);
        tracep->declBit(c+398,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_h_o d_valid", false,-1);
        tracep->declBus(c+399,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+400,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+401,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+402,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+403,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+404,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+405,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_h_o d_error", false,-1);
        tracep->declBit(c+406,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_h_o a_ready", false,-1);
        tracep->declBit(c+5482,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_d_o a_valid", false,-1);
        tracep->declBus(c+5483,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+5484,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+5485,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+5486,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+5487,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+5488,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+5489,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+5490,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_d_o d_ready", false,-1);
        tracep->declBit(c+15035,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_d_i d_valid", false,-1);
        tracep->declBus(c+15036,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+15037,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+15038,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+15039,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+15040,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+15041,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+15042,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_d_i d_error", false,-1);
        tracep->declBit(c+15043,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_d_i a_ready", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo reqfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo reqfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo reqfifo clr_i", false,-1);
        tracep->declBit(c+6197,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+15407,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo reqfifo wready_o", false,-1);
        tracep->declArray(c+6198,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+6197,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+15407,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo reqfifo rready_i", false,-1);
        tracep->declArray(c+6198,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo rspfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo rspfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo rspfifo clr_i", false,-1);
        tracep->declBit(c+15408,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+6201,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+15409,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+15408,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+6201,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+15409,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+14690,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb N", false,-1, 31,0);
        tracep->declBus(c+15068,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb DW", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb EnDataPort", false,-1);
        tracep->declBit(c+14683,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb EnReqStabA", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb IdxW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb rst_ni", false,-1);
        tracep->declBus(c+6152,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb req_i", false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declArray(c+6202+i*3,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb data_i", true,(i+0), 85,0);}}
        tracep->declBus(c+6153,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb gnt_o", false,-1, 1,0);
        tracep->declBus(c+6208,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb idx_o", false,-1, 0,0);
        tracep->declBit(c+6163,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb valid_o", false,-1);
        tracep->declArray(c+6209,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb data_o", false,-1, 85,0);
        tracep->declBit(c+407,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb ready_i", false,-1);
        tracep->declBus(c+6212,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb gen_normal_case masked_req", false,-1, 1,0);
        tracep->declBus(c+6213,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb gen_normal_case ppc_out", false,-1, 1,0);
        tracep->declBus(c+6214,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb gen_normal_case arb_req", false,-1, 1,0);
        tracep->declBus(c+1806,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb gen_normal_case mask", false,-1, 1,0);
        tracep->declBus(c+6215,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb gen_normal_case mask_next", false,-1, 1,0);
        tracep->declBus(c+6216,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb gen_normal_case winner", false,-1, 1,0);
        tracep->declBus(c+14883,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb gen_normal_case unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+14883,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb gen_normal_case gen_datapath unnamedblk2 i", false,-1, 31,0);
        tracep->declBus(c+14690,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb gen_normal_case unnamedblk3 i", false,-1, 31,0);
        tracep->declBus(c+14690,"Azadi_top_verilator top_verilator main_swith TIMER_3 M", false,-1, 31,0);
        tracep->declBus(c+15401,"Azadi_top_verilator top_verilator main_swith TIMER_3 HReqPass", false,-1, 1,0);
        tracep->declBus(c+15401,"Azadi_top_verilator top_verilator main_swith TIMER_3 HRspPass", false,-1, 1,0);
        tracep->declBus(c+15402,"Azadi_top_verilator top_verilator main_swith TIMER_3 HReqDepth", false,-1, 7,0);
        tracep->declBus(c+15402,"Azadi_top_verilator top_verilator main_swith TIMER_3 HRspDepth", false,-1, 7,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith TIMER_3 DReqPass", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith TIMER_3 DRspPass", false,-1);
        tracep->declBus(c+15064,"Azadi_top_verilator top_verilator main_swith TIMER_3 DReqDepth", false,-1, 3,0);
        tracep->declBus(c+15064,"Azadi_top_verilator top_verilator main_swith TIMER_3 DRspDepth", false,-1, 3,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith TIMER_3 clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith TIMER_3 rst_ni", false,-1);
        tracep->declBit(c+13498,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_i(0) a_valid", false,-1);
        tracep->declBus(c+13499,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_i(0) a_opcode", false,-1, 2,0);
        tracep->declBus(c+13500,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_i(0) a_param", false,-1, 2,0);
        tracep->declBus(c+13501,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_i(0) a_size", false,-1, 1,0);
        tracep->declBus(c+13502,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_i(0) a_source", false,-1, 7,0);
        tracep->declBus(c+13503,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_i(0) a_address", false,-1, 31,0);
        tracep->declBus(c+13504,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_i(0) a_mask", false,-1, 3,0);
        tracep->declBus(c+13505,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_i(0) a_data", false,-1, 31,0);
        tracep->declBit(c+13506,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_i(0) d_ready", false,-1);
        tracep->declBit(c+13507,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_i(1) a_valid", false,-1);
        tracep->declBus(c+13508,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_i(1) a_opcode", false,-1, 2,0);
        tracep->declBus(c+13509,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_i(1) a_param", false,-1, 2,0);
        tracep->declBus(c+13510,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_i(1) a_size", false,-1, 1,0);
        tracep->declBus(c+13511,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_i(1) a_source", false,-1, 7,0);
        tracep->declBus(c+13512,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_i(1) a_address", false,-1, 31,0);
        tracep->declBus(c+13513,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_i(1) a_mask", false,-1, 3,0);
        tracep->declBus(c+13514,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_i(1) a_data", false,-1, 31,0);
        tracep->declBit(c+13515,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_i(1) d_ready", false,-1);
        tracep->declBit(c+979,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_o(0) d_valid", false,-1);
        tracep->declBus(c+980,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_o(0) d_opcode", false,-1, 2,0);
        tracep->declBus(c+981,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_o(0) d_param", false,-1, 2,0);
        tracep->declBus(c+982,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_o(0) d_size", false,-1, 1,0);
        tracep->declBus(c+983,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_o(0) d_source", false,-1, 7,0);
        tracep->declBus(c+984,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_o(0) d_sink", false,-1, 0,0);
        tracep->declBus(c+985,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_o(0) d_data", false,-1, 31,0);
        tracep->declBit(c+986,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_o(0) d_error", false,-1);
        tracep->declBit(c+987,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_o(0) a_ready", false,-1);
        tracep->declBit(c+988,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_o(1) d_valid", false,-1);
        tracep->declBus(c+989,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_o(1) d_opcode", false,-1, 2,0);
        tracep->declBus(c+990,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_o(1) d_param", false,-1, 2,0);
        tracep->declBus(c+991,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_o(1) d_size", false,-1, 1,0);
        tracep->declBus(c+992,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_o(1) d_source", false,-1, 7,0);
        tracep->declBus(c+993,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_o(1) d_sink", false,-1, 0,0);
        tracep->declBus(c+994,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_o(1) d_data", false,-1, 31,0);
        tracep->declBit(c+995,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_o(1) d_error", false,-1);
        tracep->declBit(c+996,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_o(1) a_ready", false,-1);
        tracep->declBit(c+13282,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_d_o a_valid", false,-1);
        tracep->declBus(c+13283,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+13284,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+13285,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+13286,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+13287,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+13288,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+13289,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+13290,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_d_o d_ready", false,-1);
        tracep->declBit(c+15044,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_d_i d_valid", false,-1);
        tracep->declBus(c+15045,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+15046,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+15047,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+15048,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+15049,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+15050,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+15051,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_d_i d_error", false,-1);
        tracep->declBit(c+15052,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_d_i a_ready", false,-1);
        tracep->declBus(c+14788,"Azadi_top_verilator top_verilator main_swith TIMER_3 IDW", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith TIMER_3 STIDW", false,-1, 31,0);
        tracep->declBit(c+13516,"Azadi_top_verilator top_verilator main_swith TIMER_3 hreq_fifo_o(0) a_valid", false,-1);
        tracep->declBus(c+13517,"Azadi_top_verilator top_verilator main_swith TIMER_3 hreq_fifo_o(0) a_opcode", false,-1, 2,0);
        tracep->declBus(c+13518,"Azadi_top_verilator top_verilator main_swith TIMER_3 hreq_fifo_o(0) a_param", false,-1, 2,0);
        tracep->declBus(c+13519,"Azadi_top_verilator top_verilator main_swith TIMER_3 hreq_fifo_o(0) a_size", false,-1, 1,0);
        tracep->declBus(c+13520,"Azadi_top_verilator top_verilator main_swith TIMER_3 hreq_fifo_o(0) a_source", false,-1, 7,0);
        tracep->declBus(c+13521,"Azadi_top_verilator top_verilator main_swith TIMER_3 hreq_fifo_o(0) a_address", false,-1, 31,0);
        tracep->declBus(c+13522,"Azadi_top_verilator top_verilator main_swith TIMER_3 hreq_fifo_o(0) a_mask", false,-1, 3,0);
        tracep->declBus(c+13523,"Azadi_top_verilator top_verilator main_swith TIMER_3 hreq_fifo_o(0) a_data", false,-1, 31,0);
        tracep->declBit(c+13524,"Azadi_top_verilator top_verilator main_swith TIMER_3 hreq_fifo_o(0) d_ready", false,-1);
        tracep->declBit(c+13525,"Azadi_top_verilator top_verilator main_swith TIMER_3 hreq_fifo_o(1) a_valid", false,-1);
        tracep->declBus(c+13526,"Azadi_top_verilator top_verilator main_swith TIMER_3 hreq_fifo_o(1) a_opcode", false,-1, 2,0);
        tracep->declBus(c+13527,"Azadi_top_verilator top_verilator main_swith TIMER_3 hreq_fifo_o(1) a_param", false,-1, 2,0);
        tracep->declBus(c+13528,"Azadi_top_verilator top_verilator main_swith TIMER_3 hreq_fifo_o(1) a_size", false,-1, 1,0);
        tracep->declBus(c+13529,"Azadi_top_verilator top_verilator main_swith TIMER_3 hreq_fifo_o(1) a_source", false,-1, 7,0);
        tracep->declBus(c+13530,"Azadi_top_verilator top_verilator main_swith TIMER_3 hreq_fifo_o(1) a_address", false,-1, 31,0);
        tracep->declBus(c+13531,"Azadi_top_verilator top_verilator main_swith TIMER_3 hreq_fifo_o(1) a_mask", false,-1, 3,0);
        tracep->declBus(c+13532,"Azadi_top_verilator top_verilator main_swith TIMER_3 hreq_fifo_o(1) a_data", false,-1, 31,0);
        tracep->declBit(c+13533,"Azadi_top_verilator top_verilator main_swith TIMER_3 hreq_fifo_o(1) d_ready", false,-1);
        tracep->declBit(c+997,"Azadi_top_verilator top_verilator main_swith TIMER_3 hrsp_fifo_i(0) d_valid", false,-1);
        tracep->declBus(c+998,"Azadi_top_verilator top_verilator main_swith TIMER_3 hrsp_fifo_i(0) d_opcode", false,-1, 2,0);
        tracep->declBus(c+999,"Azadi_top_verilator top_verilator main_swith TIMER_3 hrsp_fifo_i(0) d_param", false,-1, 2,0);
        tracep->declBus(c+1000,"Azadi_top_verilator top_verilator main_swith TIMER_3 hrsp_fifo_i(0) d_size", false,-1, 1,0);
        tracep->declBus(c+1001,"Azadi_top_verilator top_verilator main_swith TIMER_3 hrsp_fifo_i(0) d_source", false,-1, 7,0);
        tracep->declBus(c+1002,"Azadi_top_verilator top_verilator main_swith TIMER_3 hrsp_fifo_i(0) d_sink", false,-1, 0,0);
        tracep->declBus(c+1003,"Azadi_top_verilator top_verilator main_swith TIMER_3 hrsp_fifo_i(0) d_data", false,-1, 31,0);
        tracep->declBit(c+1004,"Azadi_top_verilator top_verilator main_swith TIMER_3 hrsp_fifo_i(0) d_error", false,-1);
        tracep->declBit(c+1005,"Azadi_top_verilator top_verilator main_swith TIMER_3 hrsp_fifo_i(0) a_ready", false,-1);
        tracep->declBit(c+1006,"Azadi_top_verilator top_verilator main_swith TIMER_3 hrsp_fifo_i(1) d_valid", false,-1);
        tracep->declBus(c+1007,"Azadi_top_verilator top_verilator main_swith TIMER_3 hrsp_fifo_i(1) d_opcode", false,-1, 2,0);
        tracep->declBus(c+1008,"Azadi_top_verilator top_verilator main_swith TIMER_3 hrsp_fifo_i(1) d_param", false,-1, 2,0);
        tracep->declBus(c+1009,"Azadi_top_verilator top_verilator main_swith TIMER_3 hrsp_fifo_i(1) d_size", false,-1, 1,0);
        tracep->declBus(c+1010,"Azadi_top_verilator top_verilator main_swith TIMER_3 hrsp_fifo_i(1) d_source", false,-1, 7,0);
        tracep->declBus(c+1011,"Azadi_top_verilator top_verilator main_swith TIMER_3 hrsp_fifo_i(1) d_sink", false,-1, 0,0);
        tracep->declBus(c+1012,"Azadi_top_verilator top_verilator main_swith TIMER_3 hrsp_fifo_i(1) d_data", false,-1, 31,0);
        tracep->declBit(c+1013,"Azadi_top_verilator top_verilator main_swith TIMER_3 hrsp_fifo_i(1) d_error", false,-1);
        tracep->declBit(c+1014,"Azadi_top_verilator top_verilator main_swith TIMER_3 hrsp_fifo_i(1) a_ready", false,-1);
        tracep->declBus(c+13534,"Azadi_top_verilator top_verilator main_swith TIMER_3 hrequest", false,-1, 1,0);
        tracep->declBus(c+1015,"Azadi_top_verilator top_verilator main_swith TIMER_3 hgrant", false,-1, 1,0);
        tracep->declBit(c+13535,"Azadi_top_verilator top_verilator main_swith TIMER_3 dreq_fifo_i a_valid", false,-1);
        tracep->declBus(c+13536,"Azadi_top_verilator top_verilator main_swith TIMER_3 dreq_fifo_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+13537,"Azadi_top_verilator top_verilator main_swith TIMER_3 dreq_fifo_i a_param", false,-1, 2,0);
        tracep->declBus(c+13538,"Azadi_top_verilator top_verilator main_swith TIMER_3 dreq_fifo_i a_size", false,-1, 1,0);
        tracep->declBus(c+13539,"Azadi_top_verilator top_verilator main_swith TIMER_3 dreq_fifo_i a_source", false,-1, 7,0);
        tracep->declBus(c+13540,"Azadi_top_verilator top_verilator main_swith TIMER_3 dreq_fifo_i a_address", false,-1, 31,0);
        tracep->declBus(c+13541,"Azadi_top_verilator top_verilator main_swith TIMER_3 dreq_fifo_i a_mask", false,-1, 3,0);
        tracep->declBus(c+13542,"Azadi_top_verilator top_verilator main_swith TIMER_3 dreq_fifo_i a_data", false,-1, 31,0);
        tracep->declBit(c+13543,"Azadi_top_verilator top_verilator main_swith TIMER_3 dreq_fifo_i d_ready", false,-1);
        tracep->declBit(c+410,"Azadi_top_verilator top_verilator main_swith TIMER_3 drsp_fifo_o d_valid", false,-1);
        tracep->declBus(c+411,"Azadi_top_verilator top_verilator main_swith TIMER_3 drsp_fifo_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+412,"Azadi_top_verilator top_verilator main_swith TIMER_3 drsp_fifo_o d_param", false,-1, 2,0);
        tracep->declBus(c+413,"Azadi_top_verilator top_verilator main_swith TIMER_3 drsp_fifo_o d_size", false,-1, 1,0);
        tracep->declBus(c+414,"Azadi_top_verilator top_verilator main_swith TIMER_3 drsp_fifo_o d_source", false,-1, 7,0);
        tracep->declBus(c+415,"Azadi_top_verilator top_verilator main_swith TIMER_3 drsp_fifo_o d_sink", false,-1, 0,0);
        tracep->declBus(c+416,"Azadi_top_verilator top_verilator main_swith TIMER_3 drsp_fifo_o d_data", false,-1, 31,0);
        tracep->declBit(c+417,"Azadi_top_verilator top_verilator main_swith TIMER_3 drsp_fifo_o d_error", false,-1);
        tracep->declBit(c+418,"Azadi_top_verilator top_verilator main_swith TIMER_3 drsp_fifo_o a_ready", false,-1);
        tracep->declBit(c+13544,"Azadi_top_verilator top_verilator main_swith TIMER_3 arb_valid", false,-1);
        tracep->declBit(c+419,"Azadi_top_verilator top_verilator main_swith TIMER_3 arb_ready", false,-1);
        tracep->declBit(c+13545,"Azadi_top_verilator top_verilator main_swith TIMER_3 arb_data a_valid", false,-1);
        tracep->declBus(c+13546,"Azadi_top_verilator top_verilator main_swith TIMER_3 arb_data a_opcode", false,-1, 2,0);
        tracep->declBus(c+13547,"Azadi_top_verilator top_verilator main_swith TIMER_3 arb_data a_param", false,-1, 2,0);
        tracep->declBus(c+13548,"Azadi_top_verilator top_verilator main_swith TIMER_3 arb_data a_size", false,-1, 1,0);
        tracep->declBus(c+13549,"Azadi_top_verilator top_verilator main_swith TIMER_3 arb_data a_source", false,-1, 7,0);
        tracep->declBus(c+13550,"Azadi_top_verilator top_verilator main_swith TIMER_3 arb_data a_address", false,-1, 31,0);
        tracep->declBus(c+13551,"Azadi_top_verilator top_verilator main_swith TIMER_3 arb_data a_mask", false,-1, 3,0);
        tracep->declBus(c+13552,"Azadi_top_verilator top_verilator main_swith TIMER_3 arb_data a_data", false,-1, 31,0);
        tracep->declBit(c+13553,"Azadi_top_verilator top_verilator main_swith TIMER_3 arb_data d_ready", false,-1);
        tracep->declBus(c+420,"Azadi_top_verilator top_verilator main_swith TIMER_3 hfifo_rspvalid", false,-1, 1,0);
        tracep->declBus(c+13554,"Azadi_top_verilator top_verilator main_swith TIMER_3 dfifo_rspready", false,-1, 1,0);
        tracep->declBus(c+421,"Azadi_top_verilator top_verilator main_swith TIMER_3 hfifo_rspid", false,-1, 7,0);
        tracep->declBit(c+13555,"Azadi_top_verilator top_verilator main_swith TIMER_3 dfifo_rspready_merged", false,-1);
        tracep->declBit(c+13556,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] hreq_fifo_i a_valid", false,-1);
        tracep->declBus(c+13557,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] hreq_fifo_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+13558,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] hreq_fifo_i a_param", false,-1, 2,0);
        tracep->declBus(c+13559,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] hreq_fifo_i a_size", false,-1, 1,0);
        tracep->declBus(c+13560,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] hreq_fifo_i a_source", false,-1, 7,0);
        tracep->declBus(c+13561,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] hreq_fifo_i a_address", false,-1, 31,0);
        tracep->declBus(c+13562,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] hreq_fifo_i a_mask", false,-1, 3,0);
        tracep->declBus(c+13563,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] hreq_fifo_i a_data", false,-1, 31,0);
        tracep->declBit(c+13564,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] hreq_fifo_i d_ready", false,-1);
        tracep->declBus(c+15087,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] reqid_sub", false,-1, 0,0);
        tracep->declBus(c+13565,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] shifted_id", false,-1, 7,0);
        tracep->declBus(c+13566,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] unused_tl_h_source", false,-1, 7,7);
        tracep->declBit(c+13567,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] hreq_fifo_i a_valid", false,-1);
        tracep->declBus(c+13568,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] hreq_fifo_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+13569,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] hreq_fifo_i a_param", false,-1, 2,0);
        tracep->declBus(c+13570,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] hreq_fifo_i a_size", false,-1, 1,0);
        tracep->declBus(c+13571,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] hreq_fifo_i a_source", false,-1, 7,0);
        tracep->declBus(c+13572,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] hreq_fifo_i a_address", false,-1, 31,0);
        tracep->declBus(c+13573,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] hreq_fifo_i a_mask", false,-1, 3,0);
        tracep->declBus(c+13574,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] hreq_fifo_i a_data", false,-1, 31,0);
        tracep->declBit(c+13575,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] hreq_fifo_i d_ready", false,-1);
        tracep->declBus(c+14941,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] reqid_sub", false,-1, 0,0);
        tracep->declBus(c+13576,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] shifted_id", false,-1, 7,0);
        tracep->declBus(c+13577,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] unused_tl_h_source", false,-1, 7,7);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo ReqPass", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo RspPass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo rst_ni", false,-1);
        tracep->declBit(c+13535,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_h_i a_valid", false,-1);
        tracep->declBus(c+13536,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+13537,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+13538,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+13539,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+13540,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+13541,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+13542,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+13543,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_h_i d_ready", false,-1);
        tracep->declBit(c+410,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_h_o d_valid", false,-1);
        tracep->declBus(c+411,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+412,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+413,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+414,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+415,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+416,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+417,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_h_o d_error", false,-1);
        tracep->declBit(c+418,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_h_o a_ready", false,-1);
        tracep->declBit(c+13282,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_d_o a_valid", false,-1);
        tracep->declBus(c+13283,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+13284,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+13285,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+13286,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+13287,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+13288,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+13289,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+13290,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_d_o d_ready", false,-1);
        tracep->declBit(c+15044,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_d_i d_valid", false,-1);
        tracep->declBus(c+15045,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+15046,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+15047,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+15048,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+15049,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+15050,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+15051,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_d_i d_error", false,-1);
        tracep->declBit(c+15052,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_d_i a_ready", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo reqfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo reqfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo reqfifo clr_i", false,-1);
        tracep->declBit(c+13578,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+15411,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo reqfifo wready_o", false,-1);
        tracep->declArray(c+13579,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+13578,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+15411,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo reqfifo rready_i", false,-1);
        tracep->declArray(c+13579,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo rspfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo rspfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo rspfifo clr_i", false,-1);
        tracep->declBit(c+15412,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+13582,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+15413,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+15412,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+13582,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+15413,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+14690,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb N", false,-1, 31,0);
        tracep->declBus(c+15068,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb DW", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb EnDataPort", false,-1);
        tracep->declBit(c+14683,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb EnReqStabA", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb IdxW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb rst_ni", false,-1);
        tracep->declBus(c+13534,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb req_i", false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declArray(c+13583+i*3,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb data_i", true,(i+0), 85,0);}}
        tracep->declBus(c+1015,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb gnt_o", false,-1, 1,0);
        tracep->declBus(c+11703,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb idx_o", false,-1, 0,0);
        tracep->declBit(c+13544,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb valid_o", false,-1);
        tracep->declArray(c+13589,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb data_o", false,-1, 85,0);
        tracep->declBit(c+419,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb ready_i", false,-1);
        tracep->declBus(c+13592,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb gen_normal_case masked_req", false,-1, 1,0);
        tracep->declBus(c+1016,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb gen_normal_case ppc_out", false,-1, 1,0);
        tracep->declBus(c+13593,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb gen_normal_case arb_req", false,-1, 1,0);
        tracep->declBus(c+958,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb gen_normal_case mask", false,-1, 1,0);
        tracep->declBus(c+1017,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb gen_normal_case mask_next", false,-1, 1,0);
        tracep->declBus(c+1018,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb gen_normal_case winner", false,-1, 1,0);
        tracep->declBus(c+14883,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb gen_normal_case unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+14883,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb gen_normal_case gen_datapath unnamedblk2 i", false,-1, 31,0);
        tracep->declBus(c+14690,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb gen_normal_case unnamedblk3 i", false,-1, 31,0);
        tracep->declBus(c+14690,"Azadi_top_verilator top_verilator main_swith TIMER_4 M", false,-1, 31,0);
        tracep->declBus(c+15401,"Azadi_top_verilator top_verilator main_swith TIMER_4 HReqPass", false,-1, 1,0);
        tracep->declBus(c+15401,"Azadi_top_verilator top_verilator main_swith TIMER_4 HRspPass", false,-1, 1,0);
        tracep->declBus(c+15402,"Azadi_top_verilator top_verilator main_swith TIMER_4 HReqDepth", false,-1, 7,0);
        tracep->declBus(c+15402,"Azadi_top_verilator top_verilator main_swith TIMER_4 HRspDepth", false,-1, 7,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith TIMER_4 DReqPass", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith TIMER_4 DRspPass", false,-1);
        tracep->declBus(c+15064,"Azadi_top_verilator top_verilator main_swith TIMER_4 DReqDepth", false,-1, 3,0);
        tracep->declBus(c+15064,"Azadi_top_verilator top_verilator main_swith TIMER_4 DRspDepth", false,-1, 3,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith TIMER_4 clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith TIMER_4 rst_ni", false,-1);
        tracep->declBit(c+6217,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_i(0) a_valid", false,-1);
        tracep->declBus(c+6218,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_i(0) a_opcode", false,-1, 2,0);
        tracep->declBus(c+6219,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_i(0) a_param", false,-1, 2,0);
        tracep->declBus(c+6220,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_i(0) a_size", false,-1, 1,0);
        tracep->declBus(c+6221,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_i(0) a_source", false,-1, 7,0);
        tracep->declBus(c+6222,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_i(0) a_address", false,-1, 31,0);
        tracep->declBus(c+6223,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_i(0) a_mask", false,-1, 3,0);
        tracep->declBus(c+6224,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_i(0) a_data", false,-1, 31,0);
        tracep->declBit(c+6225,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_i(0) d_ready", false,-1);
        tracep->declBit(c+6226,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_i(1) a_valid", false,-1);
        tracep->declBus(c+6227,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_i(1) a_opcode", false,-1, 2,0);
        tracep->declBus(c+6228,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_i(1) a_param", false,-1, 2,0);
        tracep->declBus(c+6229,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_i(1) a_size", false,-1, 1,0);
        tracep->declBus(c+6230,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_i(1) a_source", false,-1, 7,0);
        tracep->declBus(c+6231,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_i(1) a_address", false,-1, 31,0);
        tracep->declBus(c+6232,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_i(1) a_mask", false,-1, 3,0);
        tracep->declBus(c+6233,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_i(1) a_data", false,-1, 31,0);
        tracep->declBit(c+6234,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_i(1) d_ready", false,-1);
        tracep->declBit(c+6235,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_o(0) d_valid", false,-1);
        tracep->declBus(c+6236,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_o(0) d_opcode", false,-1, 2,0);
        tracep->declBus(c+6237,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_o(0) d_param", false,-1, 2,0);
        tracep->declBus(c+6238,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_o(0) d_size", false,-1, 1,0);
        tracep->declBus(c+6239,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_o(0) d_source", false,-1, 7,0);
        tracep->declBus(c+6240,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_o(0) d_sink", false,-1, 0,0);
        tracep->declBus(c+6241,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_o(0) d_data", false,-1, 31,0);
        tracep->declBit(c+6242,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_o(0) d_error", false,-1);
        tracep->declBit(c+6243,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_o(0) a_ready", false,-1);
        tracep->declBit(c+6244,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_o(1) d_valid", false,-1);
        tracep->declBus(c+6245,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_o(1) d_opcode", false,-1, 2,0);
        tracep->declBus(c+6246,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_o(1) d_param", false,-1, 2,0);
        tracep->declBus(c+6247,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_o(1) d_size", false,-1, 1,0);
        tracep->declBus(c+6248,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_o(1) d_source", false,-1, 7,0);
        tracep->declBus(c+6249,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_o(1) d_sink", false,-1, 0,0);
        tracep->declBus(c+6250,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_o(1) d_data", false,-1, 31,0);
        tracep->declBit(c+6251,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_o(1) d_error", false,-1);
        tracep->declBit(c+6252,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_o(1) a_ready", false,-1);
        tracep->declBit(c+5491,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_d_o a_valid", false,-1);
        tracep->declBus(c+5492,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+5493,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+5494,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+5495,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+5496,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+5497,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+5498,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+5499,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_d_o d_ready", false,-1);
        tracep->declBit(c+15053,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_d_i d_valid", false,-1);
        tracep->declBus(c+15054,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+15055,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+15056,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+15057,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+15058,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+15059,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+15060,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_d_i d_error", false,-1);
        tracep->declBit(c+15061,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_d_i a_ready", false,-1);
        tracep->declBus(c+14788,"Azadi_top_verilator top_verilator main_swith TIMER_4 IDW", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith TIMER_4 STIDW", false,-1, 31,0);
        tracep->declBit(c+6253,"Azadi_top_verilator top_verilator main_swith TIMER_4 hreq_fifo_o(0) a_valid", false,-1);
    }
}

void VAzadi_top_verilator::traceInitSub5(void* userp, VerilatedVcd* tracep) {
    VAzadi_top_verilator__Syms* __restrict vlSymsp = static_cast<VAzadi_top_verilator__Syms*>(userp);
    VAzadi_top_verilator* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBus(c+6254,"Azadi_top_verilator top_verilator main_swith TIMER_4 hreq_fifo_o(0) a_opcode", false,-1, 2,0);
        tracep->declBus(c+6255,"Azadi_top_verilator top_verilator main_swith TIMER_4 hreq_fifo_o(0) a_param", false,-1, 2,0);
        tracep->declBus(c+6256,"Azadi_top_verilator top_verilator main_swith TIMER_4 hreq_fifo_o(0) a_size", false,-1, 1,0);
        tracep->declBus(c+6257,"Azadi_top_verilator top_verilator main_swith TIMER_4 hreq_fifo_o(0) a_source", false,-1, 7,0);
        tracep->declBus(c+6258,"Azadi_top_verilator top_verilator main_swith TIMER_4 hreq_fifo_o(0) a_address", false,-1, 31,0);
        tracep->declBus(c+6259,"Azadi_top_verilator top_verilator main_swith TIMER_4 hreq_fifo_o(0) a_mask", false,-1, 3,0);
        tracep->declBus(c+6260,"Azadi_top_verilator top_verilator main_swith TIMER_4 hreq_fifo_o(0) a_data", false,-1, 31,0);
        tracep->declBit(c+6261,"Azadi_top_verilator top_verilator main_swith TIMER_4 hreq_fifo_o(0) d_ready", false,-1);
        tracep->declBit(c+6262,"Azadi_top_verilator top_verilator main_swith TIMER_4 hreq_fifo_o(1) a_valid", false,-1);
        tracep->declBus(c+6263,"Azadi_top_verilator top_verilator main_swith TIMER_4 hreq_fifo_o(1) a_opcode", false,-1, 2,0);
        tracep->declBus(c+6264,"Azadi_top_verilator top_verilator main_swith TIMER_4 hreq_fifo_o(1) a_param", false,-1, 2,0);
        tracep->declBus(c+6265,"Azadi_top_verilator top_verilator main_swith TIMER_4 hreq_fifo_o(1) a_size", false,-1, 1,0);
        tracep->declBus(c+6266,"Azadi_top_verilator top_verilator main_swith TIMER_4 hreq_fifo_o(1) a_source", false,-1, 7,0);
        tracep->declBus(c+6267,"Azadi_top_verilator top_verilator main_swith TIMER_4 hreq_fifo_o(1) a_address", false,-1, 31,0);
        tracep->declBus(c+6268,"Azadi_top_verilator top_verilator main_swith TIMER_4 hreq_fifo_o(1) a_mask", false,-1, 3,0);
        tracep->declBus(c+6269,"Azadi_top_verilator top_verilator main_swith TIMER_4 hreq_fifo_o(1) a_data", false,-1, 31,0);
        tracep->declBit(c+6270,"Azadi_top_verilator top_verilator main_swith TIMER_4 hreq_fifo_o(1) d_ready", false,-1);
        tracep->declBit(c+6271,"Azadi_top_verilator top_verilator main_swith TIMER_4 hrsp_fifo_i(0) d_valid", false,-1);
        tracep->declBus(c+6272,"Azadi_top_verilator top_verilator main_swith TIMER_4 hrsp_fifo_i(0) d_opcode", false,-1, 2,0);
        tracep->declBus(c+6273,"Azadi_top_verilator top_verilator main_swith TIMER_4 hrsp_fifo_i(0) d_param", false,-1, 2,0);
        tracep->declBus(c+6274,"Azadi_top_verilator top_verilator main_swith TIMER_4 hrsp_fifo_i(0) d_size", false,-1, 1,0);
        tracep->declBus(c+6275,"Azadi_top_verilator top_verilator main_swith TIMER_4 hrsp_fifo_i(0) d_source", false,-1, 7,0);
        tracep->declBus(c+6276,"Azadi_top_verilator top_verilator main_swith TIMER_4 hrsp_fifo_i(0) d_sink", false,-1, 0,0);
        tracep->declBus(c+6277,"Azadi_top_verilator top_verilator main_swith TIMER_4 hrsp_fifo_i(0) d_data", false,-1, 31,0);
        tracep->declBit(c+6278,"Azadi_top_verilator top_verilator main_swith TIMER_4 hrsp_fifo_i(0) d_error", false,-1);
        tracep->declBit(c+6279,"Azadi_top_verilator top_verilator main_swith TIMER_4 hrsp_fifo_i(0) a_ready", false,-1);
        tracep->declBit(c+6280,"Azadi_top_verilator top_verilator main_swith TIMER_4 hrsp_fifo_i(1) d_valid", false,-1);
        tracep->declBus(c+6281,"Azadi_top_verilator top_verilator main_swith TIMER_4 hrsp_fifo_i(1) d_opcode", false,-1, 2,0);
        tracep->declBus(c+6282,"Azadi_top_verilator top_verilator main_swith TIMER_4 hrsp_fifo_i(1) d_param", false,-1, 2,0);
        tracep->declBus(c+6283,"Azadi_top_verilator top_verilator main_swith TIMER_4 hrsp_fifo_i(1) d_size", false,-1, 1,0);
        tracep->declBus(c+6284,"Azadi_top_verilator top_verilator main_swith TIMER_4 hrsp_fifo_i(1) d_source", false,-1, 7,0);
        tracep->declBus(c+6285,"Azadi_top_verilator top_verilator main_swith TIMER_4 hrsp_fifo_i(1) d_sink", false,-1, 0,0);
        tracep->declBus(c+6286,"Azadi_top_verilator top_verilator main_swith TIMER_4 hrsp_fifo_i(1) d_data", false,-1, 31,0);
        tracep->declBit(c+6287,"Azadi_top_verilator top_verilator main_swith TIMER_4 hrsp_fifo_i(1) d_error", false,-1);
        tracep->declBit(c+6288,"Azadi_top_verilator top_verilator main_swith TIMER_4 hrsp_fifo_i(1) a_ready", false,-1);
        tracep->declBus(c+6289,"Azadi_top_verilator top_verilator main_swith TIMER_4 hrequest", false,-1, 1,0);
        tracep->declBus(c+6290,"Azadi_top_verilator top_verilator main_swith TIMER_4 hgrant", false,-1, 1,0);
        tracep->declBit(c+6291,"Azadi_top_verilator top_verilator main_swith TIMER_4 dreq_fifo_i a_valid", false,-1);
        tracep->declBus(c+6292,"Azadi_top_verilator top_verilator main_swith TIMER_4 dreq_fifo_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+6293,"Azadi_top_verilator top_verilator main_swith TIMER_4 dreq_fifo_i a_param", false,-1, 2,0);
        tracep->declBus(c+6294,"Azadi_top_verilator top_verilator main_swith TIMER_4 dreq_fifo_i a_size", false,-1, 1,0);
        tracep->declBus(c+6295,"Azadi_top_verilator top_verilator main_swith TIMER_4 dreq_fifo_i a_source", false,-1, 7,0);
        tracep->declBus(c+6296,"Azadi_top_verilator top_verilator main_swith TIMER_4 dreq_fifo_i a_address", false,-1, 31,0);
        tracep->declBus(c+6297,"Azadi_top_verilator top_verilator main_swith TIMER_4 dreq_fifo_i a_mask", false,-1, 3,0);
        tracep->declBus(c+6298,"Azadi_top_verilator top_verilator main_swith TIMER_4 dreq_fifo_i a_data", false,-1, 31,0);
        tracep->declBit(c+6299,"Azadi_top_verilator top_verilator main_swith TIMER_4 dreq_fifo_i d_ready", false,-1);
        tracep->declBit(c+422,"Azadi_top_verilator top_verilator main_swith TIMER_4 drsp_fifo_o d_valid", false,-1);
        tracep->declBus(c+423,"Azadi_top_verilator top_verilator main_swith TIMER_4 drsp_fifo_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+424,"Azadi_top_verilator top_verilator main_swith TIMER_4 drsp_fifo_o d_param", false,-1, 2,0);
        tracep->declBus(c+425,"Azadi_top_verilator top_verilator main_swith TIMER_4 drsp_fifo_o d_size", false,-1, 1,0);
        tracep->declBus(c+426,"Azadi_top_verilator top_verilator main_swith TIMER_4 drsp_fifo_o d_source", false,-1, 7,0);
        tracep->declBus(c+427,"Azadi_top_verilator top_verilator main_swith TIMER_4 drsp_fifo_o d_sink", false,-1, 0,0);
        tracep->declBus(c+428,"Azadi_top_verilator top_verilator main_swith TIMER_4 drsp_fifo_o d_data", false,-1, 31,0);
        tracep->declBit(c+429,"Azadi_top_verilator top_verilator main_swith TIMER_4 drsp_fifo_o d_error", false,-1);
        tracep->declBit(c+430,"Azadi_top_verilator top_verilator main_swith TIMER_4 drsp_fifo_o a_ready", false,-1);
        tracep->declBit(c+6300,"Azadi_top_verilator top_verilator main_swith TIMER_4 arb_valid", false,-1);
        tracep->declBit(c+431,"Azadi_top_verilator top_verilator main_swith TIMER_4 arb_ready", false,-1);
        tracep->declBit(c+6301,"Azadi_top_verilator top_verilator main_swith TIMER_4 arb_data a_valid", false,-1);
        tracep->declBus(c+6302,"Azadi_top_verilator top_verilator main_swith TIMER_4 arb_data a_opcode", false,-1, 2,0);
        tracep->declBus(c+6303,"Azadi_top_verilator top_verilator main_swith TIMER_4 arb_data a_param", false,-1, 2,0);
        tracep->declBus(c+6304,"Azadi_top_verilator top_verilator main_swith TIMER_4 arb_data a_size", false,-1, 1,0);
        tracep->declBus(c+6305,"Azadi_top_verilator top_verilator main_swith TIMER_4 arb_data a_source", false,-1, 7,0);
        tracep->declBus(c+6306,"Azadi_top_verilator top_verilator main_swith TIMER_4 arb_data a_address", false,-1, 31,0);
        tracep->declBus(c+6307,"Azadi_top_verilator top_verilator main_swith TIMER_4 arb_data a_mask", false,-1, 3,0);
        tracep->declBus(c+6308,"Azadi_top_verilator top_verilator main_swith TIMER_4 arb_data a_data", false,-1, 31,0);
        tracep->declBit(c+6309,"Azadi_top_verilator top_verilator main_swith TIMER_4 arb_data d_ready", false,-1);
        tracep->declBus(c+432,"Azadi_top_verilator top_verilator main_swith TIMER_4 hfifo_rspvalid", false,-1, 1,0);
        tracep->declBus(c+6310,"Azadi_top_verilator top_verilator main_swith TIMER_4 dfifo_rspready", false,-1, 1,0);
        tracep->declBus(c+433,"Azadi_top_verilator top_verilator main_swith TIMER_4 hfifo_rspid", false,-1, 7,0);
        tracep->declBit(c+6311,"Azadi_top_verilator top_verilator main_swith TIMER_4 dfifo_rspready_merged", false,-1);
        tracep->declBit(c+6312,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] hreq_fifo_i a_valid", false,-1);
        tracep->declBus(c+6313,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] hreq_fifo_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+6314,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] hreq_fifo_i a_param", false,-1, 2,0);
        tracep->declBus(c+6315,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] hreq_fifo_i a_size", false,-1, 1,0);
        tracep->declBus(c+6316,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] hreq_fifo_i a_source", false,-1, 7,0);
        tracep->declBus(c+6317,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] hreq_fifo_i a_address", false,-1, 31,0);
        tracep->declBus(c+6318,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] hreq_fifo_i a_mask", false,-1, 3,0);
        tracep->declBus(c+6319,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] hreq_fifo_i a_data", false,-1, 31,0);
        tracep->declBit(c+6320,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] hreq_fifo_i d_ready", false,-1);
        tracep->declBus(c+15087,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] reqid_sub", false,-1, 0,0);
        tracep->declBus(c+6321,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] shifted_id", false,-1, 7,0);
        tracep->declBus(c+6322,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] unused_tl_h_source", false,-1, 7,7);
        tracep->declBit(c+6323,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] hreq_fifo_i a_valid", false,-1);
        tracep->declBus(c+6324,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] hreq_fifo_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+6325,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] hreq_fifo_i a_param", false,-1, 2,0);
        tracep->declBus(c+6326,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] hreq_fifo_i a_size", false,-1, 1,0);
        tracep->declBus(c+6327,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] hreq_fifo_i a_source", false,-1, 7,0);
        tracep->declBus(c+6328,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] hreq_fifo_i a_address", false,-1, 31,0);
        tracep->declBus(c+6329,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] hreq_fifo_i a_mask", false,-1, 3,0);
        tracep->declBus(c+6330,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] hreq_fifo_i a_data", false,-1, 31,0);
        tracep->declBit(c+6331,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] hreq_fifo_i d_ready", false,-1);
        tracep->declBus(c+14941,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] reqid_sub", false,-1, 0,0);
        tracep->declBus(c+6332,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] shifted_id", false,-1, 7,0);
        tracep->declBus(c+6333,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] unused_tl_h_source", false,-1, 7,7);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo ReqPass", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo RspPass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo rst_ni", false,-1);
        tracep->declBit(c+6291,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_h_i a_valid", false,-1);
        tracep->declBus(c+6292,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+6293,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+6294,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+6295,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+6296,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+6297,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+6298,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+6299,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_h_i d_ready", false,-1);
        tracep->declBit(c+422,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_h_o d_valid", false,-1);
        tracep->declBus(c+423,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+424,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+425,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+426,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+427,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+428,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+429,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_h_o d_error", false,-1);
        tracep->declBit(c+430,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_h_o a_ready", false,-1);
        tracep->declBit(c+5491,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_d_o a_valid", false,-1);
        tracep->declBus(c+5492,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+5493,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+5494,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+5495,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+5496,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+5497,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+5498,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+5499,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_d_o d_ready", false,-1);
        tracep->declBit(c+15053,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_d_i d_valid", false,-1);
        tracep->declBus(c+15054,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+15055,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+15056,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+15057,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+15058,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+15059,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+15060,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_d_i d_error", false,-1);
        tracep->declBit(c+15061,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_d_i a_ready", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo reqfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo reqfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo reqfifo clr_i", false,-1);
        tracep->declBit(c+6334,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+15415,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo reqfifo wready_o", false,-1);
        tracep->declArray(c+6335,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+6334,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+15415,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo reqfifo rready_i", false,-1);
        tracep->declArray(c+6335,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo rspfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo rspfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo rspfifo clr_i", false,-1);
        tracep->declBit(c+15416,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+6338,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+15417,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+15416,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+6338,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+15417,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+14690,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb N", false,-1, 31,0);
        tracep->declBus(c+15068,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb DW", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb EnDataPort", false,-1);
        tracep->declBit(c+14683,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb EnReqStabA", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb IdxW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb rst_ni", false,-1);
        tracep->declBus(c+6289,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb req_i", false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declArray(c+6339+i*3,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb data_i", true,(i+0), 85,0);}}
        tracep->declBus(c+6290,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb gnt_o", false,-1, 1,0);
        tracep->declBus(c+6345,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb idx_o", false,-1, 0,0);
        tracep->declBit(c+6300,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb valid_o", false,-1);
        tracep->declArray(c+6346,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb data_o", false,-1, 85,0);
        tracep->declBit(c+431,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb ready_i", false,-1);
        tracep->declBus(c+6349,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb gen_normal_case masked_req", false,-1, 1,0);
        tracep->declBus(c+6350,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb gen_normal_case ppc_out", false,-1, 1,0);
        tracep->declBus(c+6351,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb gen_normal_case arb_req", false,-1, 1,0);
        tracep->declBus(c+1807,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb gen_normal_case mask", false,-1, 1,0);
        tracep->declBus(c+6352,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb gen_normal_case mask_next", false,-1, 1,0);
        tracep->declBus(c+6353,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb gen_normal_case winner", false,-1, 1,0);
        tracep->declBus(c+14883,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb gen_normal_case unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+14883,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb gen_normal_case gen_datapath unnamedblk2 i", false,-1, 31,0);
        tracep->declBus(c+14690,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb gen_normal_case unnamedblk3 i", false,-1, 31,0);
        tracep->declBus(c+14690,"Azadi_top_verilator top_verilator main_swith PLIC M", false,-1, 31,0);
        tracep->declBus(c+15401,"Azadi_top_verilator top_verilator main_swith PLIC HReqPass", false,-1, 1,0);
        tracep->declBus(c+15401,"Azadi_top_verilator top_verilator main_swith PLIC HRspPass", false,-1, 1,0);
        tracep->declBus(c+15402,"Azadi_top_verilator top_verilator main_swith PLIC HReqDepth", false,-1, 7,0);
        tracep->declBus(c+15402,"Azadi_top_verilator top_verilator main_swith PLIC HRspDepth", false,-1, 7,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith PLIC DReqPass", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith PLIC DRspPass", false,-1);
        tracep->declBus(c+15064,"Azadi_top_verilator top_verilator main_swith PLIC DReqDepth", false,-1, 3,0);
        tracep->declBus(c+15064,"Azadi_top_verilator top_verilator main_swith PLIC DRspDepth", false,-1, 3,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith PLIC clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith PLIC rst_ni", false,-1);
        tracep->declBit(c+7371,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_i(0) a_valid", false,-1);
        tracep->declBus(c+7372,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_i(0) a_opcode", false,-1, 2,0);
        tracep->declBus(c+7373,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_i(0) a_param", false,-1, 2,0);
        tracep->declBus(c+7374,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_i(0) a_size", false,-1, 1,0);
        tracep->declBus(c+7375,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_i(0) a_source", false,-1, 7,0);
        tracep->declBus(c+7376,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_i(0) a_address", false,-1, 31,0);
        tracep->declBus(c+7377,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_i(0) a_mask", false,-1, 3,0);
        tracep->declBus(c+7378,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_i(0) a_data", false,-1, 31,0);
        tracep->declBit(c+7379,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_i(0) d_ready", false,-1);
        tracep->declBit(c+7380,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_i(1) a_valid", false,-1);
        tracep->declBus(c+7381,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_i(1) a_opcode", false,-1, 2,0);
        tracep->declBus(c+7382,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_i(1) a_param", false,-1, 2,0);
        tracep->declBus(c+7383,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_i(1) a_size", false,-1, 1,0);
        tracep->declBus(c+7384,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_i(1) a_source", false,-1, 7,0);
        tracep->declBus(c+7385,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_i(1) a_address", false,-1, 31,0);
        tracep->declBus(c+7386,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_i(1) a_mask", false,-1, 3,0);
        tracep->declBus(c+7387,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_i(1) a_data", false,-1, 31,0);
        tracep->declBit(c+7388,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_i(1) d_ready", false,-1);
        tracep->declBit(c+9636,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_o(0) d_valid", false,-1);
        tracep->declBus(c+9637,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_o(0) d_opcode", false,-1, 2,0);
        tracep->declBus(c+9638,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_o(0) d_param", false,-1, 2,0);
        tracep->declBus(c+9639,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_o(0) d_size", false,-1, 1,0);
        tracep->declBus(c+9640,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_o(0) d_source", false,-1, 7,0);
        tracep->declBus(c+9641,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_o(0) d_sink", false,-1, 0,0);
        tracep->declBus(c+9642,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_o(0) d_data", false,-1, 31,0);
        tracep->declBit(c+9643,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_o(0) d_error", false,-1);
        tracep->declBit(c+9644,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_o(0) a_ready", false,-1);
        tracep->declBit(c+9645,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_o(1) d_valid", false,-1);
        tracep->declBus(c+9646,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_o(1) d_opcode", false,-1, 2,0);
        tracep->declBus(c+9647,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_o(1) d_param", false,-1, 2,0);
        tracep->declBus(c+9648,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_o(1) d_size", false,-1, 1,0);
        tracep->declBus(c+9649,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_o(1) d_source", false,-1, 7,0);
        tracep->declBus(c+9650,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_o(1) d_sink", false,-1, 0,0);
        tracep->declBus(c+9651,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_o(1) d_data", false,-1, 31,0);
        tracep->declBit(c+9652,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_o(1) d_error", false,-1);
        tracep->declBit(c+9653,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_o(1) a_ready", false,-1);
        tracep->declBit(c+7282,"Azadi_top_verilator top_verilator main_swith PLIC tl_d_o a_valid", false,-1);
        tracep->declBus(c+7283,"Azadi_top_verilator top_verilator main_swith PLIC tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+7284,"Azadi_top_verilator top_verilator main_swith PLIC tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+7285,"Azadi_top_verilator top_verilator main_swith PLIC tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+7286,"Azadi_top_verilator top_verilator main_swith PLIC tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+7287,"Azadi_top_verilator top_verilator main_swith PLIC tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+7288,"Azadi_top_verilator top_verilator main_swith PLIC tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+7289,"Azadi_top_verilator top_verilator main_swith PLIC tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+7290,"Azadi_top_verilator top_verilator main_swith PLIC tl_d_o d_ready", false,-1);
        tracep->declBit(c+1255,"Azadi_top_verilator top_verilator main_swith PLIC tl_d_i d_valid", false,-1);
        tracep->declBus(c+1256,"Azadi_top_verilator top_verilator main_swith PLIC tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+1257,"Azadi_top_verilator top_verilator main_swith PLIC tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+1258,"Azadi_top_verilator top_verilator main_swith PLIC tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+1259,"Azadi_top_verilator top_verilator main_swith PLIC tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+1260,"Azadi_top_verilator top_verilator main_swith PLIC tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+1261,"Azadi_top_verilator top_verilator main_swith PLIC tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+1262,"Azadi_top_verilator top_verilator main_swith PLIC tl_d_i d_error", false,-1);
        tracep->declBit(c+1263,"Azadi_top_verilator top_verilator main_swith PLIC tl_d_i a_ready", false,-1);
        tracep->declBus(c+14788,"Azadi_top_verilator top_verilator main_swith PLIC IDW", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith PLIC STIDW", false,-1, 31,0);
        tracep->declBit(c+7389,"Azadi_top_verilator top_verilator main_swith PLIC hreq_fifo_o(0) a_valid", false,-1);
        tracep->declBus(c+7390,"Azadi_top_verilator top_verilator main_swith PLIC hreq_fifo_o(0) a_opcode", false,-1, 2,0);
        tracep->declBus(c+7391,"Azadi_top_verilator top_verilator main_swith PLIC hreq_fifo_o(0) a_param", false,-1, 2,0);
        tracep->declBus(c+7392,"Azadi_top_verilator top_verilator main_swith PLIC hreq_fifo_o(0) a_size", false,-1, 1,0);
        tracep->declBus(c+7393,"Azadi_top_verilator top_verilator main_swith PLIC hreq_fifo_o(0) a_source", false,-1, 7,0);
        tracep->declBus(c+7394,"Azadi_top_verilator top_verilator main_swith PLIC hreq_fifo_o(0) a_address", false,-1, 31,0);
        tracep->declBus(c+7395,"Azadi_top_verilator top_verilator main_swith PLIC hreq_fifo_o(0) a_mask", false,-1, 3,0);
        tracep->declBus(c+7396,"Azadi_top_verilator top_verilator main_swith PLIC hreq_fifo_o(0) a_data", false,-1, 31,0);
        tracep->declBit(c+7397,"Azadi_top_verilator top_verilator main_swith PLIC hreq_fifo_o(0) d_ready", false,-1);
        tracep->declBit(c+7398,"Azadi_top_verilator top_verilator main_swith PLIC hreq_fifo_o(1) a_valid", false,-1);
        tracep->declBus(c+7399,"Azadi_top_verilator top_verilator main_swith PLIC hreq_fifo_o(1) a_opcode", false,-1, 2,0);
        tracep->declBus(c+7400,"Azadi_top_verilator top_verilator main_swith PLIC hreq_fifo_o(1) a_param", false,-1, 2,0);
        tracep->declBus(c+7401,"Azadi_top_verilator top_verilator main_swith PLIC hreq_fifo_o(1) a_size", false,-1, 1,0);
        tracep->declBus(c+7402,"Azadi_top_verilator top_verilator main_swith PLIC hreq_fifo_o(1) a_source", false,-1, 7,0);
        tracep->declBus(c+7403,"Azadi_top_verilator top_verilator main_swith PLIC hreq_fifo_o(1) a_address", false,-1, 31,0);
        tracep->declBus(c+7404,"Azadi_top_verilator top_verilator main_swith PLIC hreq_fifo_o(1) a_mask", false,-1, 3,0);
        tracep->declBus(c+7405,"Azadi_top_verilator top_verilator main_swith PLIC hreq_fifo_o(1) a_data", false,-1, 31,0);
        tracep->declBit(c+7406,"Azadi_top_verilator top_verilator main_swith PLIC hreq_fifo_o(1) d_ready", false,-1);
        tracep->declBit(c+9654,"Azadi_top_verilator top_verilator main_swith PLIC hrsp_fifo_i(0) d_valid", false,-1);
        tracep->declBus(c+9655,"Azadi_top_verilator top_verilator main_swith PLIC hrsp_fifo_i(0) d_opcode", false,-1, 2,0);
        tracep->declBus(c+9656,"Azadi_top_verilator top_verilator main_swith PLIC hrsp_fifo_i(0) d_param", false,-1, 2,0);
        tracep->declBus(c+9657,"Azadi_top_verilator top_verilator main_swith PLIC hrsp_fifo_i(0) d_size", false,-1, 1,0);
        tracep->declBus(c+9658,"Azadi_top_verilator top_verilator main_swith PLIC hrsp_fifo_i(0) d_source", false,-1, 7,0);
        tracep->declBus(c+9659,"Azadi_top_verilator top_verilator main_swith PLIC hrsp_fifo_i(0) d_sink", false,-1, 0,0);
        tracep->declBus(c+9660,"Azadi_top_verilator top_verilator main_swith PLIC hrsp_fifo_i(0) d_data", false,-1, 31,0);
        tracep->declBit(c+9661,"Azadi_top_verilator top_verilator main_swith PLIC hrsp_fifo_i(0) d_error", false,-1);
        tracep->declBit(c+9662,"Azadi_top_verilator top_verilator main_swith PLIC hrsp_fifo_i(0) a_ready", false,-1);
        tracep->declBit(c+9663,"Azadi_top_verilator top_verilator main_swith PLIC hrsp_fifo_i(1) d_valid", false,-1);
        tracep->declBus(c+9664,"Azadi_top_verilator top_verilator main_swith PLIC hrsp_fifo_i(1) d_opcode", false,-1, 2,0);
        tracep->declBus(c+9665,"Azadi_top_verilator top_verilator main_swith PLIC hrsp_fifo_i(1) d_param", false,-1, 2,0);
        tracep->declBus(c+9666,"Azadi_top_verilator top_verilator main_swith PLIC hrsp_fifo_i(1) d_size", false,-1, 1,0);
        tracep->declBus(c+9667,"Azadi_top_verilator top_verilator main_swith PLIC hrsp_fifo_i(1) d_source", false,-1, 7,0);
        tracep->declBus(c+9668,"Azadi_top_verilator top_verilator main_swith PLIC hrsp_fifo_i(1) d_sink", false,-1, 0,0);
        tracep->declBus(c+9669,"Azadi_top_verilator top_verilator main_swith PLIC hrsp_fifo_i(1) d_data", false,-1, 31,0);
        tracep->declBit(c+9670,"Azadi_top_verilator top_verilator main_swith PLIC hrsp_fifo_i(1) d_error", false,-1);
        tracep->declBit(c+9671,"Azadi_top_verilator top_verilator main_swith PLIC hrsp_fifo_i(1) a_ready", false,-1);
        tracep->declBus(c+7407,"Azadi_top_verilator top_verilator main_swith PLIC hrequest", false,-1, 1,0);
        tracep->declBus(c+9672,"Azadi_top_verilator top_verilator main_swith PLIC hgrant", false,-1, 1,0);
        tracep->declBit(c+7408,"Azadi_top_verilator top_verilator main_swith PLIC dreq_fifo_i a_valid", false,-1);
        tracep->declBus(c+7409,"Azadi_top_verilator top_verilator main_swith PLIC dreq_fifo_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+7410,"Azadi_top_verilator top_verilator main_swith PLIC dreq_fifo_i a_param", false,-1, 2,0);
        tracep->declBus(c+7411,"Azadi_top_verilator top_verilator main_swith PLIC dreq_fifo_i a_size", false,-1, 1,0);
        tracep->declBus(c+7412,"Azadi_top_verilator top_verilator main_swith PLIC dreq_fifo_i a_source", false,-1, 7,0);
        tracep->declBus(c+7413,"Azadi_top_verilator top_verilator main_swith PLIC dreq_fifo_i a_address", false,-1, 31,0);
        tracep->declBus(c+7414,"Azadi_top_verilator top_verilator main_swith PLIC dreq_fifo_i a_mask", false,-1, 3,0);
        tracep->declBus(c+7415,"Azadi_top_verilator top_verilator main_swith PLIC dreq_fifo_i a_data", false,-1, 31,0);
        tracep->declBit(c+7416,"Azadi_top_verilator top_verilator main_swith PLIC dreq_fifo_i d_ready", false,-1);
        tracep->declBit(c+1267,"Azadi_top_verilator top_verilator main_swith PLIC drsp_fifo_o d_valid", false,-1);
        tracep->declBus(c+1268,"Azadi_top_verilator top_verilator main_swith PLIC drsp_fifo_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+1269,"Azadi_top_verilator top_verilator main_swith PLIC drsp_fifo_o d_param", false,-1, 2,0);
        tracep->declBus(c+1270,"Azadi_top_verilator top_verilator main_swith PLIC drsp_fifo_o d_size", false,-1, 1,0);
        tracep->declBus(c+1271,"Azadi_top_verilator top_verilator main_swith PLIC drsp_fifo_o d_source", false,-1, 7,0);
        tracep->declBus(c+1272,"Azadi_top_verilator top_verilator main_swith PLIC drsp_fifo_o d_sink", false,-1, 0,0);
        tracep->declBus(c+1273,"Azadi_top_verilator top_verilator main_swith PLIC drsp_fifo_o d_data", false,-1, 31,0);
        tracep->declBit(c+1274,"Azadi_top_verilator top_verilator main_swith PLIC drsp_fifo_o d_error", false,-1);
        tracep->declBit(c+1275,"Azadi_top_verilator top_verilator main_swith PLIC drsp_fifo_o a_ready", false,-1);
        tracep->declBit(c+7417,"Azadi_top_verilator top_verilator main_swith PLIC arb_valid", false,-1);
        tracep->declBit(c+1276,"Azadi_top_verilator top_verilator main_swith PLIC arb_ready", false,-1);
        tracep->declBit(c+7418,"Azadi_top_verilator top_verilator main_swith PLIC arb_data a_valid", false,-1);
        tracep->declBus(c+7419,"Azadi_top_verilator top_verilator main_swith PLIC arb_data a_opcode", false,-1, 2,0);
        tracep->declBus(c+7420,"Azadi_top_verilator top_verilator main_swith PLIC arb_data a_param", false,-1, 2,0);
        tracep->declBus(c+7421,"Azadi_top_verilator top_verilator main_swith PLIC arb_data a_size", false,-1, 1,0);
        tracep->declBus(c+7422,"Azadi_top_verilator top_verilator main_swith PLIC arb_data a_source", false,-1, 7,0);
        tracep->declBus(c+7423,"Azadi_top_verilator top_verilator main_swith PLIC arb_data a_address", false,-1, 31,0);
        tracep->declBus(c+7424,"Azadi_top_verilator top_verilator main_swith PLIC arb_data a_mask", false,-1, 3,0);
        tracep->declBus(c+7425,"Azadi_top_verilator top_verilator main_swith PLIC arb_data a_data", false,-1, 31,0);
        tracep->declBit(c+7426,"Azadi_top_verilator top_verilator main_swith PLIC arb_data d_ready", false,-1);
        tracep->declBus(c+14639,"Azadi_top_verilator top_verilator main_swith PLIC hfifo_rspvalid", false,-1, 1,0);
        tracep->declBus(c+7427,"Azadi_top_verilator top_verilator main_swith PLIC dfifo_rspready", false,-1, 1,0);
        tracep->declBus(c+1277,"Azadi_top_verilator top_verilator main_swith PLIC hfifo_rspid", false,-1, 7,0);
        tracep->declBit(c+7428,"Azadi_top_verilator top_verilator main_swith PLIC dfifo_rspready_merged", false,-1);
        tracep->declBit(c+7429,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] hreq_fifo_i a_valid", false,-1);
        tracep->declBus(c+7430,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] hreq_fifo_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+7431,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] hreq_fifo_i a_param", false,-1, 2,0);
        tracep->declBus(c+7432,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] hreq_fifo_i a_size", false,-1, 1,0);
        tracep->declBus(c+7433,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] hreq_fifo_i a_source", false,-1, 7,0);
        tracep->declBus(c+7434,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] hreq_fifo_i a_address", false,-1, 31,0);
        tracep->declBus(c+7435,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] hreq_fifo_i a_mask", false,-1, 3,0);
        tracep->declBus(c+7436,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] hreq_fifo_i a_data", false,-1, 31,0);
        tracep->declBit(c+7437,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] hreq_fifo_i d_ready", false,-1);
        tracep->declBus(c+15087,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] reqid_sub", false,-1, 0,0);
        tracep->declBus(c+7438,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] shifted_id", false,-1, 7,0);
        tracep->declBus(c+7439,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] unused_tl_h_source", false,-1, 7,7);
        tracep->declBit(c+7440,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] hreq_fifo_i a_valid", false,-1);
        tracep->declBus(c+7441,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] hreq_fifo_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+7442,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] hreq_fifo_i a_param", false,-1, 2,0);
        tracep->declBus(c+7443,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] hreq_fifo_i a_size", false,-1, 1,0);
        tracep->declBus(c+7444,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] hreq_fifo_i a_source", false,-1, 7,0);
        tracep->declBus(c+7445,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] hreq_fifo_i a_address", false,-1, 31,0);
        tracep->declBus(c+7446,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] hreq_fifo_i a_mask", false,-1, 3,0);
        tracep->declBus(c+7447,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] hreq_fifo_i a_data", false,-1, 31,0);
        tracep->declBit(c+7448,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] hreq_fifo_i d_ready", false,-1);
        tracep->declBus(c+14941,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] reqid_sub", false,-1, 0,0);
        tracep->declBus(c+7449,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] shifted_id", false,-1, 7,0);
        tracep->declBus(c+7450,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] unused_tl_h_source", false,-1, 7,7);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo ReqPass", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo RspPass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo rst_ni", false,-1);
        tracep->declBit(c+7408,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_h_i a_valid", false,-1);
        tracep->declBus(c+7409,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+7410,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+7411,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+7412,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+7413,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+7414,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+7415,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+7416,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_h_i d_ready", false,-1);
        tracep->declBit(c+1267,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_h_o d_valid", false,-1);
        tracep->declBus(c+1268,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+1269,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+1270,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+1271,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+1272,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+1273,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+1274,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_h_o d_error", false,-1);
        tracep->declBit(c+1275,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_h_o a_ready", false,-1);
        tracep->declBit(c+7282,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_d_o a_valid", false,-1);
        tracep->declBus(c+7283,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+7284,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+7285,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+7286,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+7287,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+7288,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+7289,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+7290,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_d_o d_ready", false,-1);
        tracep->declBit(c+1255,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_d_i d_valid", false,-1);
        tracep->declBus(c+1256,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+1257,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+1258,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+1259,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+1260,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+1261,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+1262,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_d_i d_error", false,-1);
        tracep->declBit(c+1263,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_d_i a_ready", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo reqfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo reqfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo reqfifo clr_i", false,-1);
        tracep->declBit(c+7451,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+1278,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo reqfifo wready_o", false,-1);
        tracep->declArray(c+7452,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+7451,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+1278,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo reqfifo rready_i", false,-1);
        tracep->declArray(c+7452,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo rspfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo rspfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo rspfifo clr_i", false,-1);
        tracep->declBit(c+1279,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+7455,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+1280,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+1279,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+7455,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+1280,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+14690,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb N", false,-1, 31,0);
        tracep->declBus(c+15068,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb DW", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb EnDataPort", false,-1);
        tracep->declBit(c+14683,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb EnReqStabA", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb IdxW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb rst_ni", false,-1);
        tracep->declBus(c+7407,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb req_i", false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declArray(c+7456+i*3,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb data_i", true,(i+0), 85,0);}}
        tracep->declBus(c+9672,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb gnt_o", false,-1, 1,0);
        tracep->declBus(c+9673,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb idx_o", false,-1, 0,0);
        tracep->declBit(c+7417,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb valid_o", false,-1);
        tracep->declArray(c+7462,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb data_o", false,-1, 85,0);
        tracep->declBit(c+1276,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb ready_i", false,-1);
        tracep->declBus(c+7465,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb gen_normal_case masked_req", false,-1, 1,0);
        tracep->declBus(c+7466,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb gen_normal_case ppc_out", false,-1, 1,0);
        tracep->declBus(c+7467,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb gen_normal_case arb_req", false,-1, 1,0);
        tracep->declBus(c+959,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb gen_normal_case mask", false,-1, 1,0);
        tracep->declBus(c+7468,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb gen_normal_case mask_next", false,-1, 1,0);
        tracep->declBus(c+7469,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb gen_normal_case winner", false,-1, 1,0);
        tracep->declBus(c+14883,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb gen_normal_case unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+14883,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb gen_normal_case gen_datapath unnamedblk2 i", false,-1, 31,0);
        tracep->declBus(c+14690,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb gen_normal_case unnamedblk3 i", false,-1, 31,0);
        tracep->declBus(c+14690,"Azadi_top_verilator top_verilator main_swith XBAR_PERI M", false,-1, 31,0);
        tracep->declBus(c+15401,"Azadi_top_verilator top_verilator main_swith XBAR_PERI HReqPass", false,-1, 1,0);
        tracep->declBus(c+15401,"Azadi_top_verilator top_verilator main_swith XBAR_PERI HRspPass", false,-1, 1,0);
        tracep->declBus(c+15402,"Azadi_top_verilator top_verilator main_swith XBAR_PERI HReqDepth", false,-1, 7,0);
        tracep->declBus(c+15402,"Azadi_top_verilator top_verilator main_swith XBAR_PERI HRspDepth", false,-1, 7,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith XBAR_PERI DReqPass", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith XBAR_PERI DRspPass", false,-1);
        tracep->declBus(c+15064,"Azadi_top_verilator top_verilator main_swith XBAR_PERI DReqDepth", false,-1, 3,0);
        tracep->declBus(c+15064,"Azadi_top_verilator top_verilator main_swith XBAR_PERI DRspDepth", false,-1, 3,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith XBAR_PERI clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith XBAR_PERI rst_ni", false,-1);
        tracep->declBit(c+6956,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_i(0) a_valid", false,-1);
        tracep->declBus(c+6957,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_i(0) a_opcode", false,-1, 2,0);
        tracep->declBus(c+6958,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_i(0) a_param", false,-1, 2,0);
        tracep->declBus(c+6959,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_i(0) a_size", false,-1, 1,0);
        tracep->declBus(c+6960,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_i(0) a_source", false,-1, 7,0);
        tracep->declBus(c+6961,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_i(0) a_address", false,-1, 31,0);
        tracep->declBus(c+6962,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_i(0) a_mask", false,-1, 3,0);
        tracep->declBus(c+6963,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_i(0) a_data", false,-1, 31,0);
        tracep->declBit(c+6964,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_i(0) d_ready", false,-1);
        tracep->declBit(c+6965,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_i(1) a_valid", false,-1);
        tracep->declBus(c+6966,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_i(1) a_opcode", false,-1, 2,0);
        tracep->declBus(c+6967,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_i(1) a_param", false,-1, 2,0);
        tracep->declBus(c+6968,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_i(1) a_size", false,-1, 1,0);
        tracep->declBus(c+6969,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_i(1) a_source", false,-1, 7,0);
        tracep->declBus(c+6970,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_i(1) a_address", false,-1, 31,0);
        tracep->declBus(c+6971,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_i(1) a_mask", false,-1, 3,0);
        tracep->declBus(c+6972,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_i(1) a_data", false,-1, 31,0);
        tracep->declBit(c+6973,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_i(1) d_ready", false,-1);
        tracep->declBit(c+9674,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_o(0) d_valid", false,-1);
        tracep->declBus(c+9675,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_o(0) d_opcode", false,-1, 2,0);
        tracep->declBus(c+9676,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_o(0) d_param", false,-1, 2,0);
        tracep->declBus(c+9677,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_o(0) d_size", false,-1, 1,0);
        tracep->declBus(c+9678,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_o(0) d_source", false,-1, 7,0);
        tracep->declBus(c+9679,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_o(0) d_sink", false,-1, 0,0);
        tracep->declBus(c+9680,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_o(0) d_data", false,-1, 31,0);
        tracep->declBit(c+9681,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_o(0) d_error", false,-1);
        tracep->declBit(c+9682,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_o(0) a_ready", false,-1);
        tracep->declBit(c+9683,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_o(1) d_valid", false,-1);
        tracep->declBus(c+9684,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_o(1) d_opcode", false,-1, 2,0);
        tracep->declBus(c+9685,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_o(1) d_param", false,-1, 2,0);
        tracep->declBus(c+9686,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_o(1) d_size", false,-1, 1,0);
        tracep->declBus(c+9687,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_o(1) d_source", false,-1, 7,0);
        tracep->declBus(c+9688,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_o(1) d_sink", false,-1, 0,0);
        tracep->declBus(c+9689,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_o(1) d_data", false,-1, 31,0);
        tracep->declBit(c+9690,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_o(1) d_error", false,-1);
        tracep->declBit(c+9691,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_o(1) a_ready", false,-1);
        tracep->declBit(c+6768,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_d_o a_valid", false,-1);
        tracep->declBus(c+6769,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+6770,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+6771,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+6772,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+6773,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+6774,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+6775,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+6776,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_d_o d_ready", false,-1);
        tracep->declBit(c+9265,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_d_i d_valid", false,-1);
        tracep->declBus(c+9266,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+9267,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+9268,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+9269,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+9270,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+9271,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+9272,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_d_i d_error", false,-1);
        tracep->declBit(c+9273,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_d_i a_ready", false,-1);
        tracep->declBus(c+14788,"Azadi_top_verilator top_verilator main_swith XBAR_PERI IDW", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith XBAR_PERI STIDW", false,-1, 31,0);
        tracep->declBit(c+6974,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hreq_fifo_o(0) a_valid", false,-1);
        tracep->declBus(c+6975,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hreq_fifo_o(0) a_opcode", false,-1, 2,0);
        tracep->declBus(c+6976,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hreq_fifo_o(0) a_param", false,-1, 2,0);
        tracep->declBus(c+6977,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hreq_fifo_o(0) a_size", false,-1, 1,0);
        tracep->declBus(c+6978,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hreq_fifo_o(0) a_source", false,-1, 7,0);
        tracep->declBus(c+6979,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hreq_fifo_o(0) a_address", false,-1, 31,0);
        tracep->declBus(c+6980,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hreq_fifo_o(0) a_mask", false,-1, 3,0);
        tracep->declBus(c+6981,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hreq_fifo_o(0) a_data", false,-1, 31,0);
        tracep->declBit(c+6982,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hreq_fifo_o(0) d_ready", false,-1);
        tracep->declBit(c+6983,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hreq_fifo_o(1) a_valid", false,-1);
        tracep->declBus(c+6984,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hreq_fifo_o(1) a_opcode", false,-1, 2,0);
        tracep->declBus(c+6985,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hreq_fifo_o(1) a_param", false,-1, 2,0);
        tracep->declBus(c+6986,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hreq_fifo_o(1) a_size", false,-1, 1,0);
        tracep->declBus(c+6987,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hreq_fifo_o(1) a_source", false,-1, 7,0);
        tracep->declBus(c+6988,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hreq_fifo_o(1) a_address", false,-1, 31,0);
        tracep->declBus(c+6989,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hreq_fifo_o(1) a_mask", false,-1, 3,0);
        tracep->declBus(c+6990,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hreq_fifo_o(1) a_data", false,-1, 31,0);
        tracep->declBit(c+6991,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hreq_fifo_o(1) d_ready", false,-1);
        tracep->declBit(c+9692,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hrsp_fifo_i(0) d_valid", false,-1);
        tracep->declBus(c+9693,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hrsp_fifo_i(0) d_opcode", false,-1, 2,0);
        tracep->declBus(c+9694,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hrsp_fifo_i(0) d_param", false,-1, 2,0);
        tracep->declBus(c+9695,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hrsp_fifo_i(0) d_size", false,-1, 1,0);
        tracep->declBus(c+9696,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hrsp_fifo_i(0) d_source", false,-1, 7,0);
        tracep->declBus(c+9697,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hrsp_fifo_i(0) d_sink", false,-1, 0,0);
        tracep->declBus(c+9698,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hrsp_fifo_i(0) d_data", false,-1, 31,0);
        tracep->declBit(c+9699,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hrsp_fifo_i(0) d_error", false,-1);
        tracep->declBit(c+9700,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hrsp_fifo_i(0) a_ready", false,-1);
        tracep->declBit(c+9701,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hrsp_fifo_i(1) d_valid", false,-1);
        tracep->declBus(c+9702,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hrsp_fifo_i(1) d_opcode", false,-1, 2,0);
        tracep->declBus(c+9703,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hrsp_fifo_i(1) d_param", false,-1, 2,0);
        tracep->declBus(c+9704,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hrsp_fifo_i(1) d_size", false,-1, 1,0);
        tracep->declBus(c+9705,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hrsp_fifo_i(1) d_source", false,-1, 7,0);
        tracep->declBus(c+9706,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hrsp_fifo_i(1) d_sink", false,-1, 0,0);
        tracep->declBus(c+9707,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hrsp_fifo_i(1) d_data", false,-1, 31,0);
        tracep->declBit(c+9708,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hrsp_fifo_i(1) d_error", false,-1);
        tracep->declBit(c+9709,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hrsp_fifo_i(1) a_ready", false,-1);
        tracep->declBus(c+6992,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hrequest", false,-1, 1,0);
        tracep->declBus(c+9710,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hgrant", false,-1, 1,0);
        tracep->declBit(c+6993,"Azadi_top_verilator top_verilator main_swith XBAR_PERI dreq_fifo_i a_valid", false,-1);
        tracep->declBus(c+6994,"Azadi_top_verilator top_verilator main_swith XBAR_PERI dreq_fifo_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+6995,"Azadi_top_verilator top_verilator main_swith XBAR_PERI dreq_fifo_i a_param", false,-1, 2,0);
        tracep->declBus(c+6996,"Azadi_top_verilator top_verilator main_swith XBAR_PERI dreq_fifo_i a_size", false,-1, 1,0);
        tracep->declBus(c+6997,"Azadi_top_verilator top_verilator main_swith XBAR_PERI dreq_fifo_i a_source", false,-1, 7,0);
        tracep->declBus(c+6998,"Azadi_top_verilator top_verilator main_swith XBAR_PERI dreq_fifo_i a_address", false,-1, 31,0);
        tracep->declBus(c+6999,"Azadi_top_verilator top_verilator main_swith XBAR_PERI dreq_fifo_i a_mask", false,-1, 3,0);
        tracep->declBus(c+7000,"Azadi_top_verilator top_verilator main_swith XBAR_PERI dreq_fifo_i a_data", false,-1, 31,0);
        tracep->declBit(c+7001,"Azadi_top_verilator top_verilator main_swith XBAR_PERI dreq_fifo_i d_ready", false,-1);
        tracep->declBit(c+9711,"Azadi_top_verilator top_verilator main_swith XBAR_PERI drsp_fifo_o d_valid", false,-1);
        tracep->declBus(c+9712,"Azadi_top_verilator top_verilator main_swith XBAR_PERI drsp_fifo_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+9713,"Azadi_top_verilator top_verilator main_swith XBAR_PERI drsp_fifo_o d_param", false,-1, 2,0);
        tracep->declBus(c+9714,"Azadi_top_verilator top_verilator main_swith XBAR_PERI drsp_fifo_o d_size", false,-1, 1,0);
        tracep->declBus(c+9715,"Azadi_top_verilator top_verilator main_swith XBAR_PERI drsp_fifo_o d_source", false,-1, 7,0);
        tracep->declBus(c+9716,"Azadi_top_verilator top_verilator main_swith XBAR_PERI drsp_fifo_o d_sink", false,-1, 0,0);
        tracep->declBus(c+9717,"Azadi_top_verilator top_verilator main_swith XBAR_PERI drsp_fifo_o d_data", false,-1, 31,0);
        tracep->declBit(c+9718,"Azadi_top_verilator top_verilator main_swith XBAR_PERI drsp_fifo_o d_error", false,-1);
        tracep->declBit(c+9719,"Azadi_top_verilator top_verilator main_swith XBAR_PERI drsp_fifo_o a_ready", false,-1);
        tracep->declBit(c+7002,"Azadi_top_verilator top_verilator main_swith XBAR_PERI arb_valid", false,-1);
        tracep->declBit(c+9720,"Azadi_top_verilator top_verilator main_swith XBAR_PERI arb_ready", false,-1);
        tracep->declBit(c+7003,"Azadi_top_verilator top_verilator main_swith XBAR_PERI arb_data a_valid", false,-1);
        tracep->declBus(c+7004,"Azadi_top_verilator top_verilator main_swith XBAR_PERI arb_data a_opcode", false,-1, 2,0);
        tracep->declBus(c+7005,"Azadi_top_verilator top_verilator main_swith XBAR_PERI arb_data a_param", false,-1, 2,0);
        tracep->declBus(c+7006,"Azadi_top_verilator top_verilator main_swith XBAR_PERI arb_data a_size", false,-1, 1,0);
        tracep->declBus(c+7007,"Azadi_top_verilator top_verilator main_swith XBAR_PERI arb_data a_source", false,-1, 7,0);
        tracep->declBus(c+7008,"Azadi_top_verilator top_verilator main_swith XBAR_PERI arb_data a_address", false,-1, 31,0);
        tracep->declBus(c+7009,"Azadi_top_verilator top_verilator main_swith XBAR_PERI arb_data a_mask", false,-1, 3,0);
        tracep->declBus(c+7010,"Azadi_top_verilator top_verilator main_swith XBAR_PERI arb_data a_data", false,-1, 31,0);
        tracep->declBit(c+7011,"Azadi_top_verilator top_verilator main_swith XBAR_PERI arb_data d_ready", false,-1);
        tracep->declBus(c+9721,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hfifo_rspvalid", false,-1, 1,0);
        tracep->declBus(c+13594,"Azadi_top_verilator top_verilator main_swith XBAR_PERI dfifo_rspready", false,-1, 1,0);
        tracep->declBus(c+9722,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hfifo_rspid", false,-1, 7,0);
        tracep->declBit(c+13595,"Azadi_top_verilator top_verilator main_swith XBAR_PERI dfifo_rspready_merged", false,-1);
        tracep->declBit(c+7012,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] hreq_fifo_i a_valid", false,-1);
        tracep->declBus(c+7013,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] hreq_fifo_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+7014,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] hreq_fifo_i a_param", false,-1, 2,0);
        tracep->declBus(c+7015,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] hreq_fifo_i a_size", false,-1, 1,0);
        tracep->declBus(c+7016,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] hreq_fifo_i a_source", false,-1, 7,0);
        tracep->declBus(c+7017,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] hreq_fifo_i a_address", false,-1, 31,0);
        tracep->declBus(c+7018,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] hreq_fifo_i a_mask", false,-1, 3,0);
        tracep->declBus(c+7019,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] hreq_fifo_i a_data", false,-1, 31,0);
        tracep->declBit(c+7020,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] hreq_fifo_i d_ready", false,-1);
        tracep->declBus(c+15087,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] reqid_sub", false,-1, 0,0);
        tracep->declBus(c+7021,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] shifted_id", false,-1, 7,0);
        tracep->declBus(c+7022,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] unused_tl_h_source", false,-1, 7,7);
        tracep->declBit(c+7023,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] hreq_fifo_i a_valid", false,-1);
        tracep->declBus(c+7024,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] hreq_fifo_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+7025,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] hreq_fifo_i a_param", false,-1, 2,0);
        tracep->declBus(c+7026,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] hreq_fifo_i a_size", false,-1, 1,0);
        tracep->declBus(c+7027,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] hreq_fifo_i a_source", false,-1, 7,0);
        tracep->declBus(c+7028,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] hreq_fifo_i a_address", false,-1, 31,0);
        tracep->declBus(c+7029,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] hreq_fifo_i a_mask", false,-1, 3,0);
        tracep->declBus(c+7030,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] hreq_fifo_i a_data", false,-1, 31,0);
        tracep->declBit(c+7031,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] hreq_fifo_i d_ready", false,-1);
        tracep->declBus(c+14941,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] reqid_sub", false,-1, 0,0);
        tracep->declBus(c+7032,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] shifted_id", false,-1, 7,0);
        tracep->declBus(c+7033,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] unused_tl_h_source", false,-1, 7,7);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo ReqPass", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo RspPass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo rst_ni", false,-1);
        tracep->declBit(c+6993,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_h_i a_valid", false,-1);
        tracep->declBus(c+6994,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+6995,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+6996,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+6997,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+6998,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+6999,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+7000,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+7001,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_h_i d_ready", false,-1);
        tracep->declBit(c+9711,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_h_o d_valid", false,-1);
        tracep->declBus(c+9712,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+9713,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+9714,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+9715,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+9716,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+9717,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+9718,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_h_o d_error", false,-1);
        tracep->declBit(c+9719,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_h_o a_ready", false,-1);
        tracep->declBit(c+6768,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_d_o a_valid", false,-1);
        tracep->declBus(c+6769,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+6770,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+6771,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+6772,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+6773,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+6774,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+6775,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+6776,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_d_o d_ready", false,-1);
        tracep->declBit(c+9265,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_d_i d_valid", false,-1);
        tracep->declBus(c+9266,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+9267,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+9268,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+9269,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+9270,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+9271,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+9272,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_d_i d_error", false,-1);
        tracep->declBit(c+9273,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_d_i a_ready", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo reqfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo reqfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo reqfifo clr_i", false,-1);
        tracep->declBit(c+7034,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+9723,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo reqfifo wready_o", false,-1);
        tracep->declArray(c+7035,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+7034,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+9723,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo reqfifo rready_i", false,-1);
        tracep->declArray(c+7035,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo rspfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo rspfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo rspfifo clr_i", false,-1);
        tracep->declBit(c+9724,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+7038,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+9725,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+9724,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+7038,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+9725,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+14690,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb N", false,-1, 31,0);
        tracep->declBus(c+15068,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb DW", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb EnDataPort", false,-1);
        tracep->declBit(c+14683,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb EnReqStabA", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb IdxW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb rst_ni", false,-1);
        tracep->declBus(c+6992,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb req_i", false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declArray(c+7039+i*3,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb data_i", true,(i+0), 85,0);}}
        tracep->declBus(c+9710,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb gnt_o", false,-1, 1,0);
        tracep->declBus(c+7045,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb idx_o", false,-1, 0,0);
        tracep->declBit(c+7002,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb valid_o", false,-1);
        tracep->declArray(c+7046,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb data_o", false,-1, 85,0);
        tracep->declBit(c+9720,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb ready_i", false,-1);
        tracep->declBus(c+7049,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb gen_normal_case masked_req", false,-1, 1,0);
        tracep->declBus(c+7050,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb gen_normal_case ppc_out", false,-1, 1,0);
        tracep->declBus(c+7051,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb gen_normal_case arb_req", false,-1, 1,0);
        tracep->declBus(c+960,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb gen_normal_case mask", false,-1, 1,0);
        tracep->declBus(c+7052,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb gen_normal_case mask_next", false,-1, 1,0);
        tracep->declBus(c+7053,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb gen_normal_case winner", false,-1, 1,0);
        tracep->declBus(c+14883,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb gen_normal_case unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+14883,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb gen_normal_case gen_datapath unnamedblk2 i", false,-1, 31,0);
        tracep->declBus(c+14690,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb gen_normal_case unnamedblk3 i", false,-1, 31,0);
        tracep->declBus(c+14722,"gpio_reg_pkg GPIO_INTR_STATE_OFFSET", false,-1, 5,0);
        tracep->declBus(c+15419,"gpio_reg_pkg GPIO_INTR_ENABLE_OFFSET", false,-1, 5,0);
        tracep->declBus(c+15420,"gpio_reg_pkg GPIO_INTR_TEST_OFFSET", false,-1, 5,0);
        tracep->declBus(c+15421,"gpio_reg_pkg GPIO_DATA_IN_OFFSET", false,-1, 5,0);
        tracep->declBus(c+15422,"gpio_reg_pkg GPIO_DIRECT_OUT_OFFSET", false,-1, 5,0);
        tracep->declBus(c+15423,"gpio_reg_pkg GPIO_MASKED_OUT_LOWER_OFFSET", false,-1, 5,0);
        tracep->declBus(c+15424,"gpio_reg_pkg GPIO_MASKED_OUT_UPPER_OFFSET", false,-1, 5,0);
        tracep->declBus(c+15425,"gpio_reg_pkg GPIO_DIRECT_OE_OFFSET", false,-1, 5,0);
        tracep->declBus(c+15426,"gpio_reg_pkg GPIO_MASKED_OE_LOWER_OFFSET", false,-1, 5,0);
        tracep->declBus(c+15427,"gpio_reg_pkg GPIO_MASKED_OE_UPPER_OFFSET", false,-1, 5,0);
        tracep->declBus(c+15428,"gpio_reg_pkg GPIO_INTR_CTRL_EN_RISING_OFFSET", false,-1, 5,0);
        tracep->declBus(c+15429,"gpio_reg_pkg GPIO_INTR_CTRL_EN_FALLING_OFFSET", false,-1, 5,0);
        tracep->declBus(c+15430,"gpio_reg_pkg GPIO_INTR_CTRL_EN_LVLHIGH_OFFSET", false,-1, 5,0);
        tracep->declBus(c+15431,"gpio_reg_pkg GPIO_INTR_CTRL_EN_LVLLOW_OFFSET", false,-1, 5,0);
        tracep->declBus(c+15432,"gpio_reg_pkg GPIO_CTRL_EN_INPUT_FILTER_OFFSET", false,-1, 5,0);
        {int i; for (i=0; i<15; i++) {
                tracep->declBus(c+434+i*1,"gpio_reg_pkg GPIO_PERMIT", true,(i+0), 3,0);}}
        tracep->declBus(c+14940,"rv_plic_reg_pkg NumSrc", false,-1, 31,0);
        tracep->declBus(c+14938,"rv_plic_reg_pkg NumTarget", false,-1, 31,0);
        tracep->declBus(c+15085,"rv_plic_reg_pkg BlockAw", false,-1, 31,0);
        tracep->declBus(c+15433,"rv_plic_reg_pkg RV_PLIC_IP_OFFSET", false,-1, 8,0);
        tracep->declBus(c+15434,"rv_plic_reg_pkg RV_PLIC_LE_OFFSET", false,-1, 8,0);
        tracep->declBus(c+15435,"rv_plic_reg_pkg RV_PLIC_PRIO0_OFFSET", false,-1, 8,0);
        tracep->declBus(c+15436,"rv_plic_reg_pkg RV_PLIC_PRIO1_OFFSET", false,-1, 8,0);
        tracep->declBus(c+15437,"rv_plic_reg_pkg RV_PLIC_PRIO2_OFFSET", false,-1, 8,0);
        tracep->declBus(c+15438,"rv_plic_reg_pkg RV_PLIC_PRIO3_OFFSET", false,-1, 8,0);
        tracep->declBus(c+15439,"rv_plic_reg_pkg RV_PLIC_PRIO4_OFFSET", false,-1, 8,0);
        tracep->declBus(c+15440,"rv_plic_reg_pkg RV_PLIC_PRIO5_OFFSET", false,-1, 8,0);
        tracep->declBus(c+15441,"rv_plic_reg_pkg RV_PLIC_PRIO6_OFFSET", false,-1, 8,0);
        tracep->declBus(c+15442,"rv_plic_reg_pkg RV_PLIC_PRIO7_OFFSET", false,-1, 8,0);
        tracep->declBus(c+15443,"rv_plic_reg_pkg RV_PLIC_PRIO8_OFFSET", false,-1, 8,0);
        tracep->declBus(c+15444,"rv_plic_reg_pkg RV_PLIC_PRIO9_OFFSET", false,-1, 8,0);
        tracep->declBus(c+15445,"rv_plic_reg_pkg RV_PLIC_PRIO10_OFFSET", false,-1, 8,0);
        tracep->declBus(c+15446,"rv_plic_reg_pkg RV_PLIC_PRIO11_OFFSET", false,-1, 8,0);
        tracep->declBus(c+15447,"rv_plic_reg_pkg RV_PLIC_PRIO12_OFFSET", false,-1, 8,0);
        tracep->declBus(c+15448,"rv_plic_reg_pkg RV_PLIC_PRIO13_OFFSET", false,-1, 8,0);
        tracep->declBus(c+15449,"rv_plic_reg_pkg RV_PLIC_PRIO14_OFFSET", false,-1, 8,0);
        tracep->declBus(c+15450,"rv_plic_reg_pkg RV_PLIC_PRIO15_OFFSET", false,-1, 8,0);
        tracep->declBus(c+15451,"rv_plic_reg_pkg RV_PLIC_PRIO16_OFFSET", false,-1, 8,0);
        tracep->declBus(c+15452,"rv_plic_reg_pkg RV_PLIC_PRIO17_OFFSET", false,-1, 8,0);
        tracep->declBus(c+15453,"rv_plic_reg_pkg RV_PLIC_PRIO18_OFFSET", false,-1, 8,0);
        tracep->declBus(c+15454,"rv_plic_reg_pkg RV_PLIC_PRIO19_OFFSET", false,-1, 8,0);
        tracep->declBus(c+15455,"rv_plic_reg_pkg RV_PLIC_PRIO20_OFFSET", false,-1, 8,0);
        tracep->declBus(c+15456,"rv_plic_reg_pkg RV_PLIC_PRIO21_OFFSET", false,-1, 8,0);
        tracep->declBus(c+15457,"rv_plic_reg_pkg RV_PLIC_PRIO22_OFFSET", false,-1, 8,0);
        tracep->declBus(c+15458,"rv_plic_reg_pkg RV_PLIC_PRIO23_OFFSET", false,-1, 8,0);
        tracep->declBus(c+15459,"rv_plic_reg_pkg RV_PLIC_PRIO24_OFFSET", false,-1, 8,0);
        tracep->declBus(c+15460,"rv_plic_reg_pkg RV_PLIC_PRIO25_OFFSET", false,-1, 8,0);
        tracep->declBus(c+15461,"rv_plic_reg_pkg RV_PLIC_PRIO26_OFFSET", false,-1, 8,0);
        tracep->declBus(c+15462,"rv_plic_reg_pkg RV_PLIC_PRIO27_OFFSET", false,-1, 8,0);
        tracep->declBus(c+15463,"rv_plic_reg_pkg RV_PLIC_PRIO28_OFFSET", false,-1, 8,0);
        tracep->declBus(c+15464,"rv_plic_reg_pkg RV_PLIC_PRIO29_OFFSET", false,-1, 8,0);
        tracep->declBus(c+15465,"rv_plic_reg_pkg RV_PLIC_PRIO30_OFFSET", false,-1, 8,0);
        tracep->declBus(c+15466,"rv_plic_reg_pkg RV_PLIC_PRIO31_OFFSET", false,-1, 8,0);
        tracep->declBus(c+15467,"rv_plic_reg_pkg RV_PLIC_IE0_OFFSET", false,-1, 8,0);
        tracep->declBus(c+15468,"rv_plic_reg_pkg RV_PLIC_THRESHOLD0_OFFSET", false,-1, 8,0);
        tracep->declBus(c+15469,"rv_plic_reg_pkg RV_PLIC_CC0_OFFSET", false,-1, 8,0);
        tracep->declBus(c+15470,"rv_plic_reg_pkg RV_PLIC_MSIP0_OFFSET", false,-1, 8,0);
        {int i; for (i=0; i<38; i++) {
                tracep->declBus(c+449+i*1,"rv_plic_reg_pkg RV_PLIC_PERMIT", true,(i+0), 3,0);}}
        tracep->declBus(c+15187,"uart_reg_pkg BlockAw", false,-1, 31,0);
        tracep->declBus(c+14722,"uart_reg_pkg UART_INTR_STATE_OFFSET", false,-1, 5,0);
        tracep->declBus(c+15419,"uart_reg_pkg UART_INTR_ENABLE_OFFSET", false,-1, 5,0);
        tracep->declBus(c+15420,"uart_reg_pkg UART_INTR_TEST_OFFSET", false,-1, 5,0);
        tracep->declBus(c+15421,"uart_reg_pkg UART_CTRL_OFFSET", false,-1, 5,0);
        tracep->declBus(c+15422,"uart_reg_pkg UART_STATUS_OFFSET", false,-1, 5,0);
        tracep->declBus(c+15423,"uart_reg_pkg UART_RDATA_OFFSET", false,-1, 5,0);
        tracep->declBus(c+15424,"uart_reg_pkg UART_WDATA_OFFSET", false,-1, 5,0);
        tracep->declBus(c+15425,"uart_reg_pkg UART_FIFO_CTRL_OFFSET", false,-1, 5,0);
        tracep->declBus(c+15426,"uart_reg_pkg UART_FIFO_STATUS_OFFSET", false,-1, 5,0);
        tracep->declBus(c+15427,"uart_reg_pkg UART_OVRD_OFFSET", false,-1, 5,0);
        tracep->declBus(c+15428,"uart_reg_pkg UART_VAL_OFFSET", false,-1, 5,0);
        tracep->declBus(c+15429,"uart_reg_pkg UART_TIMEOUT_CTRL_OFFSET", false,-1, 5,0);
        {int i; for (i=0; i<12; i++) {
                tracep->declBus(c+487+i*1,"uart_reg_pkg UART_PERMIT", true,(i+0), 3,0);}}
        tracep->declBus(c+15196,"i2c_reg_pkg BlockAw", false,-1, 31,0);
        tracep->declBus(c+15317,"i2c_reg_pkg I2C_INTR_STATE_OFFSET", false,-1, 6,0);
        tracep->declBus(c+15471,"i2c_reg_pkg I2C_INTR_ENABLE_OFFSET", false,-1, 6,0);
        tracep->declBus(c+15472,"i2c_reg_pkg I2C_INTR_TEST_OFFSET", false,-1, 6,0);
        tracep->declBus(c+15473,"i2c_reg_pkg I2C_CTRL_OFFSET", false,-1, 6,0);
        tracep->declBus(c+15474,"i2c_reg_pkg I2C_STATUS_OFFSET", false,-1, 6,0);
        tracep->declBus(c+15475,"i2c_reg_pkg I2C_RDATA_OFFSET", false,-1, 6,0);
        tracep->declBus(c+15476,"i2c_reg_pkg I2C_FDATA_OFFSET", false,-1, 6,0);
        tracep->declBus(c+15477,"i2c_reg_pkg I2C_FIFO_CTRL_OFFSET", false,-1, 6,0);
        tracep->declBus(c+15478,"i2c_reg_pkg I2C_FIFO_STATUS_OFFSET", false,-1, 6,0);
        tracep->declBus(c+15479,"i2c_reg_pkg I2C_OVRD_OFFSET", false,-1, 6,0);
        tracep->declBus(c+15480,"i2c_reg_pkg I2C_VAL_OFFSET", false,-1, 6,0);
        tracep->declBus(c+15481,"i2c_reg_pkg I2C_TIMING0_OFFSET", false,-1, 6,0);
        tracep->declBus(c+15482,"i2c_reg_pkg I2C_TIMING1_OFFSET", false,-1, 6,0);
        tracep->declBus(c+15483,"i2c_reg_pkg I2C_TIMING2_OFFSET", false,-1, 6,0);
        tracep->declBus(c+15484,"i2c_reg_pkg I2C_TIMING3_OFFSET", false,-1, 6,0);
        tracep->declBus(c+15485,"i2c_reg_pkg I2C_TIMING4_OFFSET", false,-1, 6,0);
        tracep->declBus(c+14933,"i2c_reg_pkg I2C_TIMEOUT_CTRL_OFFSET", false,-1, 6,0);
        tracep->declBus(c+15486,"i2c_reg_pkg I2C_TARGET_ID_OFFSET", false,-1, 6,0);
        tracep->declBus(c+15487,"i2c_reg_pkg I2C_ACQDATA_OFFSET", false,-1, 6,0);
        tracep->declBus(c+15488,"i2c_reg_pkg I2C_TXDATA_OFFSET", false,-1, 6,0);
        tracep->declBus(c+15489,"i2c_reg_pkg I2C_STRETCH_CTRL_OFFSET", false,-1, 6,0);
        tracep->declBus(c+15490,"i2c_reg_pkg I2C_HOST_TIMEOUT_CTRL_OFFSET", false,-1, 6,0);
        {int i; for (i=0; i<22; i++) {
                tracep->declBus(c+499+i*1,"i2c_reg_pkg I2C_PERMIT", true,(i+0), 3,0);}}
        tracep->declBus(c+14938,"rv_timer_reg_pkg N_HARTS", false,-1, 31,0);
        tracep->declBus(c+14938,"rv_timer_reg_pkg N_TIMERS", false,-1, 31,0);
        tracep->declBus(c+15085,"rv_timer_reg_pkg BlockAw", false,-1, 31,0);
        tracep->declBus(c+15433,"rv_timer_reg_pkg RV_TIMER_CTRL_OFFSET", false,-1, 8,0);
        tracep->declBus(c+15467,"rv_timer_reg_pkg RV_TIMER_CFG0_OFFSET", false,-1, 8,0);
        tracep->declBus(c+15468,"rv_timer_reg_pkg RV_TIMER_TIMER_V_LOWER0_OFFSET", false,-1, 8,0);
        tracep->declBus(c+15469,"rv_timer_reg_pkg RV_TIMER_TIMER_V_UPPER0_OFFSET", false,-1, 8,0);
        tracep->declBus(c+15470,"rv_timer_reg_pkg RV_TIMER_COMPARE_LOWER0_0_OFFSET", false,-1, 8,0);
        tracep->declBus(c+15491,"rv_timer_reg_pkg RV_TIMER_COMPARE_UPPER0_0_OFFSET", false,-1, 8,0);
        tracep->declBus(c+15492,"rv_timer_reg_pkg RV_TIMER_INTR_ENABLE0_OFFSET", false,-1, 8,0);
        tracep->declBus(c+15493,"rv_timer_reg_pkg RV_TIMER_INTR_STATE0_OFFSET", false,-1, 8,0);
        tracep->declBus(c+15494,"rv_timer_reg_pkg RV_TIMER_INTR_TEST0_OFFSET", false,-1, 8,0);
        {int i; for (i=0; i<9; i++) {
                tracep->declBus(c+521+i*1,"rv_timer_reg_pkg RV_TIMER_PERMIT", true,(i+0), 3,0);}}
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo ReqPass", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo RspPass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo rst_ni", false,-1);
        tracep->declBit(c+5798,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_h_i a_valid", false,-1);
        tracep->declBus(c+5799,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+5800,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+5801,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+5802,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+5803,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+5804,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+5805,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+5806,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_h_i d_ready", false,-1);
        tracep->declBit(c+6354,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_h_o d_valid", false,-1);
        tracep->declBus(c+6355,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+6356,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+6357,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+6358,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+6359,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+6360,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+6361,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_h_o d_error", false,-1);
        tracep->declBit(c+6362,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_h_o a_ready", false,-1);
        tracep->declBit(c+6363,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_d_o a_valid", false,-1);
        tracep->declBus(c+6364,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+6365,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+6366,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+6367,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+6368,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+6369,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+6370,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+6371,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_d_o d_ready", false,-1);
        tracep->declBit(c+6372,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_d_i d_valid", false,-1);
        tracep->declBus(c+6373,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+6374,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+6375,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+6376,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+6377,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+6378,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+6379,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_d_i d_error", false,-1);
        tracep->declBit(c+6380,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_d_i a_ready", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo reqfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo reqfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo reqfifo clr_i", false,-1);
        tracep->declBit(c+6381,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+6382,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo reqfifo wready_o", false,-1);
        tracep->declArray(c+6383,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+6381,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+6382,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo reqfifo rready_i", false,-1);
        tracep->declArray(c+6383,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo rspfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo rspfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo rspfifo clr_i", false,-1);
        tracep->declBit(c+6386,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+6387,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+6388,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+6386,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+6387,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+6388,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo ReqPass", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo RspPass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo rst_ni", false,-1);
        tracep->declBit(c+5809,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_h_i a_valid", false,-1);
        tracep->declBus(c+5810,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+5811,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+5812,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+5813,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+5814,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+5815,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+5816,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+5817,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_h_i d_ready", false,-1);
        tracep->declBit(c+6390,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_h_o d_valid", false,-1);
        tracep->declBus(c+6391,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+6392,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+6393,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+6394,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+6395,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+6396,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+6397,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_h_o d_error", false,-1);
        tracep->declBit(c+6398,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_h_o a_ready", false,-1);
        tracep->declBit(c+6399,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_d_o a_valid", false,-1);
        tracep->declBus(c+6400,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+6401,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+6402,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+6403,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+6404,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+6405,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+6406,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+6407,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_d_o d_ready", false,-1);
        tracep->declBit(c+6408,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_d_i d_valid", false,-1);
        tracep->declBus(c+6409,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+6410,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+6411,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+6412,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+6413,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+6414,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+6415,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_d_i d_error", false,-1);
        tracep->declBit(c+6416,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_d_i a_ready", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo reqfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo reqfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo reqfifo clr_i", false,-1);
        tracep->declBit(c+6417,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+6418,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo reqfifo wready_o", false,-1);
        tracep->declArray(c+6419,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+6417,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+6418,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo reqfifo rready_i", false,-1);
        tracep->declArray(c+6419,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo rspfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo rspfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo rspfifo clr_i", false,-1);
        tracep->declBit(c+6422,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+6423,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+6424,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+6422,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+6423,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+6424,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo ReqPass", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo RspPass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo rst_ni", false,-1);
        tracep->declBit(c+13466,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_h_i a_valid", false,-1);
        tracep->declBus(c+13467,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+13468,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+13469,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+13470,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+13471,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+13472,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+13473,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+13474,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_h_i d_ready", false,-1);
        tracep->declBit(c+8597,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_h_o d_valid", false,-1);
        tracep->declBus(c+8598,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+8599,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+8600,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+8601,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+8602,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+8603,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+8604,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_h_o d_error", false,-1);
        tracep->declBit(c+8605,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_h_o a_ready", false,-1);
        tracep->declBit(c+13596,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_d_o a_valid", false,-1);
        tracep->declBus(c+13597,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+13598,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+13599,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+13600,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+13601,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+13602,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+13603,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+13604,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_d_o d_ready", false,-1);
        tracep->declBit(c+8606,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_d_i d_valid", false,-1);
        tracep->declBus(c+8607,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+8608,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+8609,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+8610,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+8611,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+8612,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+8613,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_d_i d_error", false,-1);
        tracep->declBit(c+8614,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_d_i a_ready", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo reqfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo reqfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo reqfifo clr_i", false,-1);
        tracep->declBit(c+13605,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+8615,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo reqfifo wready_o", false,-1);
        tracep->declArray(c+13606,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+13605,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+8615,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo reqfifo rready_i", false,-1);
        tracep->declArray(c+13606,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo rspfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo rspfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo rspfifo clr_i", false,-1);
        tracep->declBit(c+8616,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+13609,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+8617,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+8616,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+13609,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+8617,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo ReqPass", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo RspPass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo rst_ni", false,-1);
        tracep->declBit(c+13475,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_h_i a_valid", false,-1);
        tracep->declBus(c+13476,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+13477,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+13478,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+13479,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+13480,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+13481,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+13482,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+13483,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_h_i d_ready", false,-1);
        tracep->declBit(c+8619,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_h_o d_valid", false,-1);
        tracep->declBus(c+8620,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+8621,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+8622,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+8623,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+8624,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+8625,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+8626,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_h_o d_error", false,-1);
        tracep->declBit(c+8627,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_h_o a_ready", false,-1);
        tracep->declBit(c+13610,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_d_o a_valid", false,-1);
        tracep->declBus(c+13611,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+13612,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+13613,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+13614,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+13615,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+13616,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+13617,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+13618,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_d_o d_ready", false,-1);
        tracep->declBit(c+8628,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_d_i d_valid", false,-1);
        tracep->declBus(c+8629,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+8630,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+8631,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+8632,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+8633,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+8634,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+8635,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_d_i d_error", false,-1);
        tracep->declBit(c+8636,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_d_i a_ready", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo reqfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo reqfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo reqfifo clr_i", false,-1);
        tracep->declBit(c+13619,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+8637,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo reqfifo wready_o", false,-1);
        tracep->declArray(c+13620,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+13619,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+8637,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo reqfifo rready_i", false,-1);
        tracep->declArray(c+13620,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo rspfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo rspfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo rspfifo clr_i", false,-1);
        tracep->declBit(c+8638,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+13623,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+8639,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+8638,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+13623,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+8639,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo ReqPass", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo RspPass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo rst_ni", false,-1);
        tracep->declBit(c+5915,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_h_i a_valid", false,-1);
        tracep->declBus(c+5916,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+5917,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+5918,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+5919,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+5920,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+5921,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+5922,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+5923,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_h_i d_ready", false,-1);
        tracep->declBit(c+6426,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_h_o d_valid", false,-1);
        tracep->declBus(c+6427,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+6428,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+6429,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+6430,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+6431,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+6432,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+6433,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_h_o d_error", false,-1);
        tracep->declBit(c+6434,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_h_o a_ready", false,-1);
        tracep->declBit(c+6435,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_d_o a_valid", false,-1);
        tracep->declBus(c+6436,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+6437,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+6438,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+6439,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+6440,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+6441,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+6442,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+6443,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_d_o d_ready", false,-1);
        tracep->declBit(c+6444,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_d_i d_valid", false,-1);
        tracep->declBus(c+6445,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+6446,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+6447,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+6448,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+6449,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+6450,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+6451,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_d_i d_error", false,-1);
        tracep->declBit(c+6452,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_d_i a_ready", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo reqfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo reqfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo reqfifo clr_i", false,-1);
        tracep->declBit(c+6453,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+6454,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo reqfifo wready_o", false,-1);
        tracep->declArray(c+6455,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+6453,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+6454,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo reqfifo rready_i", false,-1);
        tracep->declArray(c+6455,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo rspfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo rspfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo rspfifo clr_i", false,-1);
        tracep->declBit(c+6458,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+6459,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+6460,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+6458,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+6459,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+6460,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo ReqPass", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo RspPass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo rst_ni", false,-1);
        tracep->declBit(c+5926,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_h_i a_valid", false,-1);
        tracep->declBus(c+5927,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+5928,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+5929,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+5930,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+5931,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+5932,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+5933,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+5934,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_h_i d_ready", false,-1);
        tracep->declBit(c+6462,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_h_o d_valid", false,-1);
        tracep->declBus(c+6463,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+6464,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+6465,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+6466,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+6467,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+6468,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+6469,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_h_o d_error", false,-1);
        tracep->declBit(c+6470,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_h_o a_ready", false,-1);
        tracep->declBit(c+6471,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_d_o a_valid", false,-1);
        tracep->declBus(c+6472,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+6473,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+6474,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+6475,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+6476,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+6477,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+6478,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+6479,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_d_o d_ready", false,-1);
        tracep->declBit(c+6480,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_d_i d_valid", false,-1);
        tracep->declBus(c+6481,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+6482,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+6483,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+6484,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+6485,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+6486,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+6487,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_d_i d_error", false,-1);
        tracep->declBit(c+6488,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_d_i a_ready", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo reqfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo reqfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo reqfifo clr_i", false,-1);
        tracep->declBit(c+6489,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+6490,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo reqfifo wready_o", false,-1);
        tracep->declArray(c+6491,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+6489,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+6490,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo reqfifo rready_i", false,-1);
        tracep->declArray(c+6491,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo rspfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo rspfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo rspfifo clr_i", false,-1);
        tracep->declBit(c+6494,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+6495,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+6496,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+6494,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+6495,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+6496,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo ReqPass", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo RspPass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo rst_ni", false,-1);
        tracep->declBit(c+6038,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_h_i a_valid", false,-1);
        tracep->declBus(c+6039,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+6040,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+6041,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+6042,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+6043,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+6044,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+6045,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+6046,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_h_i d_ready", false,-1);
        tracep->declBit(c+6498,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_h_o d_valid", false,-1);
        tracep->declBus(c+6499,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+6500,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+6501,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+6502,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+6503,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+6504,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+6505,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_h_o d_error", false,-1);
        tracep->declBit(c+6506,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_h_o a_ready", false,-1);
        tracep->declBit(c+6507,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_d_o a_valid", false,-1);
        tracep->declBus(c+6508,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+6509,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+6510,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+6511,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+6512,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+6513,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+6514,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+6515,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_d_o d_ready", false,-1);
        tracep->declBit(c+6516,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_d_i d_valid", false,-1);
        tracep->declBus(c+6517,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+6518,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+6519,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+6520,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+6521,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+6522,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+6523,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_d_i d_error", false,-1);
        tracep->declBit(c+6524,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_d_i a_ready", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo reqfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo reqfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo reqfifo clr_i", false,-1);
        tracep->declBit(c+6525,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+6526,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo reqfifo wready_o", false,-1);
        tracep->declArray(c+6527,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+6525,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+6526,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo reqfifo rready_i", false,-1);
        tracep->declArray(c+6527,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo rspfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo rspfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo rspfifo clr_i", false,-1);
        tracep->declBit(c+6530,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+6531,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+6532,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+6530,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+6531,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+6532,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo ReqPass", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo RspPass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo rst_ni", false,-1);
        tracep->declBit(c+6049,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_h_i a_valid", false,-1);
        tracep->declBus(c+6050,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+6051,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+6052,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+6053,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+6054,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+6055,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+6056,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+6057,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_h_i d_ready", false,-1);
        tracep->declBit(c+6534,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_h_o d_valid", false,-1);
        tracep->declBus(c+6535,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+6536,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+6537,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+6538,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+6539,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+6540,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+6541,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_h_o d_error", false,-1);
        tracep->declBit(c+6542,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_h_o a_ready", false,-1);
        tracep->declBit(c+6543,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_d_o a_valid", false,-1);
        tracep->declBus(c+6544,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+6545,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+6546,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+6547,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+6548,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+6549,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+6550,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+6551,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_d_o d_ready", false,-1);
        tracep->declBit(c+6552,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_d_i d_valid", false,-1);
        tracep->declBus(c+6553,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+6554,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+6555,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+6556,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+6557,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+6558,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+6559,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_d_i d_error", false,-1);
        tracep->declBit(c+6560,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_d_i a_ready", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo reqfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo reqfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo reqfifo clr_i", false,-1);
        tracep->declBit(c+6561,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+6562,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo reqfifo wready_o", false,-1);
        tracep->declArray(c+6563,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+6561,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+6562,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo reqfifo rready_i", false,-1);
        tracep->declArray(c+6563,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo rspfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo rspfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo rspfifo clr_i", false,-1);
        tracep->declBit(c+6566,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+6567,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+6568,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+6566,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+6567,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+6568,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo ReqPass", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo RspPass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo rst_ni", false,-1);
        tracep->declBit(c+6175,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_h_i a_valid", false,-1);
        tracep->declBus(c+6176,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+6177,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+6178,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+6179,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+6180,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+6181,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+6182,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+6183,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_h_i d_ready", false,-1);
        tracep->declBit(c+6570,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_h_o d_valid", false,-1);
        tracep->declBus(c+6571,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+6572,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+6573,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+6574,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+6575,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+6576,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+6577,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_h_o d_error", false,-1);
        tracep->declBit(c+6578,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_h_o a_ready", false,-1);
        tracep->declBit(c+6579,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_d_o a_valid", false,-1);
        tracep->declBus(c+6580,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+6581,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+6582,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+6583,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+6584,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+6585,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+6586,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+6587,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_d_o d_ready", false,-1);
        tracep->declBit(c+6588,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_d_i d_valid", false,-1);
        tracep->declBus(c+6589,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+6590,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+6591,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+6592,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+6593,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+6594,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+6595,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_d_i d_error", false,-1);
        tracep->declBit(c+6596,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_d_i a_ready", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo reqfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo reqfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo reqfifo clr_i", false,-1);
        tracep->declBit(c+6597,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+6598,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo reqfifo wready_o", false,-1);
        tracep->declArray(c+6599,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+6597,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+6598,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo reqfifo rready_i", false,-1);
        tracep->declArray(c+6599,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo rspfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo rspfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo rspfifo clr_i", false,-1);
        tracep->declBit(c+6602,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+6603,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+6604,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+6602,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+6603,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+6604,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo ReqPass", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo RspPass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo rst_ni", false,-1);
        tracep->declBit(c+6186,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_h_i a_valid", false,-1);
        tracep->declBus(c+6187,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+6188,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+6189,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+6190,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+6191,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+6192,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+6193,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+6194,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_h_i d_ready", false,-1);
        tracep->declBit(c+6606,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_h_o d_valid", false,-1);
        tracep->declBus(c+6607,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+6608,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+6609,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+6610,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+6611,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+6612,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+6613,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_h_o d_error", false,-1);
        tracep->declBit(c+6614,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_h_o a_ready", false,-1);
        tracep->declBit(c+6615,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_d_o a_valid", false,-1);
        tracep->declBus(c+6616,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+6617,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+6618,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+6619,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+6620,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+6621,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+6622,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+6623,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_d_o d_ready", false,-1);
        tracep->declBit(c+6624,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_d_i d_valid", false,-1);
        tracep->declBus(c+6625,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+6626,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+6627,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+6628,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+6629,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+6630,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+6631,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_d_i d_error", false,-1);
        tracep->declBit(c+6632,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_d_i a_ready", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo reqfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo reqfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo reqfifo clr_i", false,-1);
        tracep->declBit(c+6633,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+6634,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo reqfifo wready_o", false,-1);
        tracep->declArray(c+6635,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+6633,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+6634,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo reqfifo rready_i", false,-1);
        tracep->declArray(c+6635,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo rspfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo rspfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo rspfifo clr_i", false,-1);
        tracep->declBit(c+6638,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+6639,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+6640,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+6638,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+6639,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+6640,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo ReqPass", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo RspPass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo rst_ni", false,-1);
        tracep->declBit(c+13556,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_h_i a_valid", false,-1);
        tracep->declBus(c+13557,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+13558,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+13559,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+13560,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+13561,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+13562,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+13563,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+13564,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_h_i d_ready", false,-1);
        tracep->declBit(c+1019,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_h_o d_valid", false,-1);
        tracep->declBus(c+1020,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+1021,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+1022,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+1023,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+1024,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+1025,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+1026,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_h_o d_error", false,-1);
        tracep->declBit(c+1027,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_h_o a_ready", false,-1);
        tracep->declBit(c+13624,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_d_o a_valid", false,-1);
        tracep->declBus(c+13625,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+13626,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+13627,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+13628,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+13629,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+13630,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+13631,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+13632,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_d_o d_ready", false,-1);
        tracep->declBit(c+1028,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_d_i d_valid", false,-1);
        tracep->declBus(c+1029,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+1030,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+1031,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+1032,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+1033,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+1034,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+1035,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_d_i d_error", false,-1);
        tracep->declBit(c+1036,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_d_i a_ready", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo reqfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo reqfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo reqfifo clr_i", false,-1);
        tracep->declBit(c+13633,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+1037,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo reqfifo wready_o", false,-1);
        tracep->declArray(c+13634,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+13633,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+1037,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo reqfifo rready_i", false,-1);
        tracep->declArray(c+13634,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo rspfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo rspfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo rspfifo clr_i", false,-1);
        tracep->declBit(c+1038,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+13637,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+1039,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+1038,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+13637,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+1039,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo ReqPass", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo RspPass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo rst_ni", false,-1);
        tracep->declBit(c+13567,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_h_i a_valid", false,-1);
        tracep->declBus(c+13568,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+13569,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+13570,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+13571,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+13572,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+13573,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+13574,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+13575,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_h_i d_ready", false,-1);
        tracep->declBit(c+1041,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_h_o d_valid", false,-1);
        tracep->declBus(c+1042,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+1043,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+1044,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+1045,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+1046,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+1047,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+1048,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_h_o d_error", false,-1);
        tracep->declBit(c+1049,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_h_o a_ready", false,-1);
        tracep->declBit(c+13638,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_d_o a_valid", false,-1);
        tracep->declBus(c+13639,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+13640,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+13641,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+13642,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+13643,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+13644,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+13645,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+13646,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_d_o d_ready", false,-1);
        tracep->declBit(c+1050,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_d_i d_valid", false,-1);
        tracep->declBus(c+1051,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+1052,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+1053,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+1054,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+1055,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+1056,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+1057,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_d_i d_error", false,-1);
        tracep->declBit(c+1058,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_d_i a_ready", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo reqfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo reqfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo reqfifo clr_i", false,-1);
        tracep->declBit(c+13647,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+1059,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo reqfifo wready_o", false,-1);
        tracep->declArray(c+13648,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+13647,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+1059,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo reqfifo rready_i", false,-1);
        tracep->declArray(c+13648,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo rspfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo rspfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo rspfifo clr_i", false,-1);
        tracep->declBit(c+1060,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+13651,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+1061,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+1060,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+13651,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+1061,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo ReqPass", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo RspPass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo rst_ni", false,-1);
        tracep->declBit(c+6312,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_h_i a_valid", false,-1);
        tracep->declBus(c+6313,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+6314,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+6315,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+6316,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+6317,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+6318,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+6319,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+6320,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_h_i d_ready", false,-1);
        tracep->declBit(c+6642,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_h_o d_valid", false,-1);
        tracep->declBus(c+6643,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+6644,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+6645,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+6646,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+6647,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+6648,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+6649,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_h_o d_error", false,-1);
        tracep->declBit(c+6650,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_h_o a_ready", false,-1);
        tracep->declBit(c+6651,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_d_o a_valid", false,-1);
        tracep->declBus(c+6652,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+6653,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+6654,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+6655,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+6656,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+6657,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+6658,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+6659,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_d_o d_ready", false,-1);
        tracep->declBit(c+6660,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_d_i d_valid", false,-1);
        tracep->declBus(c+6661,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+6662,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+6663,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+6664,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+6665,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+6666,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+6667,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_d_i d_error", false,-1);
        tracep->declBit(c+6668,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_d_i a_ready", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo reqfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo reqfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo reqfifo clr_i", false,-1);
        tracep->declBit(c+6669,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+6670,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo reqfifo wready_o", false,-1);
        tracep->declArray(c+6671,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+6669,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+6670,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo reqfifo rready_i", false,-1);
        tracep->declArray(c+6671,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo rspfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo rspfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo rspfifo clr_i", false,-1);
        tracep->declBit(c+6674,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+6675,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+6676,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+6674,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+6675,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+6676,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo ReqPass", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo RspPass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo rst_ni", false,-1);
        tracep->declBit(c+6323,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_h_i a_valid", false,-1);
        tracep->declBus(c+6324,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+6325,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+6326,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+6327,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+6328,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+6329,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+6330,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+6331,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_h_i d_ready", false,-1);
        tracep->declBit(c+6678,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_h_o d_valid", false,-1);
        tracep->declBus(c+6679,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+6680,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+6681,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+6682,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+6683,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+6684,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+6685,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_h_o d_error", false,-1);
        tracep->declBit(c+6686,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_h_o a_ready", false,-1);
        tracep->declBit(c+6687,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_d_o a_valid", false,-1);
        tracep->declBus(c+6688,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+6689,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+6690,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+6691,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+6692,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+6693,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+6694,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+6695,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_d_o d_ready", false,-1);
        tracep->declBit(c+6696,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_d_i d_valid", false,-1);
        tracep->declBus(c+6697,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+6698,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+6699,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+6700,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+6701,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+6702,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+6703,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_d_i d_error", false,-1);
        tracep->declBit(c+6704,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_d_i a_ready", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo reqfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo reqfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo reqfifo clr_i", false,-1);
        tracep->declBit(c+6705,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+6706,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo reqfifo wready_o", false,-1);
        tracep->declArray(c+6707,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+6705,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+6706,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo reqfifo rready_i", false,-1);
        tracep->declArray(c+6707,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo rspfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo rspfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo rspfifo clr_i", false,-1);
        tracep->declBit(c+6710,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+6711,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+6712,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+6710,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+6711,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+6712,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo ReqPass", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo RspPass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo rst_ni", false,-1);
        tracep->declBit(c+7429,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_h_i a_valid", false,-1);
        tracep->declBus(c+7430,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+7431,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+7432,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+7433,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+7434,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+7435,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+7436,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+7437,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_h_i d_ready", false,-1);
        tracep->declBit(c+9727,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_h_o d_valid", false,-1);
        tracep->declBus(c+9728,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+9729,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+9730,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+9731,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+9732,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+9733,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+9734,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_h_o d_error", false,-1);
        tracep->declBit(c+9735,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_h_o a_ready", false,-1);
        tracep->declBit(c+7470,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_d_o a_valid", false,-1);
        tracep->declBus(c+7471,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+7472,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+7473,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+7474,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+7475,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+7476,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+7477,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+7478,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_d_o d_ready", false,-1);
        tracep->declBit(c+9736,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_d_i d_valid", false,-1);
        tracep->declBus(c+9737,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+9738,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+9739,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+9740,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+9741,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+9742,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+9743,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_d_i d_error", false,-1);
        tracep->declBit(c+9744,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_d_i a_ready", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo reqfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo reqfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo reqfifo clr_i", false,-1);
        tracep->declBit(c+7479,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+9745,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo reqfifo wready_o", false,-1);
        tracep->declArray(c+7480,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+7479,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+9745,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo reqfifo rready_i", false,-1);
        tracep->declArray(c+7480,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo rspfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo rspfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo rspfifo clr_i", false,-1);
        tracep->declBit(c+9746,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+7483,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+9747,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+9746,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+7483,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+9747,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo ReqPass", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo RspPass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo rst_ni", false,-1);
        tracep->declBit(c+7440,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_h_i a_valid", false,-1);
        tracep->declBus(c+7441,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+7442,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+7443,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+7444,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+7445,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+7446,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+7447,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+7448,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_h_i d_ready", false,-1);
        tracep->declBit(c+9749,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_h_o d_valid", false,-1);
        tracep->declBus(c+9750,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+9751,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+9752,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+9753,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+9754,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+9755,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+9756,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_h_o d_error", false,-1);
        tracep->declBit(c+9757,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_h_o a_ready", false,-1);
        tracep->declBit(c+7484,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_d_o a_valid", false,-1);
        tracep->declBus(c+7485,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+7486,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+7487,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+7488,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+7489,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+7490,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+7491,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+7492,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_d_o d_ready", false,-1);
        tracep->declBit(c+9758,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_d_i d_valid", false,-1);
        tracep->declBus(c+9759,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+9760,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+9761,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+9762,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+9763,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+9764,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+9765,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_d_i d_error", false,-1);
        tracep->declBit(c+9766,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_d_i a_ready", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo reqfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo reqfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo reqfifo clr_i", false,-1);
        tracep->declBit(c+7493,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+9767,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo reqfifo wready_o", false,-1);
        tracep->declArray(c+7494,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+7493,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+9767,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo reqfifo rready_i", false,-1);
        tracep->declArray(c+7494,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo rspfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo rspfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo rspfifo clr_i", false,-1);
        tracep->declBit(c+9768,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+7497,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+9769,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+9768,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+7497,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+9769,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo ReqPass", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo RspPass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo rst_ni", false,-1);
        tracep->declBit(c+7012,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_h_i a_valid", false,-1);
        tracep->declBus(c+7013,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+7014,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+7015,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+7016,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+7017,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+7018,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+7019,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+7020,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_h_i d_ready", false,-1);
        tracep->declBit(c+9771,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_h_o d_valid", false,-1);
        tracep->declBus(c+9772,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+9773,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+9774,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+9775,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+9776,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+9777,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+9778,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_h_o d_error", false,-1);
        tracep->declBit(c+9779,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_h_o a_ready", false,-1);
        tracep->declBit(c+7054,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_d_o a_valid", false,-1);
        tracep->declBus(c+7055,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+7056,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+7057,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+7058,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+7059,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+7060,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+7061,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+7062,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_d_o d_ready", false,-1);
        tracep->declBit(c+9780,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_d_i d_valid", false,-1);
        tracep->declBus(c+9781,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+9782,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+9783,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+9784,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+9785,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+9786,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+9787,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_d_i d_error", false,-1);
        tracep->declBit(c+9788,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_d_i a_ready", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo reqfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo reqfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo reqfifo clr_i", false,-1);
        tracep->declBit(c+7063,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+9789,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo reqfifo wready_o", false,-1);
        tracep->declArray(c+7064,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+7063,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+9789,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo reqfifo rready_i", false,-1);
        tracep->declArray(c+7064,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo rspfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo rspfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo rspfifo clr_i", false,-1);
        tracep->declBit(c+9790,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+7067,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+9791,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+9790,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+7067,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+9791,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo ReqPass", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo RspPass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo rst_ni", false,-1);
        tracep->declBit(c+7023,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_h_i a_valid", false,-1);
        tracep->declBus(c+7024,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+7025,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+7026,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+7027,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+7028,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+7029,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+7030,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+7031,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_h_i d_ready", false,-1);
        tracep->declBit(c+9793,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_h_o d_valid", false,-1);
        tracep->declBus(c+9794,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+9795,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+9796,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+9797,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+9798,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+9799,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+9800,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_h_o d_error", false,-1);
        tracep->declBit(c+9801,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_h_o a_ready", false,-1);
        tracep->declBit(c+7068,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_d_o a_valid", false,-1);
        tracep->declBus(c+7069,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+7070,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+7071,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+7072,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+7073,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+7074,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+7075,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+7076,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_d_o d_ready", false,-1);
        tracep->declBit(c+9802,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_d_i d_valid", false,-1);
        tracep->declBus(c+9803,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+9804,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+9805,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+9806,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+9807,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+9808,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+9809,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_d_i d_error", false,-1);
        tracep->declBit(c+9810,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_d_i a_ready", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo reqfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo reqfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo reqfifo clr_i", false,-1);
        tracep->declBit(c+7077,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+9811,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo reqfifo wready_o", false,-1);
        tracep->declArray(c+7078,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+7077,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+9811,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo reqfifo rready_i", false,-1);
        tracep->declArray(c+7078,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo rspfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo rspfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo rspfifo clr_i", false,-1);
        tracep->declBit(c+9812,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+7081,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+9813,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+9812,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+7081,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+9813,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d ReqPass", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d RspPass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d rst_ni", false,-1);
        tracep->declBit(c+9815,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_h_i a_valid", false,-1);
        tracep->declBus(c+9816,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+9817,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+9818,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+9819,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+9820,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+9821,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+9822,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+9823,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_h_i d_ready", false,-1);
        tracep->declBit(c+8641,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_h_o d_valid", false,-1);
        tracep->declBus(c+8642,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+8643,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+8644,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+8645,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+8646,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+8647,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+8648,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_h_o d_error", false,-1);
        tracep->declBit(c+8649,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_h_o a_ready", false,-1);
        tracep->declBit(c+9824,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_d_o a_valid", false,-1);
        tracep->declBus(c+9825,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+9826,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+9827,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+9828,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+9829,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+9830,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+9831,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+9832,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_d_o d_ready", false,-1);
        tracep->declBit(c+8650,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_d_i d_valid", false,-1);
        tracep->declBus(c+8651,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+8652,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+8653,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+8654,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+8655,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+8656,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+8657,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_d_i d_error", false,-1);
        tracep->declBit(c+8658,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_d_i a_ready", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+9833,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+8659,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+9834,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+9833,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+8659,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+9834,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+8660,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+9837,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+8661,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+8660,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+9837,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+8661,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d ReqPass", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d RspPass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d rst_ni", false,-1);
        tracep->declBit(c+9838,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_h_i a_valid", false,-1);
        tracep->declBus(c+9839,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+9840,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+9841,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+9842,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+9843,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+9844,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+9845,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+9846,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_h_i d_ready", false,-1);
        tracep->declBit(c+8663,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_h_o d_valid", false,-1);
        tracep->declBus(c+8664,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+8665,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+8666,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+8667,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+8668,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+8669,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+8670,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_h_o d_error", false,-1);
        tracep->declBit(c+8671,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_h_o a_ready", false,-1);
        tracep->declBit(c+9847,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_d_o a_valid", false,-1);
        tracep->declBus(c+9848,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+9849,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+9850,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+9851,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+9852,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+9853,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+9854,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+9855,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_d_o d_ready", false,-1);
        tracep->declBit(c+8672,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_d_i d_valid", false,-1);
        tracep->declBus(c+8673,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+8674,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+8675,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+8676,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+8677,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+8678,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+8679,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_d_i d_error", false,-1);
        tracep->declBit(c+8680,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_d_i a_ready", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+9856,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+8681,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+9857,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+9856,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+8681,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+9857,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+8682,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+9860,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+8683,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+8682,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+9860,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+8683,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d ReqPass", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d RspPass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d rst_ni", false,-1);
        tracep->declBit(c+9861,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_h_i a_valid", false,-1);
        tracep->declBus(c+9862,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+9863,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+9864,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+9865,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+9866,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+9867,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+9868,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+9869,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_h_i d_ready", false,-1);
        tracep->declBit(c+8685,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_h_o d_valid", false,-1);
        tracep->declBus(c+8686,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+8687,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+8688,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+8689,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+8690,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+8691,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+8692,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_h_o d_error", false,-1);
        tracep->declBit(c+8693,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_h_o a_ready", false,-1);
        tracep->declBit(c+9870,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_d_o a_valid", false,-1);
        tracep->declBus(c+9871,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+9872,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+9873,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+9874,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+9875,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+9876,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+9877,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+9878,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_d_o d_ready", false,-1);
        tracep->declBit(c+8694,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_d_i d_valid", false,-1);
        tracep->declBus(c+8695,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+8696,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+8697,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+8698,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+8699,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+8700,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+8701,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_d_i d_error", false,-1);
        tracep->declBit(c+8702,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_d_i a_ready", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+9879,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+8703,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+9880,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+9879,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+8703,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+9880,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+8704,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+9883,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+8705,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+8704,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+9883,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+8705,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d ReqPass", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d RspPass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d rst_ni", false,-1);
        tracep->declBit(c+4200,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_h_i a_valid", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+4202,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+4203,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+4204,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+4205,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+4206,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+4207,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+4208,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_h_i d_ready", false,-1);
        tracep->declBit(c+9884,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_h_o d_valid", false,-1);
        tracep->declBus(c+9885,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+9886,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+9887,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+9888,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+9889,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+9890,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+9891,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_h_o d_error", false,-1);
        tracep->declBit(c+9892,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_h_o a_ready", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_d_o a_valid", false,-1);
        tracep->declBus(c+4210,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+4211,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+4212,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+4213,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+4214,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+4215,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+4216,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+4217,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_d_o d_ready", false,-1);
        tracep->declBit(c+9893,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_d_i d_valid", false,-1);
        tracep->declBus(c+9894,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+9895,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+9896,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+9897,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+9898,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+9899,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+9900,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_d_i d_error", false,-1);
        tracep->declBit(c+9901,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_d_i a_ready", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+4218,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+9902,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+4219,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+4218,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+9902,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+4219,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+9903,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+4222,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+9904,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+9903,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+4222,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+9904,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d ReqPass", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d RspPass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d rst_ni", false,-1);
        tracep->declBit(c+4223,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_h_i a_valid", false,-1);
        tracep->declBus(c+4224,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+4225,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+4226,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+4227,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+4228,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+4229,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+4230,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+4231,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_h_i d_ready", false,-1);
        tracep->declBit(c+9906,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_h_o d_valid", false,-1);
        tracep->declBus(c+9907,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+9908,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+9909,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+9910,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+9911,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+9912,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+9913,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_h_o d_error", false,-1);
        tracep->declBit(c+9914,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_h_o a_ready", false,-1);
        tracep->declBit(c+4232,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_d_o a_valid", false,-1);
        tracep->declBus(c+4233,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+4234,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+4235,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+4236,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+4237,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+4238,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+4239,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+4240,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_d_o d_ready", false,-1);
        tracep->declBit(c+9915,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_d_i d_valid", false,-1);
        tracep->declBus(c+9916,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+9917,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+9918,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+9919,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+9920,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+9921,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+9922,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_d_i d_error", false,-1);
        tracep->declBit(c+9923,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_d_i a_ready", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+4241,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+9924,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+4242,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+4241,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+9924,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+4242,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+9925,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+4245,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+9926,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+9925,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+4245,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+9926,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d ReqPass", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d RspPass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d rst_ni", false,-1);
        tracep->declBit(c+4246,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_h_i a_valid", false,-1);
        tracep->declBus(c+4247,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+4248,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+4249,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+4250,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+4251,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+4252,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+4253,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+4254,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_h_i d_ready", false,-1);
        tracep->declBit(c+9928,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_h_o d_valid", false,-1);
        tracep->declBus(c+9929,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+9930,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+9931,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+9932,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+9933,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+9934,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+9935,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_h_o d_error", false,-1);
        tracep->declBit(c+9936,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_h_o a_ready", false,-1);
        tracep->declBit(c+4255,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_d_o a_valid", false,-1);
        tracep->declBus(c+4256,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+4257,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+4258,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+4259,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+4260,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+4261,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+4262,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+4263,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_d_o d_ready", false,-1);
        tracep->declBit(c+9937,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_d_i d_valid", false,-1);
        tracep->declBus(c+9938,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+9939,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+9940,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+9941,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+9942,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+9943,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+9944,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_d_i d_error", false,-1);
        tracep->declBit(c+9945,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_d_i a_ready", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+4264,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+9946,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+4265,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+4264,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+9946,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+4265,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+9947,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+4268,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+9948,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+9947,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+4268,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+9948,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d ReqPass", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d RspPass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d rst_ni", false,-1);
        tracep->declBit(c+4269,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_h_i a_valid", false,-1);
        tracep->declBus(c+4270,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+4271,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+4272,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+4273,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+4274,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+4275,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+4276,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+4277,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_h_i d_ready", false,-1);
        tracep->declBit(c+9950,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_h_o d_valid", false,-1);
        tracep->declBus(c+9951,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+9952,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+9953,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+9954,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+9955,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+9956,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+9957,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_h_o d_error", false,-1);
        tracep->declBit(c+9958,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_h_o a_ready", false,-1);
        tracep->declBit(c+4278,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_d_o a_valid", false,-1);
        tracep->declBus(c+4279,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+4280,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+4281,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+4282,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+4283,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+4284,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+4285,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+4286,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_d_o d_ready", false,-1);
        tracep->declBit(c+9959,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_d_i d_valid", false,-1);
        tracep->declBus(c+9960,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+9961,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+9962,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+9963,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+9964,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+9965,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+9966,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_d_i d_error", false,-1);
        tracep->declBit(c+9967,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_d_i a_ready", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+4287,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+9968,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+4288,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+4287,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+9968,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+4288,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+9969,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+4291,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+9970,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+9969,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+4291,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+9970,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d ReqPass", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d RspPass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d rst_ni", false,-1);
        tracep->declBit(c+4292,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_h_i a_valid", false,-1);
        tracep->declBus(c+4293,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+4294,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+4295,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+4296,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+4297,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+4298,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+4299,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+4300,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_h_i d_ready", false,-1);
        tracep->declBit(c+9972,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_h_o d_valid", false,-1);
        tracep->declBus(c+9973,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+9974,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+9975,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+9976,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+9977,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+9978,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+9979,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_h_o d_error", false,-1);
        tracep->declBit(c+9980,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_h_o a_ready", false,-1);
        tracep->declBit(c+4301,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_d_o a_valid", false,-1);
        tracep->declBus(c+4302,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+4303,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+4304,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+4305,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+4306,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+4307,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+4308,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+4309,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_d_o d_ready", false,-1);
        tracep->declBit(c+9981,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_d_i d_valid", false,-1);
        tracep->declBus(c+9982,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+9983,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+9984,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+9985,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+9986,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+9987,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+9988,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_d_i d_error", false,-1);
        tracep->declBit(c+9989,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_d_i a_ready", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+4310,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+9990,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+4311,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+4310,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+9990,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+4311,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+9991,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+4314,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+9992,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+9991,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+4314,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+9992,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d ReqPass", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d RspPass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d rst_ni", false,-1);
        tracep->declBit(c+4315,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_h_i a_valid", false,-1);
        tracep->declBus(c+4316,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+4317,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+4318,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+4319,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+4320,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+4321,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+4322,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+4323,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_h_i d_ready", false,-1);
        tracep->declBit(c+9994,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_h_o d_valid", false,-1);
        tracep->declBus(c+9995,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+9996,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+9997,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+9998,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+9999,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+10000,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+10001,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_h_o d_error", false,-1);
        tracep->declBit(c+10002,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_h_o a_ready", false,-1);
        tracep->declBit(c+4324,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_d_o a_valid", false,-1);
        tracep->declBus(c+4325,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+4326,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+4327,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+4328,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+4329,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+4330,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+4331,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+4332,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_d_o d_ready", false,-1);
        tracep->declBit(c+10003,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_d_i d_valid", false,-1);
        tracep->declBus(c+10004,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+10005,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+10006,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+10007,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+10008,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+10009,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+10010,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_d_i d_error", false,-1);
        tracep->declBit(c+10011,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_d_i a_ready", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+4333,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+10012,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+4334,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+4333,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+10012,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+4334,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+10013,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+4337,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+10014,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+10013,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+4337,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+10014,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d ReqPass", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d RspPass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d rst_ni", false,-1);
        tracep->declBit(c+4338,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_h_i a_valid", false,-1);
        tracep->declBus(c+4339,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+4340,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+4341,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+4342,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+4343,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+4344,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+4345,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+4346,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_h_i d_ready", false,-1);
        tracep->declBit(c+10016,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_h_o d_valid", false,-1);
        tracep->declBus(c+10017,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+10018,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+10019,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+10020,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+10021,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+10022,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+10023,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_h_o d_error", false,-1);
        tracep->declBit(c+10024,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_h_o a_ready", false,-1);
        tracep->declBit(c+4347,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_d_o a_valid", false,-1);
        tracep->declBus(c+4348,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+4349,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+4350,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+4351,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+4352,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+4353,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+4354,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+4355,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_d_o d_ready", false,-1);
        tracep->declBit(c+10025,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_d_i d_valid", false,-1);
        tracep->declBus(c+10026,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+10027,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+10028,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+10029,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+10030,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+10031,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+10032,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_d_i d_error", false,-1);
        tracep->declBit(c+10033,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_d_i a_ready", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+4356,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+10034,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+4357,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+4356,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+10034,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+4357,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+10035,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+4360,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+10036,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+10035,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+4360,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+10036,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d ReqPass", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d RspPass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d rst_ni", false,-1);
        tracep->declBit(c+4361,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_h_i a_valid", false,-1);
        tracep->declBus(c+4362,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+4363,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+4364,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+4365,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+4366,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+4367,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+4368,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+4369,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_h_i d_ready", false,-1);
        tracep->declBit(c+10038,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_h_o d_valid", false,-1);
        tracep->declBus(c+10039,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+10040,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+10041,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+10042,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+10043,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+10044,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+10045,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_h_o d_error", false,-1);
        tracep->declBit(c+10046,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_h_o a_ready", false,-1);
        tracep->declBit(c+4370,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_d_o a_valid", false,-1);
        tracep->declBus(c+4371,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+4372,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+4373,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+4374,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+4375,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+4376,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+4377,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+4378,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_d_o d_ready", false,-1);
        tracep->declBit(c+10047,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_d_i d_valid", false,-1);
        tracep->declBus(c+10048,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+10049,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+10050,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+10051,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+10052,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+10053,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+10054,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_d_i d_error", false,-1);
        tracep->declBit(c+10055,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_d_i a_ready", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+4379,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+10056,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+4380,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+4379,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+10056,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+4380,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+10057,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+4383,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+10058,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+10057,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+4383,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+10058,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d ReqPass", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d RspPass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d rst_ni", false,-1);
        tracep->declBit(c+4384,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_h_i a_valid", false,-1);
        tracep->declBus(c+4385,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+4386,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+4387,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+4388,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+4390,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+4391,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+4392,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_h_i d_ready", false,-1);
        tracep->declBit(c+10060,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_h_o d_valid", false,-1);
        tracep->declBus(c+10061,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+10062,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+10063,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+10064,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+10065,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+10066,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+10067,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_h_o d_error", false,-1);
        tracep->declBit(c+10068,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_h_o a_ready", false,-1);
        tracep->declBit(c+4393,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_d_o a_valid", false,-1);
        tracep->declBus(c+4394,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+4395,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+4396,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+4397,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+4398,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+4399,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+4400,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+4401,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_d_o d_ready", false,-1);
        tracep->declBit(c+10069,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_d_i d_valid", false,-1);
        tracep->declBus(c+10070,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+10071,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+10072,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+10073,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+10074,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+10075,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+10076,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_d_i d_error", false,-1);
        tracep->declBit(c+10077,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_d_i a_ready", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+4402,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+10078,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+4403,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+4402,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+10078,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+4403,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+10079,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+4406,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+10080,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+10079,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+4406,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+10080,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d ReqPass", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d RspPass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d rst_ni", false,-1);
        tracep->declBit(c+4407,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_h_i a_valid", false,-1);
        tracep->declBus(c+4408,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+4409,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+4410,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+4411,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+4412,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+4413,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+4414,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+4415,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_h_i d_ready", false,-1);
        tracep->declBit(c+10082,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_h_o d_valid", false,-1);
        tracep->declBus(c+10083,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+10084,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+10085,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+10086,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+10087,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+10088,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+10089,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_h_o d_error", false,-1);
        tracep->declBit(c+10090,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_h_o a_ready", false,-1);
        tracep->declBit(c+4416,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_d_o a_valid", false,-1);
        tracep->declBus(c+4417,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+4418,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+4419,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+4420,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+4421,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+4422,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+4423,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+4424,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_d_o d_ready", false,-1);
        tracep->declBit(c+10091,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_d_i d_valid", false,-1);
        tracep->declBus(c+10092,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+10093,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+10094,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+10095,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+10096,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+10097,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+10098,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_d_i d_error", false,-1);
        tracep->declBit(c+10099,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_d_i a_ready", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+4425,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+10100,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+4426,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+4425,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+10100,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+4426,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+10101,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+4429,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+10102,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+10101,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+4429,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+10102,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d ReqPass", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d RspPass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d rst_ni", false,-1);
        tracep->declBit(c+4430,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_h_i a_valid", false,-1);
        tracep->declBus(c+4431,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+4432,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+4433,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+4434,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+4435,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+4436,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+4437,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+4438,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_h_i d_ready", false,-1);
        tracep->declBit(c+10104,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_h_o d_valid", false,-1);
        tracep->declBus(c+10105,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+10106,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+10107,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+10108,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+10109,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+10110,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+10111,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_h_o d_error", false,-1);
        tracep->declBit(c+10112,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_h_o a_ready", false,-1);
        tracep->declBit(c+4439,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_d_o a_valid", false,-1);
        tracep->declBus(c+4440,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+4441,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+4442,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+4443,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+4444,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+4445,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+4446,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+4447,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_d_o d_ready", false,-1);
        tracep->declBit(c+10113,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_d_i d_valid", false,-1);
        tracep->declBus(c+10114,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+10115,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+10116,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+10117,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+10118,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+10119,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+10120,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_d_i d_error", false,-1);
        tracep->declBit(c+10121,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_d_i a_ready", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+4448,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+10122,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+4449,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+4448,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+10122,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+4449,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+10123,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+4452,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+10124,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+10123,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+4452,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+10124,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d ReqPass", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d RspPass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d rst_ni", false,-1);
        tracep->declBit(c+3730,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_h_i a_valid", false,-1);
        tracep->declBus(c+3731,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+3732,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+3733,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+3734,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+3735,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+3736,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+3737,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+3738,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_h_i d_ready", false,-1);
        tracep->declBit(c+13652,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_h_o d_valid", false,-1);
        tracep->declBus(c+13653,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+13655,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+13656,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+13657,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+13658,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+13659,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_h_o d_error", false,-1);
        tracep->declBit(c+13660,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_h_o a_ready", false,-1);
        tracep->declBit(c+3739,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_d_o a_valid", false,-1);
        tracep->declBus(c+3740,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+3741,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+3742,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+3743,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+3744,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+3745,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+3746,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+3747,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_d_o d_ready", false,-1);
        tracep->declBit(c+13661,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_d_i d_valid", false,-1);
        tracep->declBus(c+13662,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+13663,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+13664,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+13665,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+13666,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+13667,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+13668,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_d_i d_error", false,-1);
        tracep->declBit(c+13669,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_d_i a_ready", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+3748,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+13670,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+3749,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+3748,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+13670,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+3749,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+13671,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+3752,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+13672,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+13671,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+3752,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+13672,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d ReqPass", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d RspPass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d rst_ni", false,-1);
        tracep->declBit(c+3753,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_h_i a_valid", false,-1);
        tracep->declBus(c+3754,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+3755,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+3756,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+3757,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+3758,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+3759,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+3760,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+3761,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_h_i d_ready", false,-1);
        tracep->declBit(c+13674,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_h_o d_valid", false,-1);
        tracep->declBus(c+13675,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+13676,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+13677,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+13678,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+13679,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+13680,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+13681,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_h_o d_error", false,-1);
        tracep->declBit(c+13682,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_h_o a_ready", false,-1);
        tracep->declBit(c+3762,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_d_o a_valid", false,-1);
        tracep->declBus(c+3763,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+3764,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+3765,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+3766,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+3767,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+3768,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+3769,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+3770,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_d_o d_ready", false,-1);
        tracep->declBit(c+13683,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_d_i d_valid", false,-1);
        tracep->declBus(c+13684,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+13685,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+13686,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+13687,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+13688,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+13689,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+13690,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_d_i d_error", false,-1);
        tracep->declBit(c+13691,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_d_i a_ready", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+3771,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+13692,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+3772,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+3771,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+13692,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+3772,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+13693,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+3775,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+13694,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+13693,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+3775,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+13694,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d ReqPass", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d RspPass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d rst_ni", false,-1);
        tracep->declBit(c+3776,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_h_i a_valid", false,-1);
        tracep->declBus(c+3777,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+3778,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+3779,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+3780,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+3781,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+3782,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+3783,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+3784,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_h_i d_ready", false,-1);
        tracep->declBit(c+13696,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_h_o d_valid", false,-1);
        tracep->declBus(c+13697,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+13698,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+13699,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+13700,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+13701,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+13702,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+13703,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_h_o d_error", false,-1);
        tracep->declBit(c+13704,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_h_o a_ready", false,-1);
        tracep->declBit(c+3785,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_d_o a_valid", false,-1);
        tracep->declBus(c+3786,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+3787,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+3788,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+3789,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+3790,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+3791,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+3792,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+3793,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_d_o d_ready", false,-1);
        tracep->declBit(c+13705,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_d_i d_valid", false,-1);
        tracep->declBus(c+13706,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+13707,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+13708,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+13709,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+13710,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+13712,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_d_i d_error", false,-1);
        tracep->declBit(c+13713,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_d_i a_ready", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+3794,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+13714,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+3795,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+3794,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+13714,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+3795,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+13715,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+3798,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+13716,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+13715,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+3798,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+13716,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d ReqPass", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d RspPass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d rst_ni", false,-1);
        tracep->declBit(c+3799,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_h_i a_valid", false,-1);
        tracep->declBus(c+3800,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+3801,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+3802,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+3803,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+3804,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+3805,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+3806,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+3807,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_h_i d_ready", false,-1);
        tracep->declBit(c+13718,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_h_o d_valid", false,-1);
        tracep->declBus(c+13719,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+13720,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+13721,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+13722,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+13723,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+13724,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+13725,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_h_o d_error", false,-1);
        tracep->declBit(c+13726,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_h_o a_ready", false,-1);
        tracep->declBit(c+3808,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_d_o a_valid", false,-1);
        tracep->declBus(c+3809,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+3810,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+3811,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+3812,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+3813,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+3814,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+3815,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+3816,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_d_o d_ready", false,-1);
        tracep->declBit(c+13727,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_d_i d_valid", false,-1);
        tracep->declBus(c+13728,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+13729,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+13730,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+13731,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+13732,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+13733,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+13734,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_d_i d_error", false,-1);
        tracep->declBit(c+13735,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_d_i a_ready", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+3817,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+13736,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+3818,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+3817,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+13736,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+3818,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+13737,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+3821,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+13738,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+13737,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+3821,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+13738,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d ReqPass", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d RspPass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d rst_ni", false,-1);
        tracep->declBit(c+3822,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_h_i a_valid", false,-1);
        tracep->declBus(c+3823,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+3824,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+3825,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+3826,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+3827,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+3828,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+3829,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+3830,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_h_i d_ready", false,-1);
        tracep->declBit(c+13740,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_h_o d_valid", false,-1);
        tracep->declBus(c+13741,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+13742,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+13743,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+13744,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+13745,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+13746,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+13747,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_h_o d_error", false,-1);
        tracep->declBit(c+13748,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_h_o a_ready", false,-1);
        tracep->declBit(c+3831,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_d_o a_valid", false,-1);
        tracep->declBus(c+3832,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+3833,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+3834,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+3835,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+3836,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+3837,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+3838,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+3839,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_d_o d_ready", false,-1);
        tracep->declBit(c+13749,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_d_i d_valid", false,-1);
        tracep->declBus(c+13750,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+13751,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+13752,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+13753,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+13754,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+13755,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+13756,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_d_i d_error", false,-1);
        tracep->declBit(c+13757,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_d_i a_ready", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+3840,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+13758,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+3841,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+3840,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+13758,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+3841,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+13759,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+3844,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+13760,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+13759,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+3844,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+13760,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d ReqPass", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d RspPass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d rst_ni", false,-1);
        tracep->declBit(c+3845,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_h_i a_valid", false,-1);
        tracep->declBus(c+3846,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+3847,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+3848,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+3849,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+3850,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+3851,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+3852,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+3853,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_h_i d_ready", false,-1);
        tracep->declBit(c+13762,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_h_o d_valid", false,-1);
        tracep->declBus(c+13763,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+13764,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+13765,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+13766,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+13767,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+13768,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+13769,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_h_o d_error", false,-1);
        tracep->declBit(c+13770,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_h_o a_ready", false,-1);
        tracep->declBit(c+3854,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_d_o a_valid", false,-1);
        tracep->declBus(c+3855,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+3856,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+3857,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+3858,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+3859,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+3860,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+3861,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+3862,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_d_o d_ready", false,-1);
        tracep->declBit(c+13771,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_d_i d_valid", false,-1);
        tracep->declBus(c+13772,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+13773,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+13774,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+13775,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+13776,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+13777,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+13778,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_d_i d_error", false,-1);
        tracep->declBit(c+13779,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_d_i a_ready", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+3863,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+13780,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+3864,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+3863,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+13780,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+3864,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+13781,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+3867,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+13782,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+13781,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+3867,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+13782,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d ReqPass", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d RspPass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d rst_ni", false,-1);
        tracep->declBit(c+3868,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_h_i a_valid", false,-1);
        tracep->declBus(c+3869,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+3870,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+3871,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+3872,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+3873,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+3874,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+3875,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+3876,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_h_i d_ready", false,-1);
        tracep->declBit(c+13784,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_h_o d_valid", false,-1);
        tracep->declBus(c+13785,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+13786,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+13787,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+13788,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+13789,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+13790,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+13791,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_h_o d_error", false,-1);
        tracep->declBit(c+13792,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_h_o a_ready", false,-1);
        tracep->declBit(c+3877,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_d_o a_valid", false,-1);
        tracep->declBus(c+3878,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+3879,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+3880,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+3881,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+3882,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+3883,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+3884,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+3885,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_d_o d_ready", false,-1);
        tracep->declBit(c+13793,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_d_i d_valid", false,-1);
        tracep->declBus(c+13794,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+13795,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+13796,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+13797,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+13798,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+13799,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+13800,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_d_i d_error", false,-1);
        tracep->declBit(c+13801,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_d_i a_ready", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+3886,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+13802,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+3887,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+3886,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+13802,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+3887,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+13803,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+3890,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+13804,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+13803,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+3890,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+13804,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d ReqPass", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d RspPass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d rst_ni", false,-1);
        tracep->declBit(c+3891,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_h_i a_valid", false,-1);
        tracep->declBus(c+3892,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+3893,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+3894,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+3895,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+3896,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+3897,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+3898,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+3899,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_h_i d_ready", false,-1);
        tracep->declBit(c+13806,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_h_o d_valid", false,-1);
        tracep->declBus(c+13807,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+13808,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+13809,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+13810,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+13811,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+13812,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+13813,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_h_o d_error", false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_h_o a_ready", false,-1);
        tracep->declBit(c+3900,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_d_o a_valid", false,-1);
        tracep->declBus(c+3901,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+3902,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+3903,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+3904,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+3905,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+3906,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+3907,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+3908,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_d_o d_ready", false,-1);
        tracep->declBit(c+13815,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_d_i d_valid", false,-1);
        tracep->declBus(c+13816,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+13817,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+13818,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+13819,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+13820,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+13821,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+13822,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_d_i d_error", false,-1);
        tracep->declBit(c+13823,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_d_i a_ready", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+3909,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+13824,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+3910,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+3909,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+13824,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+3910,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+13825,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+3913,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+13826,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+13825,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+3913,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+13826,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d ReqPass", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d RspPass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d rst_ni", false,-1);
        tracep->declBit(c+3914,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_h_i a_valid", false,-1);
        tracep->declBus(c+3915,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+3916,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+3917,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+3918,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+3919,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+3920,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+3921,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+3922,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_h_i d_ready", false,-1);
        tracep->declBit(c+13828,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_h_o d_valid", false,-1);
        tracep->declBus(c+13829,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+13830,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+13831,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+13832,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+13833,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+13834,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+13835,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_h_o d_error", false,-1);
        tracep->declBit(c+13836,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_h_o a_ready", false,-1);
        tracep->declBit(c+3923,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_d_o a_valid", false,-1);
        tracep->declBus(c+3924,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+3925,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+3926,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+3927,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+3928,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+3929,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+3930,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+3931,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_d_o d_ready", false,-1);
        tracep->declBit(c+13837,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_d_i d_valid", false,-1);
        tracep->declBus(c+13838,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+13839,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+13840,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+13841,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+13842,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+13843,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+13844,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_d_i d_error", false,-1);
        tracep->declBit(c+13845,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_d_i a_ready", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+3932,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+13846,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+3933,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+3932,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+13846,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+3933,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+13847,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+3936,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+13848,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+13847,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+3936,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+13848,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d ReqPass", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d RspPass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d rst_ni", false,-1);
        tracep->declBit(c+3937,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_h_i a_valid", false,-1);
        tracep->declBus(c+3938,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+3939,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+3940,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+3941,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+3942,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+3943,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+3944,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+3945,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_h_i d_ready", false,-1);
        tracep->declBit(c+13850,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_h_o d_valid", false,-1);
        tracep->declBus(c+13851,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+13852,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+13853,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+13854,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+13855,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+13856,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+13857,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_h_o d_error", false,-1);
        tracep->declBit(c+13858,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_h_o a_ready", false,-1);
        tracep->declBit(c+3946,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_d_o a_valid", false,-1);
        tracep->declBus(c+3947,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+3948,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+3949,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+3950,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+3951,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+3952,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+3953,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+3954,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_d_o d_ready", false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_d_i d_valid", false,-1);
        tracep->declBus(c+13860,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+13861,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+13862,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+13863,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+13864,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+13865,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+13866,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_d_i d_error", false,-1);
        tracep->declBit(c+13867,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_d_i a_ready", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+3955,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+13868,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+3956,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+3955,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+13868,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+3956,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+13869,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+3959,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+13870,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+13869,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+3959,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+13870,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo ReqPass", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo RspPass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo rst_ni", false,-1);
        tracep->declBit(c+13987,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_h_i a_valid", false,-1);
        tracep->declBus(c+13988,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+13989,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+13990,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+13991,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+13992,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+13993,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+13994,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+13995,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_h_i d_ready", false,-1);
        tracep->declBit(c+8707,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_h_o d_valid", false,-1);
        tracep->declBus(c+8708,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+8709,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+8710,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+8711,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+8712,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+8713,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+8714,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_h_o d_error", false,-1);
        tracep->declBit(c+8715,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_h_o a_ready", false,-1);
        tracep->declBit(c+14063,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_d_o a_valid", false,-1);
        tracep->declBus(c+14064,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+14065,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+14066,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+14067,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+14068,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+14069,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+14070,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+14071,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_d_o d_ready", false,-1);
        tracep->declBit(c+8716,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_d_i d_valid", false,-1);
        tracep->declBus(c+8717,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+8718,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+8719,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+8720,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+8721,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+8722,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+8723,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_d_i d_error", false,-1);
        tracep->declBit(c+8724,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_d_i a_ready", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo reqfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo reqfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo reqfifo clr_i", false,-1);
        tracep->declBit(c+14072,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+8725,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo reqfifo wready_o", false,-1);
        tracep->declArray(c+14073,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+14072,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+8725,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo reqfifo rready_i", false,-1);
        tracep->declArray(c+14073,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo rspfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo rspfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo rspfifo clr_i", false,-1);
        tracep->declBit(c+8726,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+14076,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+8727,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+8726,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+14076,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+8727,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo ReqPass", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo RspPass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo rst_ni", false,-1);
        tracep->declBit(c+13998,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_h_i a_valid", false,-1);
        tracep->declBus(c+13999,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+14000,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+14001,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+14002,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+14003,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+14004,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+14005,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+14006,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_h_i d_ready", false,-1);
        tracep->declBit(c+8729,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_h_o d_valid", false,-1);
        tracep->declBus(c+8730,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+8731,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+8732,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+8733,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+8734,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+8735,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+8736,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_h_o d_error", false,-1);
        tracep->declBit(c+8737,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_h_o a_ready", false,-1);
        tracep->declBit(c+14077,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_d_o a_valid", false,-1);
        tracep->declBus(c+14078,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+14079,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+14080,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+14081,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+14082,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+14083,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+14084,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+14085,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_d_o d_ready", false,-1);
        tracep->declBit(c+8738,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_d_i d_valid", false,-1);
        tracep->declBus(c+8739,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+8740,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+8741,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+8742,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+8743,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+8744,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+8745,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_d_i d_error", false,-1);
        tracep->declBit(c+8746,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_d_i a_ready", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo reqfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo reqfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo reqfifo clr_i", false,-1);
        tracep->declBit(c+14086,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+8747,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo reqfifo wready_o", false,-1);
        tracep->declArray(c+14087,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+14086,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+8747,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo reqfifo rready_i", false,-1);
        tracep->declArray(c+14087,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo rspfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo rspfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo rspfifo clr_i", false,-1);
        tracep->declBit(c+8748,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+14090,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+8749,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+8748,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+14090,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+8749,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo ReqPass", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo RspPass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo rst_ni", false,-1);
        tracep->declBit(c+14009,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_h_i a_valid", false,-1);
        tracep->declBus(c+14010,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+14011,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+14012,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+14013,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+14014,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+14015,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+14016,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+14017,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_h_i d_ready", false,-1);
        tracep->declBit(c+8751,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_h_o d_valid", false,-1);
        tracep->declBus(c+8752,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+8753,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+8754,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+8755,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+8756,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+8757,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+8758,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_h_o d_error", false,-1);
        tracep->declBit(c+8759,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_h_o a_ready", false,-1);
        tracep->declBit(c+14091,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_d_o a_valid", false,-1);
        tracep->declBus(c+14092,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+14093,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+14094,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+14095,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+14096,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+14097,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+14098,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+14099,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_d_o d_ready", false,-1);
        tracep->declBit(c+8760,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_d_i d_valid", false,-1);
        tracep->declBus(c+8761,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+8762,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+8763,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+8764,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+8765,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+8766,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+8767,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_d_i d_error", false,-1);
        tracep->declBit(c+8768,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_d_i a_ready", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo reqfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo reqfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo reqfifo clr_i", false,-1);
        tracep->declBit(c+14100,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+8769,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo reqfifo wready_o", false,-1);
        tracep->declArray(c+14101,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+14100,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+8769,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo reqfifo rready_i", false,-1);
        tracep->declArray(c+14101,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo rspfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo rspfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo rspfifo clr_i", false,-1);
        tracep->declBit(c+8770,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+14104,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+8771,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+8770,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+14104,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+8771,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo ReqPass", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo RspPass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo rst_ni", false,-1);
        tracep->declBit(c+10797,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_h_i a_valid", false,-1);
        tracep->declBus(c+10798,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+10799,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+10800,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+10801,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+10802,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+10803,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+10804,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+10805,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_h_i d_ready", false,-1);
        tracep->declBit(c+1408,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_h_o d_valid", false,-1);
        tracep->declBus(c+1409,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+1410,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+1411,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+1412,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+1413,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+1414,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+1415,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_h_o d_error", false,-1);
        tracep->declBit(c+1416,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_h_o a_ready", false,-1);
        tracep->declBit(c+10849,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_d_o a_valid", false,-1);
        tracep->declBus(c+10850,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+10851,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+10852,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+10853,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+10854,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+10855,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+10856,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+10857,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_d_o d_ready", false,-1);
        tracep->declBit(c+1417,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_d_i d_valid", false,-1);
        tracep->declBus(c+1418,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+1419,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+1420,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+1421,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+1422,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+1423,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+1424,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_d_i d_error", false,-1);
        tracep->declBit(c+1425,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_d_i a_ready", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo reqfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo reqfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo reqfifo clr_i", false,-1);
        tracep->declBit(c+10858,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+1426,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo reqfifo wready_o", false,-1);
        tracep->declArray(c+10859,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+10858,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+1426,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo reqfifo rready_i", false,-1);
        tracep->declArray(c+10859,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo rspfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo rspfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo rspfifo clr_i", false,-1);
        tracep->declBit(c+1427,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+10862,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+1428,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+1427,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+10862,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+1428,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo ReqPass", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo RspPass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo rst_ni", false,-1);
        tracep->declBit(c+10808,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_h_i a_valid", false,-1);
        tracep->declBus(c+10809,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+10810,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+10811,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+10812,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+10813,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+10814,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+10815,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+10816,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_h_i d_ready", false,-1);
        tracep->declBit(c+1430,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_h_o d_valid", false,-1);
        tracep->declBus(c+1431,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+1432,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+1433,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+1434,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+1435,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+1436,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+1437,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_h_o d_error", false,-1);
        tracep->declBit(c+1438,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_h_o a_ready", false,-1);
        tracep->declBit(c+10863,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_d_o a_valid", false,-1);
        tracep->declBus(c+10864,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+10865,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+10866,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+10868,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+10869,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+10870,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+10871,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_d_o d_ready", false,-1);
        tracep->declBit(c+1439,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_d_i d_valid", false,-1);
        tracep->declBus(c+1440,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+1441,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+1442,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+1443,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+1444,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+1445,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+1446,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_d_i d_error", false,-1);
        tracep->declBit(c+1447,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_d_i a_ready", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo reqfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo reqfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo reqfifo clr_i", false,-1);
        tracep->declBit(c+10872,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+1448,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo reqfifo wready_o", false,-1);
        tracep->declArray(c+10873,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+10872,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+1448,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo reqfifo rready_i", false,-1);
        tracep->declArray(c+10873,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo rspfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo rspfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo rspfifo clr_i", false,-1);
        tracep->declBit(c+1449,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+10876,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+1450,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+1449,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+10876,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+1450,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo ReqPass", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo RspPass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo rst_ni", false,-1);
        tracep->declBit(c+10819,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_h_i a_valid", false,-1);
        tracep->declBus(c+10820,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+10821,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+10822,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+10823,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+10824,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+10825,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+10826,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+10827,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_h_i d_ready", false,-1);
        tracep->declBit(c+1452,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_h_o d_valid", false,-1);
        tracep->declBus(c+1453,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+1454,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+1455,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+1456,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+1457,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+1458,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+1459,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_h_o d_error", false,-1);
        tracep->declBit(c+1460,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_h_o a_ready", false,-1);
        tracep->declBit(c+10877,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_d_o a_valid", false,-1);
        tracep->declBus(c+10878,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+10879,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+10880,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+10881,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+10882,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+10883,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+10884,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+10885,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_d_o d_ready", false,-1);
        tracep->declBit(c+1461,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_d_i d_valid", false,-1);
        tracep->declBus(c+1462,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+1463,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+1464,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+1465,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+1466,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+1467,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+1468,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_d_i d_error", false,-1);
        tracep->declBit(c+1469,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_d_i a_ready", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo reqfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo reqfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo reqfifo clr_i", false,-1);
        tracep->declBit(c+10886,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+1470,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo reqfifo wready_o", false,-1);
        tracep->declArray(c+10887,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+10886,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+1470,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo reqfifo rready_i", false,-1);
        tracep->declArray(c+10887,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo rspfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo rspfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo rspfifo clr_i", false,-1);
        tracep->declBit(c+1471,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+10890,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+1472,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+1471,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+10890,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+1472,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d ReqPass", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d RspPass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d rst_ni", false,-1);
        tracep->declBit(c+7082,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_h_i a_valid", false,-1);
        tracep->declBus(c+7083,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+7084,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+7085,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+7086,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+7087,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+7088,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+7089,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+7090,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_h_i d_ready", false,-1);
        tracep->declBit(c+2572,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_h_o d_valid", false,-1);
        tracep->declBus(c+2573,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+2574,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+2575,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+2576,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+2577,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+2578,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+2579,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_h_o d_error", false,-1);
        tracep->declBit(c+2580,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_h_o a_ready", false,-1);
        tracep->declBit(c+12570,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_d_o a_valid", false,-1);
        tracep->declBus(c+12571,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+12572,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+12573,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+12574,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+12575,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+12576,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+12577,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+12578,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_d_o d_ready", false,-1);
        tracep->declBit(c+2581,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_d_i d_valid", false,-1);
        tracep->declBus(c+2582,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+2583,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+2584,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+2585,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+2586,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+2587,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+2588,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_d_i d_error", false,-1);
        tracep->declBit(c+2589,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_d_i a_ready", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+7091,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+2590,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+7092,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+7091,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+2590,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+7092,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+2591,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+7095,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+2592,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+2591,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+7095,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+2592,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d ReqPass", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d RspPass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d rst_ni", false,-1);
        tracep->declBit(c+7096,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_h_i a_valid", false,-1);
        tracep->declBus(c+7097,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+7098,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+7099,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+7100,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+7101,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+7102,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+7103,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+7104,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_h_i d_ready", false,-1);
        tracep->declBit(c+2594,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_h_o d_valid", false,-1);
        tracep->declBus(c+2595,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+2596,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+2597,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+2598,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+2599,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+2600,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+2601,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_h_o d_error", false,-1);
        tracep->declBit(c+2602,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_h_o a_ready", false,-1);
        tracep->declBit(c+12579,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_d_o a_valid", false,-1);
        tracep->declBus(c+12580,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+12581,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+12582,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+12583,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+12584,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+12585,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+12586,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+12587,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_d_o d_ready", false,-1);
        tracep->declBit(c+2603,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_d_i d_valid", false,-1);
        tracep->declBus(c+2604,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+2605,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+2606,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+2607,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+2608,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+2609,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+2610,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_d_i d_error", false,-1);
        tracep->declBit(c+2611,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_d_i a_ready", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+7105,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+2612,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+7106,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+7105,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+2612,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+7106,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+2613,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+7109,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+2614,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+2613,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+7109,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+2614,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d ReqPass", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d RspPass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d rst_ni", false,-1);
        tracep->declBit(c+7110,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_h_i a_valid", false,-1);
        tracep->declBus(c+7111,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+7112,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+7113,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+7114,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+7115,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+7116,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+7117,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+7118,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_h_i d_ready", false,-1);
        tracep->declBit(c+2616,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_h_o d_valid", false,-1);
        tracep->declBus(c+2617,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+2618,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+2619,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+2620,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+2621,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+2622,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+2623,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_h_o d_error", false,-1);
        tracep->declBit(c+2624,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_h_o a_ready", false,-1);
        tracep->declBit(c+12588,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_d_o a_valid", false,-1);
        tracep->declBus(c+12589,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+12590,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+12591,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+12592,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+12593,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+12594,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+12595,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+12596,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_d_o d_ready", false,-1);
        tracep->declBit(c+2625,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_d_i d_valid", false,-1);
        tracep->declBus(c+2626,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+2627,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+2628,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+2629,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+2630,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+2631,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+2632,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_d_i d_error", false,-1);
        tracep->declBit(c+2633,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_d_i a_ready", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+7119,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+2634,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+7120,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+7119,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+2634,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+7120,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+2635,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+7123,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+2636,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+2635,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+7123,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+2636,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d ReqPass", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d RspPass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d rst_ni", false,-1);
        tracep->declBit(c+7124,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_h_i a_valid", false,-1);
        tracep->declBus(c+7125,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+7126,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+7127,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+7128,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+7129,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+7130,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+7131,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+7132,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_h_i d_ready", false,-1);
        tracep->declBit(c+2638,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_h_o d_valid", false,-1);
        tracep->declBus(c+2639,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+2640,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+2641,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+2642,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+2643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+2644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+2645,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_h_o d_error", false,-1);
        tracep->declBit(c+2646,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_h_o a_ready", false,-1);
        tracep->declBit(c+12597,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_d_o a_valid", false,-1);
        tracep->declBus(c+12598,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+12599,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+12600,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+12601,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+12602,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+12603,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+12604,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+12605,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_d_o d_ready", false,-1);
        tracep->declBit(c+2647,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_d_i d_valid", false,-1);
        tracep->declBus(c+2648,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+2649,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+2650,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+2651,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+2652,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+2653,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+2654,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_d_i d_error", false,-1);
        tracep->declBit(c+2655,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_d_i a_ready", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+7133,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+2656,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+7134,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+7133,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+2656,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+7134,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+2657,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+7137,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+2658,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+2657,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+7137,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+2658,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d ReqPass", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d RspPass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d rst_ni", false,-1);
        tracep->declBit(c+7138,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_h_i a_valid", false,-1);
        tracep->declBus(c+7139,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+7140,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+7141,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+7142,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+7143,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+7144,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+7145,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+7146,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_h_i d_ready", false,-1);
        tracep->declBit(c+2660,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_h_o d_valid", false,-1);
        tracep->declBus(c+2661,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+2662,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+2663,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+2664,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+2665,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+2666,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+2667,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_h_o d_error", false,-1);
        tracep->declBit(c+2668,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_h_o a_ready", false,-1);
        tracep->declBit(c+12606,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_d_o a_valid", false,-1);
        tracep->declBus(c+12607,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+12608,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+12609,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+12610,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+12611,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+12612,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+12613,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+12614,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_d_o d_ready", false,-1);
        tracep->declBit(c+2669,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_d_i d_valid", false,-1);
        tracep->declBus(c+2670,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+2671,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+2672,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+2673,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+2674,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+2675,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+2676,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_d_i d_error", false,-1);
        tracep->declBit(c+2677,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_d_i a_ready", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+7147,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+2678,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+7148,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+7147,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+2678,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+7148,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+2679,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+7151,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+2680,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+2679,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+7151,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+2680,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d ReqPass", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d RspPass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d rst_ni", false,-1);
        tracep->declBit(c+7152,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_h_i a_valid", false,-1);
        tracep->declBus(c+7153,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+7154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+7155,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+7156,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+7157,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+7158,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+7159,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+7160,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_h_i d_ready", false,-1);
        tracep->declBit(c+2682,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_h_o d_valid", false,-1);
        tracep->declBus(c+2683,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+2684,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+2685,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+2686,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+2687,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+2688,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+2689,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_h_o d_error", false,-1);
        tracep->declBit(c+2690,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_h_o a_ready", false,-1);
        tracep->declBit(c+12615,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_d_o a_valid", false,-1);
        tracep->declBus(c+12616,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+12617,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+12618,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+12619,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+12620,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+12621,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+12622,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+12623,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_d_o d_ready", false,-1);
        tracep->declBit(c+2691,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_d_i d_valid", false,-1);
        tracep->declBus(c+2692,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+2693,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+2694,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+2695,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+2696,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+2697,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+2698,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_d_i d_error", false,-1);
        tracep->declBit(c+2699,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_d_i a_ready", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+7161,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+2700,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+7162,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+7161,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+2700,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+7162,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+2701,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+7165,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+2702,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+2701,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+7165,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+2702,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d ReqPass", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d RspPass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d rst_ni", false,-1);
        tracep->declBit(c+7166,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_h_i a_valid", false,-1);
        tracep->declBus(c+7167,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+7168,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+7169,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+7170,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+7171,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+7172,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+7173,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+7174,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_h_i d_ready", false,-1);
        tracep->declBit(c+2704,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_h_o d_valid", false,-1);
        tracep->declBus(c+2705,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+2706,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+2707,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+2708,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+2709,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+2710,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+2711,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_h_o d_error", false,-1);
        tracep->declBit(c+2712,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_h_o a_ready", false,-1);
        tracep->declBit(c+12624,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_d_o a_valid", false,-1);
        tracep->declBus(c+12625,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+12626,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+12627,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+12628,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+12629,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+12630,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+12631,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+12632,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_d_o d_ready", false,-1);
        tracep->declBit(c+2713,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_d_i d_valid", false,-1);
        tracep->declBus(c+2714,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+2715,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+2716,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+2717,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+2718,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+2719,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+2720,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_d_i d_error", false,-1);
        tracep->declBit(c+2721,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_d_i a_ready", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+7175,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+2722,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+7176,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+7175,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+2722,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+7176,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+2723,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+7179,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+2724,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+2723,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+7179,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+2724,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d ReqPass", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d RspPass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d rst_ni", false,-1);
        tracep->declBit(c+7180,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_h_i a_valid", false,-1);
        tracep->declBus(c+7181,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+7182,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+7183,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+7184,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+7185,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+7186,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+7187,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+7188,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_h_i d_ready", false,-1);
        tracep->declBit(c+2726,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_h_o d_valid", false,-1);
        tracep->declBus(c+2727,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+2728,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+2729,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+2730,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+2731,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+2732,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+2733,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_h_o d_error", false,-1);
        tracep->declBit(c+2734,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_h_o a_ready", false,-1);
        tracep->declBit(c+12633,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_d_o a_valid", false,-1);
        tracep->declBus(c+12634,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+12635,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+12636,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+12637,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+12638,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+12639,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+12640,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+12641,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_d_o d_ready", false,-1);
        tracep->declBit(c+2735,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_d_i d_valid", false,-1);
        tracep->declBus(c+2736,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+2737,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+2738,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+2739,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+2740,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+2741,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+2742,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_d_i d_error", false,-1);
        tracep->declBit(c+2743,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_d_i a_ready", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+7189,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+2744,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+7190,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+7189,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+2744,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+7190,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+2745,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+7193,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+2746,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+2745,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+7193,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+2746,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d ReqPass", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d RspPass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d rst_ni", false,-1);
        tracep->declBit(c+7194,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_h_i a_valid", false,-1);
        tracep->declBus(c+7195,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+7196,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+7197,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+7198,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+7199,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+7200,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+7201,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+7202,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_h_i d_ready", false,-1);
        tracep->declBit(c+2748,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_h_o d_valid", false,-1);
        tracep->declBus(c+2749,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+2750,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+2751,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+2752,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+2753,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+2754,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+2755,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_h_o d_error", false,-1);
        tracep->declBit(c+2756,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_h_o a_ready", false,-1);
        tracep->declBit(c+12642,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_d_o a_valid", false,-1);
        tracep->declBus(c+12643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+12644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+12645,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+12646,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+12647,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+12648,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+12649,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+12650,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_d_o d_ready", false,-1);
        tracep->declBit(c+2757,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_d_i d_valid", false,-1);
        tracep->declBus(c+2758,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+2759,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+2760,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+2761,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+2762,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+2763,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+2764,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_d_i d_error", false,-1);
        tracep->declBit(c+2765,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_d_i a_ready", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+7203,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+2766,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+7204,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+7203,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+2766,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+7204,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+2767,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+7207,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+2768,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+2767,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+7207,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+2768,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d ReqPass", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d RspPass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d rst_ni", false,-1);
        tracep->declBit(c+7208,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_h_i a_valid", false,-1);
        tracep->declBus(c+7209,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+7210,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+7211,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+7212,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+7213,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+7214,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+7215,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+7216,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_h_i d_ready", false,-1);
        tracep->declBit(c+2770,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_h_o d_valid", false,-1);
        tracep->declBus(c+2771,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+2772,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+2773,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+2774,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+2775,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+2776,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+2777,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_h_o d_error", false,-1);
        tracep->declBit(c+2778,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_h_o a_ready", false,-1);
        tracep->declBit(c+12651,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_d_o a_valid", false,-1);
        tracep->declBus(c+12652,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+12653,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+12654,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+12655,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+12656,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+12657,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+12658,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+12659,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_d_o d_ready", false,-1);
        tracep->declBit(c+2779,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_d_i d_valid", false,-1);
        tracep->declBus(c+2780,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+2781,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+2782,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+2783,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+2784,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+2785,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+2786,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_d_i d_error", false,-1);
        tracep->declBit(c+2787,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_d_i a_ready", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+7217,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+2788,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+7218,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+7217,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+2788,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+7218,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+2789,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+7221,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+2790,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+2789,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+7221,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+2790,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d ReqPass", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d RspPass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d rst_ni", false,-1);
        tracep->declBit(c+7222,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_h_i a_valid", false,-1);
        tracep->declBus(c+7223,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+7224,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+7225,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+7226,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+7227,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+7228,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+7229,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+7230,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_h_i d_ready", false,-1);
        tracep->declBit(c+2792,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_h_o d_valid", false,-1);
        tracep->declBus(c+2793,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+2794,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+2795,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+2796,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+2797,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+2798,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+2799,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_h_o d_error", false,-1);
        tracep->declBit(c+2800,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_h_o a_ready", false,-1);
        tracep->declBit(c+12660,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_d_o a_valid", false,-1);
        tracep->declBus(c+12661,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+12662,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+12663,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+12664,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+12665,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+12666,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+12667,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+12668,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_d_o d_ready", false,-1);
        tracep->declBit(c+2801,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_d_i d_valid", false,-1);
        tracep->declBus(c+2802,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+2803,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+2804,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+2805,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+2806,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+2807,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+2808,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_d_i d_error", false,-1);
        tracep->declBit(c+2809,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_d_i a_ready", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+7231,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+2810,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+7232,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+7231,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+2810,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+7232,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+2811,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+7235,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+2812,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+2811,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+7235,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+2812,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d ReqPass", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d RspPass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d rst_ni", false,-1);
        tracep->declBit(c+7236,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_h_i a_valid", false,-1);
        tracep->declBus(c+7237,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+7238,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+7239,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+7240,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+7241,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+7242,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+7243,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+7244,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_h_i d_ready", false,-1);
        tracep->declBit(c+2814,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_h_o d_valid", false,-1);
        tracep->declBus(c+2815,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+2816,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+2817,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+2818,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+2819,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+2820,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+2821,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_h_o d_error", false,-1);
        tracep->declBit(c+2822,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_h_o a_ready", false,-1);
        tracep->declBit(c+12669,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_d_o a_valid", false,-1);
        tracep->declBus(c+12670,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+12671,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+12672,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+12673,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+12674,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+12675,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+12676,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+12677,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_d_o d_ready", false,-1);
        tracep->declBit(c+2823,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_d_i d_valid", false,-1);
        tracep->declBus(c+2824,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+2825,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+2826,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+2827,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+2828,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+2829,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+2830,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_d_i d_error", false,-1);
        tracep->declBit(c+2831,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_d_i a_ready", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+7245,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+2832,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+7246,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+7245,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+2832,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+7246,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+2833,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+7249,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+2834,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+2833,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+7249,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+2834,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d ReqPass", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d RspPass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14700,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d rst_ni", false,-1);
        tracep->declBit(c+7250,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_h_i a_valid", false,-1);
        tracep->declBus(c+7251,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+7252,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+7253,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+7254,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+7255,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+7256,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+7257,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+7258,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_h_i d_ready", false,-1);
        tracep->declBit(c+2836,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_h_o d_valid", false,-1);
        tracep->declBus(c+2837,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+2838,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+2839,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+2840,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+2841,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+2842,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+2843,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_h_o d_error", false,-1);
        tracep->declBit(c+2844,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_h_o a_ready", false,-1);
        tracep->declBit(c+12678,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_d_o a_valid", false,-1);
        tracep->declBus(c+12679,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+12680,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+12681,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+12682,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+12683,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+12684,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+12685,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+12686,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_d_o d_ready", false,-1);
        tracep->declBit(c+2845,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_d_i d_valid", false,-1);
        tracep->declBus(c+2846,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+2847,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+2848,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+2849,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+2850,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+2851,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+2852,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_d_i d_error", false,-1);
        tracep->declBit(c+2853,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_d_i a_ready", false,-1);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15079,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+7259,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+2854,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+7260,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+7259,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+2854,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+7260,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+14684,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+14938,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+2855,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+7263,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+2856,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+2855,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+7263,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d rspfifo rready_i", false,-1);
    }
}

void VAzadi_top_verilator::traceInitSub6(void* userp, VerilatedVcd* tracep) {
    VAzadi_top_verilator__Syms* __restrict vlSymsp = static_cast<VAzadi_top_verilator__Syms*>(userp);
    VAzadi_top_verilator* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declQuad(c+2856,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+14787,"brq_pkg PMP_MAX_REGIONS", false,-1, 31,0);
        tracep->declBus(c+14788,"brq_pkg PMP_CFG_W", false,-1, 31,0);
        tracep->declBus(c+14684,"brq_pkg PMP_I", false,-1, 31,0);
        tracep->declBus(c+14700,"brq_pkg PMP_D", false,-1, 31,0);
        tracep->declBus(c+15495,"brq_pkg CSR_OFF_PMP_CFG", false,-1, 11,0);
        tracep->declBus(c+15496,"brq_pkg CSR_OFF_PMP_ADDR", false,-1, 11,0);
        tracep->declBus(c+14708,"brq_pkg CSR_MSTATUS_MIE_BIT", false,-1, 31,0);
        tracep->declBus(c+14796,"brq_pkg CSR_MSTATUS_MPIE_BIT", false,-1, 31,0);
        tracep->declBus(c+14799,"brq_pkg CSR_MSTATUS_MPP_BIT_LOW", false,-1, 31,0);
        tracep->declBus(c+14951,"brq_pkg CSR_MSTATUS_MPP_BIT_HIGH", false,-1, 31,0);
        tracep->declBus(c+15497,"brq_pkg CSR_MSTATUS_MPRV_BIT", false,-1, 31,0);
        tracep->declBus(c+15498,"brq_pkg CSR_MSTATUS_TW_BIT", false,-1, 31,0);
        tracep->declBus(c+15078,"brq_pkg CSR_MISA_MXL", false,-1, 1,0);
        tracep->declBus(c+14708,"brq_pkg CSR_MSIX_BIT", false,-1, 31,0);
        tracep->declBus(c+14796,"brq_pkg CSR_MTIX_BIT", false,-1, 31,0);
        tracep->declBus(c+14799,"brq_pkg CSR_MEIX_BIT", false,-1, 31,0);
        tracep->declBus(c+14787,"brq_pkg CSR_MFIX_BIT_LOW", false,-1, 31,0);
        tracep->declBus(c+14948,"brq_pkg CSR_MFIX_BIT_HIGH", false,-1, 31,0);
        tracep->declBus(c+15499,"tlul_pkg ArbiterImpl", false,-1, 23,0);
        tracep->declBus(c+14940,"tlul_pkg TL_AW", false,-1, 31,0);
        tracep->declBus(c+14940,"tlul_pkg TL_DW", false,-1, 31,0);
        tracep->declBus(c+15015,"tlul_pkg TL_AIW", false,-1, 31,0);
        tracep->declBus(c+14938,"tlul_pkg TL_DIW", false,-1, 31,0);
        tracep->declBus(c+15010,"tlul_pkg TL_DBW", false,-1, 31,0);
        tracep->declBus(c+14937,"tlul_pkg TL_SZW", false,-1, 31,0);
        tracep->declBit(c+15500,"tlul_pkg TL_H2D_DEFAULT a_valid", false,-1);
        tracep->declBus(c+15501,"tlul_pkg TL_H2D_DEFAULT a_opcode", false,-1, 2,0);
        tracep->declBus(c+15502,"tlul_pkg TL_H2D_DEFAULT a_param", false,-1, 2,0);
        tracep->declBus(c+15503,"tlul_pkg TL_H2D_DEFAULT a_size", false,-1, 1,0);
        tracep->declBus(c+15504,"tlul_pkg TL_H2D_DEFAULT a_source", false,-1, 7,0);
        tracep->declBus(c+15505,"tlul_pkg TL_H2D_DEFAULT a_address", false,-1, 31,0);
        tracep->declBus(c+15506,"tlul_pkg TL_H2D_DEFAULT a_mask", false,-1, 3,0);
        tracep->declBus(c+15507,"tlul_pkg TL_H2D_DEFAULT a_data", false,-1, 31,0);
        tracep->declBit(c+15508,"tlul_pkg TL_H2D_DEFAULT d_ready", false,-1);
        tracep->declBit(c+15509,"tlul_pkg TL_D2H_DEFAULT d_valid", false,-1);
        tracep->declBus(c+15510,"tlul_pkg TL_D2H_DEFAULT d_opcode", false,-1, 2,0);
        tracep->declBus(c+15511,"tlul_pkg TL_D2H_DEFAULT d_param", false,-1, 2,0);
        tracep->declBus(c+15512,"tlul_pkg TL_D2H_DEFAULT d_size", false,-1, 1,0);
        tracep->declBus(c+15513,"tlul_pkg TL_D2H_DEFAULT d_source", false,-1, 7,0);
        tracep->declBus(c+15514,"tlul_pkg TL_D2H_DEFAULT d_sink", false,-1, 0,0);
        tracep->declBus(c+15515,"tlul_pkg TL_D2H_DEFAULT d_data", false,-1, 31,0);
        tracep->declBit(c+15516,"tlul_pkg TL_D2H_DEFAULT d_error", false,-1);
        tracep->declBit(c+15517,"tlul_pkg TL_D2H_DEFAULT a_ready", false,-1);
        tracep->declBus(c+14785,"fpnew_pkg NUM_FP_FORMATS", false,-1, 31,0);
        tracep->declBus(c+14708,"fpnew_pkg FP_FORMAT_BITS", false,-1, 31,0);
        tracep->declBus(c+14920,"fpnew_pkg FP_ENCODINGS(0) exp_bits", false,-1, 31,0);
        tracep->declBus(c+14921,"fpnew_pkg FP_ENCODINGS(0) man_bits", false,-1, 31,0);
        tracep->declBus(c+15518,"fpnew_pkg FP_ENCODINGS(1) exp_bits", false,-1, 31,0);
        tracep->declBus(c+15519,"fpnew_pkg FP_ENCODINGS(1) man_bits", false,-1, 31,0);
        tracep->declBus(c+15520,"fpnew_pkg FP_ENCODINGS(2) exp_bits", false,-1, 31,0);
        tracep->declBus(c+15521,"fpnew_pkg FP_ENCODINGS(2) man_bits", false,-1, 31,0);
        tracep->declBus(c+15520,"fpnew_pkg FP_ENCODINGS(3) exp_bits", false,-1, 31,0);
        tracep->declBus(c+15522,"fpnew_pkg FP_ENCODINGS(3) man_bits", false,-1, 31,0);
        tracep->declBus(c+14920,"fpnew_pkg FP_ENCODINGS(4) exp_bits", false,-1, 31,0);
        tracep->declBus(c+15523,"fpnew_pkg FP_ENCODINGS(4) man_bits", false,-1, 31,0);
        tracep->declBus(c+15524,"fpnew_pkg CPK_FORMATS", false,-1, 0,4);
        tracep->declBus(c+14784,"fpnew_pkg NUM_INT_FORMATS", false,-1, 31,0);
        tracep->declBus(c+14690,"fpnew_pkg INT_FORMAT_BITS", false,-1, 31,0);
        tracep->declBus(c+14784,"fpnew_pkg NUM_OPGROUPS", false,-1, 31,0);
        tracep->declBus(c+14784,"fpnew_pkg OP_BITS", false,-1, 31,0);
        tracep->declBus(c+15525,"fpnew_pkg RV64D Width", false,-1, 31,0);
        tracep->declBit(c+14776,"fpnew_pkg RV64D EnableVectors", false,-1);
        tracep->declBit(c+14777,"fpnew_pkg RV64D EnableNanBox", false,-1);
        tracep->declBus(c+15526,"fpnew_pkg RV64D FpFmtMask", false,-1, 0,4);
        tracep->declBus(c+15527,"fpnew_pkg RV64D IntFmtMask", false,-1, 0,3);
        tracep->declBus(c+15525,"fpnew_pkg RV32D Width", false,-1, 31,0);
        tracep->declBit(c+15528,"fpnew_pkg RV32D EnableVectors", false,-1);
        tracep->declBit(c+14777,"fpnew_pkg RV32D EnableNanBox", false,-1);
        tracep->declBus(c+15526,"fpnew_pkg RV32D FpFmtMask", false,-1, 0,4);
        tracep->declBus(c+14779,"fpnew_pkg RV32D IntFmtMask", false,-1, 0,3);
        tracep->declBus(c+14775,"fpnew_pkg RV32F Width", false,-1, 31,0);
        tracep->declBit(c+14776,"fpnew_pkg RV32F EnableVectors", false,-1);
        tracep->declBit(c+14777,"fpnew_pkg RV32F EnableNanBox", false,-1);
        tracep->declBus(c+14778,"fpnew_pkg RV32F FpFmtMask", false,-1, 0,4);
        tracep->declBus(c+14779,"fpnew_pkg RV32F IntFmtMask", false,-1, 0,3);
        tracep->declBus(c+15525,"fpnew_pkg RV64D_Xsflt Width", false,-1, 31,0);
        tracep->declBit(c+15528,"fpnew_pkg RV64D_Xsflt EnableVectors", false,-1);
        tracep->declBit(c+14777,"fpnew_pkg RV64D_Xsflt EnableNanBox", false,-1);
        tracep->declBus(c+15529,"fpnew_pkg RV64D_Xsflt FpFmtMask", false,-1, 0,4);
        tracep->declBus(c+15530,"fpnew_pkg RV64D_Xsflt IntFmtMask", false,-1, 0,3);
        tracep->declBus(c+14775,"fpnew_pkg RV32F_Xsflt Width", false,-1, 31,0);
        tracep->declBit(c+15528,"fpnew_pkg RV32F_Xsflt EnableVectors", false,-1);
        tracep->declBit(c+14777,"fpnew_pkg RV32F_Xsflt EnableNanBox", false,-1);
        tracep->declBus(c+15531,"fpnew_pkg RV32F_Xsflt FpFmtMask", false,-1, 0,4);
        tracep->declBus(c+15532,"fpnew_pkg RV32F_Xsflt IntFmtMask", false,-1, 0,3);
        tracep->declBus(c+14775,"fpnew_pkg RV32F_Xf16alt_Xfvec Width", false,-1, 31,0);
        tracep->declBit(c+15528,"fpnew_pkg RV32F_Xf16alt_Xfvec EnableVectors", false,-1);
        tracep->declBit(c+14777,"fpnew_pkg RV32F_Xf16alt_Xfvec EnableNanBox", false,-1);
        tracep->declBus(c+15533,"fpnew_pkg RV32F_Xf16alt_Xfvec FpFmtMask", false,-1, 0,4);
        tracep->declBus(c+15534,"fpnew_pkg RV32F_Xf16alt_Xfvec IntFmtMask", false,-1, 0,3);
        tracep->declBus(c+14693,"fpnew_pkg DEFAULT_NOREGS PipeRegs(0)(0)", false,-1, 31,0);
        tracep->declBus(c+14693,"fpnew_pkg DEFAULT_NOREGS PipeRegs(0)(1)", false,-1, 31,0);
        tracep->declBus(c+14693,"fpnew_pkg DEFAULT_NOREGS PipeRegs(0)(2)", false,-1, 31,0);
        tracep->declBus(c+14693,"fpnew_pkg DEFAULT_NOREGS PipeRegs(0)(3)", false,-1, 31,0);
        tracep->declBus(c+14693,"fpnew_pkg DEFAULT_NOREGS PipeRegs(0)(4)", false,-1, 31,0);
        tracep->declBus(c+14693,"fpnew_pkg DEFAULT_NOREGS PipeRegs(1)(0)", false,-1, 31,0);
        tracep->declBus(c+14693,"fpnew_pkg DEFAULT_NOREGS PipeRegs(1)(1)", false,-1, 31,0);
        tracep->declBus(c+14693,"fpnew_pkg DEFAULT_NOREGS PipeRegs(1)(2)", false,-1, 31,0);
        tracep->declBus(c+14693,"fpnew_pkg DEFAULT_NOREGS PipeRegs(1)(3)", false,-1, 31,0);
        tracep->declBus(c+14693,"fpnew_pkg DEFAULT_NOREGS PipeRegs(1)(4)", false,-1, 31,0);
        tracep->declBus(c+14693,"fpnew_pkg DEFAULT_NOREGS PipeRegs(2)(0)", false,-1, 31,0);
        tracep->declBus(c+14693,"fpnew_pkg DEFAULT_NOREGS PipeRegs(2)(1)", false,-1, 31,0);
        tracep->declBus(c+14693,"fpnew_pkg DEFAULT_NOREGS PipeRegs(2)(2)", false,-1, 31,0);
        tracep->declBus(c+14693,"fpnew_pkg DEFAULT_NOREGS PipeRegs(2)(3)", false,-1, 31,0);
        tracep->declBus(c+14693,"fpnew_pkg DEFAULT_NOREGS PipeRegs(2)(4)", false,-1, 31,0);
        tracep->declBus(c+14693,"fpnew_pkg DEFAULT_NOREGS PipeRegs(3)(0)", false,-1, 31,0);
        tracep->declBus(c+14693,"fpnew_pkg DEFAULT_NOREGS PipeRegs(3)(1)", false,-1, 31,0);
        tracep->declBus(c+14693,"fpnew_pkg DEFAULT_NOREGS PipeRegs(3)(2)", false,-1, 31,0);
        tracep->declBus(c+14693,"fpnew_pkg DEFAULT_NOREGS PipeRegs(3)(3)", false,-1, 31,0);
        tracep->declBus(c+14693,"fpnew_pkg DEFAULT_NOREGS PipeRegs(3)(4)", false,-1, 31,0);
        tracep->declBus(c+14780,"fpnew_pkg DEFAULT_NOREGS UnitTypes(0)(0)", false,-1, 1,0);
        tracep->declBus(c+14780,"fpnew_pkg DEFAULT_NOREGS UnitTypes(0)(1)", false,-1, 1,0);
        tracep->declBus(c+14780,"fpnew_pkg DEFAULT_NOREGS UnitTypes(0)(2)", false,-1, 1,0);
        tracep->declBus(c+14780,"fpnew_pkg DEFAULT_NOREGS UnitTypes(0)(3)", false,-1, 1,0);
        tracep->declBus(c+14780,"fpnew_pkg DEFAULT_NOREGS UnitTypes(0)(4)", false,-1, 1,0);
        tracep->declBus(c+14781,"fpnew_pkg DEFAULT_NOREGS UnitTypes(1)(0)", false,-1, 1,0);
        tracep->declBus(c+14781,"fpnew_pkg DEFAULT_NOREGS UnitTypes(1)(1)", false,-1, 1,0);
        tracep->declBus(c+14781,"fpnew_pkg DEFAULT_NOREGS UnitTypes(1)(2)", false,-1, 1,0);
        tracep->declBus(c+14781,"fpnew_pkg DEFAULT_NOREGS UnitTypes(1)(3)", false,-1, 1,0);
        tracep->declBus(c+14781,"fpnew_pkg DEFAULT_NOREGS UnitTypes(1)(4)", false,-1, 1,0);
        tracep->declBus(c+14780,"fpnew_pkg DEFAULT_NOREGS UnitTypes(2)(0)", false,-1, 1,0);
        tracep->declBus(c+14780,"fpnew_pkg DEFAULT_NOREGS UnitTypes(2)(1)", false,-1, 1,0);
        tracep->declBus(c+14780,"fpnew_pkg DEFAULT_NOREGS UnitTypes(2)(2)", false,-1, 1,0);
        tracep->declBus(c+14780,"fpnew_pkg DEFAULT_NOREGS UnitTypes(2)(3)", false,-1, 1,0);
        tracep->declBus(c+14780,"fpnew_pkg DEFAULT_NOREGS UnitTypes(2)(4)", false,-1, 1,0);
        tracep->declBus(c+14781,"fpnew_pkg DEFAULT_NOREGS UnitTypes(3)(0)", false,-1, 1,0);
        tracep->declBus(c+14781,"fpnew_pkg DEFAULT_NOREGS UnitTypes(3)(1)", false,-1, 1,0);
        tracep->declBus(c+14781,"fpnew_pkg DEFAULT_NOREGS UnitTypes(3)(2)", false,-1, 1,0);
        tracep->declBus(c+14781,"fpnew_pkg DEFAULT_NOREGS UnitTypes(3)(3)", false,-1, 1,0);
        tracep->declBus(c+14781,"fpnew_pkg DEFAULT_NOREGS UnitTypes(3)(4)", false,-1, 1,0);
        tracep->declBus(c+14782,"fpnew_pkg DEFAULT_NOREGS PipeConfig", false,-1, 1,0);
        tracep->declBus(c+14807,"fpnew_pkg DEFAULT_SNITCH PipeRegs(0)(0)", false,-1, 31,0);
        tracep->declBus(c+14693,"fpnew_pkg DEFAULT_SNITCH PipeRegs(0)(1)", false,-1, 31,0);
        tracep->declBus(c+14693,"fpnew_pkg DEFAULT_SNITCH PipeRegs(0)(2)", false,-1, 31,0);
        tracep->declBus(c+14693,"fpnew_pkg DEFAULT_SNITCH PipeRegs(0)(3)", false,-1, 31,0);
        tracep->declBus(c+14693,"fpnew_pkg DEFAULT_SNITCH PipeRegs(0)(4)", false,-1, 31,0);
        tracep->declBus(c+14807,"fpnew_pkg DEFAULT_SNITCH PipeRegs(1)(0)", false,-1, 31,0);
        tracep->declBus(c+14693,"fpnew_pkg DEFAULT_SNITCH PipeRegs(1)(1)", false,-1, 31,0);
        tracep->declBus(c+14693,"fpnew_pkg DEFAULT_SNITCH PipeRegs(1)(2)", false,-1, 31,0);
        tracep->declBus(c+14693,"fpnew_pkg DEFAULT_SNITCH PipeRegs(1)(3)", false,-1, 31,0);
        tracep->declBus(c+14693,"fpnew_pkg DEFAULT_SNITCH PipeRegs(1)(4)", false,-1, 31,0);
        tracep->declBus(c+14807,"fpnew_pkg DEFAULT_SNITCH PipeRegs(2)(0)", false,-1, 31,0);
        tracep->declBus(c+14693,"fpnew_pkg DEFAULT_SNITCH PipeRegs(2)(1)", false,-1, 31,0);
        tracep->declBus(c+14693,"fpnew_pkg DEFAULT_SNITCH PipeRegs(2)(2)", false,-1, 31,0);
        tracep->declBus(c+14693,"fpnew_pkg DEFAULT_SNITCH PipeRegs(2)(3)", false,-1, 31,0);
        tracep->declBus(c+14693,"fpnew_pkg DEFAULT_SNITCH PipeRegs(2)(4)", false,-1, 31,0);
        tracep->declBus(c+14807,"fpnew_pkg DEFAULT_SNITCH PipeRegs(3)(0)", false,-1, 31,0);
        tracep->declBus(c+14693,"fpnew_pkg DEFAULT_SNITCH PipeRegs(3)(1)", false,-1, 31,0);
        tracep->declBus(c+14693,"fpnew_pkg DEFAULT_SNITCH PipeRegs(3)(2)", false,-1, 31,0);
        tracep->declBus(c+14693,"fpnew_pkg DEFAULT_SNITCH PipeRegs(3)(3)", false,-1, 31,0);
        tracep->declBus(c+14693,"fpnew_pkg DEFAULT_SNITCH PipeRegs(3)(4)", false,-1, 31,0);
        tracep->declBus(c+14780,"fpnew_pkg DEFAULT_SNITCH UnitTypes(0)(0)", false,-1, 1,0);
        tracep->declBus(c+14780,"fpnew_pkg DEFAULT_SNITCH UnitTypes(0)(1)", false,-1, 1,0);
        tracep->declBus(c+14780,"fpnew_pkg DEFAULT_SNITCH UnitTypes(0)(2)", false,-1, 1,0);
        tracep->declBus(c+14780,"fpnew_pkg DEFAULT_SNITCH UnitTypes(0)(3)", false,-1, 1,0);
        tracep->declBus(c+14780,"fpnew_pkg DEFAULT_SNITCH UnitTypes(0)(4)", false,-1, 1,0);
        tracep->declBus(c+15535,"fpnew_pkg DEFAULT_SNITCH UnitTypes(1)(0)", false,-1, 1,0);
        tracep->declBus(c+15535,"fpnew_pkg DEFAULT_SNITCH UnitTypes(1)(1)", false,-1, 1,0);
        tracep->declBus(c+15535,"fpnew_pkg DEFAULT_SNITCH UnitTypes(1)(2)", false,-1, 1,0);
        tracep->declBus(c+15535,"fpnew_pkg DEFAULT_SNITCH UnitTypes(1)(3)", false,-1, 1,0);
        tracep->declBus(c+15535,"fpnew_pkg DEFAULT_SNITCH UnitTypes(1)(4)", false,-1, 1,0);
        tracep->declBus(c+14780,"fpnew_pkg DEFAULT_SNITCH UnitTypes(2)(0)", false,-1, 1,0);
        tracep->declBus(c+14780,"fpnew_pkg DEFAULT_SNITCH UnitTypes(2)(1)", false,-1, 1,0);
        tracep->declBus(c+14780,"fpnew_pkg DEFAULT_SNITCH UnitTypes(2)(2)", false,-1, 1,0);
        tracep->declBus(c+14780,"fpnew_pkg DEFAULT_SNITCH UnitTypes(2)(3)", false,-1, 1,0);
        tracep->declBus(c+14780,"fpnew_pkg DEFAULT_SNITCH UnitTypes(2)(4)", false,-1, 1,0);
        tracep->declBus(c+14781,"fpnew_pkg DEFAULT_SNITCH UnitTypes(3)(0)", false,-1, 1,0);
        tracep->declBus(c+14781,"fpnew_pkg DEFAULT_SNITCH UnitTypes(3)(1)", false,-1, 1,0);
        tracep->declBus(c+14781,"fpnew_pkg DEFAULT_SNITCH UnitTypes(3)(2)", false,-1, 1,0);
        tracep->declBus(c+14781,"fpnew_pkg DEFAULT_SNITCH UnitTypes(3)(3)", false,-1, 1,0);
        tracep->declBus(c+14781,"fpnew_pkg DEFAULT_SNITCH UnitTypes(3)(4)", false,-1, 1,0);
        tracep->declBus(c+14782,"fpnew_pkg DEFAULT_SNITCH PipeConfig", false,-1, 1,0);
        tracep->declBit(c+14640,"fpnew_pkg DONT_CARE", false,-1);
    }
}

void VAzadi_top_verilator::traceRegister(VerilatedVcd* tracep) {
    // Body
    {
        tracep->addFullCb(&traceFullTop0, __VlSymsp);
        tracep->addChgCb(&traceChgTop0, __VlSymsp);
        tracep->addCleanupCb(&traceCleanup, __VlSymsp);
    }
}

void VAzadi_top_verilator::traceFullTop0(void* userp, VerilatedVcd* tracep) {
    VAzadi_top_verilator__Syms* __restrict vlSymsp = static_cast<VAzadi_top_verilator__Syms*>(userp);
    VAzadi_top_verilator* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    {
        vlTOPp->traceFullSub0(userp, tracep);
        vlTOPp->traceFullSub1(userp, tracep);
        vlTOPp->traceFullSub2(userp, tracep);
        vlTOPp->traceFullSub3(userp, tracep);
        vlTOPp->traceFullSub4(userp, tracep);
    }
}

void VAzadi_top_verilator::traceFullSub0(void* userp, VerilatedVcd* tracep) {
    VAzadi_top_verilator__Syms* __restrict vlSymsp = static_cast<VAzadi_top_verilator__Syms*>(userp);
    VAzadi_top_verilator* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    vluint32_t* const oldp = tracep->oldp(vlSymsp->__Vm_baseCode);
    if (false && oldp) {}  // Prevent unused
    // Variables
    // Begin mtask footprint all: 
    WData/*95:0*/ __Vtemp3071[3];
    WData/*95:0*/ __Vtemp3087[3];
    WData/*95:0*/ __Vtemp3103[3];
    WData/*95:0*/ __Vtemp3119[3];
    WData/*95:0*/ __Vtemp3135[3];
    WData/*95:0*/ __Vtemp3151[3];
    WData/*95:0*/ __Vtemp3167[3];
    WData/*95:0*/ __Vtemp3183[3];
    WData/*95:0*/ __Vtemp3199[3];
    WData/*95:0*/ __Vtemp3215[3];
    // Body
    {
        tracep->fullCData(oldp+1,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_dst_fmt),3);
        tracep->fullQData(oldp+2,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_pmp_addr[0]),34);
        tracep->fullQData(oldp+4,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_pmp_addr[1]),34);
        tracep->fullBit(oldp+6,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_pmp_cfg
                                       [0U] >> 5U))));
        tracep->fullCData(oldp+7,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_pmp_cfg
                                         [0U] >> 3U))),2);
        tracep->fullBit(oldp+8,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_pmp_cfg
                                       [0U] >> 2U))));
        tracep->fullBit(oldp+9,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_pmp_cfg
                                       [0U] >> 1U))));
        tracep->fullBit(oldp+10,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_pmp_cfg
                                  [0U])));
        tracep->fullBit(oldp+11,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_pmp_cfg
                                        [1U] >> 5U))));
        tracep->fullCData(oldp+12,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_pmp_cfg
                                          [1U] >> 3U))),2);
        tracep->fullBit(oldp+13,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_pmp_cfg
                                        [1U] >> 2U))));
        tracep->fullBit(oldp+14,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_pmp_cfg
                                        [1U] >> 1U))));
        tracep->fullBit(oldp+15,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_pmp_cfg
                                  [1U])));
        tracep->fullBit(oldp+16,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__pmp_req_err[0]));
        tracep->fullBit(oldp+17,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__pmp_req_err[1]));
        tracep->fullQData(oldp+18,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__g_no_pmp__DOT__unused_csr_pmp_addr[0]),34);
        tracep->fullQData(oldp+20,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__g_no_pmp__DOT__unused_csr_pmp_addr[1]),34);
        tracep->fullBit(oldp+22,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__g_no_pmp__DOT__unused_csr_pmp_cfg
                                        [0U] >> 5U))));
        tracep->fullCData(oldp+23,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__g_no_pmp__DOT__unused_csr_pmp_cfg
                                          [0U] >> 3U))),2);
        tracep->fullBit(oldp+24,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__g_no_pmp__DOT__unused_csr_pmp_cfg
                                        [0U] >> 2U))));
        tracep->fullBit(oldp+25,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__g_no_pmp__DOT__unused_csr_pmp_cfg
                                        [0U] >> 1U))));
        tracep->fullBit(oldp+26,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__g_no_pmp__DOT__unused_csr_pmp_cfg
                                  [0U])));
        tracep->fullBit(oldp+27,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__g_no_pmp__DOT__unused_csr_pmp_cfg
                                        [1U] >> 5U))));
        tracep->fullCData(oldp+28,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__g_no_pmp__DOT__unused_csr_pmp_cfg
                                          [1U] >> 3U))),2);
        tracep->fullBit(oldp+29,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__g_no_pmp__DOT__unused_csr_pmp_cfg
                                        [1U] >> 2U))));
        tracep->fullBit(oldp+30,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__g_no_pmp__DOT__unused_csr_pmp_cfg
                                        [1U] >> 1U))));
        tracep->fullBit(oldp+31,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__g_no_pmp__DOT__unused_csr_pmp_cfg
                                  [1U])));
        tracep->fullBit(oldp+32,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__pmp_req_err
                                 [0U]));
        tracep->fullBit(oldp+33,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__stall_alu));
        tracep->fullIData(oldp+34,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_imd_val_d[0]),32);
        tracep->fullIData(oldp+35,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_imd_val_d[1]),32);
        tracep->fullIData(oldp+36,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT____Vcellout__alu_i__imd_val_d_o[0]),32);
        tracep->fullIData(oldp+37,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT____Vcellout__alu_i__imd_val_d_o[1]),32);
        tracep->fullIData(oldp+38,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_i__DOT__bfp_mask_rev),32);
        tracep->fullBit(oldp+39,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__pmp_req_err
                                 [1U]));
        tracep->fullIData(oldp+40,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[0]),32);
        tracep->fullIData(oldp+41,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[1]),32);
        tracep->fullIData(oldp+42,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[2]),32);
        tracep->fullIData(oldp+43,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[3]),32);
        tracep->fullIData(oldp+44,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[4]),32);
        tracep->fullIData(oldp+45,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[5]),32);
        tracep->fullIData(oldp+46,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[6]),32);
        tracep->fullIData(oldp+47,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[7]),32);
        tracep->fullIData(oldp+48,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[8]),32);
        tracep->fullIData(oldp+49,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[9]),32);
        tracep->fullIData(oldp+50,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[10]),32);
        tracep->fullIData(oldp+51,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[11]),32);
        tracep->fullIData(oldp+52,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[12]),32);
        tracep->fullIData(oldp+53,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[13]),32);
        tracep->fullIData(oldp+54,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[14]),32);
        tracep->fullIData(oldp+55,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[15]),32);
        tracep->fullCData(oldp+56,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[0]),8);
        tracep->fullCData(oldp+57,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[1]),8);
        tracep->fullCData(oldp+58,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[2]),8);
        tracep->fullCData(oldp+59,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[3]),8);
        tracep->fullCData(oldp+60,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[4]),8);
        tracep->fullCData(oldp+61,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[5]),8);
        tracep->fullCData(oldp+62,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[6]),8);
        tracep->fullCData(oldp+63,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[7]),8);
        tracep->fullCData(oldp+64,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[8]),8);
        tracep->fullCData(oldp+65,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[9]),8);
        tracep->fullCData(oldp+66,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[10]),8);
        tracep->fullCData(oldp+67,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[11]),8);
        tracep->fullCData(oldp+68,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[12]),8);
        tracep->fullCData(oldp+69,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[13]),8);
        tracep->fullCData(oldp+70,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[14]),8);
        tracep->fullCData(oldp+71,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[15]),8);
        tracep->fullIData(oldp+72,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[0]),32);
        tracep->fullIData(oldp+73,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[1]),32);
        tracep->fullIData(oldp+74,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[2]),32);
        tracep->fullIData(oldp+75,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[3]),32);
        tracep->fullIData(oldp+76,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[4]),32);
        tracep->fullIData(oldp+77,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[5]),32);
        tracep->fullIData(oldp+78,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[6]),32);
        tracep->fullIData(oldp+79,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[7]),32);
        tracep->fullIData(oldp+80,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[8]),32);
        tracep->fullIData(oldp+81,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[9]),32);
        tracep->fullIData(oldp+82,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[10]),32);
        tracep->fullIData(oldp+83,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[11]),32);
        tracep->fullIData(oldp+84,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[12]),32);
        tracep->fullIData(oldp+85,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[13]),32);
        tracep->fullIData(oldp+86,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[14]),32);
        tracep->fullIData(oldp+87,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[15]),32);
        tracep->fullIData(oldp+88,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[16]),32);
        tracep->fullIData(oldp+89,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[17]),32);
        tracep->fullIData(oldp+90,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[18]),32);
        tracep->fullIData(oldp+91,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[19]),32);
        tracep->fullIData(oldp+92,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[20]),32);
        tracep->fullIData(oldp+93,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[21]),32);
        tracep->fullIData(oldp+94,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[22]),32);
        tracep->fullIData(oldp+95,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[23]),32);
        tracep->fullIData(oldp+96,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[24]),32);
        tracep->fullIData(oldp+97,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[25]),32);
        tracep->fullIData(oldp+98,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[26]),32);
        tracep->fullIData(oldp+99,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[27]),32);
        tracep->fullIData(oldp+100,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[28]),32);
        tracep->fullIData(oldp+101,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[29]),32);
        tracep->fullIData(oldp+102,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[30]),32);
        tracep->fullIData(oldp+103,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[31]),32);
        tracep->fullCData(oldp+104,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__cpuctrl_d) 
                                           >> 3U))),3);
        tracep->fullBit(oldp+105,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__cpuctrl_d) 
                                         >> 2U))));
        tracep->fullBit(oldp+106,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__cpuctrl_d) 
                                         >> 1U))));
        tracep->fullBit(oldp+107,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__cpuctrl_d))));
        tracep->fullCData(oldp+108,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__cpuctrl_d),6);
        tracep->fullCData(oldp+109,((3U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut))),2);
        tracep->fullCData(oldp+110,((3U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut) 
                                           >> 2U))),2);
        tracep->fullCData(oldp+111,((3U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut) 
                                           >> 4U))),2);
        tracep->fullCData(oldp+112,((3U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut) 
                                           >> 6U))),2);
        tracep->fullCData(oldp+113,((3U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut))),2);
        tracep->fullCData(oldp+114,((3U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut) 
                                           >> 2U))),2);
        tracep->fullCData(oldp+115,((3U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut) 
                                           >> 4U))),2);
        tracep->fullCData(oldp+116,((3U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut) 
                                           >> 6U))),2);
        tracep->fullCData(oldp+117,((7U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut))),3);
        tracep->fullCData(oldp+118,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut) 
                                           >> 3U))),3);
        tracep->fullCData(oldp+119,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut) 
                                           >> 6U))),3);
        tracep->fullCData(oldp+120,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut) 
                                           >> 9U))),3);
        tracep->fullCData(oldp+121,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut) 
                                           >> 0xcU))),3);
        tracep->fullCData(oldp+122,((7U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut))),3);
        tracep->fullCData(oldp+123,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut) 
                                           >> 3U))),3);
        tracep->fullCData(oldp+124,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut) 
                                           >> 6U))),3);
        tracep->fullCData(oldp+125,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut) 
                                           >> 9U))),3);
        tracep->fullCData(oldp+126,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut) 
                                           >> 0xcU))),3);
        tracep->fullIData(oldp+127,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__slice_vec_class_result),32);
        tracep->fullCData(oldp+128,((0x3fU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[0U])),6);
        tracep->fullCData(oldp+129,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[1U] 
                                               << 0x1aU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[0U] 
                                                 >> 6U)))),6);
        tracep->fullCData(oldp+130,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[1U] 
                                               << 0x14U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[0U] 
                                                 >> 0xcU)))),6);
        tracep->fullCData(oldp+131,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[1U] 
                                               << 0xeU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[0U] 
                                                 >> 0x12U)))),6);
        tracep->fullCData(oldp+132,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[1U] 
                                               << 8U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[0U] 
                                                 >> 0x18U)))),6);
        tracep->fullCData(oldp+133,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[1U] 
                                               << 2U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[0U] 
                                                 >> 0x1eU)))),6);
        tracep->fullCData(oldp+134,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[2U] 
                                               << 0x1cU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[1U] 
                                                 >> 4U)))),6);
        tracep->fullCData(oldp+135,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[2U] 
                                               << 0x16U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[1U] 
                                                 >> 0xaU)))),6);
        tracep->fullCData(oldp+136,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[2U] 
                                               << 0x10U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[1U] 
                                                 >> 0x10U)))),6);
        tracep->fullCData(oldp+137,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[2U] 
                                               << 0xaU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[1U] 
                                                 >> 0x16U)))),6);
        tracep->fullCData(oldp+138,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[2U] 
                                               << 4U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[1U] 
                                                 >> 0x1cU)))),6);
        tracep->fullCData(oldp+139,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[3U] 
                                               << 0x1eU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[2U] 
                                                 >> 2U)))),6);
        tracep->fullCData(oldp+140,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[3U] 
                                               << 0x18U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[2U] 
                                                 >> 8U)))),6);
        tracep->fullCData(oldp+141,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[3U] 
                                               << 0x12U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[2U] 
                                                 >> 0xeU)))),6);
        tracep->fullCData(oldp+142,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[3U] 
                                               << 0xcU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[2U] 
                                                 >> 0x14U)))),6);
        tracep->fullCData(oldp+143,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[3U] 
                                               << 6U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[2U] 
                                                 >> 0x1aU)))),6);
        tracep->fullCData(oldp+144,((0x3fU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[3U])),6);
        tracep->fullCData(oldp+145,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[4U] 
                                               << 0x1aU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[3U] 
                                                 >> 6U)))),6);
        tracep->fullCData(oldp+146,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[4U] 
                                               << 0x14U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[3U] 
                                                 >> 0xcU)))),6);
        tracep->fullCData(oldp+147,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[4U] 
                                               << 0xeU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[3U] 
                                                 >> 0x12U)))),6);
        tracep->fullCData(oldp+148,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[4U] 
                                               << 8U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[3U] 
                                                 >> 0x18U)))),6);
        tracep->fullCData(oldp+149,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[4U] 
                                               << 2U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[3U] 
                                                 >> 0x1eU)))),6);
        tracep->fullCData(oldp+150,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[5U] 
                                               << 0x1cU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[4U] 
                                                 >> 4U)))),6);
        tracep->fullCData(oldp+151,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[5U] 
                                               << 0x16U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[4U] 
                                                 >> 0xaU)))),6);
        tracep->fullCData(oldp+152,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[5U] 
                                               << 0x10U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[4U] 
                                                 >> 0x10U)))),6);
        tracep->fullCData(oldp+153,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[5U] 
                                               << 0xaU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[4U] 
                                                 >> 0x16U)))),6);
        tracep->fullCData(oldp+154,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[5U] 
                                               << 4U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[4U] 
                                                 >> 0x1cU)))),6);
        tracep->fullCData(oldp+155,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[6U] 
                                               << 0x1eU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[5U] 
                                                 >> 2U)))),6);
        tracep->fullCData(oldp+156,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[6U] 
                                               << 0x18U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[5U] 
                                                 >> 8U)))),6);
        tracep->fullCData(oldp+157,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[6U] 
                                               << 0x12U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[5U] 
                                                 >> 0xeU)))),6);
        tracep->fullCData(oldp+158,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[6U] 
                                               << 0xcU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[5U] 
                                                 >> 0x14U)))),6);
        tracep->fullCData(oldp+159,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[6U] 
                                               << 6U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[5U] 
                                                 >> 0x1aU)))),6);
        tracep->fullCData(oldp+160,((0x3fU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[6U])),6);
        tracep->fullCData(oldp+161,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[7U] 
                                               << 0x1aU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[6U] 
                                                 >> 6U)))),6);
        tracep->fullCData(oldp+162,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[7U] 
                                               << 0x14U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[6U] 
                                                 >> 0xcU)))),6);
        tracep->fullCData(oldp+163,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[7U] 
                                               << 0xeU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[6U] 
                                                 >> 0x12U)))),6);
        tracep->fullCData(oldp+164,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[7U] 
                                               << 8U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[6U] 
                                                 >> 0x18U)))),6);
        tracep->fullCData(oldp+165,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[7U] 
                                               << 2U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[6U] 
                                                 >> 0x1eU)))),6);
        tracep->fullCData(oldp+166,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[8U] 
                                               << 0x1cU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[7U] 
                                                 >> 4U)))),6);
        tracep->fullCData(oldp+167,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[8U] 
                                               << 0x16U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[7U] 
                                                 >> 0xaU)))),6);
        tracep->fullCData(oldp+168,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[8U] 
                                               << 0x10U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[7U] 
                                                 >> 0x10U)))),6);
        tracep->fullCData(oldp+169,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[8U] 
                                               << 0xaU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[7U] 
                                                 >> 0x16U)))),6);
        tracep->fullCData(oldp+170,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[8U] 
                                               << 4U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[7U] 
                                                 >> 0x1cU)))),6);
        tracep->fullCData(oldp+171,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[9U] 
                                               << 0x1eU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[8U] 
                                                 >> 2U)))),6);
        tracep->fullCData(oldp+172,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[9U] 
                                               << 0x18U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[8U] 
                                                 >> 8U)))),6);
        tracep->fullCData(oldp+173,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[9U] 
                                               << 0x12U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[8U] 
                                                 >> 0xeU)))),6);
        tracep->fullCData(oldp+174,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[9U] 
                                               << 0xcU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[8U] 
                                                 >> 0x14U)))),6);
        tracep->fullCData(oldp+175,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[9U] 
                                               << 6U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[8U] 
                                                 >> 0x1aU)))),6);
        tracep->fullCData(oldp+176,((0x3fU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[9U])),6);
        tracep->fullCData(oldp+177,((0x3fU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[9U] 
                                              >> 6U))),6);
        tracep->fullCData(oldp+178,((0x3fU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[9U] 
                                              >> 0xcU))),6);
        tracep->fullCData(oldp+179,((7U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut))),3);
        tracep->fullCData(oldp+180,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut) 
                                           >> 3U))),3);
        tracep->fullCData(oldp+181,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut) 
                                           >> 6U))),3);
        tracep->fullCData(oldp+182,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut) 
                                           >> 9U))),3);
        tracep->fullCData(oldp+183,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut) 
                                           >> 0xcU))),3);
        tracep->fullCData(oldp+184,((7U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut))),3);
        tracep->fullCData(oldp+185,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut) 
                                           >> 3U))),3);
        tracep->fullCData(oldp+186,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut) 
                                           >> 6U))),3);
        tracep->fullCData(oldp+187,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut) 
                                           >> 9U))),3);
        tracep->fullCData(oldp+188,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut) 
                                           >> 0xcU))),3);
        tracep->fullCData(oldp+189,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_dst_fmt),5);
        tracep->fullIData(oldp+190,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__ifmt_slice_result[0U]),32);
        tracep->fullIData(oldp+191,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__ifmt_slice_result[1U]),32);
        tracep->fullIData(oldp+192,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__ifmt_slice_result[2U]),32);
        tracep->fullIData(oldp+193,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__ifmt_slice_result[3U]),32);
        tracep->fullCData(oldp+194,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_dst_fmt),3);
        tracep->fullCData(oldp+195,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_dst_fmt),5);
        tracep->fullCData(oldp+196,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__divsqrt_fmt),2);
        tracep->fullCData(oldp+197,((0x3fU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[0U])),6);
        tracep->fullCData(oldp+198,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[1U] 
                                               << 0x1aU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[0U] 
                                                 >> 6U)))),6);
        tracep->fullCData(oldp+199,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[1U] 
                                               << 0x14U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[0U] 
                                                 >> 0xcU)))),6);
        tracep->fullCData(oldp+200,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[1U] 
                                               << 0xeU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[0U] 
                                                 >> 0x12U)))),6);
        tracep->fullCData(oldp+201,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[1U] 
                                               << 8U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[0U] 
                                                 >> 0x18U)))),6);
        tracep->fullCData(oldp+202,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[1U] 
                                               << 2U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[0U] 
                                                 >> 0x1eU)))),6);
        tracep->fullCData(oldp+203,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[2U] 
                                               << 0x1cU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[1U] 
                                                 >> 4U)))),6);
        tracep->fullCData(oldp+204,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[2U] 
                                               << 0x16U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[1U] 
                                                 >> 0xaU)))),6);
        tracep->fullCData(oldp+205,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[2U] 
                                               << 0x10U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[1U] 
                                                 >> 0x10U)))),6);
        tracep->fullCData(oldp+206,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[2U] 
                                               << 0xaU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[1U] 
                                                 >> 0x16U)))),6);
        tracep->fullCData(oldp+207,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[2U] 
                                               << 4U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[1U] 
                                                 >> 0x1cU)))),6);
        tracep->fullCData(oldp+208,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[3U] 
                                               << 0x1eU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[2U] 
                                                 >> 2U)))),6);
        tracep->fullCData(oldp+209,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[3U] 
                                               << 0x18U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[2U] 
                                                 >> 8U)))),6);
        tracep->fullCData(oldp+210,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[3U] 
                                               << 0x12U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[2U] 
                                                 >> 0xeU)))),6);
        tracep->fullCData(oldp+211,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[3U] 
                                               << 0xcU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[2U] 
                                                 >> 0x14U)))),6);
        tracep->fullCData(oldp+212,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[3U] 
                                               << 6U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[2U] 
                                                 >> 0x1aU)))),6);
        tracep->fullCData(oldp+213,((0x3fU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[3U])),6);
        tracep->fullCData(oldp+214,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[4U] 
                                               << 0x1aU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[3U] 
                                                 >> 6U)))),6);
        tracep->fullCData(oldp+215,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[4U] 
                                               << 0x14U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[3U] 
                                                 >> 0xcU)))),6);
        tracep->fullCData(oldp+216,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[4U] 
                                               << 0xeU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[3U] 
                                                 >> 0x12U)))),6);
        tracep->fullCData(oldp+217,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[4U] 
                                               << 8U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[3U] 
                                                 >> 0x18U)))),6);
        tracep->fullCData(oldp+218,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[4U] 
                                               << 2U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[3U] 
                                                 >> 0x1eU)))),6);
        tracep->fullCData(oldp+219,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[5U] 
                                               << 0x1cU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[4U] 
                                                 >> 4U)))),6);
        tracep->fullCData(oldp+220,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[5U] 
                                               << 0x16U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[4U] 
                                                 >> 0xaU)))),6);
        tracep->fullCData(oldp+221,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[5U] 
                                               << 0x10U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[4U] 
                                                 >> 0x10U)))),6);
        tracep->fullCData(oldp+222,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[5U] 
                                               << 0xaU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[4U] 
                                                 >> 0x16U)))),6);
        tracep->fullCData(oldp+223,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[5U] 
                                               << 4U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[4U] 
                                                 >> 0x1cU)))),6);
        tracep->fullCData(oldp+224,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[6U] 
                                               << 0x1eU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[5U] 
                                                 >> 2U)))),6);
        tracep->fullCData(oldp+225,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[6U] 
                                               << 0x18U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[5U] 
                                                 >> 8U)))),6);
        tracep->fullCData(oldp+226,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[6U] 
                                               << 0x12U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[5U] 
                                                 >> 0xeU)))),6);
        tracep->fullCData(oldp+227,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[6U] 
                                               << 0xcU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[5U] 
                                                 >> 0x14U)))),6);
        tracep->fullCData(oldp+228,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[6U] 
                                               << 6U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[5U] 
                                                 >> 0x1aU)))),6);
        tracep->fullCData(oldp+229,((0x3fU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[6U])),6);
        tracep->fullCData(oldp+230,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[7U] 
                                               << 0x1aU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[6U] 
                                                 >> 6U)))),6);
        tracep->fullCData(oldp+231,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[7U] 
                                               << 0x14U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[6U] 
                                                 >> 0xcU)))),6);
        tracep->fullCData(oldp+232,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[7U] 
                                               << 0xeU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[6U] 
                                                 >> 0x12U)))),6);
        tracep->fullCData(oldp+233,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[7U] 
                                               << 8U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[6U] 
                                                 >> 0x18U)))),6);
        tracep->fullCData(oldp+234,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[7U] 
                                               << 2U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[6U] 
                                                 >> 0x1eU)))),6);
        tracep->fullCData(oldp+235,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[8U] 
                                               << 0x1cU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[7U] 
                                                 >> 4U)))),6);
        tracep->fullCData(oldp+236,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[8U] 
                                               << 0x16U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[7U] 
                                                 >> 0xaU)))),6);
        tracep->fullCData(oldp+237,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[8U] 
                                               << 0x10U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[7U] 
                                                 >> 0x10U)))),6);
        tracep->fullCData(oldp+238,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[8U] 
                                               << 0xaU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[7U] 
                                                 >> 0x16U)))),6);
        tracep->fullCData(oldp+239,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[8U] 
                                               << 4U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[7U] 
                                                 >> 0x1cU)))),6);
        tracep->fullCData(oldp+240,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[9U] 
                                               << 0x1eU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[8U] 
                                                 >> 2U)))),6);
        tracep->fullCData(oldp+241,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[9U] 
                                               << 0x18U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[8U] 
                                                 >> 8U)))),6);
        tracep->fullCData(oldp+242,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[9U] 
                                               << 0x12U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[8U] 
                                                 >> 0xeU)))),6);
        tracep->fullCData(oldp+243,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[9U] 
                                               << 0xcU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[8U] 
                                                 >> 0x14U)))),6);
        tracep->fullCData(oldp+244,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[9U] 
                                               << 6U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[8U] 
                                                 >> 0x1aU)))),6);
        tracep->fullCData(oldp+245,((0x3fU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[9U])),6);
        tracep->fullCData(oldp+246,((0x3fU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[9U] 
                                              >> 6U))),6);
        tracep->fullCData(oldp+247,((0x3fU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[9U] 
                                              >> 0xcU))),6);
        tracep->fullCData(oldp+248,((0x3fU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[9U] 
                                              >> 0x12U))),6);
        tracep->fullCData(oldp+249,((0x3fU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[9U] 
                                              >> 0x18U))),6);
        tracep->fullCData(oldp+250,((0x3fU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[0U])),6);
        tracep->fullCData(oldp+251,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[1U] 
                                               << 0x1aU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[0U] 
                                                 >> 6U)))),6);
        tracep->fullCData(oldp+252,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[1U] 
                                               << 0x14U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[0U] 
                                                 >> 0xcU)))),6);
        tracep->fullCData(oldp+253,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[1U] 
                                               << 0xeU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[0U] 
                                                 >> 0x12U)))),6);
        tracep->fullCData(oldp+254,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[1U] 
                                               << 8U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[0U] 
                                                 >> 0x18U)))),6);
        tracep->fullCData(oldp+255,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[1U] 
                                               << 2U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[0U] 
                                                 >> 0x1eU)))),6);
        tracep->fullCData(oldp+256,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[2U] 
                                               << 0x1cU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[1U] 
                                                 >> 4U)))),6);
        tracep->fullCData(oldp+257,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[2U] 
                                               << 0x16U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[1U] 
                                                 >> 0xaU)))),6);
        tracep->fullCData(oldp+258,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[2U] 
                                               << 0x10U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[1U] 
                                                 >> 0x10U)))),6);
        tracep->fullCData(oldp+259,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[2U] 
                                               << 0xaU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[1U] 
                                                 >> 0x16U)))),6);
        tracep->fullCData(oldp+260,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[2U] 
                                               << 4U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[1U] 
                                                 >> 0x1cU)))),6);
        tracep->fullCData(oldp+261,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[3U] 
                                               << 0x1eU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[2U] 
                                                 >> 2U)))),6);
        tracep->fullCData(oldp+262,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[3U] 
                                               << 0x18U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[2U] 
                                                 >> 8U)))),6);
        tracep->fullCData(oldp+263,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[3U] 
                                               << 0x12U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[2U] 
                                                 >> 0xeU)))),6);
        tracep->fullCData(oldp+264,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[3U] 
                                               << 0xcU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[2U] 
                                                 >> 0x14U)))),6);
        tracep->fullCData(oldp+265,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[3U] 
                                               << 6U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[2U] 
                                                 >> 0x1aU)))),6);
        tracep->fullCData(oldp+266,((0x3fU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[3U])),6);
        tracep->fullCData(oldp+267,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[4U] 
                                               << 0x1aU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[3U] 
                                                 >> 6U)))),6);
        tracep->fullCData(oldp+268,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[4U] 
                                               << 0x14U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[3U] 
                                                 >> 0xcU)))),6);
        tracep->fullCData(oldp+269,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[4U] 
                                               << 0xeU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[3U] 
                                                 >> 0x12U)))),6);
        tracep->fullCData(oldp+270,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[4U] 
                                               << 8U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[3U] 
                                                 >> 0x18U)))),6);
        tracep->fullCData(oldp+271,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[4U] 
                                               << 2U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[3U] 
                                                 >> 0x1eU)))),6);
        tracep->fullCData(oldp+272,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[5U] 
                                               << 0x1cU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[4U] 
                                                 >> 4U)))),6);
        tracep->fullCData(oldp+273,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[5U] 
                                               << 0x16U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[4U] 
                                                 >> 0xaU)))),6);
        tracep->fullCData(oldp+274,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[5U] 
                                               << 0x10U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[4U] 
                                                 >> 0x10U)))),6);
        tracep->fullCData(oldp+275,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[5U] 
                                               << 0xaU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[4U] 
                                                 >> 0x16U)))),6);
        tracep->fullCData(oldp+276,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[5U] 
                                               << 4U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[4U] 
                                                 >> 0x1cU)))),6);
        tracep->fullCData(oldp+277,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[6U] 
                                               << 0x1eU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[5U] 
                                                 >> 2U)))),6);
        tracep->fullCData(oldp+278,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[6U] 
                                               << 0x18U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[5U] 
                                                 >> 8U)))),6);
        tracep->fullCData(oldp+279,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[6U] 
                                               << 0x12U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[5U] 
                                                 >> 0xeU)))),6);
        tracep->fullCData(oldp+280,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[6U] 
                                               << 0xcU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[5U] 
                                                 >> 0x14U)))),6);
        tracep->fullCData(oldp+281,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[6U] 
                                               << 6U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[5U] 
                                                 >> 0x1aU)))),6);
        tracep->fullCData(oldp+282,((0x3fU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[6U])),6);
        tracep->fullCData(oldp+283,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[7U] 
                                               << 0x1aU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[6U] 
                                                 >> 6U)))),6);
        tracep->fullCData(oldp+284,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[7U] 
                                               << 0x14U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[6U] 
                                                 >> 0xcU)))),6);
        tracep->fullCData(oldp+285,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[7U] 
                                               << 0xeU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[6U] 
                                                 >> 0x12U)))),6);
        tracep->fullCData(oldp+286,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[7U] 
                                               << 8U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[6U] 
                                                 >> 0x18U)))),6);
        tracep->fullCData(oldp+287,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[7U] 
                                               << 2U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[6U] 
                                                 >> 0x1eU)))),6);
        tracep->fullCData(oldp+288,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[8U] 
                                               << 0x1cU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[7U] 
                                                 >> 4U)))),6);
        tracep->fullCData(oldp+289,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[8U] 
                                               << 0x16U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[7U] 
                                                 >> 0xaU)))),6);
        tracep->fullCData(oldp+290,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[8U] 
                                               << 0x10U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[7U] 
                                                 >> 0x10U)))),6);
        tracep->fullCData(oldp+291,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[8U] 
                                               << 0xaU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[7U] 
                                                 >> 0x16U)))),6);
        tracep->fullCData(oldp+292,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[8U] 
                                               << 4U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[7U] 
                                                 >> 0x1cU)))),6);
        tracep->fullCData(oldp+293,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[9U] 
                                               << 0x1eU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[8U] 
                                                 >> 2U)))),6);
        tracep->fullCData(oldp+294,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[9U] 
                                               << 0x18U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[8U] 
                                                 >> 8U)))),6);
        tracep->fullCData(oldp+295,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[9U] 
                                               << 0x12U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[8U] 
                                                 >> 0xeU)))),6);
        tracep->fullCData(oldp+296,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[9U] 
                                               << 0xcU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[8U] 
                                                 >> 0x14U)))),6);
        tracep->fullCData(oldp+297,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[9U] 
                                               << 6U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[8U] 
                                                 >> 0x1aU)))),6);
        tracep->fullCData(oldp+298,((0x3fU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[9U])),6);
        tracep->fullCData(oldp+299,((0x3fU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[9U] 
                                              >> 6U))),6);
        tracep->fullCData(oldp+300,((0x3fU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[9U] 
                                              >> 0xcU))),6);
        tracep->fullCData(oldp+301,((0x3fU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[9U] 
                                              >> 0x12U))),6);
        tracep->fullCData(oldp+302,((0x3fU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[9U] 
                                              >> 0x18U))),6);
        tracep->fullCData(oldp+303,((7U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut))),3);
        tracep->fullCData(oldp+304,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut) 
                                           >> 3U))),3);
        tracep->fullCData(oldp+305,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut) 
                                           >> 6U))),3);
        tracep->fullCData(oldp+306,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut) 
                                           >> 9U))),3);
        tracep->fullCData(oldp+307,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut) 
                                           >> 0xcU))),3);
        tracep->fullCData(oldp+308,((7U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut))),3);
        tracep->fullCData(oldp+309,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut) 
                                           >> 3U))),3);
        tracep->fullCData(oldp+310,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut) 
                                           >> 6U))),3);
        tracep->fullCData(oldp+311,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut) 
                                           >> 9U))),3);
        tracep->fullCData(oldp+312,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut) 
                                           >> 0xcU))),3);
        tracep->fullCData(oldp+313,((7U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut))),3);
        tracep->fullCData(oldp+314,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut) 
                                           >> 3U))),3);
        tracep->fullCData(oldp+315,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut) 
                                           >> 6U))),3);
        tracep->fullCData(oldp+316,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut) 
                                           >> 9U))),3);
        tracep->fullCData(oldp+317,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut) 
                                           >> 0xcU))),3);
        tracep->fullCData(oldp+318,((7U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut))),3);
        tracep->fullCData(oldp+319,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut) 
                                           >> 3U))),3);
        tracep->fullCData(oldp+320,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut) 
                                           >> 6U))),3);
        tracep->fullCData(oldp+321,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut) 
                                           >> 9U))),3);
        tracep->fullCData(oldp+322,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut) 
                                           >> 0xcU))),3);
        tracep->fullSData(oldp+323,((0x1ffU & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_shift_compensation))),9);
        tracep->fullSData(oldp+324,((0x1ffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_shift_compensation 
                                                       >> 9U)))),9);
        tracep->fullSData(oldp+325,((0x1ffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_shift_compensation 
                                                       >> 0x12U)))),9);
        tracep->fullSData(oldp+326,((0x1ffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_shift_compensation 
                                                       >> 0x1bU)))),9);
        tracep->fullSData(oldp+327,((0x1ffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_shift_compensation 
                                                       >> 0x24U)))),9);
        tracep->fullCData(oldp+328,((0x1fU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[0U])),5);
        tracep->fullCData(oldp+329,((0x1fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[1U] 
                                               << 0x1bU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[0U] 
                                                 >> 5U)))),5);
        tracep->fullCData(oldp+330,((0x1fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[1U] 
                                               << 0x16U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[0U] 
                                                 >> 0xaU)))),5);
        tracep->fullCData(oldp+331,((0x1fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[1U] 
                                               << 0x11U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[0U] 
                                                 >> 0xfU)))),5);
        tracep->fullCData(oldp+332,((0x1fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[1U] 
                                               << 0xcU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[0U] 
                                                 >> 0x14U)))),5);
        tracep->fullCData(oldp+333,((0x1fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[1U] 
                                               << 7U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[0U] 
                                                 >> 0x19U)))),5);
        tracep->fullCData(oldp+334,((0x1fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[1U] 
                                               << 2U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[0U] 
                                                 >> 0x1eU)))),5);
        tracep->fullCData(oldp+335,((0x1fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[2U] 
                                               << 0x1dU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[1U] 
                                                 >> 3U)))),5);
        tracep->fullCData(oldp+336,((0x1fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[2U] 
                                               << 0x18U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[1U] 
                                                 >> 8U)))),5);
        tracep->fullCData(oldp+337,((0x1fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[2U] 
                                               << 0x13U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[1U] 
                                                 >> 0xdU)))),5);
        tracep->fullCData(oldp+338,((0x1fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[2U] 
                                               << 0xeU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[1U] 
                                                 >> 0x12U)))),5);
        tracep->fullCData(oldp+339,((0x1fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[2U] 
                                               << 9U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[1U] 
                                                 >> 0x17U)))),5);
        tracep->fullCData(oldp+340,((0x1fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[2U] 
                                               << 4U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[1U] 
                                                 >> 0x1cU)))),5);
        tracep->fullCData(oldp+341,((0x1fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[3U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[2U] 
                                                 >> 1U)))),5);
        tracep->fullCData(oldp+342,((0x1fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[3U] 
                                               << 0x1aU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[2U] 
                                                 >> 6U)))),5);
        tracep->fullCData(oldp+343,((0x1fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[3U] 
                                               << 0x15U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[2U] 
                                                 >> 0xbU)))),5);
        tracep->fullCData(oldp+344,((0x1fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[3U] 
                                               << 0x10U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[2U] 
                                                 >> 0x10U)))),5);
        tracep->fullCData(oldp+345,((0x1fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[3U] 
                                               << 0xbU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[2U] 
                                                 >> 0x15U)))),5);
        tracep->fullCData(oldp+346,((0x1fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[3U] 
                                               << 6U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[2U] 
                                                 >> 0x1aU)))),5);
        tracep->fullCData(oldp+347,((0x1fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[3U] 
                                               << 1U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[2U] 
                                                 >> 0x1fU)))),5);
        tracep->fullCData(oldp+348,((0x1fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[4U] 
                                               << 0x1cU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[3U] 
                                                 >> 4U)))),5);
        tracep->fullCData(oldp+349,((0x1fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[4U] 
                                               << 0x17U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[3U] 
                                                 >> 9U)))),5);
        tracep->fullCData(oldp+350,((0x1fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[4U] 
                                               << 0x12U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[3U] 
                                                 >> 0xeU)))),5);
        tracep->fullCData(oldp+351,((0x1fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[4U] 
                                               << 0xdU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[3U] 
                                                 >> 0x13U)))),5);
        tracep->fullCData(oldp+352,((0x1fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[4U] 
                                               << 8U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[3U] 
                                                 >> 0x18U)))),5);
        tracep->fullCData(oldp+353,((0x1fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[4U] 
                                               << 3U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[3U] 
                                                 >> 0x1dU)))),5);
        tracep->fullCData(oldp+354,((0x1fU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[4U] 
                                              >> 2U))),5);
        tracep->fullCData(oldp+355,((0x1fU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[4U] 
                                              >> 7U))),5);
        tracep->fullCData(oldp+356,((0x1fU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[4U] 
                                              >> 0xcU))),5);
        tracep->fullCData(oldp+357,((0x1fU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[4U] 
                                              >> 0x11U))),5);
        tracep->fullCData(oldp+358,((0x1fU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[4U] 
                                              >> 0x16U))),5);
        tracep->fullCData(oldp+359,((0x1fU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[4U] 
                                              >> 0x1bU))),5);
        tracep->fullCData(oldp+360,((0xffU & (IData)(
                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__hartinfo_aligned 
                                                      >> 0x18U)))),8);
        tracep->fullCData(oldp+361,((0xfU & (IData)(
                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__hartinfo_aligned 
                                                     >> 0x14U)))),4);
        tracep->fullCData(oldp+362,((7U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__hartinfo_aligned 
                                                   >> 0x11U)))),3);
        tracep->fullBit(oldp+363,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__hartinfo_aligned 
                                                 >> 0x10U)))));
        tracep->fullCData(oldp+364,((0xfU & (IData)(
                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__hartinfo_aligned 
                                                     >> 0xcU)))),4);
        tracep->fullSData(oldp+365,((0xfffU & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__hartinfo_aligned))),12);
        tracep->fullCData(oldp+366,((0xffU & (IData)(
                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__hartinfo_aligned 
                                                      >> 0x38U)))),8);
        tracep->fullCData(oldp+367,((0xfU & (IData)(
                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__hartinfo_aligned 
                                                     >> 0x34U)))),4);
        tracep->fullCData(oldp+368,((7U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__hartinfo_aligned 
                                                   >> 0x31U)))),3);
        tracep->fullBit(oldp+369,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__hartinfo_aligned 
                                                 >> 0x30U)))));
        tracep->fullCData(oldp+370,((0xfU & (IData)(
                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__hartinfo_aligned 
                                                     >> 0x2cU)))),4);
        tracep->fullSData(oldp+371,((0xfffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__hartinfo_aligned 
                                                       >> 0x20U)))),12);
        tracep->fullBit(oldp+372,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__drsp_fifo_o 
                                                 >> 0x33U)))));
        tracep->fullCData(oldp+373,((7U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__drsp_fifo_o 
                                                   >> 0x30U)))),3);
        tracep->fullCData(oldp+374,((7U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__drsp_fifo_o 
                                                   >> 0x2dU)))),3);
        tracep->fullCData(oldp+375,((3U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__drsp_fifo_o 
                                                   >> 0x2bU)))),2);
        tracep->fullCData(oldp+376,((0xffU & (IData)(
                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__drsp_fifo_o 
                                                      >> 0x23U)))),8);
        tracep->fullBit(oldp+377,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__drsp_fifo_o 
                                                 >> 0x22U)))));
        tracep->fullIData(oldp+378,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__drsp_fifo_o 
                                             >> 2U))),32);
        tracep->fullBit(oldp+379,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__drsp_fifo_o 
                                                 >> 1U)))));
        tracep->fullBit(oldp+380,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__drsp_fifo_o))));
        tracep->fullBit(oldp+381,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__drsp_fifo_o))));
        tracep->fullCData(oldp+382,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hfifo_rspvalid),3);
        tracep->fullCData(oldp+383,((0x3fU & (IData)(
                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__drsp_fifo_o 
                                                      >> 0x25U)))),8);
        tracep->fullQData(oldp+384,(vlTOPp->Azadi_top_verilator__DOT__u_jtagdpi__DOT__ctx),64);
        tracep->fullBit(oldp+386,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__drsp_fifo_o 
                                                 >> 0x33U)))));
        tracep->fullCData(oldp+387,((7U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__drsp_fifo_o 
                                                   >> 0x30U)))),3);
        tracep->fullCData(oldp+388,((7U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__drsp_fifo_o 
                                                   >> 0x2dU)))),3);
        tracep->fullCData(oldp+389,((3U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__drsp_fifo_o 
                                                   >> 0x2bU)))),2);
        tracep->fullCData(oldp+390,((0xffU & (IData)(
                                                     (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__drsp_fifo_o 
                                                      >> 0x23U)))),8);
        tracep->fullBit(oldp+391,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__drsp_fifo_o 
                                                 >> 0x22U)))));
        tracep->fullIData(oldp+392,((IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__drsp_fifo_o 
                                             >> 2U))),32);
        tracep->fullBit(oldp+393,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__drsp_fifo_o 
                                                 >> 1U)))));
        tracep->fullBit(oldp+394,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__drsp_fifo_o))));
        tracep->fullBit(oldp+395,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__drsp_fifo_o))));
        tracep->fullCData(oldp+396,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__hfifo_rspvalid),2);
        tracep->fullCData(oldp+397,((0x7fU & (IData)(
                                                     (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__drsp_fifo_o 
                                                      >> 0x24U)))),8);
        tracep->fullBit(oldp+398,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__drsp_fifo_o 
                                                 >> 0x33U)))));
        tracep->fullCData(oldp+399,((7U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__drsp_fifo_o 
                                                   >> 0x30U)))),3);
        tracep->fullCData(oldp+400,((7U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__drsp_fifo_o 
                                                   >> 0x2dU)))),3);
        tracep->fullCData(oldp+401,((3U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__drsp_fifo_o 
                                                   >> 0x2bU)))),2);
        tracep->fullCData(oldp+402,((0xffU & (IData)(
                                                     (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__drsp_fifo_o 
                                                      >> 0x23U)))),8);
        tracep->fullBit(oldp+403,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__drsp_fifo_o 
                                                 >> 0x22U)))));
        tracep->fullIData(oldp+404,((IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__drsp_fifo_o 
                                             >> 2U))),32);
        tracep->fullBit(oldp+405,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__drsp_fifo_o 
                                                 >> 1U)))));
        tracep->fullBit(oldp+406,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__drsp_fifo_o))));
        tracep->fullBit(oldp+407,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__drsp_fifo_o))));
        tracep->fullCData(oldp+408,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__hfifo_rspvalid),2);
        tracep->fullCData(oldp+409,((0x7fU & (IData)(
                                                     (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__drsp_fifo_o 
                                                      >> 0x24U)))),8);
        tracep->fullBit(oldp+410,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__drsp_fifo_o 
                                                 >> 0x33U)))));
        tracep->fullCData(oldp+411,((7U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__drsp_fifo_o 
                                                   >> 0x30U)))),3);
        tracep->fullCData(oldp+412,((7U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__drsp_fifo_o 
                                                   >> 0x2dU)))),3);
        tracep->fullCData(oldp+413,((3U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__drsp_fifo_o 
                                                   >> 0x2bU)))),2);
        tracep->fullCData(oldp+414,((0xffU & (IData)(
                                                     (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__drsp_fifo_o 
                                                      >> 0x23U)))),8);
        tracep->fullBit(oldp+415,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__drsp_fifo_o 
                                                 >> 0x22U)))));
        tracep->fullIData(oldp+416,((IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__drsp_fifo_o 
                                             >> 2U))),32);
        tracep->fullBit(oldp+417,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__drsp_fifo_o 
                                                 >> 1U)))));
        tracep->fullBit(oldp+418,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__drsp_fifo_o))));
        tracep->fullBit(oldp+419,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__drsp_fifo_o))));
        tracep->fullCData(oldp+420,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hfifo_rspvalid),2);
        tracep->fullCData(oldp+421,((0x7fU & (IData)(
                                                     (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__drsp_fifo_o 
                                                      >> 0x24U)))),8);
        tracep->fullBit(oldp+422,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__drsp_fifo_o 
                                                 >> 0x33U)))));
        tracep->fullCData(oldp+423,((7U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__drsp_fifo_o 
                                                   >> 0x30U)))),3);
        tracep->fullCData(oldp+424,((7U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__drsp_fifo_o 
                                                   >> 0x2dU)))),3);
        tracep->fullCData(oldp+425,((3U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__drsp_fifo_o 
                                                   >> 0x2bU)))),2);
        tracep->fullCData(oldp+426,((0xffU & (IData)(
                                                     (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__drsp_fifo_o 
                                                      >> 0x23U)))),8);
        tracep->fullBit(oldp+427,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__drsp_fifo_o 
                                                 >> 0x22U)))));
        tracep->fullIData(oldp+428,((IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__drsp_fifo_o 
                                             >> 2U))),32);
        tracep->fullBit(oldp+429,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__drsp_fifo_o 
                                                 >> 1U)))));
        tracep->fullBit(oldp+430,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__drsp_fifo_o))));
        tracep->fullBit(oldp+431,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__drsp_fifo_o))));
        tracep->fullCData(oldp+432,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__hfifo_rspvalid),2);
        tracep->fullCData(oldp+433,((0x7fU & (IData)(
                                                     (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__drsp_fifo_o 
                                                      >> 0x24U)))),8);
        tracep->fullCData(oldp+434,(vlSymsp->TOP__gpio_reg_pkg.__PVT__GPIO_PERMIT[0]),4);
        tracep->fullCData(oldp+435,(vlSymsp->TOP__gpio_reg_pkg.__PVT__GPIO_PERMIT[1]),4);
        tracep->fullCData(oldp+436,(vlSymsp->TOP__gpio_reg_pkg.__PVT__GPIO_PERMIT[2]),4);
        tracep->fullCData(oldp+437,(vlSymsp->TOP__gpio_reg_pkg.__PVT__GPIO_PERMIT[3]),4);
        tracep->fullCData(oldp+438,(vlSymsp->TOP__gpio_reg_pkg.__PVT__GPIO_PERMIT[4]),4);
        tracep->fullCData(oldp+439,(vlSymsp->TOP__gpio_reg_pkg.__PVT__GPIO_PERMIT[5]),4);
        tracep->fullCData(oldp+440,(vlSymsp->TOP__gpio_reg_pkg.__PVT__GPIO_PERMIT[6]),4);
        tracep->fullCData(oldp+441,(vlSymsp->TOP__gpio_reg_pkg.__PVT__GPIO_PERMIT[7]),4);
        tracep->fullCData(oldp+442,(vlSymsp->TOP__gpio_reg_pkg.__PVT__GPIO_PERMIT[8]),4);
        tracep->fullCData(oldp+443,(vlSymsp->TOP__gpio_reg_pkg.__PVT__GPIO_PERMIT[9]),4);
        tracep->fullCData(oldp+444,(vlSymsp->TOP__gpio_reg_pkg.__PVT__GPIO_PERMIT[10]),4);
        tracep->fullCData(oldp+445,(vlSymsp->TOP__gpio_reg_pkg.__PVT__GPIO_PERMIT[11]),4);
        tracep->fullCData(oldp+446,(vlSymsp->TOP__gpio_reg_pkg.__PVT__GPIO_PERMIT[12]),4);
        tracep->fullCData(oldp+447,(vlSymsp->TOP__gpio_reg_pkg.__PVT__GPIO_PERMIT[13]),4);
        tracep->fullCData(oldp+448,(vlSymsp->TOP__gpio_reg_pkg.__PVT__GPIO_PERMIT[14]),4);
        tracep->fullCData(oldp+449,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[0]),4);
        tracep->fullCData(oldp+450,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[1]),4);
        tracep->fullCData(oldp+451,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[2]),4);
        tracep->fullCData(oldp+452,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[3]),4);
        tracep->fullCData(oldp+453,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[4]),4);
        tracep->fullCData(oldp+454,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[5]),4);
        tracep->fullCData(oldp+455,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[6]),4);
        tracep->fullCData(oldp+456,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[7]),4);
        tracep->fullCData(oldp+457,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[8]),4);
        tracep->fullCData(oldp+458,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[9]),4);
        tracep->fullCData(oldp+459,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[10]),4);
        tracep->fullCData(oldp+460,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[11]),4);
        tracep->fullCData(oldp+461,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[12]),4);
        tracep->fullCData(oldp+462,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[13]),4);
        tracep->fullCData(oldp+463,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[14]),4);
        tracep->fullCData(oldp+464,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[15]),4);
        tracep->fullCData(oldp+465,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[16]),4);
        tracep->fullCData(oldp+466,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[17]),4);
        tracep->fullCData(oldp+467,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[18]),4);
        tracep->fullCData(oldp+468,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[19]),4);
        tracep->fullCData(oldp+469,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[20]),4);
        tracep->fullCData(oldp+470,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[21]),4);
        tracep->fullCData(oldp+471,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[22]),4);
        tracep->fullCData(oldp+472,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[23]),4);
        tracep->fullCData(oldp+473,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[24]),4);
        tracep->fullCData(oldp+474,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[25]),4);
        tracep->fullCData(oldp+475,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[26]),4);
        tracep->fullCData(oldp+476,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[27]),4);
        tracep->fullCData(oldp+477,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[28]),4);
        tracep->fullCData(oldp+478,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[29]),4);
        tracep->fullCData(oldp+479,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[30]),4);
        tracep->fullCData(oldp+480,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[31]),4);
        tracep->fullCData(oldp+481,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[32]),4);
        tracep->fullCData(oldp+482,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[33]),4);
        tracep->fullCData(oldp+483,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[34]),4);
        tracep->fullCData(oldp+484,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[35]),4);
        tracep->fullCData(oldp+485,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[36]),4);
        tracep->fullCData(oldp+486,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[37]),4);
        tracep->fullCData(oldp+487,(vlSymsp->TOP__uart_reg_pkg.__PVT__UART_PERMIT[0]),4);
        tracep->fullCData(oldp+488,(vlSymsp->TOP__uart_reg_pkg.__PVT__UART_PERMIT[1]),4);
        tracep->fullCData(oldp+489,(vlSymsp->TOP__uart_reg_pkg.__PVT__UART_PERMIT[2]),4);
        tracep->fullCData(oldp+490,(vlSymsp->TOP__uart_reg_pkg.__PVT__UART_PERMIT[3]),4);
        tracep->fullCData(oldp+491,(vlSymsp->TOP__uart_reg_pkg.__PVT__UART_PERMIT[4]),4);
        tracep->fullCData(oldp+492,(vlSymsp->TOP__uart_reg_pkg.__PVT__UART_PERMIT[5]),4);
        tracep->fullCData(oldp+493,(vlSymsp->TOP__uart_reg_pkg.__PVT__UART_PERMIT[6]),4);
        tracep->fullCData(oldp+494,(vlSymsp->TOP__uart_reg_pkg.__PVT__UART_PERMIT[7]),4);
        tracep->fullCData(oldp+495,(vlSymsp->TOP__uart_reg_pkg.__PVT__UART_PERMIT[8]),4);
        tracep->fullCData(oldp+496,(vlSymsp->TOP__uart_reg_pkg.__PVT__UART_PERMIT[9]),4);
        tracep->fullCData(oldp+497,(vlSymsp->TOP__uart_reg_pkg.__PVT__UART_PERMIT[10]),4);
        tracep->fullCData(oldp+498,(vlSymsp->TOP__uart_reg_pkg.__PVT__UART_PERMIT[11]),4);
        tracep->fullCData(oldp+499,(vlSymsp->TOP__i2c_reg_pkg.__PVT__I2C_PERMIT[0]),4);
        tracep->fullCData(oldp+500,(vlSymsp->TOP__i2c_reg_pkg.__PVT__I2C_PERMIT[1]),4);
        tracep->fullCData(oldp+501,(vlSymsp->TOP__i2c_reg_pkg.__PVT__I2C_PERMIT[2]),4);
        tracep->fullCData(oldp+502,(vlSymsp->TOP__i2c_reg_pkg.__PVT__I2C_PERMIT[3]),4);
        tracep->fullCData(oldp+503,(vlSymsp->TOP__i2c_reg_pkg.__PVT__I2C_PERMIT[4]),4);
        tracep->fullCData(oldp+504,(vlSymsp->TOP__i2c_reg_pkg.__PVT__I2C_PERMIT[5]),4);
        tracep->fullCData(oldp+505,(vlSymsp->TOP__i2c_reg_pkg.__PVT__I2C_PERMIT[6]),4);
        tracep->fullCData(oldp+506,(vlSymsp->TOP__i2c_reg_pkg.__PVT__I2C_PERMIT[7]),4);
        tracep->fullCData(oldp+507,(vlSymsp->TOP__i2c_reg_pkg.__PVT__I2C_PERMIT[8]),4);
        tracep->fullCData(oldp+508,(vlSymsp->TOP__i2c_reg_pkg.__PVT__I2C_PERMIT[9]),4);
        tracep->fullCData(oldp+509,(vlSymsp->TOP__i2c_reg_pkg.__PVT__I2C_PERMIT[10]),4);
        tracep->fullCData(oldp+510,(vlSymsp->TOP__i2c_reg_pkg.__PVT__I2C_PERMIT[11]),4);
        tracep->fullCData(oldp+511,(vlSymsp->TOP__i2c_reg_pkg.__PVT__I2C_PERMIT[12]),4);
        tracep->fullCData(oldp+512,(vlSymsp->TOP__i2c_reg_pkg.__PVT__I2C_PERMIT[13]),4);
        tracep->fullCData(oldp+513,(vlSymsp->TOP__i2c_reg_pkg.__PVT__I2C_PERMIT[14]),4);
        tracep->fullCData(oldp+514,(vlSymsp->TOP__i2c_reg_pkg.__PVT__I2C_PERMIT[15]),4);
        tracep->fullCData(oldp+515,(vlSymsp->TOP__i2c_reg_pkg.__PVT__I2C_PERMIT[16]),4);
        tracep->fullCData(oldp+516,(vlSymsp->TOP__i2c_reg_pkg.__PVT__I2C_PERMIT[17]),4);
        tracep->fullCData(oldp+517,(vlSymsp->TOP__i2c_reg_pkg.__PVT__I2C_PERMIT[18]),4);
        tracep->fullCData(oldp+518,(vlSymsp->TOP__i2c_reg_pkg.__PVT__I2C_PERMIT[19]),4);
        tracep->fullCData(oldp+519,(vlSymsp->TOP__i2c_reg_pkg.__PVT__I2C_PERMIT[20]),4);
        tracep->fullCData(oldp+520,(vlSymsp->TOP__i2c_reg_pkg.__PVT__I2C_PERMIT[21]),4);
        tracep->fullCData(oldp+521,(vlSymsp->TOP__rv_timer_reg_pkg.__PVT__RV_TIMER_PERMIT[0]),4);
        tracep->fullCData(oldp+522,(vlSymsp->TOP__rv_timer_reg_pkg.__PVT__RV_TIMER_PERMIT[1]),4);
        tracep->fullCData(oldp+523,(vlSymsp->TOP__rv_timer_reg_pkg.__PVT__RV_TIMER_PERMIT[2]),4);
        tracep->fullCData(oldp+524,(vlSymsp->TOP__rv_timer_reg_pkg.__PVT__RV_TIMER_PERMIT[3]),4);
        tracep->fullCData(oldp+525,(vlSymsp->TOP__rv_timer_reg_pkg.__PVT__RV_TIMER_PERMIT[4]),4);
        tracep->fullCData(oldp+526,(vlSymsp->TOP__rv_timer_reg_pkg.__PVT__RV_TIMER_PERMIT[5]),4);
        tracep->fullCData(oldp+527,(vlSymsp->TOP__rv_timer_reg_pkg.__PVT__RV_TIMER_PERMIT[6]),4);
        tracep->fullCData(oldp+528,(vlSymsp->TOP__rv_timer_reg_pkg.__PVT__RV_TIMER_PERMIT[7]),4);
        tracep->fullCData(oldp+529,(vlSymsp->TOP__rv_timer_reg_pkg.__PVT__RV_TIMER_PERMIT[8]),4);
        tracep->fullBit(oldp+530,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__haltreq));
        tracep->fullBit(oldp+531,((0U != vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__irqs)));
        tracep->fullBit(oldp+532,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__irqs 
                                         >> 0x11U))));
        tracep->fullBit(oldp+533,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__irqs 
                                         >> 0x10U))));
        tracep->fullBit(oldp+534,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__irqs 
                                         >> 0xfU))));
        tracep->fullSData(oldp+535,((0x7fffU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__irqs)),15);
        tracep->fullBit(oldp+536,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__clk));
        tracep->fullBit(oldp+537,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__core_clock_gate_i__DOT__gen_generic__DOT__u_impl_generic__DOT__en_latch));
        tracep->fullCData(oldp+538,(((0x4000U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__irqs)
                                      ? 0xeU : ((0x2000U 
                                                 & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__irqs)
                                                 ? 0xdU
                                                 : 
                                                ((0x1000U 
                                                  & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__irqs)
                                                  ? 0xcU
                                                  : 
                                                 ((0x800U 
                                                   & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__irqs)
                                                   ? 0xbU
                                                   : 
                                                  ((0x400U 
                                                    & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__irqs)
                                                    ? 0xaU
                                                    : 
                                                   ((0x200U 
                                                     & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__irqs)
                                                     ? 9U
                                                     : 
                                                    ((0x100U 
                                                      & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__irqs)
                                                      ? 8U
                                                      : 
                                                     ((0x80U 
                                                       & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__irqs)
                                                       ? 7U
                                                       : 
                                                      ((0x40U 
                                                        & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__irqs)
                                                        ? 6U
                                                        : 
                                                       ((0x20U 
                                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__irqs)
                                                         ? 5U
                                                         : 
                                                        ((0x10U 
                                                          & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__irqs)
                                                          ? 4U
                                                          : 
                                                         ((8U 
                                                           & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__irqs)
                                                           ? 3U
                                                           : 
                                                          ((4U 
                                                            & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__irqs)
                                                            ? 2U
                                                            : 
                                                           ((2U 
                                                             & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__irqs)
                                                             ? 1U
                                                             : 0U))))))))))))))),4);
        tracep->fullBit(oldp+539,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__irqs 
                                         >> 0x10U))));
        tracep->fullBit(oldp+540,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__resumereq));
        tracep->fullIData(oldp+541,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__hartsel),20);
        tracep->fullBit(oldp+542,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__selected_hart));
        tracep->fullBit(oldp+543,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__hartsel)));
        tracep->fullCData(oldp+544,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__resumereq),2);
        tracep->fullCData(oldp+545,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__haltreq),2);
        tracep->fullBit(oldp+546,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__irq_q));
        tracep->fullBit(oldp+547,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__timer0__DOT__intr_out));
        tracep->fullBit(oldp+548,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__core_busy_q));
        tracep->fullBit(oldp+549,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fetch_enable_q));
        tracep->fullBit(oldp+550,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mip 
                                         >> 0x11U))));
        tracep->fullBit(oldp+551,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mip 
                                         >> 0x10U))));
        tracep->fullBit(oldp+552,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mip 
                                         >> 0xfU))));
        tracep->fullSData(oldp+553,((0x7fffU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mip)),15);
        tracep->fullBit(oldp+554,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__timer0__DOT__intr_out));
        tracep->fullBit(oldp+555,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__u_data_in__DOT__qe));
        tracep->fullCData(oldp+556,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__wb_stage_i__DOT__g_writeback_stage__DOT__rf_waddr_wb_q),5);
        tracep->fullBit(oldp+557,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__illegal_c_insn_id));
        tracep->fullBit(oldp+558,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__wb_stage_i__DOT__g_writeback_stage__DOT__wb_count_q));
        tracep->fullCData(oldp+559,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__wb_stage_i__DOT__g_writeback_stage__DOT__wb_instr_type_q),2);
        tracep->fullBit(oldp+560,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__wb_stage_i__DOT__g_writeback_stage__DOT__fp_rf_we_wb_q));
        tracep->fullCData(oldp+561,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__wb_stage_i__DOT__g_writeback_stage__DOT__fp_rf_waddr_wb_q),5);
        tracep->fullBit(oldp+562,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__instr_valid_id_q));
        tracep->fullBit(oldp+563,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__id_fsm_q));
        tracep->fullCData(oldp+564,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__data_type_q),2);
        tracep->fullBit(oldp+565,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__data_sign_ext_q));
        tracep->fullBit(oldp+566,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__data_we_q));
        tracep->fullBit(oldp+567,((7U == (7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id 
                                                >> 0xcU)))));
        tracep->fullCData(oldp+568,((0x1fU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id 
                                              >> 0xfU))),5);
        tracep->fullCData(oldp+569,((0x1fU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id 
                                              >> 0x14U))),5);
        tracep->fullCData(oldp+570,((0x1fU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id 
                                              >> 0x1bU))),5);
        tracep->fullCData(oldp+571,((0x1fU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id 
                                              >> 7U))),5);
        tracep->fullCData(oldp+572,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id 
                                           >> 0xcU))),3);
        tracep->fullIData(oldp+573,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id),32);
        tracep->fullIData(oldp+574,(((0xfffff000U & 
                                      ((- (IData)((1U 
                                                   & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id 
                                                      >> 0x1fU)))) 
                                       << 0xcU)) | 
                                     (0xfffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id 
                                                >> 0x14U)))),32);
        tracep->fullIData(oldp+575,(((0xfffff000U & 
                                      ((- (IData)((1U 
                                                   & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id 
                                                      >> 0x1fU)))) 
                                       << 0xcU)) | 
                                     ((0xfe0U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id 
                                                 >> 0x14U)) 
                                      | (0x1fU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id 
                                                  >> 7U))))),32);
        tracep->fullIData(oldp+576,(((0xffffe000U & 
                                      ((- (IData)((1U 
                                                   & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id 
                                                      >> 0x1fU)))) 
                                       << 0xdU)) | 
                                     ((0x1000U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id 
                                                  >> 0x13U)) 
                                      | ((0x800U & 
                                          (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id 
                                           << 4U)) 
                                         | ((0x7e0U 
                                             & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id 
                                                >> 0x14U)) 
                                            | (0x1eU 
                                               & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id 
                                                  >> 7U))))))),32);
        tracep->fullIData(oldp+577,((0xfffff000U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id)),32);
        tracep->fullIData(oldp+578,(((0xfff00000U & 
                                      ((- (IData)((1U 
                                                   & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id 
                                                      >> 0x1fU)))) 
                                       << 0x14U)) | 
                                     ((0xff000U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id) 
                                      | ((0x800U & 
                                          (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id 
                                           >> 9U)) 
                                         | (0x7feU 
                                            & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id 
                                               >> 0x14U)))))),32);
        tracep->fullIData(oldp+579,((0x1fU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id 
                                              >> 0xfU))),32);
        tracep->fullBit(oldp+580,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__cmd_valid_q));
        tracep->fullCData(oldp+581,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__command_q 
                                              >> 0x18U))),8);
        tracep->fullIData(oldp+582,((0xffffffU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__command_q)),24);
        tracep->fullIData(oldp+583,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__progbuf_q[0U]),32);
        tracep->fullIData(oldp+584,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__progbuf_q[1U]),32);
        tracep->fullIData(oldp+585,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__progbuf_q[2U]),32);
        tracep->fullIData(oldp+586,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__progbuf_q[3U]),32);
        tracep->fullIData(oldp+587,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__progbuf_q[4U]),32);
        tracep->fullIData(oldp+588,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__progbuf_q[5U]),32);
        tracep->fullIData(oldp+589,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__progbuf_q[6U]),32);
        tracep->fullIData(oldp+590,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__progbuf_q[7U]),32);
        tracep->fullIData(oldp+591,((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__data_q)),32);
        tracep->fullIData(oldp+592,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__data_q 
                                             >> 0x20U))),32);
        tracep->fullIData(oldp+593,((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__sbaddr_q)),32);
        tracep->fullBit(oldp+594,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__sbcs_q 
                                         >> 0x14U))));
        tracep->fullBit(oldp+595,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__sbcs_q 
                                         >> 0x10U))));
        tracep->fullCData(oldp+596,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__sbcs_q 
                                           >> 0x11U))),3);
        tracep->fullBit(oldp+597,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__sbcs_q 
                                         >> 0xfU))));
        tracep->fullIData(oldp+598,((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__sbdata_q)),32);
        tracep->fullBit(oldp+599,((0U != (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_sba__DOT__state_q))));
        tracep->fullCData(oldp+600,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__cmderr_q),3);
        tracep->fullSData(oldp+601,((0xffffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__abstractauto_q 
                                                >> 0x10U))),16);
        tracep->fullCData(oldp+602,((0xfU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__abstractauto_q 
                                             >> 0xcU))),4);
        tracep->fullSData(oldp+603,((0xfffU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__abstractauto_q)),12);
        tracep->fullCData(oldp+604,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__sbcs_q 
                                           >> 0x1dU))),3);
        tracep->fullCData(oldp+605,((0x3fU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__sbcs_q 
                                              >> 0x17U))),6);
        tracep->fullBit(oldp+606,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__sbcs_q 
                                         >> 0x16U))));
        tracep->fullBit(oldp+607,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__sbcs_q 
                                         >> 0x15U))));
        tracep->fullBit(oldp+608,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__sbcs_q 
                                         >> 0x14U))));
        tracep->fullBit(oldp+609,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__sbcs_q 
                                         >> 0x10U))));
        tracep->fullBit(oldp+610,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__sbcs_q 
                                         >> 0xfU))));
        tracep->fullCData(oldp+611,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__sbcs_q 
                                           >> 0xcU))),3);
        tracep->fullCData(oldp+612,((0x7fU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__sbcs_q 
                                              >> 5U))),7);
        tracep->fullBit(oldp+613,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__sbcs_q 
                                         >> 4U))));
        tracep->fullBit(oldp+614,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__sbcs_q 
                                         >> 3U))));
        tracep->fullBit(oldp+615,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__sbcs_q 
                                         >> 2U))));
        tracep->fullBit(oldp+616,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__sbcs_q 
                                         >> 1U))));
        tracep->fullBit(oldp+617,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__sbcs_q)));
        tracep->fullQData(oldp+618,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__sbaddr_q),64);
        tracep->fullQData(oldp+620,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__sbdata_q),64);
        tracep->fullCData(oldp+622,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_sba__DOT__state_q),3);
        tracep->fullQData(oldp+623,((((QData)((IData)(
                                                      vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__progbuf_q[1U])) 
                                      << 0x20U) | (QData)((IData)(
                                                                  vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__progbuf_q[0U])))),64);
        tracep->fullQData(oldp+625,((((QData)((IData)(
                                                      vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__progbuf_q[3U])) 
                                      << 0x20U) | (QData)((IData)(
                                                                  vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__progbuf_q[2U])))),64);
        tracep->fullQData(oldp+627,((((QData)((IData)(
                                                      vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__progbuf_q[5U])) 
                                      << 0x20U) | (QData)((IData)(
                                                                  vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__progbuf_q[4U])))),64);
        tracep->fullQData(oldp+629,((((QData)((IData)(
                                                      vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__progbuf_q[7U])) 
                                      << 0x20U) | (QData)((IData)(
                                                                  vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__progbuf_q[6U])))),64);
        tracep->fullBit(oldp+631,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__command_q 
                                         >> 0x17U))));
        tracep->fullCData(oldp+632,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__command_q 
                                           >> 0x14U))),3);
        tracep->fullBit(oldp+633,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__command_q 
                                         >> 0x13U))));
        tracep->fullBit(oldp+634,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__command_q 
                                         >> 0x12U))));
        tracep->fullBit(oldp+635,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__command_q 
                                         >> 0x11U))));
        tracep->fullBit(oldp+636,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__command_q 
                                         >> 0x10U))));
        tracep->fullSData(oldp+637,((0xffffU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__command_q)),16);
        tracep->fullBit(oldp+638,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dm_to_xbar[2U] 
                                         >> 0x15U))));
        tracep->fullCData(oldp+639,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dm_to_xbar[2U] 
                                           >> 0x12U))),3);
        tracep->fullCData(oldp+640,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dm_to_xbar[2U] 
                                           >> 0xfU))),3);
        tracep->fullCData(oldp+641,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dm_to_xbar[2U] 
                                           >> 0xdU))),2);
        tracep->fullCData(oldp+642,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dm_to_xbar[2U] 
                                              >> 5U))),8);
        tracep->fullIData(oldp+643,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dm_to_xbar[2U] 
                                      << 0x1bU) | (
                                                   vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dm_to_xbar[1U] 
                                                   >> 5U))),32);
        tracep->fullCData(oldp+644,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dm_to_xbar[2U] 
                                              << 0x1fU) 
                                             | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dm_to_xbar[1U] 
                                                >> 1U)))),4);
        tracep->fullIData(oldp+645,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dm_to_xbar[1U] 
                                      << 0x1fU) | (
                                                   vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dm_to_xbar[0U] 
                                                   >> 1U))),32);
        tracep->fullBit(oldp+646,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dm_to_xbar[0U])));
        tracep->fullBit(oldp+647,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_sba__DOT__req));
        tracep->fullBit(oldp+648,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_sba__DOT__we));
        tracep->fullCData(oldp+649,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_sba__DOT__be),4);
        tracep->fullCData(oldp+650,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_sba__DOT__be_idx),2);
        tracep->fullCData(oldp+651,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_sba__DOT__we)
                                      ? (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_sba__DOT__be)
                                      : 0xfU)),4);
        tracep->fullBit(oldp+652,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dm_to_xbar[2U] 
                                         >> 0x15U))));
        tracep->fullBit(oldp+653,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dm_to_xbar[0U])));
        tracep->fullBit(oldp+654,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_t_o[2U] 
                                         >> 0x15U))));
        tracep->fullCData(oldp+655,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_t_o[2U] 
                                           >> 0x12U))),3);
        tracep->fullCData(oldp+656,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_t_o[2U] 
                                           >> 0xfU))),3);
        tracep->fullCData(oldp+657,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_t_o[2U] 
                                           >> 0xdU))),2);
        tracep->fullCData(oldp+658,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_t_o[2U] 
                                              >> 5U))),8);
        tracep->fullIData(oldp+659,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_t_o[2U] 
                                      << 0x1bU) | (
                                                   vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_t_o[1U] 
                                                   >> 5U))),32);
        tracep->fullCData(oldp+660,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_t_o[2U] 
                                              << 0x1fU) 
                                             | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_t_o[1U] 
                                                >> 1U)))),4);
        tracep->fullIData(oldp+661,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_t_o[1U] 
                                      << 0x1fU) | (
                                                   vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_t_o[0U] 
                                                   >> 1U))),32);
        tracep->fullBit(oldp+662,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_t_o[0U])));
        tracep->fullIData(oldp+663,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__wb_stage_i__DOT__g_writeback_stage__DOT__wb_pc_q),32);
        tracep->fullIData(oldp+664,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__wb_stage_i__DOT__g_writeback_stage__DOT__rf_wdata_wb_q),32);
        tracep->fullBit(oldp+665,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__wb_stage_i__DOT__g_writeback_stage__DOT__rf_we_wb_q));
        tracep->fullBit(oldp+666,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__wb_stage_i__DOT__g_writeback_stage__DOT__wb_compressed_q));
        tracep->fullIData(oldp+667,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__addr_last_q),32);
        tracep->fullBit(oldp+668,((0U != (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__ls_fsm_cs))));
        tracep->fullBit(oldp+669,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__decoder_i__DOT__use_rs3_q));
        tracep->fullCData(oldp+670,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__md_state_q),3);
        tracep->fullCData(oldp+671,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__rdata_offset_q),2);
        tracep->fullBit(oldp+672,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__handle_misaligned_q));
        tracep->fullCData(oldp+673,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__ls_fsm_cs),3);
        tracep->fullBit(oldp+674,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__wb_stage_i__DOT__g_writeback_stage__DOT__wb_valid_q));
        tracep->fullBit(oldp+675,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__lsu_addr_incr_req));
        tracep->fullBit(oldp+676,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__rf_write_wb));
        tracep->fullQData(oldp+677,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT____Vcellout__id_stage_i__imd_val_q_ex_o[0]),34);
        tracep->fullQData(oldp+679,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT____Vcellout__id_stage_i__imd_val_q_ex_o[1]),34);
        tracep->fullBit(oldp+681,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_op_mod));
        tracep->fullCData(oldp+682,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator),4);
        tracep->fullQData(oldp+683,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__imd_val_q_ex[0]),34);
        tracep->fullQData(oldp+685,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__imd_val_q_ex[1]),34);
        tracep->fullCData(oldp+687,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__rf_raddr_a),5);
        tracep->fullCData(oldp+688,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_operator),6);
        tracep->fullBit(oldp+689,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__mult_sel_ex));
        tracep->fullBit(oldp+690,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__div_sel_ex));
        tracep->fullBit(oldp+691,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__fp_alu_op_b_mux_sel_o));
        tracep->fullCData(oldp+692,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_op_a_mux_sel_dec),2);
        tracep->fullBit(oldp+693,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_op_b_mux_sel_dec));
        tracep->fullBit(oldp+694,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__imm_a_mux_sel));
        tracep->fullCData(oldp+695,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__imm_b_mux_sel_dec),3);
        tracep->fullCData(oldp+696,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__decoder_i__DOT__opcode_alu),7);
        tracep->fullBit(oldp+697,((8U == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_operator))));
        tracep->fullBit(oldp+698,(((3U == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_operator)) 
                                   | (6U == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_operator)))));
        tracep->fullBit(oldp+699,(((4U == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_operator)) 
                                   | (7U == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_operator)))));
        tracep->fullCData(oldp+700,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator),4);
        tracep->fullBit(oldp+701,((9U == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator))));
        tracep->fullCData(oldp+702,(((0xbU == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator))
                                      ? 2U : (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_dst_fmt))),3);
        tracep->fullBit(oldp+703,((0xbU == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator))));
        tracep->fullCData(oldp+704,((1U & (((0xeU == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator)) 
                                            << 1U) 
                                           | (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_op_mod)))),2);
        tracep->fullBit(oldp+705,((0xcU == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator))));
        tracep->fullBit(oldp+706,((1U & (((8U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator))
                                           ? ((4U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator))
                                               ? 0x1fU
                                               : ((2U 
                                                   & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator))
                                                   ? 0x1fU
                                                   : 
                                                  ((1U 
                                                    & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator))
                                                    ? 0U
                                                    : (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__cmp_status))))
                                           : ((4U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator))
                                               ? ((2U 
                                                   & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator))
                                                   ? 
                                                  ((1U 
                                                    & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator))
                                                    ? (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__minmax_status)
                                                    : 0U)
                                                   : 0x1fU)
                                               : 0x1fU)) 
                                         >> 4U))));
        tracep->fullBit(oldp+707,((1U & (((8U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator))
                                           ? ((4U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator))
                                               ? 0x1fU
                                               : ((2U 
                                                   & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator))
                                                   ? 0x1fU
                                                   : 
                                                  ((1U 
                                                    & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator))
                                                    ? 0U
                                                    : (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__cmp_status))))
                                           : ((4U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator))
                                               ? ((2U 
                                                   & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator))
                                                   ? 
                                                  ((1U 
                                                    & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator))
                                                    ? (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__minmax_status)
                                                    : 0U)
                                                   : 0x1fU)
                                               : 0x1fU)) 
                                         >> 3U))));
        tracep->fullBit(oldp+708,((1U & (((8U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator))
                                           ? ((4U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator))
                                               ? 0x1fU
                                               : ((2U 
                                                   & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator))
                                                   ? 0x1fU
                                                   : 
                                                  ((1U 
                                                    & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator))
                                                    ? 0U
                                                    : (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__cmp_status))))
                                           : ((4U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator))
                                               ? ((2U 
                                                   & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator))
                                                   ? 
                                                  ((1U 
                                                    & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator))
                                                    ? (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__minmax_status)
                                                    : 0U)
                                                   : 0x1fU)
                                               : 0x1fU)) 
                                         >> 2U))));
        tracep->fullBit(oldp+709,((1U & (((8U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator))
                                           ? ((4U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator))
                                               ? 0x1fU
                                               : ((2U 
                                                   & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator))
                                                   ? 0x1fU
                                                   : 
                                                  ((1U 
                                                    & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator))
                                                    ? 0U
                                                    : (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__cmp_status))))
                                           : ((4U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator))
                                               ? ((2U 
                                                   & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator))
                                                   ? 
                                                  ((1U 
                                                    & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator))
                                                    ? (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__minmax_status)
                                                    : 0U)
                                                   : 0x1fU)
                                               : 0x1fU)) 
                                         >> 1U))));
        tracep->fullBit(oldp+710,((1U & ((8U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator))
                                          ? ((4U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator))
                                              ? 0x1fU
                                              : ((2U 
                                                  & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator))
                                                  ? 0x1fU
                                                  : 
                                                 ((1U 
                                                   & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator))
                                                   ? 0U
                                                   : (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__cmp_status))))
                                          : ((4U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator))
                                              ? ((2U 
                                                  & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator))
                                                  ? 
                                                 ((1U 
                                                   & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator))
                                                   ? (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__minmax_status)
                                                   : 0U)
                                                  : 0x1fU)
                                              : 0x1fU)))));
        tracep->fullBit(oldp+711,((1U & ((~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_op_mod)) 
                                         | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__sgnj_result 
                                            >> 0x1fU)))));
        tracep->fullBit(oldp+712,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__lsu_we));
        tracep->fullBit(oldp+713,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_rf_wen_id));
        tracep->fullBit(oldp+714,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__is_fp_instr));
        tracep->fullBit(oldp+715,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__use_fp_rs1));
        tracep->fullBit(oldp+716,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__use_fp_rs2));
        tracep->fullBit(oldp+717,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__use_fp_rd));
        tracep->fullCData(oldp+718,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_src_fmt),3);
        tracep->fullBit(oldp+719,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__icache_inval));
        tracep->fullBit(oldp+720,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__rf_ren_a));
        tracep->fullBit(oldp+721,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__rf_ren_b));
        tracep->fullBit(oldp+722,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__gen_stall_mem__DOT__rf_rd_a_wb_match));
        tracep->fullCData(oldp+723,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__multdiv_operator),2);
        tracep->fullCData(oldp+724,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__multdiv_signed_mode),2);
        tracep->fullBit(oldp+725,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_access));
        tracep->fullCData(oldp+726,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__lsu_type),2);
        tracep->fullBit(oldp+727,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__lsu_sign_ext));
        tracep->fullCData(oldp+728,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__lsu_req_dec)
                                      ? ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__lsu_we)
                                          ? 1U : 0U)
                                      : 2U)),2);
        tracep->fullBit(oldp+729,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__fp_rf_ren_a_o));
        tracep->fullBit(oldp+730,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__fp_rf_ren_b_o));
        tracep->fullBit(oldp+731,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__fp_rf_ren_c_o));
        tracep->fullBit(oldp+732,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__decoder_i__DOT__illegal_insn));
        tracep->fullBit(oldp+733,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__ebrk_insn));
        tracep->fullBit(oldp+734,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__mret_insn_dec));
        tracep->fullBit(oldp+735,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__dret_insn_dec));
        tracep->fullBit(oldp+736,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__ecall_insn_dec));
        tracep->fullBit(oldp+737,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__wfi_insn_dec));
        tracep->fullBit(oldp+738,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__branch_in_dec));
        tracep->fullBit(oldp+739,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__jump_in_dec));
        tracep->fullBit(oldp+740,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__jump_set_dec));
        tracep->fullBit(oldp+741,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__rf_wdata_sel));
        tracep->fullBit(oldp+742,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__decoder_i__DOT__rf_we));
        tracep->fullBit(oldp+743,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__lsu_req_dec));
        tracep->fullBit(oldp+744,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__gen_stall_mem__DOT__rf_rd_a_wb_match) 
                                   & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__rf_ren_a))));
        tracep->fullBit(oldp+745,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__decoder_i__DOT__fp_swap_oprnds_o));
        tracep->fullBit(oldp+746,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__decoder_i__DOT__csr_illegal));
        tracep->fullCData(oldp+747,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__decoder_i__DOT__csr_op),2);
        tracep->fullCData(oldp+748,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__decoder_i__DOT__opcode),7);
        tracep->fullQData(oldp+749,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT____Vcellinp__ex_block_i__imd_val_q_i[0]),34);
        tracep->fullQData(oldp+751,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT____Vcellinp__ex_block_i__imd_val_q_i[1]),34);
        tracep->fullQData(oldp+753,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT____Vcellinp__gen_multdiv_fast__DOT__multdiv_i__imd_val_q_i[0]),34);
        tracep->fullQData(oldp+755,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT____Vcellinp__gen_multdiv_fast__DOT__multdiv_i__imd_val_q_i[1]),34);
        tracep->fullBit(oldp+757,((0U != (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__multdiv_signed_mode))));
        tracep->fullIData(oldp+758,((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT____Vcellinp__gen_multdiv_fast__DOT__multdiv_i__imd_val_q_i
                                            [1U])),32);
        tracep->fullCData(oldp+759,((3U & (IData)((
                                                   vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT____Vcellinp__gen_multdiv_fast__DOT__multdiv_i__imd_val_q_i
                                                   [1U] 
                                                   >> 0x20U)))),2);
        tracep->fullCData(oldp+760,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_src_fmt),3);
        tracep->fullSData(oldp+761,(((0x2cU >= (0x3fU 
                                                & ((IData)(9U) 
                                                   * (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_src_fmt))))
                                      ? (0x1ffU & (IData)(
                                                          (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_shift_compensation 
                                                           >> 
                                                           (0x3fU 
                                                            & ((IData)(9U) 
                                                               * (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_src_fmt))))))
                                      : 0U)),9);
        tracep->fullBit(oldp+762,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__timer0__DOT__u_reg__DOT__tl_reg_d2h 
                                                 >> 0x33U)))));
        tracep->fullCData(oldp+763,((7U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__timer0__DOT__u_reg__DOT__tl_reg_d2h 
                                                   >> 0x30U)))),3);
        tracep->fullCData(oldp+764,((7U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__timer0__DOT__u_reg__DOT__tl_reg_d2h 
                                                   >> 0x2dU)))),3);
        tracep->fullCData(oldp+765,((3U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__timer0__DOT__u_reg__DOT__tl_reg_d2h 
                                                   >> 0x2bU)))),2);
        tracep->fullCData(oldp+766,((0xffU & (IData)(
                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__timer0__DOT__u_reg__DOT__tl_reg_d2h 
                                                      >> 0x23U)))),8);
        tracep->fullBit(oldp+767,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__timer0__DOT__u_reg__DOT__tl_reg_d2h 
                                                 >> 0x22U)))));
        tracep->fullIData(oldp+768,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__timer0__DOT__u_reg__DOT__tl_reg_d2h 
                                             >> 2U))),32);
        tracep->fullBit(oldp+769,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__timer0__DOT__u_reg__DOT__tl_reg_d2h 
                                                 >> 1U)))));
        tracep->fullBit(oldp+770,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__timer0__DOT__u_reg__DOT__tl_reg_d2h))));
        tracep->fullBit(oldp+771,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__timer0__DOT__u_reg__DOT____Vcellout__u_ctrl__q));
        tracep->fullSData(oldp+772,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__timer0__DOT__u_reg__DOT____Vcellout__u_cfg0_prescale__q),12);
        tracep->fullCData(oldp+773,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__timer0__DOT__u_reg__DOT____Vcellout__u_cfg0_step__q),8);
        tracep->fullIData(oldp+774,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__timer0__DOT__u_reg__DOT____Vcellout__u_timer_v_lower0__q),32);
        tracep->fullIData(oldp+775,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__timer0__DOT__u_reg__DOT____Vcellout__u_timer_v_upper0__q),32);
        tracep->fullIData(oldp+776,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__timer0__DOT__u_reg__DOT____Vcellout__u_compare_lower0_0__q),32);
        tracep->fullIData(oldp+777,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__timer0__DOT__u_reg__DOT____Vcellout__u_compare_upper0_0__q),32);
        tracep->fullBit(oldp+778,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__timer0__DOT__u_reg__DOT____Vcellout__u_intr_enable0__q));
        tracep->fullBit(oldp+779,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__timer0__DOT__u_reg__DOT__u_reg_if__DOT__outstanding));
        tracep->fullIData(oldp+780,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__timer0__DOT__u_reg__DOT__u_reg_if__DOT__rdata),32);
        tracep->fullBit(oldp+781,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__timer0__DOT__u_reg__DOT__u_reg_if__DOT__error));
        tracep->fullCData(oldp+782,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__timer0__DOT__u_reg__DOT__u_reg_if__DOT__reqid),8);
        tracep->fullCData(oldp+783,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__timer0__DOT__u_reg__DOT__u_reg_if__DOT__reqsz),2);
        tracep->fullCData(oldp+784,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__timer0__DOT__u_reg__DOT__u_reg_if__DOT__rspop),3);
        tracep->fullBit(oldp+785,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__8__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullBit(oldp+786,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__9__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullBit(oldp+787,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__14__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullBit(oldp+788,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__15__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullBit(oldp+789,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__20__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullBit(oldp+790,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__21__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullBit(oldp+791,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__22__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullBit(oldp+792,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__23__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullBit(oldp+793,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__24__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullBit(oldp+794,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__25__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullBit(oldp+795,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__26__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullBit(oldp+796,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__27__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullBit(oldp+797,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__28__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullBit(oldp+798,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__29__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullBit(oldp+799,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__30__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullBit(oldp+800,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__31__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullBit(oldp+801,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_1__q));
        tracep->fullBit(oldp+802,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_2__q));
        tracep->fullBit(oldp+803,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_3__q));
        tracep->fullBit(oldp+804,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_4__q));
        tracep->fullBit(oldp+805,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_5__q));
        tracep->fullBit(oldp+806,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_6__q));
        tracep->fullBit(oldp+807,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_7__q));
        tracep->fullBit(oldp+808,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_8__q));
        tracep->fullBit(oldp+809,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_9__q));
        tracep->fullBit(oldp+810,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_10__q));
        tracep->fullBit(oldp+811,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_11__q));
        tracep->fullBit(oldp+812,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_12__q));
        tracep->fullBit(oldp+813,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_13__q));
        tracep->fullBit(oldp+814,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_14__q));
        tracep->fullBit(oldp+815,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_17__q));
        tracep->fullBit(oldp+816,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_18__q));
        tracep->fullBit(oldp+817,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_24__q));
        tracep->fullBit(oldp+818,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_25__q));
        tracep->fullCData(oldp+819,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio0__q),3);
        tracep->fullCData(oldp+820,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio1__q),3);
        tracep->fullCData(oldp+821,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio2__q),3);
        tracep->fullCData(oldp+822,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio3__q),3);
        tracep->fullCData(oldp+823,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio9__q),3);
        tracep->fullCData(oldp+824,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio22__q),3);
        tracep->fullCData(oldp+825,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio23__q),3);
        tracep->fullCData(oldp+826,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio24__q),3);
        tracep->fullCData(oldp+827,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio25__q),3);
        tracep->fullCData(oldp+828,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio26__q),3);
        tracep->fullCData(oldp+829,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio27__q),3);
        tracep->fullCData(oldp+830,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio28__q),3);
        tracep->fullCData(oldp+831,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio29__q),3);
        tracep->fullCData(oldp+832,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio30__q),3);
        tracep->fullCData(oldp+833,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio31__q),3);
        tracep->fullBit(oldp+834,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_7__q));
        tracep->fullBit(oldp+835,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_13__q));
        tracep->fullBit(oldp+836,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_14__q));
        tracep->fullBit(oldp+837,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_15__q));
        tracep->fullBit(oldp+838,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_16__q));
        tracep->fullBit(oldp+839,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_23__q));
        tracep->fullBit(oldp+840,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_24__q));
        tracep->fullBit(oldp+841,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_25__q));
        tracep->fullBit(oldp+842,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_27__q));
        tracep->fullBit(oldp+843,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_28__q));
        tracep->fullBit(oldp+844,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_29__q));
        tracep->fullBit(oldp+845,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_30__q));
        tracep->fullBit(oldp+846,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_31__q));
        tracep->fullCData(oldp+847,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_threshold0__q),3);
        tracep->fullBit(oldp+848,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_msip0__q));
        tracep->fullBit(oldp+849,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__u_ie0_e_26__DOT__q));
        tracep->fullBit(oldp+850,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT____Vcellout__u_intr_state_tx_watermark__q));
        tracep->fullBit(oldp+851,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT____Vcellout__u_intr_state_rx_watermark__q));
        tracep->fullBit(oldp+852,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT____Vcellout__u_intr_state_tx_empty__q));
        tracep->fullBit(oldp+853,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT____Vcellout__u_intr_state_rx_overflow__q));
        tracep->fullBit(oldp+854,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT____Vcellout__u_intr_state_rx_frame_err__q));
        tracep->fullBit(oldp+855,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT____Vcellout__u_intr_state_rx_break_err__q));
        tracep->fullBit(oldp+856,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__uart_rx__DOT__rx_valid_q));
        tracep->fullBit(oldp+857,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__break_st_q));
        tracep->fullSData(oldp+858,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__uart_rx__DOT__sreg_q),11);
        tracep->fullBit(oldp+859,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT____Vcellout__u_intr_enable_rx_watermark__q));
        tracep->fullBit(oldp+860,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT____Vcellout__u_intr_enable_fmt_overflow__q));
        tracep->fullBit(oldp+861,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT____Vcellout__u_intr_enable_rx_overflow__q));
        tracep->fullBit(oldp+862,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT____Vcellout__u_intr_enable_nak__q));
        tracep->fullBit(oldp+863,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT____Vcellout__u_intr_enable_scl_interference__q));
        tracep->fullBit(oldp+864,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT____Vcellout__u_intr_enable_sda_interference__q));
        tracep->fullBit(oldp+865,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT____Vcellout__u_intr_enable_stretch_timeout__q));
        tracep->fullBit(oldp+866,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT____Vcellout__u_intr_enable_sda_unstable__q));
        tracep->fullBit(oldp+867,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT____Vcellout__u_intr_enable_trans_complete__q));
        tracep->fullBit(oldp+868,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT____Vcellout__u_intr_enable_tx_empty__q));
        tracep->fullBit(oldp+869,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT____Vcellout__u_intr_enable_tx_nonempty__q));
        tracep->fullBit(oldp+870,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT____Vcellout__u_intr_enable_tx_overflow__q));
        tracep->fullBit(oldp+871,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT____Vcellout__u_intr_enable_acq_overflow__q));
        tracep->fullBit(oldp+872,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT____Vcellout__u_intr_enable_ack_stop__q));
        tracep->fullBit(oldp+873,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT____Vcellout__u_intr_enable_host_timeout__q));
        tracep->fullBit(oldp+874,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT____Vcellout__u_ctrl_enablehost__q));
        tracep->fullBit(oldp+875,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__drsp_fifo_o 
                                                 >> 0x33U)))));
        tracep->fullCData(oldp+876,((7U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__drsp_fifo_o 
                                                   >> 0x30U)))),3);
        tracep->fullCData(oldp+877,((7U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__drsp_fifo_o 
                                                   >> 0x2dU)))),3);
        tracep->fullCData(oldp+878,((3U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__drsp_fifo_o 
                                                   >> 0x2bU)))),2);
        tracep->fullCData(oldp+879,((0xffU & (IData)(
                                                     (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__drsp_fifo_o 
                                                      >> 0x23U)))),8);
        tracep->fullBit(oldp+880,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__drsp_fifo_o 
                                                 >> 0x22U)))));
        tracep->fullIData(oldp+881,((IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__drsp_fifo_o 
                                             >> 2U))),32);
        tracep->fullBit(oldp+882,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__drsp_fifo_o 
                                                 >> 1U)))));
        tracep->fullBit(oldp+883,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__drsp_fifo_o))));
        tracep->fullBit(oldp+884,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__drsp_fifo_o))));
        tracep->fullCData(oldp+885,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__hfifo_rspvalid),2);
        tracep->fullCData(oldp+886,((0x7fU & (IData)(
                                                     (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__drsp_fifo_o 
                                                      >> 0x24U)))),8);
        tracep->fullBit(oldp+887,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__timer0__DOT__u_reg__DOT__tl_reg_d2h))));
        tracep->fullBit(oldp+888,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__timer0__DOT__u_reg__DOT__tl_reg_d2h 
                                                 >> 0x33U)))));
        tracep->fullQData(oldp+889,((((QData)((IData)(
                                                      (0x1ffffU 
                                                       & (IData)(
                                                                 (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__timer0__DOT__u_reg__DOT__tl_reg_d2h 
                                                                  >> 0x22U))))) 
                                      << 0x22U) | (
                                                   ((QData)((IData)(
                                                                    ((1U 
                                                                      == 
                                                                      (7U 
                                                                       & (IData)(
                                                                                (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__timer0__DOT__u_reg__DOT__tl_reg_d2h 
                                                                                >> 0x30U))))
                                                                      ? (IData)(
                                                                                (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__timer0__DOT__u_reg__DOT__tl_reg_d2h 
                                                                                >> 2U))
                                                                      : 0U))) 
                                                    << 2U) 
                                                   | (QData)((IData)(
                                                                     (2U 
                                                                      & ((IData)(
                                                                                (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__timer0__DOT__u_reg__DOT__tl_reg_d2h 
                                                                                >> 1U)) 
                                                                         << 1U))))))),51);
        tracep->fullCData(oldp+891,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__mask),2);
        tracep->fullCData(oldp+892,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__dev_select_outstanding),4);
        tracep->fullCData(oldp+893,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__err_resp__DOT__err_opcode),3);
        tracep->fullCData(oldp+894,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__err_resp__DOT__err_source),8);
        tracep->fullCData(oldp+895,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__err_resp__DOT__err_size),2);
        tracep->fullCData(oldp+896,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__dev_select_outstanding),4);
        tracep->fullCData(oldp+897,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__err_resp__DOT__err_opcode),3);
        tracep->fullCData(oldp+898,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__err_resp__DOT__err_source),8);
        tracep->fullCData(oldp+899,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__err_resp__DOT__err_size),2);
        tracep->fullCData(oldp+900,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__dev_select_outstanding),4);
        tracep->fullCData(oldp+901,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__err_resp__DOT__err_opcode),3);
        tracep->fullCData(oldp+902,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__err_resp__DOT__err_source),8);
        tracep->fullCData(oldp+903,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__err_resp__DOT__err_size),2);
        tracep->fullCData(oldp+904,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio4__q),3);
        tracep->fullCData(oldp+905,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio5__q),3);
        tracep->fullCData(oldp+906,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio6__q),3);
        tracep->fullCData(oldp+907,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio8__q),3);
        tracep->fullCData(oldp+908,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio10__q),3);
        tracep->fullCData(oldp+909,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio11__q),3);
        tracep->fullCData(oldp+910,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio12__q),3);
        tracep->fullCData(oldp+911,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio13__q),3);
        tracep->fullCData(oldp+912,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio14__q),3);
        tracep->fullCData(oldp+913,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio15__q),3);
        tracep->fullCData(oldp+914,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio16__q),3);
        tracep->fullCData(oldp+915,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio17__q),3);
        tracep->fullCData(oldp+916,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio18__q),3);
        tracep->fullCData(oldp+917,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio19__q),3);
        tracep->fullCData(oldp+918,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio20__q),3);
        tracep->fullCData(oldp+919,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio21__q),3);
        tracep->fullBit(oldp+920,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__u_reg_if__DOT__outstanding));
        tracep->fullIData(oldp+921,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__u_reg_if__DOT__rdata),32);
        tracep->fullBit(oldp+922,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__u_reg_if__DOT__error));
        tracep->fullCData(oldp+923,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__u_reg_if__DOT__reqid),8);
        tracep->fullCData(oldp+924,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__u_reg_if__DOT__reqsz),2);
        tracep->fullCData(oldp+925,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__u_reg_if__DOT__rspop),3);
        tracep->fullBit(oldp+926,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_0__DOT__qe));
        tracep->fullBit(oldp+927,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_1__DOT__qe));
        tracep->fullBit(oldp+928,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_2__DOT__qe));
        tracep->fullBit(oldp+929,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_3__DOT__qe));
        tracep->fullBit(oldp+930,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_4__DOT__qe));
        tracep->fullBit(oldp+931,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_5__DOT__qe));
        tracep->fullBit(oldp+932,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_6__DOT__qe));
        tracep->fullBit(oldp+933,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_7__DOT__qe));
        tracep->fullBit(oldp+934,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_8__DOT__qe));
        tracep->fullBit(oldp+935,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_9__DOT__qe));
        tracep->fullBit(oldp+936,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_10__DOT__qe));
        tracep->fullBit(oldp+937,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_11__DOT__qe));
        tracep->fullBit(oldp+938,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_12__DOT__qe));
        tracep->fullBit(oldp+939,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_13__DOT__qe));
        tracep->fullBit(oldp+940,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_14__DOT__qe));
        tracep->fullBit(oldp+941,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_15__DOT__qe));
        tracep->fullBit(oldp+942,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_16__DOT__qe));
        tracep->fullBit(oldp+943,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_17__DOT__qe));
        tracep->fullBit(oldp+944,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_18__DOT__qe));
        tracep->fullBit(oldp+945,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_19__DOT__qe));
        tracep->fullBit(oldp+946,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_20__DOT__qe));
        tracep->fullBit(oldp+947,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_21__DOT__qe));
        tracep->fullBit(oldp+948,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_22__DOT__qe));
        tracep->fullBit(oldp+949,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_23__DOT__qe));
        tracep->fullBit(oldp+950,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_24__DOT__qe));
        tracep->fullBit(oldp+951,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_25__DOT__qe));
        tracep->fullBit(oldp+952,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_26__DOT__qe));
        tracep->fullBit(oldp+953,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_27__DOT__qe));
        tracep->fullBit(oldp+954,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_28__DOT__qe));
        tracep->fullBit(oldp+955,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_29__DOT__qe));
        tracep->fullBit(oldp+956,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_30__DOT__qe));
        tracep->fullBit(oldp+957,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_31__DOT__qe));
        tracep->fullCData(oldp+958,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__mask),2);
        tracep->fullCData(oldp+959,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__mask),2);
        tracep->fullCData(oldp+960,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__mask),2);
        tracep->fullBit(oldp+961,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_8
                                                 [0U] 
                                                 >> 0x33U)))));
        tracep->fullCData(oldp+962,((7U & (IData)((
                                                   vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_8
                                                   [0U] 
                                                   >> 0x30U)))),3);
        tracep->fullCData(oldp+963,((7U & (IData)((
                                                   vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_8
                                                   [0U] 
                                                   >> 0x2dU)))),3);
        tracep->fullCData(oldp+964,((3U & (IData)((
                                                   vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_8
                                                   [0U] 
                                                   >> 0x2bU)))),2);
        tracep->fullCData(oldp+965,((0xffU & (IData)(
                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_8
                                                      [0U] 
                                                      >> 0x23U)))),8);
        tracep->fullBit(oldp+966,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_8
                                                 [0U] 
                                                 >> 0x22U)))));
        tracep->fullIData(oldp+967,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_8
                                             [0U] >> 2U))),32);
        tracep->fullBit(oldp+968,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_8
                                                 [0U] 
                                                 >> 1U)))));
        tracep->fullBit(oldp+969,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_8
                                                [0U]))));
        tracep->fullBit(oldp+970,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_8
                                                 [1U] 
                                                 >> 0x33U)))));
        tracep->fullCData(oldp+971,((7U & (IData)((
                                                   vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_8
                                                   [1U] 
                                                   >> 0x30U)))),3);
        tracep->fullCData(oldp+972,((7U & (IData)((
                                                   vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_8
                                                   [1U] 
                                                   >> 0x2dU)))),3);
        tracep->fullCData(oldp+973,((3U & (IData)((
                                                   vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_8
                                                   [1U] 
                                                   >> 0x2bU)))),2);
        tracep->fullCData(oldp+974,((0xffU & (IData)(
                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_8
                                                      [1U] 
                                                      >> 0x23U)))),8);
        tracep->fullBit(oldp+975,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_8
                                                 [1U] 
                                                 >> 0x22U)))));
        tracep->fullIData(oldp+976,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_8
                                             [1U] >> 2U))),32);
        tracep->fullBit(oldp+977,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_8
                                                 [1U] 
                                                 >> 1U)))));
        tracep->fullBit(oldp+978,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_8
                                                [1U]))));
        tracep->fullBit(oldp+979,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.tl_h_o
                                                 [0U] 
                                                 >> 0x33U)))));
        tracep->fullCData(oldp+980,((7U & (IData)((
                                                   vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.tl_h_o
                                                   [0U] 
                                                   >> 0x30U)))),3);
        tracep->fullCData(oldp+981,((7U & (IData)((
                                                   vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.tl_h_o
                                                   [0U] 
                                                   >> 0x2dU)))),3);
        tracep->fullCData(oldp+982,((3U & (IData)((
                                                   vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.tl_h_o
                                                   [0U] 
                                                   >> 0x2bU)))),2);
        tracep->fullCData(oldp+983,((0xffU & (IData)(
                                                     (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.tl_h_o
                                                      [0U] 
                                                      >> 0x23U)))),8);
        tracep->fullBit(oldp+984,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.tl_h_o
                                                 [0U] 
                                                 >> 0x22U)))));
        tracep->fullIData(oldp+985,((IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.tl_h_o
                                             [0U] >> 2U))),32);
        tracep->fullBit(oldp+986,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.tl_h_o
                                                 [0U] 
                                                 >> 1U)))));
        tracep->fullBit(oldp+987,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.tl_h_o
                                                [0U]))));
        tracep->fullBit(oldp+988,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.tl_h_o
                                                 [1U] 
                                                 >> 0x33U)))));
        tracep->fullCData(oldp+989,((7U & (IData)((
                                                   vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.tl_h_o
                                                   [1U] 
                                                   >> 0x30U)))),3);
        tracep->fullCData(oldp+990,((7U & (IData)((
                                                   vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.tl_h_o
                                                   [1U] 
                                                   >> 0x2dU)))),3);
        tracep->fullCData(oldp+991,((3U & (IData)((
                                                   vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.tl_h_o
                                                   [1U] 
                                                   >> 0x2bU)))),2);
        tracep->fullCData(oldp+992,((0xffU & (IData)(
                                                     (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.tl_h_o
                                                      [1U] 
                                                      >> 0x23U)))),8);
        tracep->fullBit(oldp+993,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.tl_h_o
                                                 [1U] 
                                                 >> 0x22U)))));
        tracep->fullIData(oldp+994,((IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.tl_h_o
                                             [1U] >> 2U))),32);
        tracep->fullBit(oldp+995,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.tl_h_o
                                                 [1U] 
                                                 >> 1U)))));
        tracep->fullBit(oldp+996,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.tl_h_o
                                                [1U]))));
        tracep->fullBit(oldp+997,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                 [0U] 
                                                 >> 0x33U)))));
        tracep->fullCData(oldp+998,((7U & (IData)((
                                                   vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                   [0U] 
                                                   >> 0x30U)))),3);
        tracep->fullCData(oldp+999,((7U & (IData)((
                                                   vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                   [0U] 
                                                   >> 0x2dU)))),3);
        tracep->fullCData(oldp+1000,((3U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                    [0U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1001,((0xffU & (IData)(
                                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                       [0U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1002,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                  [0U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1003,((IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                              [0U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1004,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                  [0U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1005,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                 [0U]))));
        tracep->fullBit(oldp+1006,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                  [1U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1007,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                    [1U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1008,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                    [1U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1009,((3U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                    [1U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1010,((0xffU & (IData)(
                                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                       [1U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1011,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                  [1U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1012,((IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                              [1U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1013,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                  [1U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1014,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                 [1U]))));
        tracep->fullCData(oldp+1015,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hgrant),2);
        tracep->fullCData(oldp+1016,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__ppc_out),2);
        tracep->fullCData(oldp+1017,((2U & ((IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__ppc_out) 
                                            << 1U))),2);
        tracep->fullCData(oldp+1018,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__winner),2);
        tracep->fullBit(oldp+1019,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo.tl_h_o 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1020,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo.tl_h_o 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1021,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo.tl_h_o 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1022,((3U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo.tl_h_o 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1023,((0xffU & (IData)(
                                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo.tl_h_o 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1024,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo.tl_h_o 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1025,((IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo.tl_h_o 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1026,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo.tl_h_o 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1027,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo.tl_h_o))));
        tracep->fullBit(oldp+1028,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                  [0U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1029,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                    [0U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1030,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                    [0U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1031,((3U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                    [0U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1032,((0xffU & (IData)(
                                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                       [0U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1033,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                  [0U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1034,((IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                              [0U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1035,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                  [0U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1036,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                 [0U]))));
        tracep->fullBit(oldp+1037,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                 [0U]))));
        tracep->fullBit(oldp+1038,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                  [0U] 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+1039,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                                   [0U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                                      [0U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                                     [0U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                                              [0U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullBit(oldp+1041,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo.tl_h_o 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1042,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo.tl_h_o 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1043,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo.tl_h_o 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1044,((3U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo.tl_h_o 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1045,((0xffU & (IData)(
                                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo.tl_h_o 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1046,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo.tl_h_o 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1047,((IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo.tl_h_o 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1048,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo.tl_h_o 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1049,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo.tl_h_o))));
        tracep->fullBit(oldp+1050,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                  [1U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1051,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                    [1U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1052,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                    [1U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1053,((3U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                    [1U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1054,((0xffU & (IData)(
                                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                       [1U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1055,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                  [1U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1056,((IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                              [1U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1057,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                  [1U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1058,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                 [1U]))));
        tracep->fullBit(oldp+1059,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                 [1U]))));
        tracep->fullBit(oldp+1060,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                  [1U] 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+1061,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                                   [1U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                                      [1U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                                     [1U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                                              [1U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullBit(oldp+1063,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                          [0U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1064,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                            [0U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1065,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                            [0U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1066,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                            [0U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1067,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                               [0U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1068,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                       [0U][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                         [0U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1069,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                               [0U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                                 [0U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1070,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                       [0U][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                         [0U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1071,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                    [0U][0U])));
        tracep->fullBit(oldp+1072,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                          [1U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1073,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                            [1U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1074,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                            [1U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1075,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                            [1U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1076,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                               [1U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1077,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                       [1U][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                         [1U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1078,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                               [1U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                                 [1U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1079,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                       [1U][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                         [1U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1080,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                    [1U][0U])));
        tracep->fullBit(oldp+1081,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                          [2U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1082,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                            [2U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1083,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                            [2U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1084,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                            [2U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1085,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                               [2U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1086,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                       [2U][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                         [2U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1087,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                               [2U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                                 [2U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1088,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                       [2U][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                         [2U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1089,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                    [2U][0U])));
        tracep->fullBit(oldp+1090,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                          [3U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1091,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                            [3U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1092,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                            [3U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1093,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                            [3U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1094,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                               [3U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1095,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                       [3U][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                         [3U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1096,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                               [3U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                                 [3U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1097,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                       [3U][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                         [3U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1098,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                    [3U][0U])));
        tracep->fullBit(oldp+1099,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                          [4U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1100,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                            [4U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1101,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                            [4U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1102,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                            [4U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1103,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                               [4U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1104,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                       [4U][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                         [4U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1105,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                               [4U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                                 [4U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1106,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                       [4U][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                         [4U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1107,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                    [4U][0U])));
        tracep->fullBit(oldp+1108,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                          [5U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1109,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                            [5U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1110,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                            [5U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1111,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                            [5U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1112,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                               [5U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1113,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                       [5U][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                         [5U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1114,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                               [5U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                                 [5U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1115,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                       [5U][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                         [5U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1116,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                    [5U][0U])));
        tracep->fullBit(oldp+1117,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                          [6U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1118,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                            [6U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1119,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                            [6U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1120,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                            [6U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1121,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                               [6U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1122,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                       [6U][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                         [6U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1123,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                               [6U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                                 [6U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1124,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                       [6U][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                         [6U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1125,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                    [6U][0U])));
        tracep->fullBit(oldp+1126,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                          [7U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1127,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                            [7U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1128,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                            [7U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1129,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                            [7U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1130,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                               [7U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1131,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                       [7U][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                         [7U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1132,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                               [7U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                                 [7U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1133,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                       [7U][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                         [7U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1134,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                    [7U][0U])));
        tracep->fullBit(oldp+1135,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                          [8U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1136,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                            [8U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1137,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                            [8U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1138,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                            [8U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1139,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                               [8U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1140,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                       [8U][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                         [8U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1141,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                               [8U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                                 [8U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1142,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                       [8U][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                         [8U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1143,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                    [8U][0U])));
        tracep->fullBit(oldp+1144,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                          [9U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1145,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                            [9U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1146,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                            [9U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1147,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                            [9U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1148,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                               [9U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1149,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                       [9U][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                         [9U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1150,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                               [9U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                                 [9U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1151,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                       [9U][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                         [9U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1152,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                    [9U][0U])));
        tracep->fullBit(oldp+1153,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                          [0U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1154,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                            [0U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1155,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                            [0U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1156,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                            [0U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1157,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                               [0U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1158,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                       [0U][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                         [0U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1159,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                               [0U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                                 [0U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1160,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                       [0U][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                         [0U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1161,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                    [0U][0U])));
        tracep->fullBit(oldp+1162,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                          [1U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1163,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                            [1U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1164,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                            [1U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1165,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                            [1U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1166,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                               [1U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1167,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                       [1U][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                         [1U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1168,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                               [1U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                                 [1U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1169,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                       [1U][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                         [1U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1170,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                    [1U][0U])));
        tracep->fullBit(oldp+1171,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                          [2U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1172,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                            [2U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1173,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                            [2U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1174,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                            [2U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1175,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                               [2U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1176,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                       [2U][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                         [2U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1177,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                               [2U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                                 [2U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1178,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                       [2U][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                         [2U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1179,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                    [2U][0U])));
        tracep->fullBit(oldp+1180,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                          [3U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1181,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                            [3U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1182,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                            [3U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1183,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                            [3U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1184,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                               [3U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1185,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                       [3U][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                         [3U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1186,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                               [3U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                                 [3U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1187,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                       [3U][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                         [3U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1188,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                    [3U][0U])));
        tracep->fullBit(oldp+1189,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                          [4U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1190,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                            [4U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1191,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                            [4U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1192,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                            [4U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1193,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                               [4U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1194,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                       [4U][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                         [4U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1195,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                               [4U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                                 [4U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1196,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                       [4U][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                         [4U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1197,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                    [4U][0U])));
        tracep->fullBit(oldp+1198,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                          [5U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1199,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                            [5U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1200,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                            [5U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1201,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                            [5U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1202,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                               [5U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1203,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                       [5U][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                         [5U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1204,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                               [5U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                                 [5U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1205,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                       [5U][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                         [5U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1206,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                    [5U][0U])));
        tracep->fullBit(oldp+1207,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                          [6U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1208,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                            [6U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1209,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                            [6U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1210,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                            [6U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1211,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                               [6U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1212,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                       [6U][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                         [6U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1213,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                               [6U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                                 [6U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1214,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                       [6U][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                         [6U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1215,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                    [6U][0U])));
        tracep->fullBit(oldp+1216,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                          [7U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1217,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                            [7U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1218,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                            [7U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1219,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                            [7U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1220,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                               [7U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1221,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                       [7U][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                         [7U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1222,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                               [7U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                                 [7U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1223,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                       [7U][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                         [7U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1224,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                    [7U][0U])));
        tracep->fullBit(oldp+1225,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                          [8U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1226,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                            [8U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1227,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                            [8U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1228,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                            [8U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1229,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                               [8U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1230,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                       [8U][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                         [8U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1231,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                               [8U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                                 [8U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1232,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                       [8U][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                         [8U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1233,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                    [8U][0U])));
        tracep->fullBit(oldp+1234,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                          [9U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1235,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                            [9U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1236,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                            [9U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1237,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                            [9U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1238,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                               [9U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1239,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                       [9U][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                         [9U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1240,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                               [9U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                                 [9U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1241,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                       [9U][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                         [9U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1242,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                    [9U][0U])));
        tracep->fullBit(oldp+1243,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                          [0xaU][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1244,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                            [0xaU][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1245,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                            [0xaU][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1246,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                            [0xaU][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1247,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                               [0xaU][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1248,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                       [0xaU][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                         [0xaU][1U] 
                                         >> 5U))),32);
        tracep->fullCData(oldp+1249,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                               [0xaU][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                                 [0xaU][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1250,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                       [0xaU][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                         [0xaU][0U] 
                                         >> 1U))),32);
        tracep->fullBit(oldp+1251,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                    [0xaU][0U])));
        tracep->fullIData(oldp+1252,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__num_req_outstanding),17);
        tracep->fullIData(oldp+1253,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__num_req_outstanding),17);
        tracep->fullIData(oldp+1254,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__num_req_outstanding),17);
        tracep->fullBit(oldp+1255,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__tl_reg_d2h 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1256,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__tl_reg_d2h 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1257,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__tl_reg_d2h 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1258,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__tl_reg_d2h 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1259,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__tl_reg_d2h 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1260,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__tl_reg_d2h 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1261,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__tl_reg_d2h 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1262,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__tl_reg_d2h 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1263,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__tl_reg_d2h))));
        tracep->fullBit(oldp+1264,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__err_resp__DOT__err_req_pending));
        tracep->fullBit(oldp+1265,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__err_resp__DOT__err_req_pending));
        tracep->fullBit(oldp+1266,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__err_resp__DOT__err_req_pending));
        tracep->fullBit(oldp+1267,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__drsp_fifo_o 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1268,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__drsp_fifo_o 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1269,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__drsp_fifo_o 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1270,((3U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__drsp_fifo_o 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1271,((0xffU & (IData)(
                                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__drsp_fifo_o 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1272,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__drsp_fifo_o 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1273,((IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__drsp_fifo_o 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1274,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__drsp_fifo_o 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1275,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__drsp_fifo_o))));
        tracep->fullBit(oldp+1276,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__drsp_fifo_o))));
        tracep->fullCData(oldp+1277,((0x7fU & (IData)(
                                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__drsp_fifo_o 
                                                       >> 0x24U)))),8);
        tracep->fullBit(oldp+1278,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__tl_reg_d2h))));
        tracep->fullBit(oldp+1279,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__tl_reg_d2h 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+1280,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__tl_reg_d2h 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__tl_reg_d2h 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__tl_reg_d2h 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__tl_reg_d2h 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullBit(oldp+1282,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT____Vcellout__err_resp__tl_h_o 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1283,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT____Vcellout__err_resp__tl_h_o 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1284,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT____Vcellout__err_resp__tl_h_o 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1285,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT____Vcellout__err_resp__tl_h_o 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1286,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT____Vcellout__err_resp__tl_h_o 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1287,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT____Vcellout__err_resp__tl_h_o 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1288,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT____Vcellout__err_resp__tl_h_o 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1289,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT____Vcellout__err_resp__tl_h_o 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1290,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT____Vcellout__err_resp__tl_h_o))));
        tracep->fullCData(oldp+1291,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__mask),3);
        tracep->fullCData(oldp+1292,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__mask),3);
        tracep->fullCData(oldp+1293,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr),2);
        tracep->fullBit(oldp+1294,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr) 
                                          >> 1U))));
        tracep->fullBit(oldp+1295,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))));
        tracep->fullCData(oldp+1296,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr),2);
        tracep->fullBit(oldp+1297,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr) 
                                          >> 1U))));
        tracep->fullBit(oldp+1298,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))));
        tracep->fullCData(oldp+1299,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr),2);
        tracep->fullBit(oldp+1300,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr) 
                                          >> 1U))));
        tracep->fullBit(oldp+1301,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))));
        tracep->fullBit(oldp+1302,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__instr_valid));
        tracep->fullIData(oldp+1303,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__tlul_data),32);
        tracep->fullCData(oldp+1304,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__intr_interface__DOT__genblk2__DOT__source_q),8);
        tracep->fullBit(oldp+1305,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__intr_interface__DOT__genblk2__DOT__source_q));
        tracep->fullCData(oldp+1306,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_mem__DOT__gen_rom_snd_scratch__DOT__i_debug_rom__DOT__addr_q),5);
        tracep->fullSData(oldp+1307,((0x1fffU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__storage)),13);
        tracep->fullSData(oldp+1308,((0x1fffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__storage 
                                                 >> 0xdU))),13);
        tracep->fullCData(oldp+1309,((0x1fU & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__storage))),5);
        tracep->fullCData(oldp+1310,((0x1fU & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__storage) 
                                               >> 5U))),5);
        tracep->fullQData(oldp+1311,((0x1ffffffffULL 
                                      & (((QData)((IData)(
                                                          vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[1U])) 
                                          << 0x20U) 
                                         | (QData)((IData)(
                                                           vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[0U]))))),33);
        tracep->fullQData(oldp+1313,((0x1ffffffffULL 
                                      & (((QData)((IData)(
                                                          vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[2U])) 
                                          << 0x1fU) 
                                         | ((QData)((IData)(
                                                            vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[1U])) 
                                            >> 1U)))),33);
        tracep->fullBit(oldp+1315,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__handle_irq));
        tracep->fullBit(oldp+1316,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_3
                                                  [0U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1317,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_3
                                                    [0U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1318,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_3
                                                    [0U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1319,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_3
                                                    [0U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1320,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_3
                                                       [0U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1321,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_3
                                                  [0U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1322,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_3
                                              [0U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1323,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_3
                                                  [0U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1324,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_3
                                                 [0U]))));
        tracep->fullBit(oldp+1325,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_3
                                                  [1U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1326,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_3
                                                    [1U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1327,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_3
                                                    [1U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1328,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_3
                                                    [1U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1329,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_3
                                                       [1U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1330,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_3
                                                  [1U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1331,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_3
                                              [1U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1332,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_3
                                                  [1U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1333,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_3
                                                 [1U]))));
        tracep->fullBit(oldp+1334,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_3
                                                  [2U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1335,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_3
                                                    [2U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1336,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_3
                                                    [2U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1337,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_3
                                                    [2U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1338,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_3
                                                       [2U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1339,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_3
                                                  [2U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1340,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_3
                                              [2U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1341,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_3
                                                  [2U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1342,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_3
                                                 [2U]))));
        tracep->fullCData(oldp+1343,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__gen_arb_ppc__DOT__u_reqarb__DOT__idx_o),2);
        tracep->fullCData(oldp+1344,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__ppc_out),3);
        tracep->fullCData(oldp+1345,((6U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__ppc_out) 
                                            << 1U))),3);
        tracep->fullCData(oldp+1346,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__winner),3);
        tracep->fullIData(oldp+1347,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__unnamedblk3__DOT__i),32);
        tracep->fullBit(oldp+1348,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__FLASH_CTRL__tl_h_o
                                                  [0U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1349,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__FLASH_CTRL__tl_h_o
                                                    [0U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1350,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__FLASH_CTRL__tl_h_o
                                                    [0U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1351,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__FLASH_CTRL__tl_h_o
                                                    [0U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1352,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__FLASH_CTRL__tl_h_o
                                                       [0U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1353,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__FLASH_CTRL__tl_h_o
                                                  [0U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1354,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__FLASH_CTRL__tl_h_o
                                              [0U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1355,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__FLASH_CTRL__tl_h_o
                                                  [0U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1356,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__FLASH_CTRL__tl_h_o
                                                 [0U]))));
        tracep->fullBit(oldp+1357,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__FLASH_CTRL__tl_h_o
                                                  [1U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1358,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__FLASH_CTRL__tl_h_o
                                                    [1U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1359,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__FLASH_CTRL__tl_h_o
                                                    [1U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1360,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__FLASH_CTRL__tl_h_o
                                                    [1U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1361,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__FLASH_CTRL__tl_h_o
                                                       [1U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1362,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__FLASH_CTRL__tl_h_o
                                                  [1U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1363,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__FLASH_CTRL__tl_h_o
                                              [1U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1364,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__FLASH_CTRL__tl_h_o
                                                  [1U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1365,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__FLASH_CTRL__tl_h_o
                                                 [1U]))));
        tracep->fullBit(oldp+1366,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__FLASH_CTRL__tl_h_o
                                                  [2U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1367,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__FLASH_CTRL__tl_h_o
                                                    [2U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1368,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__FLASH_CTRL__tl_h_o
                                                    [2U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1369,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__FLASH_CTRL__tl_h_o
                                                    [2U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1370,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__FLASH_CTRL__tl_h_o
                                                       [2U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1371,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__FLASH_CTRL__tl_h_o
                                                  [2U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1372,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__FLASH_CTRL__tl_h_o
                                              [2U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1373,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__FLASH_CTRL__tl_h_o
                                                  [2U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1374,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__FLASH_CTRL__tl_h_o
                                                 [2U]))));
        tracep->fullBit(oldp+1375,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                  [0U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1376,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                    [0U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1377,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                    [0U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1378,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                    [0U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1379,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                       [0U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1380,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                  [0U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1381,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                              [0U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1382,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                  [0U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1383,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                 [0U]))));
        tracep->fullBit(oldp+1384,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                  [1U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1385,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                    [1U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1386,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                    [1U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1387,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                    [1U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1388,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                       [1U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1389,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                  [1U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1390,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                              [1U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1391,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                  [1U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1392,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                 [1U]))));
        tracep->fullBit(oldp+1393,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                  [2U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1394,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                    [2U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1395,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                    [2U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1396,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                    [2U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1397,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                       [2U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1398,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                  [2U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1399,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                              [2U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1400,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                  [2U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1401,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                 [2U]))));
        tracep->fullCData(oldp+1402,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hgrant),3);
        tracep->fullCData(oldp+1403,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__gen_arb_ppc__DOT__u_reqarb__DOT__idx_o),2);
        tracep->fullCData(oldp+1404,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__ppc_out),3);
        tracep->fullCData(oldp+1405,((6U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__ppc_out) 
                                            << 1U))),3);
        tracep->fullCData(oldp+1406,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__winner),3);
        tracep->fullIData(oldp+1407,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__unnamedblk3__DOT__i),32);
        tracep->fullBit(oldp+1408,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo.tl_h_o 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1409,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo.tl_h_o 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1410,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo.tl_h_o 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1411,((3U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo.tl_h_o 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1412,((0xffU & (IData)(
                                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo.tl_h_o 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1413,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo.tl_h_o 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1414,((IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo.tl_h_o 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1415,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo.tl_h_o 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1416,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo.tl_h_o))));
        tracep->fullBit(oldp+1417,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                  [0U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1418,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                    [0U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1419,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                    [0U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1420,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                    [0U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1421,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                       [0U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1422,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                  [0U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1423,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                              [0U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1424,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                  [0U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1425,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                 [0U]))));
        tracep->fullBit(oldp+1426,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                 [0U]))));
        tracep->fullBit(oldp+1427,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                  [0U] 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+1428,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                                   [0U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                                      [0U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                                     [0U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                                              [0U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullBit(oldp+1430,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo.tl_h_o 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1431,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo.tl_h_o 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1432,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo.tl_h_o 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1433,((3U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo.tl_h_o 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1434,((0xffU & (IData)(
                                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo.tl_h_o 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1435,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo.tl_h_o 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1436,((IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo.tl_h_o 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1437,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo.tl_h_o 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1438,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo.tl_h_o))));
        tracep->fullBit(oldp+1439,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                  [1U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1440,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                    [1U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1441,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                    [1U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1442,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                    [1U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1443,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                       [1U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1444,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                  [1U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1445,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                              [1U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1446,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                  [1U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1447,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                 [1U]))));
        tracep->fullBit(oldp+1448,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                 [1U]))));
        tracep->fullBit(oldp+1449,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                  [1U] 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+1450,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                                   [1U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                                      [1U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                                     [1U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                                              [1U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullBit(oldp+1452,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__gen_host_fifo__BRA__2__KET____DOT__u_hostfifo.tl_h_o 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1453,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__gen_host_fifo__BRA__2__KET____DOT__u_hostfifo.tl_h_o 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1454,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__gen_host_fifo__BRA__2__KET____DOT__u_hostfifo.tl_h_o 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1455,((3U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__gen_host_fifo__BRA__2__KET____DOT__u_hostfifo.tl_h_o 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1456,((0xffU & (IData)(
                                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__gen_host_fifo__BRA__2__KET____DOT__u_hostfifo.tl_h_o 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1457,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__gen_host_fifo__BRA__2__KET____DOT__u_hostfifo.tl_h_o 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1458,((IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__gen_host_fifo__BRA__2__KET____DOT__u_hostfifo.tl_h_o 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1459,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__gen_host_fifo__BRA__2__KET____DOT__u_hostfifo.tl_h_o 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1460,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__gen_host_fifo__BRA__2__KET____DOT__u_hostfifo.tl_h_o))));
        tracep->fullBit(oldp+1461,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                  [2U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1462,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                    [2U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1463,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                    [2U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1464,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                    [2U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1465,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                       [2U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1466,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                  [2U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1467,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                              [2U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1468,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                  [2U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1469,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                 [2U]))));
        tracep->fullBit(oldp+1470,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                 [2U]))));
        tracep->fullBit(oldp+1471,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                  [2U] 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+1472,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                                   [2U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                                      [2U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                                     [2U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                                              [2U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullBit(oldp+1474,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                  [0U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1475,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                    [0U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1476,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                    [0U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1477,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                    [0U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1478,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                       [0U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1479,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                  [0U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1480,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                              [0U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1481,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                  [0U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1482,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                 [0U]))));
        tracep->fullBit(oldp+1483,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                  [1U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1484,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                    [1U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1485,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                    [1U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1486,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                    [1U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1487,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                       [1U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1488,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                  [1U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1489,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                              [1U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1490,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                  [1U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1491,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                 [1U]))));
        tracep->fullBit(oldp+1492,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                  [2U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1493,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                    [2U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1494,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                    [2U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1495,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                    [2U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1496,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                       [2U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1497,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                  [2U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1498,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                              [2U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1499,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                  [2U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1500,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                 [2U]))));
        tracep->fullBit(oldp+1501,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                  [3U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1502,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                    [3U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1503,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                    [3U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1504,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                    [3U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1505,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                       [3U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1506,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                  [3U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1507,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                              [3U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1508,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                  [3U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1509,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                 [3U]))));
        tracep->fullBit(oldp+1510,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                  [4U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1511,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                    [4U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1512,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                    [4U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1513,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                    [4U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1514,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                       [4U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1515,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                  [4U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1516,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                              [4U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1517,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                  [4U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1518,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                 [4U]))));
        tracep->fullBit(oldp+1519,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                  [5U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1520,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                    [5U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1521,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                    [5U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1522,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                    [5U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1523,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                       [5U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1524,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                  [5U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1525,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                              [5U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1526,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                  [5U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1527,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                 [5U]))));
        tracep->fullBit(oldp+1528,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                  [6U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1529,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                    [6U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1530,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                    [6U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1531,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                    [6U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1532,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                       [6U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1533,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                  [6U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1534,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                              [6U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1535,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                  [6U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1536,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                 [6U]))));
        tracep->fullBit(oldp+1537,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                  [7U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1538,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                    [7U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1539,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                    [7U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1540,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                    [7U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1541,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                       [7U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1542,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                  [7U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1543,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                              [7U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1544,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                  [7U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1545,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                 [7U]))));
        tracep->fullBit(oldp+1546,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                  [8U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1547,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                    [8U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1548,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                    [8U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1549,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                    [8U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1550,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                       [8U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1551,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                  [8U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1552,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                              [8U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1553,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                  [8U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1554,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                 [8U]))));
        tracep->fullBit(oldp+1555,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                  [9U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1556,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                    [9U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1557,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                    [9U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1558,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                    [9U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1559,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                       [9U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1560,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                  [9U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1561,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                              [9U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1562,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                  [9U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1563,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                 [9U]))));
        tracep->fullBit(oldp+1564,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                  [0xaU] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1565,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                    [0xaU] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1566,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                    [0xaU] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1567,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                    [0xaU] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1568,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                       [0xaU] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1569,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                  [0xaU] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1570,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                              [0xaU] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1571,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                  [0xaU] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1572,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                 [0xaU]))));
        tracep->fullCData(oldp+1573,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr),2);
        tracep->fullBit(oldp+1574,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr) 
                                          >> 1U))));
        tracep->fullBit(oldp+1575,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr))));
        tracep->fullCData(oldp+1576,((0xfU & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT____Vcellout__u_sramreqfifo__rdata_o) 
                                              >> 1U))),4);
        tracep->fullBit(oldp+1577,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT____Vcellout__u_sramreqfifo__rdata_o))));
        tracep->fullCData(oldp+1578,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT____Vcellout__u_sramreqfifo__rdata_o),5);
        tracep->fullBit(oldp+1579,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_fetch_err_plus2));
        tracep->fullIData(oldp+1580,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__stored_addr_q),32);
        tracep->fullIData(oldp+1581,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fetch_addr_q),32);
        tracep->fullBit(oldp+1582,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__nmi_mode_q));
        tracep->fullBit(oldp+1583,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_mstatus_csr__DOT__rdata_q) 
                                          >> 5U))));
        tracep->fullIData(oldp+1584,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_depc_csr__DOT__rdata_q),32);
        tracep->fullIData(oldp+1585,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_mtvec_csr__DOT__rdata_q),32);
        tracep->fullBit(oldp+1586,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_mstatus_csr__DOT__rdata_q))));
        tracep->fullCData(oldp+1587,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__priv_lvl_q),2);
        tracep->fullCData(oldp+1588,((3U & ((2U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_mstatus_csr__DOT__rdata_q))
                                             ? ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_mstatus_csr__DOT__rdata_q) 
                                                >> 2U)
                                             : (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__priv_lvl_q)))),2);
        tracep->fullBit(oldp+1589,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_dcsr_csr__DOT__rdata_q 
                                          >> 2U))));
        tracep->fullBit(oldp+1590,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_dcsr_csr__DOT__rdata_q 
                                          >> 0xfU))));
        tracep->fullBit(oldp+1591,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_dcsr_csr__DOT__rdata_q 
                                          >> 0xcU))));
        tracep->fullCData(oldp+1592,((0xffU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_mtvec_csr__DOT__rdata_q)),8);
        tracep->fullCData(oldp+1593,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__rdata_outstanding_q),2);
        tracep->fullBit(oldp+1594,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__g_branch_set_flop__DOT__branch_set_q));
        tracep->fullCData(oldp+1595,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_cs),4);
        tracep->fullBit(oldp+1596,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__load_err_q));
        tracep->fullBit(oldp+1597,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__store_err_q));
        tracep->fullBit(oldp+1598,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__exc_req_q));
        tracep->fullBit(oldp+1599,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_q));
        tracep->fullIData(oldp+1600,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__rdata_q),24);
        tracep->fullBit(oldp+1601,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__pmp_err_q));
        tracep->fullBit(oldp+1602,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__lsu_err_q));
        tracep->fullBit(oldp+1603,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_mstatus_csr__DOT__rdata_q) 
                                          >> 5U))));
        tracep->fullBit(oldp+1604,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_mstatus_csr__DOT__rdata_q) 
                                          >> 4U))));
        tracep->fullCData(oldp+1605,((3U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_mstatus_csr__DOT__rdata_q) 
                                            >> 2U))),2);
        tracep->fullBit(oldp+1606,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_mstatus_csr__DOT__rdata_q) 
                                          >> 1U))));
        tracep->fullBit(oldp+1607,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_mstatus_csr__DOT__rdata_q))));
        tracep->fullCData(oldp+1608,((0xfU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_dcsr_csr__DOT__rdata_q 
                                              >> 0x1cU))),4);
        tracep->fullSData(oldp+1609,((0xfffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_dcsr_csr__DOT__rdata_q 
                                                >> 0x10U))),12);
        tracep->fullBit(oldp+1610,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_dcsr_csr__DOT__rdata_q 
                                          >> 0xfU))));
        tracep->fullBit(oldp+1611,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_dcsr_csr__DOT__rdata_q 
                                          >> 0xeU))));
        tracep->fullBit(oldp+1612,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_dcsr_csr__DOT__rdata_q 
                                          >> 0xdU))));
        tracep->fullBit(oldp+1613,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_dcsr_csr__DOT__rdata_q 
                                          >> 0xcU))));
        tracep->fullBit(oldp+1614,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_dcsr_csr__DOT__rdata_q 
                                          >> 0xbU))));
        tracep->fullBit(oldp+1615,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_dcsr_csr__DOT__rdata_q 
                                          >> 0xaU))));
        tracep->fullBit(oldp+1616,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_dcsr_csr__DOT__rdata_q 
                                          >> 9U))));
        tracep->fullCData(oldp+1617,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_dcsr_csr__DOT__rdata_q 
                                            >> 6U))),3);
        tracep->fullBit(oldp+1618,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_dcsr_csr__DOT__rdata_q 
                                          >> 5U))));
        tracep->fullBit(oldp+1619,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_dcsr_csr__DOT__rdata_q 
                                          >> 4U))));
        tracep->fullBit(oldp+1620,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_dcsr_csr__DOT__rdata_q 
                                          >> 3U))));
        tracep->fullBit(oldp+1621,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_dcsr_csr__DOT__rdata_q 
                                          >> 2U))));
        tracep->fullCData(oldp+1622,((3U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_dcsr_csr__DOT__rdata_q)),2);
        tracep->fullIData(oldp+1623,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_mstack_epc_csr__DOT__rdata_q),32);
        tracep->fullIData(oldp+1624,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__gen_trigger_regs__DOT__u_tselect_csr__DOT__rdata_q),32);
        tracep->fullBit(oldp+1625,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__gen_trigger_regs__DOT__u_tselect_csr__DOT__rdata_q));
        tracep->fullCData(oldp+1626,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_mstatus_csr__DOT__rdata_q),6);
        tracep->fullIData(oldp+1627,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_dcsr_csr__DOT__rdata_q),32);
        tracep->fullBit(oldp+1628,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__gen_trigger_regs__DOT__g_dbg_tmatch_reg__BRA__0__KET____DOT__u_tmatch_control_csr__DOT__rdata_q));
        tracep->fullIData(oldp+1629,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__gen_trigger_regs__DOT__g_dbg_tmatch_reg__BRA__0__KET____DOT__u_tmatch_value_csr__DOT__rdata_q),32);
        tracep->fullBit(oldp+1630,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__gen_trigger_regs__DOT__g_dbg_tmatch_reg__BRA__1__KET____DOT__u_tmatch_control_csr__DOT__rdata_q));
        tracep->fullIData(oldp+1631,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__gen_trigger_regs__DOT__g_dbg_tmatch_reg__BRA__1__KET____DOT__u_tmatch_value_csr__DOT__rdata_q),32);
        tracep->fullBit(oldp+1632,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__valid_req_q));
        tracep->fullCData(oldp+1633,((3U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_i__DOT__valid_q) 
                                            >> 1U))),2);
        tracep->fullCData(oldp+1634,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_i__DOT__valid_q),3);
        tracep->fullBit(oldp+1635,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_req_int));
        tracep->fullIData(oldp+1636,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_mepc_csr__DOT__rdata_q),32);
        tracep->fullBit(oldp+1637,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__debug_mode_q));
        tracep->fullCData(oldp+1638,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__rdata_outstanding_rev),2);
        tracep->fullBit(oldp+1639,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_run));
        tracep->fullBit(oldp+1640,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__ebreak_into_debug));
        tracep->fullCData(oldp+1641,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__gen_trigger_regs__DOT__tmatch_control_q),2);
        tracep->fullIData(oldp+1642,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__gen_trigger_regs__DOT__tmatch_value_q[0]),32);
        tracep->fullIData(oldp+1643,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__gen_trigger_regs__DOT__tmatch_value_q[1]),32);
        tracep->fullIData(oldp+1644,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_fp_regfile__DOT__fp_register_file__DOT__rf_reg_q[0U]),32);
        tracep->fullIData(oldp+1645,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_fp_regfile__DOT__fp_register_file__DOT__rf_reg_q[1U]),32);
        tracep->fullIData(oldp+1646,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_fp_regfile__DOT__fp_register_file__DOT__rf_reg_q[2U]),32);
        tracep->fullIData(oldp+1647,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_fp_regfile__DOT__fp_register_file__DOT__rf_reg_q[3U]),32);
        tracep->fullIData(oldp+1648,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_fp_regfile__DOT__fp_register_file__DOT__rf_reg_q[4U]),32);
        tracep->fullIData(oldp+1649,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_fp_regfile__DOT__fp_register_file__DOT__rf_reg_q[5U]),32);
        tracep->fullIData(oldp+1650,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_fp_regfile__DOT__fp_register_file__DOT__rf_reg_q[6U]),32);
        tracep->fullIData(oldp+1651,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_fp_regfile__DOT__fp_register_file__DOT__rf_reg_q[7U]),32);
        tracep->fullIData(oldp+1652,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_fp_regfile__DOT__fp_register_file__DOT__rf_reg_q[8U]),32);
        tracep->fullIData(oldp+1653,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_fp_regfile__DOT__fp_register_file__DOT__rf_reg_q[9U]),32);
        tracep->fullIData(oldp+1654,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_fp_regfile__DOT__fp_register_file__DOT__rf_reg_q[0xaU]),32);
        tracep->fullIData(oldp+1655,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_fp_regfile__DOT__fp_register_file__DOT__rf_reg_q[0xbU]),32);
        tracep->fullIData(oldp+1656,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_fp_regfile__DOT__fp_register_file__DOT__rf_reg_q[0xcU]),32);
        tracep->fullIData(oldp+1657,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_fp_regfile__DOT__fp_register_file__DOT__rf_reg_q[0xdU]),32);
        tracep->fullIData(oldp+1658,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_fp_regfile__DOT__fp_register_file__DOT__rf_reg_q[0xeU]),32);
        tracep->fullIData(oldp+1659,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_fp_regfile__DOT__fp_register_file__DOT__rf_reg_q[0xfU]),32);
        tracep->fullIData(oldp+1660,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_fp_regfile__DOT__fp_register_file__DOT__rf_reg_q[0x10U]),32);
        tracep->fullIData(oldp+1661,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_fp_regfile__DOT__fp_register_file__DOT__rf_reg_q[0x11U]),32);
        tracep->fullIData(oldp+1662,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_fp_regfile__DOT__fp_register_file__DOT__rf_reg_q[0x12U]),32);
        tracep->fullIData(oldp+1663,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_fp_regfile__DOT__fp_register_file__DOT__rf_reg_q[0x13U]),32);
        tracep->fullIData(oldp+1664,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_fp_regfile__DOT__fp_register_file__DOT__rf_reg_q[0x14U]),32);
        tracep->fullIData(oldp+1665,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_fp_regfile__DOT__fp_register_file__DOT__rf_reg_q[0x15U]),32);
        tracep->fullIData(oldp+1666,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_fp_regfile__DOT__fp_register_file__DOT__rf_reg_q[0x16U]),32);
        tracep->fullIData(oldp+1667,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_fp_regfile__DOT__fp_register_file__DOT__rf_reg_q[0x17U]),32);
        tracep->fullIData(oldp+1668,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_fp_regfile__DOT__fp_register_file__DOT__rf_reg_q[0x18U]),32);
        tracep->fullIData(oldp+1669,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_fp_regfile__DOT__fp_register_file__DOT__rf_reg_q[0x19U]),32);
        tracep->fullIData(oldp+1670,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_fp_regfile__DOT__fp_register_file__DOT__rf_reg_q[0x1aU]),32);
        tracep->fullIData(oldp+1671,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_fp_regfile__DOT__fp_register_file__DOT__rf_reg_q[0x1bU]),32);
        tracep->fullIData(oldp+1672,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_fp_regfile__DOT__fp_register_file__DOT__rf_reg_q[0x1cU]),32);
        tracep->fullIData(oldp+1673,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_fp_regfile__DOT__fp_register_file__DOT__rf_reg_q[0x1dU]),32);
        tracep->fullIData(oldp+1674,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_fp_regfile__DOT__fp_register_file__DOT__rf_reg_q[0x1eU]),32);
        tracep->fullIData(oldp+1675,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_fp_regfile__DOT__fp_register_file__DOT__rf_reg_q[0x1fU]),32);
        tracep->fullIData(oldp+1676,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT____Vcellout__u_intr_enable__q),32);
        tracep->fullIData(oldp+1677,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT____Vcellout__u_intr_ctrl_en_rising__q),32);
        tracep->fullIData(oldp+1678,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT____Vcellout__u_intr_ctrl_en_falling__q),32);
        tracep->fullIData(oldp+1679,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT____Vcellout__u_intr_ctrl_en_lvlhigh__q),32);
        tracep->fullIData(oldp+1680,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT____Vcellout__u_intr_ctrl_en_lvllow__q),32);
        tracep->fullIData(oldp+1681,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT____Vcellout__u_ctrl_en_input_filter__q),32);
        tracep->fullBit(oldp+1682,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__u_reg_if__DOT__outstanding));
        tracep->fullCData(oldp+1683,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__u_reg_if__DOT__rspop),3);
        tracep->fullSData(oldp+1684,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT____Vcellout__u_ctrl_nco__q),16);
        tracep->fullCData(oldp+1685,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT____Vcellout__u_fifo_ctrl_rxilvl__q),3);
        tracep->fullCData(oldp+1686,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT____Vcellout__u_fifo_ctrl_txilvl__q),2);
        tracep->fullBit(oldp+1687,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT__u_reg_if__DOT__error));
        tracep->fullCData(oldp+1688,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT__u_reg_if__DOT__rspop),3);
        tracep->fullBit(oldp+1689,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT____Vcellout__u_ovrd_txovrden__q));
        tracep->fullBit(oldp+1690,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT____Vcellout__u_timeout_ctrl_en__q));
        tracep->fullCData(oldp+1691,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT____Vcellout__u_target_id_address0__q),7);
        tracep->fullCData(oldp+1692,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT____Vcellout__u_target_id_mask0__q),7);
        tracep->fullIData(oldp+1693,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT__u_reg_if__DOT__rdata),32);
        tracep->fullCData(oldp+1694,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT__u_reg_if__DOT__rspop),3);
        tracep->fullBit(oldp+1695,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT____Vcellout__u_fdata_start__q));
        tracep->fullBit(oldp+1696,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT____Vcellout__u_fdata_stop__q));
        tracep->fullBit(oldp+1697,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT____Vcellout__u_fdata_read__q));
        tracep->fullBit(oldp+1698,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT____Vcellout__u_fdata_rcont__q));
        tracep->fullBit(oldp+1699,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT____Vcellout__u_fdata_nakok__q));
        tracep->fullBit(oldp+1700,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT____Vcellout__u_fifo_ctrl_rxrst__q));
        tracep->fullBit(oldp+1701,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT____Vcellout__u_fifo_ctrl_fmtrst__q));
        tracep->fullBit(oldp+1702,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT____Vcellout__u_fifo_ctrl_acqrst__q));
        tracep->fullBit(oldp+1703,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT____Vcellout__u_fifo_ctrl_txrst__q));
        tracep->fullIData(oldp+1704,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg[0U]),32);
        tracep->fullIData(oldp+1705,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg[1U]),32);
        tracep->fullIData(oldp+1706,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg[2U]),32);
        tracep->fullIData(oldp+1707,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg[3U]),32);
        tracep->fullIData(oldp+1708,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg[4U]),32);
        tracep->fullIData(oldp+1709,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg[5U]),32);
        tracep->fullIData(oldp+1710,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg[6U]),32);
        tracep->fullIData(oldp+1711,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg[7U]),32);
        tracep->fullIData(oldp+1712,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg[8U]),32);
        tracep->fullIData(oldp+1713,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg[9U]),32);
        tracep->fullIData(oldp+1714,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg[0xaU]),32);
        tracep->fullIData(oldp+1715,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg[0xbU]),32);
        tracep->fullIData(oldp+1716,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg[0xcU]),32);
        tracep->fullIData(oldp+1717,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg[0xdU]),32);
        tracep->fullIData(oldp+1718,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg[0xeU]),32);
        tracep->fullIData(oldp+1719,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg[0xfU]),32);
        tracep->fullIData(oldp+1720,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg[0x10U]),32);
        tracep->fullIData(oldp+1721,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg[0x11U]),32);
        tracep->fullIData(oldp+1722,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg[0x12U]),32);
        tracep->fullIData(oldp+1723,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg[0x13U]),32);
        tracep->fullIData(oldp+1724,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg[0x14U]),32);
        tracep->fullIData(oldp+1725,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg[0x15U]),32);
        tracep->fullIData(oldp+1726,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg[0x16U]),32);
        tracep->fullIData(oldp+1727,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg[0x17U]),32);
        tracep->fullIData(oldp+1728,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg[0x18U]),32);
        tracep->fullIData(oldp+1729,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg[0x19U]),32);
        tracep->fullIData(oldp+1730,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg[0x1aU]),32);
        tracep->fullIData(oldp+1731,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg[0x1bU]),32);
        tracep->fullIData(oldp+1732,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg[0x1cU]),32);
        tracep->fullIData(oldp+1733,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg[0x1dU]),32);
        tracep->fullIData(oldp+1734,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg[0x1eU]),32);
        tracep->fullIData(oldp+1735,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg[0x1fU]),32);
        tracep->fullIData(oldp+1736,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg_q[0U]),32);
        tracep->fullIData(oldp+1737,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg_q[1U]),32);
        tracep->fullIData(oldp+1738,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg_q[2U]),32);
        tracep->fullIData(oldp+1739,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg_q[3U]),32);
        tracep->fullIData(oldp+1740,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg_q[4U]),32);
        tracep->fullIData(oldp+1741,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg_q[5U]),32);
        tracep->fullIData(oldp+1742,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg_q[6U]),32);
        tracep->fullIData(oldp+1743,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg_q[7U]),32);
        tracep->fullIData(oldp+1744,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg_q[8U]),32);
        tracep->fullIData(oldp+1745,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg_q[9U]),32);
        tracep->fullIData(oldp+1746,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg_q[0xaU]),32);
        tracep->fullIData(oldp+1747,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg_q[0xbU]),32);
        tracep->fullIData(oldp+1748,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg_q[0xcU]),32);
        tracep->fullIData(oldp+1749,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg_q[0xdU]),32);
        tracep->fullIData(oldp+1750,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg_q[0xeU]),32);
        tracep->fullIData(oldp+1751,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg_q[0xfU]),32);
        tracep->fullIData(oldp+1752,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg_q[0x10U]),32);
        tracep->fullIData(oldp+1753,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg_q[0x11U]),32);
        tracep->fullIData(oldp+1754,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg_q[0x12U]),32);
        tracep->fullIData(oldp+1755,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg_q[0x13U]),32);
        tracep->fullIData(oldp+1756,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg_q[0x14U]),32);
        tracep->fullIData(oldp+1757,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg_q[0x15U]),32);
        tracep->fullIData(oldp+1758,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg_q[0x16U]),32);
        tracep->fullIData(oldp+1759,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg_q[0x17U]),32);
        tracep->fullIData(oldp+1760,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg_q[0x18U]),32);
        tracep->fullIData(oldp+1761,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg_q[0x19U]),32);
        tracep->fullIData(oldp+1762,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg_q[0x1aU]),32);
        tracep->fullIData(oldp+1763,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg_q[0x1bU]),32);
        tracep->fullIData(oldp+1764,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg_q[0x1cU]),32);
        tracep->fullIData(oldp+1765,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg_q[0x1dU]),32);
        tracep->fullIData(oldp+1766,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg_q[0x1eU]),32);
        tracep->fullCData(oldp+1767,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__err_resp__DOT__err_opcode),3);
        tracep->fullCData(oldp+1768,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__err_resp__DOT__err_source),8);
        tracep->fullCData(oldp+1769,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__err_resp__DOT__err_size),2);
        tracep->fullBit(oldp+1770,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__err_resp__DOT__err_req_pending));
        tracep->fullBit(oldp+1771,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__err_resp__DOT__err_rsp_pending));
        tracep->fullBit(oldp+1772,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_0__q));
        tracep->fullBit(oldp+1773,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_15__q));
        tracep->fullBit(oldp+1774,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_16__q));
        tracep->fullBit(oldp+1775,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_19__q));
        tracep->fullBit(oldp+1776,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_20__q));
        tracep->fullBit(oldp+1777,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_21__q));
        tracep->fullBit(oldp+1778,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_22__q));
        tracep->fullBit(oldp+1779,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_23__q));
        tracep->fullBit(oldp+1780,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_26__q));
        tracep->fullBit(oldp+1781,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_27__q));
        tracep->fullBit(oldp+1782,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_28__q));
        tracep->fullBit(oldp+1783,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_29__q));
        tracep->fullBit(oldp+1784,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_30__q));
        tracep->fullBit(oldp+1785,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_31__q));
        tracep->fullCData(oldp+1786,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio7__q),3);
        tracep->fullBit(oldp+1787,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_0__q));
        tracep->fullBit(oldp+1788,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_1__q));
        tracep->fullBit(oldp+1789,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_2__q));
        tracep->fullBit(oldp+1790,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_3__q));
        tracep->fullBit(oldp+1791,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_4__q));
        tracep->fullBit(oldp+1792,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_5__q));
        tracep->fullBit(oldp+1793,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_6__q));
        tracep->fullBit(oldp+1794,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_8__q));
        tracep->fullBit(oldp+1795,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_9__q));
        tracep->fullBit(oldp+1796,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_10__q));
        tracep->fullBit(oldp+1797,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_11__q));
        tracep->fullBit(oldp+1798,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_12__q));
        tracep->fullBit(oldp+1799,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_17__q));
        tracep->fullBit(oldp+1800,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_18__q));
        tracep->fullBit(oldp+1801,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_19__q));
        tracep->fullBit(oldp+1802,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_20__q));
        tracep->fullBit(oldp+1803,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_21__q));
        tracep->fullBit(oldp+1804,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_22__q));
        tracep->fullCData(oldp+1805,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__mask),2);
        tracep->fullCData(oldp+1806,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__mask),2);
        tracep->fullCData(oldp+1807,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__mask),2);
        tracep->fullBit(oldp+1808,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[0U])));
        tracep->fullBit(oldp+1809,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[4U] 
                                          >> 0xcU))));
        tracep->fullBit(oldp+1810,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[4U] 
                                          >> 0xdU))));
        tracep->fullBit(oldp+1811,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[4U] 
                                          >> 0xeU))));
        tracep->fullBit(oldp+1812,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[4U] 
                                          >> 0xfU))));
        tracep->fullBit(oldp+1813,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[4U] 
                                          >> 0x10U))));
        tracep->fullBit(oldp+1814,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[4U] 
                                          >> 0x11U))));
        tracep->fullBit(oldp+1815,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[4U] 
                                          >> 0x12U))));
        tracep->fullBit(oldp+1816,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[4U] 
                                          >> 0x13U))));
        tracep->fullBit(oldp+1817,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[4U] 
                                          >> 0x14U))));
        tracep->fullBit(oldp+1818,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[4U] 
                                          >> 0x15U))));
        tracep->fullBit(oldp+1819,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[4U] 
                                          >> 0x16U))));
        tracep->fullBit(oldp+1820,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[4U] 
                                          >> 0x17U))));
        tracep->fullBit(oldp+1821,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[4U] 
                                          >> 0x18U))));
        tracep->fullBit(oldp+1822,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[4U] 
                                          >> 0x19U))));
        tracep->fullBit(oldp+1823,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[4U] 
                                          >> 0x1aU))));
        tracep->fullBit(oldp+1824,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[4U] 
                                          >> 0x1bU))));
        tracep->fullBit(oldp+1825,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[4U] 
                                          >> 0x1cU))));
        tracep->fullBit(oldp+1826,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[4U] 
                                          >> 0x1dU))));
        tracep->fullBit(oldp+1827,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[4U] 
                                          >> 0x1eU))));
        tracep->fullBit(oldp+1828,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[4U] 
                                          >> 0x1fU))));
        tracep->fullBit(oldp+1829,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[5U])));
        tracep->fullBit(oldp+1830,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[5U] 
                                          >> 1U))));
        tracep->fullBit(oldp+1831,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[5U] 
                                          >> 2U))));
        tracep->fullBit(oldp+1832,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[5U] 
                                          >> 3U))));
        tracep->fullBit(oldp+1833,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[5U] 
                                          >> 4U))));
        tracep->fullBit(oldp+1834,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[5U] 
                                          >> 5U))));
        tracep->fullBit(oldp+1835,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[5U] 
                                          >> 6U))));
        tracep->fullBit(oldp+1836,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[5U] 
                                          >> 7U))));
        tracep->fullBit(oldp+1837,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[5U] 
                                          >> 8U))));
        tracep->fullBit(oldp+1838,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[5U] 
                                          >> 9U))));
        tracep->fullBit(oldp+1839,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[5U] 
                                          >> 0xaU))));
        tracep->fullBit(oldp+1840,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[5U] 
                                          >> 0xbU))));
        tracep->fullCData(oldp+1841,((7U & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[5U] 
                                             << 0x17U) 
                                            | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[4U] 
                                               >> 9U)))),3);
        tracep->fullCData(oldp+1842,((7U & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[5U] 
                                             << 0x1aU) 
                                            | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[4U] 
                                               >> 6U)))),3);
        tracep->fullCData(oldp+1843,((7U & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[5U] 
                                             << 0x1dU) 
                                            | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[4U] 
                                               >> 3U)))),3);
        tracep->fullCData(oldp+1844,((7U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[4U])),3);
        tracep->fullCData(oldp+1845,((7U & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[4U] 
                                             << 3U) 
                                            | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[3U] 
                                               >> 0x1dU)))),3);
        tracep->fullCData(oldp+1846,((7U & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[4U] 
                                             << 6U) 
                                            | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[3U] 
                                               >> 0x1aU)))),3);
        tracep->fullCData(oldp+1847,((7U & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[4U] 
                                             << 9U) 
                                            | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[3U] 
                                               >> 0x17U)))),3);
        tracep->fullCData(oldp+1848,((7U & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[4U] 
                                             << 0xcU) 
                                            | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[3U] 
                                               >> 0x14U)))),3);
        tracep->fullCData(oldp+1849,((7U & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[4U] 
                                             << 0xfU) 
                                            | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[3U] 
                                               >> 0x11U)))),3);
        tracep->fullCData(oldp+1850,((7U & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[4U] 
                                             << 0x12U) 
                                            | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[3U] 
                                               >> 0xeU)))),3);
        tracep->fullCData(oldp+1851,((7U & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[4U] 
                                             << 0x15U) 
                                            | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[3U] 
                                               >> 0xbU)))),3);
        tracep->fullCData(oldp+1852,((7U & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[4U] 
                                             << 0x18U) 
                                            | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[3U] 
                                               >> 8U)))),3);
        tracep->fullCData(oldp+1853,((7U & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[4U] 
                                             << 0x1bU) 
                                            | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[3U] 
                                               >> 5U)))),3);
        tracep->fullCData(oldp+1854,((7U & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[4U] 
                                             << 0x1eU) 
                                            | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[3U] 
                                               >> 2U)))),3);
        tracep->fullCData(oldp+1855,((7U & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[3U] 
                                             << 1U) 
                                            | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[2U] 
                                               >> 0x1fU)))),3);
        tracep->fullCData(oldp+1856,((7U & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[3U] 
                                             << 4U) 
                                            | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[2U] 
                                               >> 0x1cU)))),3);
        tracep->fullCData(oldp+1857,((7U & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[3U] 
                                             << 7U) 
                                            | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[2U] 
                                               >> 0x19U)))),3);
        tracep->fullCData(oldp+1858,((7U & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[3U] 
                                             << 0xaU) 
                                            | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[2U] 
                                               >> 0x16U)))),3);
        tracep->fullCData(oldp+1859,((7U & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[3U] 
                                             << 0xdU) 
                                            | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[2U] 
                                               >> 0x13U)))),3);
        tracep->fullCData(oldp+1860,((7U & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[3U] 
                                             << 0x10U) 
                                            | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[2U] 
                                               >> 0x10U)))),3);
        tracep->fullCData(oldp+1861,((7U & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[3U] 
                                             << 0x13U) 
                                            | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[2U] 
                                               >> 0xdU)))),3);
        tracep->fullCData(oldp+1862,((7U & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[3U] 
                                             << 0x16U) 
                                            | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[2U] 
                                               >> 0xaU)))),3);
        tracep->fullCData(oldp+1863,((7U & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[3U] 
                                             << 0x19U) 
                                            | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[2U] 
                                               >> 7U)))),3);
        tracep->fullCData(oldp+1864,((7U & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[3U] 
                                             << 0x1cU) 
                                            | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[2U] 
                                               >> 4U)))),3);
        tracep->fullCData(oldp+1865,((7U & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[3U] 
                                             << 0x1fU) 
                                            | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[2U] 
                                               >> 1U)))),3);
        tracep->fullCData(oldp+1866,((7U & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[2U] 
                                             << 2U) 
                                            | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[1U] 
                                               >> 0x1eU)))),3);
        tracep->fullCData(oldp+1867,((7U & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[2U] 
                                             << 5U) 
                                            | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[1U] 
                                               >> 0x1bU)))),3);
        tracep->fullCData(oldp+1868,((7U & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[2U] 
                                             << 8U) 
                                            | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[1U] 
                                               >> 0x18U)))),3);
        tracep->fullCData(oldp+1869,((7U & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[2U] 
                                             << 0xbU) 
                                            | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[1U] 
                                               >> 0x15U)))),3);
        tracep->fullCData(oldp+1870,((7U & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[2U] 
                                             << 0xeU) 
                                            | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[1U] 
                                               >> 0x12U)))),3);
        tracep->fullCData(oldp+1871,((7U & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[2U] 
                                             << 0x11U) 
                                            | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[1U] 
                                               >> 0xfU)))),3);
        tracep->fullCData(oldp+1872,((7U & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[2U] 
                                             << 0x14U) 
                                            | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[1U] 
                                               >> 0xcU)))),3);
        tracep->fullBit(oldp+1873,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[0U] 
                                          >> 0xcU))));
        tracep->fullBit(oldp+1874,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[0U] 
                                          >> 0xdU))));
        tracep->fullBit(oldp+1875,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[0U] 
                                          >> 0xeU))));
        tracep->fullBit(oldp+1876,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[0U] 
                                          >> 0xfU))));
        tracep->fullBit(oldp+1877,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[0U] 
                                          >> 0x10U))));
        tracep->fullBit(oldp+1878,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[0U] 
                                          >> 0x11U))));
        tracep->fullBit(oldp+1879,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[0U] 
                                          >> 0x12U))));
        tracep->fullBit(oldp+1880,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[0U] 
                                          >> 0x13U))));
        tracep->fullBit(oldp+1881,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[0U] 
                                          >> 0x14U))));
        tracep->fullBit(oldp+1882,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[0U] 
                                          >> 0x15U))));
        tracep->fullBit(oldp+1883,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[0U] 
                                          >> 0x16U))));
        tracep->fullBit(oldp+1884,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[0U] 
                                          >> 0x17U))));
        tracep->fullBit(oldp+1885,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[0U] 
                                          >> 0x18U))));
        tracep->fullBit(oldp+1886,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[0U] 
                                          >> 0x19U))));
        tracep->fullBit(oldp+1887,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[0U] 
                                          >> 0x1aU))));
        tracep->fullBit(oldp+1888,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[0U] 
                                          >> 0x1bU))));
        tracep->fullBit(oldp+1889,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[0U] 
                                          >> 0x1cU))));
        tracep->fullBit(oldp+1890,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[0U] 
                                          >> 0x1dU))));
        tracep->fullBit(oldp+1891,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[0U] 
                                          >> 0x1eU))));
        tracep->fullBit(oldp+1892,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[0U] 
                                          >> 0x1fU))));
        tracep->fullBit(oldp+1893,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[1U])));
        tracep->fullBit(oldp+1894,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[1U] 
                                          >> 1U))));
        tracep->fullBit(oldp+1895,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[1U] 
                                          >> 2U))));
        tracep->fullBit(oldp+1896,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[1U] 
                                          >> 3U))));
        tracep->fullBit(oldp+1897,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[1U] 
                                          >> 4U))));
        tracep->fullBit(oldp+1898,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[1U] 
                                          >> 5U))));
        tracep->fullBit(oldp+1899,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[1U] 
                                          >> 6U))));
        tracep->fullBit(oldp+1900,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[1U] 
                                          >> 7U))));
        tracep->fullBit(oldp+1901,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[1U] 
                                          >> 8U))));
        tracep->fullBit(oldp+1902,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[1U] 
                                          >> 9U))));
        tracep->fullBit(oldp+1903,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[1U] 
                                          >> 0xaU))));
        tracep->fullBit(oldp+1904,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[1U] 
                                          >> 0xbU))));
        tracep->fullCData(oldp+1905,((7U & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[1U] 
                                             << 0x17U) 
                                            | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[0U] 
                                               >> 9U)))),3);
        tracep->fullCData(oldp+1906,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[1U] 
                                                << 0x1dU) 
                                               | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[0U] 
                                                  >> 3U)))),6);
        tracep->fullBit(oldp+1907,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[0U] 
                                          >> 2U))));
        tracep->fullBit(oldp+1908,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[0U] 
                                          >> 1U))));
        tracep->fullBit(oldp+1909,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__reg2hw[0U])));
        tracep->fullBit(oldp+1910,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT____Vcellout__err_resp__tl_h_o 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1911,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT____Vcellout__err_resp__tl_h_o 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1912,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT____Vcellout__err_resp__tl_h_o 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1913,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT____Vcellout__err_resp__tl_h_o 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1914,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT____Vcellout__err_resp__tl_h_o 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1915,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT____Vcellout__err_resp__tl_h_o 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1916,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT____Vcellout__err_resp__tl_h_o 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1917,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT____Vcellout__err_resp__tl_h_o 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1918,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT____Vcellout__err_resp__tl_h_o))));
        tracep->fullCData(oldp+1919,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr),3);
        tracep->fullBit(oldp+1920,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr) 
                                          >> 2U))));
        tracep->fullCData(oldp+1921,((3U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))),2);
        tracep->fullCData(oldp+1922,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr),3);
        tracep->fullBit(oldp+1923,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr) 
                                          >> 2U))));
        tracep->fullCData(oldp+1924,((3U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))),2);
        tracep->fullCData(oldp+1925,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr),3);
        tracep->fullBit(oldp+1926,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr) 
                                          >> 2U))));
        tracep->fullCData(oldp+1927,((3U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))),2);
        tracep->fullCData(oldp+1928,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__mask),2);
        tracep->fullBit(oldp+1929,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__busy));
        tracep->fullIData(oldp+1930,((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__i_fifo__DOT__gen_normal_fifo__DOT__storage)),32);
        tracep->fullIData(oldp+1931,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__i_fifo__DOT__gen_normal_fifo__DOT__storage 
                                              >> 0x20U))),32);
        tracep->fullSData(oldp+1932,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__storage),13);
        tracep->fullBit(oldp+1933,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__rvalid_o));
        tracep->fullIData(oldp+1934,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__rdata_o),32);
        tracep->fullSData(oldp+1935,((0x1fffU & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__storage))),13);
        tracep->fullSData(oldp+1936,((0x1fffU & (IData)(
                                                        (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__storage 
                                                         >> 0xdU)))),13);
        tracep->fullSData(oldp+1937,((0x1fffU & (IData)(
                                                        (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__storage 
                                                         >> 0x1aU)))),13);
        tracep->fullSData(oldp+1938,((0x1fffU & (IData)(
                                                        (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__storage 
                                                         >> 0x27U)))),13);
        tracep->fullCData(oldp+1939,((0x1fU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__storage)),5);
        tracep->fullCData(oldp+1940,((0x1fU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__storage 
                                               >> 5U))),5);
        tracep->fullCData(oldp+1941,((0x1fU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__storage 
                                               >> 0xaU))),5);
        tracep->fullCData(oldp+1942,((0x1fU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__storage 
                                               >> 0xfU))),5);
        tracep->fullQData(oldp+1943,((0x1ffffffffULL 
                                      & (((QData)((IData)(
                                                          vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[1U])) 
                                          << 0x20U) 
                                         | (QData)((IData)(
                                                           vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[0U]))))),33);
        tracep->fullQData(oldp+1945,((0x1ffffffffULL 
                                      & (((QData)((IData)(
                                                          vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[3U])) 
                                          << 0x3fU) 
                                         | (((QData)((IData)(
                                                             vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[2U])) 
                                             << 0x1fU) 
                                            | ((QData)((IData)(
                                                               vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[1U])) 
                                               >> 1U))))),33);
        tracep->fullQData(oldp+1947,((0x1ffffffffULL 
                                      & (((QData)((IData)(
                                                          vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[4U])) 
                                          << 0x3eU) 
                                         | (((QData)((IData)(
                                                             vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[3U])) 
                                             << 0x1eU) 
                                            | ((QData)((IData)(
                                                               vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[2U])) 
                                               >> 2U))))),33);
        tracep->fullQData(oldp+1949,((0x1ffffffffULL 
                                      & (((QData)((IData)(
                                                          vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[4U])) 
                                          << 0x1dU) 
                                         | ((QData)((IData)(
                                                            vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[3U])) 
                                            >> 3U)))),33);
        tracep->fullIData(oldp+1951,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__data_in_q),32);
        tracep->fullBit(oldp+1952,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_mem__DOT__halted_q));
        tracep->fullBit(oldp+1953,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_mem__DOT__resuming_q));
        tracep->fullBit(oldp+1954,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__havereset_q));
        tracep->fullCData(oldp+1955,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__havereset_q),2);
        tracep->fullCData(oldp+1956,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_mem__DOT__resuming_q),2);
        tracep->fullCData(oldp+1957,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_mem__DOT__halted_q),2);
        tracep->fullCData(oldp+1958,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__i_fifo__DOT__gen_normal_fifo__DOT__fifo_wptr),2);
        tracep->fullCData(oldp+1959,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__i_fifo__DOT__gen_normal_fifo__DOT__fifo_rptr),2);
        tracep->fullBit(oldp+1960,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__i_fifo__DOT__gen_normal_fifo__DOT__fifo_wptr) 
                                          >> 1U))));
        tracep->fullBit(oldp+1961,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__i_fifo__DOT__gen_normal_fifo__DOT__fifo_rptr) 
                                          >> 1U))));
        tracep->fullBit(oldp+1962,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__i_fifo__DOT__gen_normal_fifo__DOT__fifo_wptr))));
        tracep->fullBit(oldp+1963,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__i_fifo__DOT__gen_normal_fifo__DOT__fifo_rptr))));
        tracep->fullCData(oldp+1964,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_mem__DOT__state_q),2);
        tracep->fullCData(oldp+1965,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr),2);
        tracep->fullCData(oldp+1966,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr),2);
        tracep->fullBit(oldp+1967,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr) 
                                          >> 1U))));
        tracep->fullBit(oldp+1968,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr) 
                                          >> 1U))));
        tracep->fullBit(oldp+1969,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr))));
        tracep->fullBit(oldp+1970,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))));
        tracep->fullCData(oldp+1971,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_wptr),2);
        tracep->fullBit(oldp+1972,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_wptr) 
                                          >> 1U))));
        tracep->fullBit(oldp+1973,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_wptr))));
        tracep->fullCData(oldp+1974,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr),3);
        tracep->fullBit(oldp+1975,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr) 
                                          >> 2U))));
        tracep->fullCData(oldp+1976,((3U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr))),2);
        tracep->fullCData(oldp+1977,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr),3);
        tracep->fullBit(oldp+1978,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr) 
                                          >> 2U))));
        tracep->fullCData(oldp+1979,((3U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr))),2);
        tracep->fullCData(oldp+1980,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_wptr),3);
        tracep->fullBit(oldp+1981,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_wptr) 
                                          >> 2U))));
        tracep->fullCData(oldp+1982,((3U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_wptr))),2);
        tracep->fullQData(oldp+1983,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Q_sqrt_com_0),58);
        tracep->fullQData(oldp+1985,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Q_sqrt_com_1),58);
        tracep->fullQData(oldp+1987,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Q_sqrt_com_2),58);
        tracep->fullIData(oldp+1989,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__haltsum0),32);
        tracep->fullIData(oldp+1990,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__haltsum1),32);
        tracep->fullIData(oldp+1991,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__haltsum2),32);
        tracep->fullIData(oldp+1992,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__haltsum3),32);
        tracep->fullIData(oldp+1993,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__halted),32);
        tracep->fullIData(oldp+1994,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__halted_reshaped0),32);
        tracep->fullIData(oldp+1995,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__halted_reshaped1),32);
        tracep->fullIData(oldp+1996,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__halted_reshaped2),32);
        tracep->fullIData(oldp+1997,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__halted_flat1),32);
        tracep->fullIData(oldp+1998,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__halted_flat2),32);
        tracep->fullIData(oldp+1999,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__halted_flat3),32);
        tracep->fullSData(oldp+2000,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__hartsel_idx0),15);
        tracep->fullSData(oldp+2001,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__hartsel_idx1),10);
        tracep->fullCData(oldp+2002,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__hartsel_idx2),5);
        tracep->fullBit(oldp+2003,((1U & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__full)))));
        tracep->fullBit(oldp+2004,((1U & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_empty)))));
        tracep->fullBit(oldp+2005,((1U & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__full)))));
        tracep->fullBit(oldp+2006,((1U & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__full)))));
        tracep->fullBit(oldp+2007,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_empty));
        tracep->fullBit(oldp+2008,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__full));
        tracep->fullBit(oldp+2009,((1U & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_empty)))));
        tracep->fullBit(oldp+2010,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_empty));
        tracep->fullBit(oldp+2011,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__full));
        tracep->fullBit(oldp+2012,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_empty));
        tracep->fullBit(oldp+2013,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__full));
        tracep->fullBit(oldp+2014,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__cmdbusy));
        tracep->fullBit(oldp+2015,((1U & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__i_fifo__DOT__gen_normal_fifo__DOT__full)))));
        tracep->fullBit(oldp+2016,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__i_fifo__DOT__gen_normal_fifo__DOT__full));
        tracep->fullCData(oldp+2017,((3U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT____Vcellout__u_reqfifo__rdata_o) 
                                            >> 0xbU))),2);
        tracep->fullBit(oldp+2018,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT____Vcellout__u_reqfifo__rdata_o) 
                                          >> 0xaU))));
        tracep->fullCData(oldp+2019,((3U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT____Vcellout__u_reqfifo__rdata_o) 
                                            >> 8U))),2);
        tracep->fullCData(oldp+2020,((0xffU & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT____Vcellout__u_reqfifo__rdata_o))),8);
        tracep->fullBit(oldp+2021,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__rspfifo_wvalid));
        tracep->fullCData(oldp+2022,((0xfU & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT____Vcellout__u_sramreqfifo__rdata_o) 
                                              >> 1U))),4);
        tracep->fullBit(oldp+2023,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT____Vcellout__u_sramreqfifo__rdata_o))));
        tracep->fullSData(oldp+2024,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT____Vcellout__u_reqfifo__rdata_o),13);
        tracep->fullCData(oldp+2025,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT____Vcellout__u_sramreqfifo__rdata_o),5);
        tracep->fullBit(oldp+2026,((1U & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__empty)))));
        tracep->fullIData(oldp+2027,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__rmask),32);
        tracep->fullBit(oldp+2028,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_incr_wptr));
        tracep->fullBit(oldp+2029,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__empty));
        tracep->fullIData(oldp+2030,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__rdata_tlword),32);
        tracep->fullBit(oldp+2031,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__d_valid));
        tracep->fullQData(oldp+2032,(((QData)((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__rdata_tlword)) 
                                      << 1U)),33);
        tracep->fullIData(oldp+2034,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT____Vcellout__u_rspfifo__rdata_o 
                                              >> 1U))),32);
        tracep->fullBit(oldp+2035,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT____Vcellout__u_rspfifo__rdata_o))));
        tracep->fullQData(oldp+2036,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT____Vcellout__u_rspfifo__rdata_o),33);
        tracep->fullCData(oldp+2038,((7U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__frm_csr__DOT__rdata_q)),3);
        tracep->fullCData(oldp+2039,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__gen_mult_fast__DOT__mult_state_q),2);
        tracep->fullIData(oldp+2040,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__frm_csr__DOT__rdata_q),32);
        tracep->fullCData(oldp+2041,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__i_arbiter__DOT__gen_arbiter__DOT__rr_q),2);
        tracep->fullSData(oldp+2042,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Exp_a_norm_DP),12);
        tracep->fullQData(oldp+2043,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_a_norm_DP),53);
        tracep->fullQData(oldp+2045,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_b_norm_DP),53);
        tracep->fullSData(oldp+2047,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Exp_result_prenorm_DP),13);
        tracep->fullBit(oldp+2048,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Sign_z_DP));
        tracep->fullBit(oldp+2049,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__Div_enable_S));
        tracep->fullBit(oldp+2050,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__Sqrt_enable_S));
        tracep->fullBit(oldp+2051,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Inf_a_SP));
        tracep->fullBit(oldp+2052,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Inf_b_SP));
        tracep->fullBit(oldp+2053,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Zero_a_SP));
        tracep->fullBit(oldp+2054,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Zero_b_SP));
        tracep->fullBit(oldp+2055,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__NaN_a_SP));
        tracep->fullBit(oldp+2056,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__NaN_b_SP));
        tracep->fullBit(oldp+2057,((0U == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Format_sel_S))));
        tracep->fullBit(oldp+2058,((1U == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Format_sel_S))));
        tracep->fullBit(oldp+2059,((2U == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Format_sel_S))));
        tracep->fullBit(oldp+2060,((3U == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Format_sel_S))));
        tracep->fullBit(oldp+2061,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Div_start_dly_S));
        tracep->fullBit(oldp+2062,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_start_dly_S));
        tracep->fullQData(oldp+2063,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Partial_remainder_DP),58);
        tracep->fullQData(oldp+2065,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP),57);
        tracep->fullQData(oldp+2067,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_a_norm_DP),54);
        tracep->fullQData(oldp+2069,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_b_norm_DP),54);
        tracep->fullCData(oldp+2071,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Format_sel_S),2);
        tracep->fullCData(oldp+2072,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Crtl_cnt_S),6);
        tracep->fullBit(oldp+2073,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP))));
        tracep->fullCData(oldp+2074,((3U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP))),2);
        tracep->fullCData(oldp+2075,((7U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP))),3);
        tracep->fullCData(oldp+2076,((0xfU & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP))),4);
        tracep->fullCData(oldp+2077,((0x1fU & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP))),5);
        tracep->fullCData(oldp+2078,((0x3fU & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP))),6);
        tracep->fullCData(oldp+2079,((0x7fU & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP))),7);
        tracep->fullCData(oldp+2080,((0xffU & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP))),8);
        tracep->fullSData(oldp+2081,((0x1ffU & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP))),9);
        tracep->fullSData(oldp+2082,((0x3ffU & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP))),10);
        tracep->fullSData(oldp+2083,((0x7ffU & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP))),11);
        tracep->fullSData(oldp+2084,((0xfffU & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP))),12);
        tracep->fullSData(oldp+2085,((0x1fffU & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP))),13);
        tracep->fullSData(oldp+2086,((0x3fffU & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP))),14);
        tracep->fullSData(oldp+2087,((0x7fffU & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP))),15);
        tracep->fullSData(oldp+2088,((0xffffU & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP))),16);
        tracep->fullIData(oldp+2089,((0x1ffffU & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP))),17);
        tracep->fullIData(oldp+2090,((0x3ffffU & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP))),18);
        tracep->fullIData(oldp+2091,((0x7ffffU & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP))),19);
        tracep->fullIData(oldp+2092,((0xfffffU & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP))),20);
        tracep->fullIData(oldp+2093,((0x1fffffU & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP))),21);
        tracep->fullIData(oldp+2094,((0x3fffffU & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP))),22);
        tracep->fullIData(oldp+2095,((0x7fffffU & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP))),23);
        tracep->fullIData(oldp+2096,((0xffffffU & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP))),24);
        tracep->fullIData(oldp+2097,((0x1ffffffU & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP))),25);
        tracep->fullIData(oldp+2098,((0x3ffffffU & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP))),26);
        tracep->fullIData(oldp+2099,((0x7ffffffU & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP))),27);
        tracep->fullIData(oldp+2100,((0xfffffffU & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP))),28);
        tracep->fullIData(oldp+2101,((0x1fffffffU & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP))),29);
        tracep->fullIData(oldp+2102,((0x3fffffffU & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP))),30);
        tracep->fullIData(oldp+2103,((0x7fffffffU & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP))),31);
        tracep->fullIData(oldp+2104,((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP)),32);
        tracep->fullQData(oldp+2105,((0x1ffffffffULL 
                                      & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP)),33);
        tracep->fullQData(oldp+2107,((0x3ffffffffULL 
                                      & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP)),34);
        tracep->fullQData(oldp+2109,((0x7ffffffffULL 
                                      & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP)),35);
        tracep->fullQData(oldp+2111,((0xfffffffffULL 
                                      & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP)),36);
        tracep->fullQData(oldp+2113,((0x1fffffffffULL 
                                      & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP)),37);
        tracep->fullQData(oldp+2115,((0x3fffffffffULL 
                                      & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP)),38);
        tracep->fullQData(oldp+2117,((0x7fffffffffULL 
                                      & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP)),39);
        tracep->fullQData(oldp+2119,((0xffffffffffULL 
                                      & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP)),40);
        tracep->fullQData(oldp+2121,((0x1ffffffffffULL 
                                      & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP)),41);
        tracep->fullQData(oldp+2123,((0x3ffffffffffULL 
                                      & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP)),42);
        tracep->fullQData(oldp+2125,((0x7ffffffffffULL 
                                      & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP)),43);
        tracep->fullQData(oldp+2127,((0xfffffffffffULL 
                                      & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP)),44);
        tracep->fullQData(oldp+2129,((0x1fffffffffffULL 
                                      & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP)),45);
        tracep->fullQData(oldp+2131,((0x3fffffffffffULL 
                                      & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP)),46);
        tracep->fullQData(oldp+2133,((0x7fffffffffffULL 
                                      & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP)),47);
        tracep->fullQData(oldp+2135,((0xffffffffffffULL 
                                      & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP)),48);
        tracep->fullQData(oldp+2137,((0x1ffffffffffffULL 
                                      & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP)),49);
        tracep->fullQData(oldp+2139,((0x3ffffffffffffULL 
                                      & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP)),50);
        tracep->fullQData(oldp+2141,((0x7ffffffffffffULL 
                                      & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP)),51);
        tracep->fullQData(oldp+2143,((0xfffffffffffffULL 
                                      & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP)),52);
        tracep->fullQData(oldp+2145,((0x1fffffffffffffULL 
                                      & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP)),53);
        tracep->fullQData(oldp+2147,((0x3fffffffffffffULL 
                                      & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP)),54);
        tracep->fullQData(oldp+2149,((0x7fffffffffffffULL 
                                      & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP)),55);
        tracep->fullQData(oldp+2151,((0xffffffffffffffULL 
                                      & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP)),56);
        tracep->fullQData(oldp+2153,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_start_dly_S)
                                       ? 0ULL : vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Partial_remainder_DP)),58);
        tracep->fullBit(oldp+2155,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Div_start_dly_S)
                                     ? 1U : (1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP)))));
        tracep->fullSData(oldp+2156,((0x1fffU & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_start_dly_S)
                                                  ? 
                                                 ((0x2000U 
                                                   & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Exp_a_norm_DP) 
                                                      << 2U)) 
                                                  | ((0x1000U 
                                                      & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Exp_a_norm_DP) 
                                                         << 1U)) 
                                                     | ((0x800U 
                                                         & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Exp_a_norm_DP)) 
                                                        | (0x7ffU 
                                                           & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Exp_a_norm_DP) 
                                                              >> 1U)))))
                                                  : 
                                                 ((0x2000U 
                                                   & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Exp_a_norm_DP) 
                                                      << 2U)) 
                                                  | ((0x1000U 
                                                      & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Exp_a_norm_DP) 
                                                         << 1U)) 
                                                     | (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Exp_a_norm_DP)))))),13);
        tracep->fullBit(oldp+2157,(((~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__NaN_a_SP)) 
                                    & ((~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__NaN_b_SP)) 
                                       & ((~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Inf_a_SP)) 
                                          & ((~ ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__Div_enable_S) 
                                                 & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Inf_b_SP))) 
                                             & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Zero_a_SP)
                                                 ? 
                                                ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__Div_enable_S) 
                                                 & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Zero_b_SP))
                                                 : 
                                                ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__Div_enable_S) 
                                                 & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Zero_b_SP)))))))));
        tracep->fullSData(oldp+2158,((0x1fffU & ((IData)(0x35U) 
                                                 + 
                                                 (0xfffU 
                                                  & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Exp_result_prenorm_DP))))),13);
        tracep->fullSData(oldp+2159,((0x3ffU & ((IData)(0x18U) 
                                                + (0x1ffU 
                                                   & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Exp_result_prenorm_DP))))),10);
        tracep->fullCData(oldp+2160,((0x7fU & ((IData)(0xbU) 
                                               + (0x3fU 
                                                  & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Exp_result_prenorm_DP))))),7);
        tracep->fullSData(oldp+2161,((0x3ffU & ((IData)(8U) 
                                                + (0x1ffU 
                                                   & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Exp_result_prenorm_DP))))),10);
        tracep->fullSData(oldp+2162,((0x1fffU & ((IData)(2U) 
                                                 + 
                                                 (~ 
                                                  VL_EXTENDS_II(13,13, (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Exp_result_prenorm_DP)))))),13);
        tracep->fullSData(oldp+2163,((0x1fffU & (VL_EXTENDS_II(13,13, (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Exp_result_prenorm_DP)) 
                                                 - (IData)(1U)))),13);
        tracep->fullCData(oldp+2164,(((6U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP) 
                                             << 1U)) 
                                      | (1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                               >> 3U)))),3);
        tracep->fullCData(oldp+2165,(((0x1eU & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP) 
                                                << 1U)) 
                                      | (1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                               >> 3U)))),5);
        tracep->fullCData(oldp+2166,(((0x7eU & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP) 
                                                << 1U)) 
                                      | (1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                               >> 3U)))),7);
        tracep->fullSData(oldp+2167,(((0x1feU & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP) 
                                                 << 1U)) 
                                      | (1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                               >> 3U)))),9);
        tracep->fullSData(oldp+2168,(((0x7feU & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP) 
                                                 << 1U)) 
                                      | (1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                               >> 3U)))),11);
        tracep->fullSData(oldp+2169,(((0x1ffeU & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP) 
                                                  << 1U)) 
                                      | (1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                               >> 3U)))),13);
        tracep->fullSData(oldp+2170,(((0x7ffeU & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP) 
                                                  << 1U)) 
                                      | (1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                               >> 3U)))),15);
        tracep->fullIData(oldp+2171,(((0x1fffeU & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP) 
                                                   << 1U)) 
                                      | (1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                               >> 3U)))),17);
        tracep->fullIData(oldp+2172,(((0x7fffeU & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP) 
                                                   << 1U)) 
                                      | (1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                               >> 3U)))),19);
        tracep->fullIData(oldp+2173,(((0x1ffffeU & 
                                       ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP) 
                                        << 1U)) | (1U 
                                                   & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                                      >> 3U)))),21);
        tracep->fullIData(oldp+2174,(((0x7ffffeU & 
                                       ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP) 
                                        << 1U)) | (1U 
                                                   & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                                      >> 3U)))),23);
        tracep->fullIData(oldp+2175,(((0x1fffffeU & 
                                       ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP) 
                                        << 1U)) | (1U 
                                                   & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                                      >> 3U)))),25);
        tracep->fullIData(oldp+2176,(((0x7fffffeU & 
                                       ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP) 
                                        << 1U)) | (1U 
                                                   & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                                      >> 3U)))),27);
        tracep->fullIData(oldp+2177,(((0x1ffffffeU 
                                       & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP) 
                                          << 1U)) | 
                                      (1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                             >> 3U)))),29);
        tracep->fullIData(oldp+2178,(((0x7ffffffeU 
                                       & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP) 
                                          << 1U)) | 
                                      (1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                             >> 3U)))),31);
        tracep->fullQData(oldp+2179,((((QData)((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP)) 
                                       << 1U) | (QData)((IData)(
                                                                (1U 
                                                                 & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                                                    >> 3U)))))),33);
        tracep->fullQData(oldp+2181,(((0x7fffffffeULL 
                                       & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP 
                                          << 1U)) | (QData)((IData)(
                                                                    (1U 
                                                                     & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                                                        >> 3U)))))),35);
        tracep->fullQData(oldp+2183,(((0x1ffffffffeULL 
                                       & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP 
                                          << 1U)) | (QData)((IData)(
                                                                    (1U 
                                                                     & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                                                        >> 3U)))))),37);
        tracep->fullQData(oldp+2185,(((0x7ffffffffeULL 
                                       & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP 
                                          << 1U)) | (QData)((IData)(
                                                                    (1U 
                                                                     & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                                                        >> 3U)))))),39);
        tracep->fullQData(oldp+2187,(((0x1fffffffffeULL 
                                       & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP 
                                          << 1U)) | (QData)((IData)(
                                                                    (1U 
                                                                     & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                                                        >> 3U)))))),41);
        tracep->fullQData(oldp+2189,(((0x7fffffffffeULL 
                                       & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP 
                                          << 1U)) | (QData)((IData)(
                                                                    (1U 
                                                                     & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                                                        >> 3U)))))),43);
        tracep->fullQData(oldp+2191,(((0x1ffffffffffeULL 
                                       & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP 
                                          << 1U)) | (QData)((IData)(
                                                                    (1U 
                                                                     & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                                                        >> 3U)))))),45);
        tracep->fullQData(oldp+2193,(((0x7ffffffffffeULL 
                                       & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP 
                                          << 1U)) | (QData)((IData)(
                                                                    (1U 
                                                                     & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                                                        >> 3U)))))),47);
        tracep->fullQData(oldp+2195,(((0x1fffffffffffeULL 
                                       & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP 
                                          << 1U)) | (QData)((IData)(
                                                                    (1U 
                                                                     & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                                                        >> 3U)))))),49);
        tracep->fullQData(oldp+2197,(((0x7fffffffffffeULL 
                                       & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP 
                                          << 1U)) | (QData)((IData)(
                                                                    (1U 
                                                                     & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                                                        >> 3U)))))),51);
        tracep->fullQData(oldp+2199,(((0x1ffffffffffffeULL 
                                       & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP 
                                          << 1U)) | (QData)((IData)(
                                                                    (1U 
                                                                     & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                                                        >> 3U)))))),53);
        tracep->fullQData(oldp+2201,(((0x7ffffffffffffeULL 
                                       & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP 
                                          << 1U)) | (QData)((IData)(
                                                                    (1U 
                                                                     & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                                                        >> 3U)))))),55);
        tracep->fullQData(oldp+2203,(((0x1fffffffffffffeULL 
                                       & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP 
                                          << 1U)) | (QData)((IData)(
                                                                    (1U 
                                                                     & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                                                        >> 3U)))))),57);
        tracep->fullQData(oldp+2205,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP 
                                       << 2U) | (QData)((IData)(
                                                                (3U 
                                                                 & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                                                    >> 2U)))))),59);
        tracep->fullCData(oldp+2207,(((0x78U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP) 
                                                << 3U)) 
                                      | (7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                               >> 1U)))),7);
        tracep->fullSData(oldp+2208,(((0x7f8U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP) 
                                                 << 3U)) 
                                      | (7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                               >> 1U)))),11);
        tracep->fullSData(oldp+2209,(((0x7ff8U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP) 
                                                  << 3U)) 
                                      | (7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                               >> 1U)))),15);
        tracep->fullIData(oldp+2210,(((0x7fff8U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP) 
                                                   << 3U)) 
                                      | (7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                               >> 1U)))),19);
        tracep->fullIData(oldp+2211,(((0x7ffff8U & 
                                       ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP) 
                                        << 3U)) | (7U 
                                                   & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                                      >> 1U)))),23);
        tracep->fullIData(oldp+2212,(((0x7fffff8U & 
                                       ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP) 
                                        << 3U)) | (7U 
                                                   & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                                      >> 1U)))),27);
        tracep->fullIData(oldp+2213,(((0x7ffffff8U 
                                       & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP) 
                                          << 3U)) | 
                                      (7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                             >> 1U)))),31);
        tracep->fullQData(oldp+2214,((((QData)((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP)) 
                                       << 3U) | (QData)((IData)(
                                                                (7U 
                                                                 & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                                                    >> 1U)))))),35);
        tracep->fullQData(oldp+2216,(((0x7ffffffff8ULL 
                                       & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP 
                                          << 3U)) | (QData)((IData)(
                                                                    (7U 
                                                                     & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                                                        >> 1U)))))),39);
        tracep->fullQData(oldp+2218,(((0x7fffffffff8ULL 
                                       & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP 
                                          << 3U)) | (QData)((IData)(
                                                                    (7U 
                                                                     & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                                                        >> 1U)))))),43);
        tracep->fullQData(oldp+2220,(((0x7ffffffffff8ULL 
                                       & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP 
                                          << 3U)) | (QData)((IData)(
                                                                    (7U 
                                                                     & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                                                        >> 1U)))))),47);
        tracep->fullQData(oldp+2222,(((0x7fffffffffff8ULL 
                                       & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP 
                                          << 3U)) | (QData)((IData)(
                                                                    (7U 
                                                                     & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                                                        >> 1U)))))),51);
        tracep->fullQData(oldp+2224,(((0x7ffffffffffff8ULL 
                                       & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP 
                                          << 3U)) | (QData)((IData)(
                                                                    (7U 
                                                                     & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                                                        >> 1U)))))),55);
        tracep->fullQData(oldp+2226,(((0x7fffffffffffff8ULL 
                                       & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP 
                                          << 3U)) | (QData)((IData)(
                                                                    (7U 
                                                                     & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                                                        >> 1U)))))),59);
        tracep->fullQData(oldp+2228,((((QData)((IData)(
                                                       (0x1ffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_sum_AMASK_D
                                                                   [0U] 
                                                                   >> 0x30U))))) 
                                       << 0x31U) | 
                                      (((QData)((IData)(
                                                        (1U 
                                                         & ((3U 
                                                             == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Format_sel_S))
                                                             ? 
                                                            (~ (IData)(
                                                                       (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_sum_AMASK_D
                                                                        [0U] 
                                                                        >> 0x39U)))
                                                             : (IData)(
                                                                       (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_sum_AMASK_D
                                                                        [0U] 
                                                                        >> 0x2fU)))))) 
                                        << 0x30U) | 
                                       (((QData)((IData)(
                                                         (3U 
                                                          & (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_sum_AMASK_D
                                                                     [0U] 
                                                                     >> 0x2dU))))) 
                                         << 0x2eU) 
                                        | (((QData)((IData)(
                                                            (1U 
                                                             & ((2U 
                                                                 == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Format_sel_S))
                                                                 ? 
                                                                (~ (IData)(
                                                                           (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_sum_AMASK_D
                                                                            [0U] 
                                                                            >> 0x39U)))
                                                                 : (IData)(
                                                                           (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_sum_AMASK_D
                                                                            [0U] 
                                                                            >> 0x2cU)))))) 
                                            << 0x2dU) 
                                           | (((QData)((IData)(
                                                               (0xfffU 
                                                                & (IData)(
                                                                          (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_sum_AMASK_D
                                                                           [0U] 
                                                                           >> 0x20U))))) 
                                               << 0x21U) 
                                              | (((QData)((IData)(
                                                                  (1U 
                                                                   & ((0U 
                                                                       == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Format_sel_S))
                                                                       ? 
                                                                      (~ (IData)(
                                                                                (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_sum_AMASK_D
                                                                                [0U] 
                                                                                >> 0x39U)))
                                                                       : (IData)(
                                                                                (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_sum_AMASK_D
                                                                                [0U] 
                                                                                >> 0x1fU)))))) 
                                                  << 0x20U) 
                                                 | (QData)((IData)(
                                                                   ((0xfffffff0U 
                                                                     & ((IData)(
                                                                                (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_sum_AMASK_D
                                                                                [0U] 
                                                                                >> 3U)) 
                                                                        << 4U)) 
                                                                    | (((1U 
                                                                         == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Format_sel_S)) 
                                                                        & (~ (IData)(
                                                                                (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_sum_AMASK_D
                                                                                [0U] 
                                                                                >> 0x39U)))) 
                                                                       << 3U))))))))))),58);
        tracep->fullQData(oldp+2230,((((QData)((IData)(
                                                       (0x1ffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_sum_AMASK_D
                                                                   [1U] 
                                                                   >> 0x30U))))) 
                                       << 0x31U) | 
                                      (((QData)((IData)(
                                                        (1U 
                                                         & ((3U 
                                                             == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Format_sel_S))
                                                             ? 
                                                            (~ (IData)(
                                                                       (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_sum_AMASK_D
                                                                        [1U] 
                                                                        >> 0x39U)))
                                                             : (IData)(
                                                                       (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_sum_AMASK_D
                                                                        [1U] 
                                                                        >> 0x2fU)))))) 
                                        << 0x30U) | 
                                       (((QData)((IData)(
                                                         (3U 
                                                          & (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_sum_AMASK_D
                                                                     [1U] 
                                                                     >> 0x2dU))))) 
                                         << 0x2eU) 
                                        | (((QData)((IData)(
                                                            (1U 
                                                             & ((2U 
                                                                 == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Format_sel_S))
                                                                 ? 
                                                                (~ (IData)(
                                                                           (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_sum_AMASK_D
                                                                            [1U] 
                                                                            >> 0x39U)))
                                                                 : (IData)(
                                                                           (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_sum_AMASK_D
                                                                            [1U] 
                                                                            >> 0x2cU)))))) 
                                            << 0x2dU) 
                                           | (((QData)((IData)(
                                                               (0xfffU 
                                                                & (IData)(
                                                                          (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_sum_AMASK_D
                                                                           [1U] 
                                                                           >> 0x20U))))) 
                                               << 0x21U) 
                                              | (((QData)((IData)(
                                                                  (1U 
                                                                   & ((0U 
                                                                       == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Format_sel_S))
                                                                       ? 
                                                                      (~ (IData)(
                                                                                (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_sum_AMASK_D
                                                                                [1U] 
                                                                                >> 0x39U)))
                                                                       : (IData)(
                                                                                (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_sum_AMASK_D
                                                                                [1U] 
                                                                                >> 0x1fU)))))) 
                                                  << 0x20U) 
                                                 | (QData)((IData)(
                                                                   ((0xfffffff0U 
                                                                     & ((IData)(
                                                                                (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_sum_AMASK_D
                                                                                [1U] 
                                                                                >> 3U)) 
                                                                        << 4U)) 
                                                                    | (((1U 
                                                                         == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Format_sel_S)) 
                                                                        & (~ (IData)(
                                                                                (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_sum_AMASK_D
                                                                                [1U] 
                                                                                >> 0x39U)))) 
                                                                       << 3U))))))))))),58);
        tracep->fullBit(oldp+2232,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm_to_xbar 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2233,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm_to_xbar 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2234,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm_to_xbar 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2235,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm_to_xbar 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2236,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm_to_xbar 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2237,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm_to_xbar 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2238,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm_to_xbar 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2239,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm_to_xbar 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2240,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm_to_xbar))));
        tracep->fullBit(oldp+2241,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__drsp_fifo_o 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2242,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__drsp_fifo_o 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2243,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__drsp_fifo_o 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2244,((3U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__drsp_fifo_o 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2245,((0xffU & (IData)(
                                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__drsp_fifo_o 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2246,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__drsp_fifo_o 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2247,((IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__drsp_fifo_o 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2248,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__drsp_fifo_o 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2249,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__drsp_fifo_o))));
        tracep->fullBit(oldp+2250,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__drsp_fifo_o))));
        tracep->fullCData(oldp+2251,((0x7fU & (IData)(
                                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__drsp_fifo_o 
                                                       >> 0x24U)))),8);
        tracep->fullBit(oldp+2252,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm_to_xbar))));
        tracep->fullBit(oldp+2253,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm_to_xbar 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+2254,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm_to_xbar 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm_to_xbar 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm_to_xbar 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm_to_xbar 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullQData(oldp+2256,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Denominator_se_DB),54);
        tracep->fullQData(oldp+2258,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Mant_D_sqrt_Norm),54);
        tracep->fullQData(oldp+2260,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Q_sqrt_com_3),58);
        tracep->fullCData(oldp+2262,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_DI[0]),2);
        tracep->fullCData(oldp+2263,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_DI[1]),2);
        tracep->fullCData(oldp+2264,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_DI[2]),2);
        tracep->fullCData(oldp+2265,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_DI[3]),2);
        tracep->fullCData(oldp+2266,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_DO[0]),2);
        tracep->fullCData(oldp+2267,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_DO[1]),2);
        tracep->fullCData(oldp+2268,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_DO[2]),2);
        tracep->fullCData(oldp+2269,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_DO[3]),2);
        tracep->fullQData(oldp+2270,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Denominator_se_format_DB),58);
        tracep->fullQData(oldp+2272,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__First_iteration_cell_div_a_D),58);
        tracep->fullCData(oldp+2274,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_DI
                                     [0U]),2);
        tracep->fullCData(oldp+2275,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT____Vcellout__genblk4__BRA__0__KET____DOT__iteration_div_sqrt__D_DO),2);
        tracep->fullBit(oldp+2276,((1U & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_DI
                                           [0U] >> 1U) 
                                          | vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_DI
                                          [0U]))));
        tracep->fullCData(oldp+2277,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_DI
                                     [1U]),2);
        tracep->fullCData(oldp+2278,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT____Vcellout__genblk4__BRA__1__KET____DOT__iteration_div_sqrt__D_DO),2);
        tracep->fullBit(oldp+2279,((1U & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_DI
                                           [1U] >> 1U) 
                                          | vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_DI
                                          [1U]))));
        tracep->fullCData(oldp+2280,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_DI
                                     [2U]),2);
        tracep->fullCData(oldp+2281,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT____Vcellout__genblk4__BRA__2__KET____DOT__iteration_div_sqrt__D_DO),2);
        tracep->fullBit(oldp+2282,((1U & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_DI
                                           [2U] >> 1U) 
                                          | vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_DI
                                          [2U]))));
        tracep->fullQData(oldp+2283,((((QData)((IData)(
                                                       (1U 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_sum_AMASK_D
                                                                   [0U] 
                                                                   >> 0x39U))))) 
                                       << 0x39U) | 
                                      ((0x1fffffffffffffcULL 
                                        & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_sum_AMASK_D
                                           [0U] << 2U)) 
                                       | (QData)((IData)(
                                                         vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_DO
                                                         [0U]))))),58);
        tracep->fullQData(oldp+2285,((((QData)((IData)(
                                                       (1U 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_sum_AMASK_D
                                                                   [1U] 
                                                                   >> 0x39U))))) 
                                       << 0x39U) | 
                                      ((0x1fffffffffffffcULL 
                                        & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_sum_AMASK_D
                                           [1U] << 2U)) 
                                       | (QData)((IData)(
                                                         vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_DO
                                                         [1U]))))),58);
        tracep->fullQData(oldp+2287,((((QData)((IData)(
                                                       (1U 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_sum_AMASK_D
                                                                   [2U] 
                                                                   >> 0x39U))))) 
                                       << 0x39U) | 
                                      ((0x1fffffffffffffcULL 
                                        & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_sum_AMASK_D
                                           [2U] << 2U)) 
                                       | (QData)((IData)(
                                                         vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_DO
                                                         [2U]))))),58);
        tracep->fullQData(oldp+2289,((((QData)((IData)(
                                                       (1U 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_sum_AMASK_D
                                                                   [3U] 
                                                                   >> 0x39U))))) 
                                       << 0x39U) | 
                                      ((0x1fffffffffffffcULL 
                                        & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_sum_AMASK_D
                                           [3U] << 2U)) 
                                       | (QData)((IData)(
                                                         vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_DO
                                                         [3U]))))),58);
        tracep->fullQData(oldp+2291,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_a_BMASK_D[0]),58);
        tracep->fullQData(oldp+2293,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_a_BMASK_D[1]),58);
        tracep->fullQData(oldp+2295,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_a_BMASK_D[2]),58);
        tracep->fullQData(oldp+2297,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_a_BMASK_D[3]),58);
        tracep->fullBit(oldp+2299,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__tl_reg_d2h 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2300,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__tl_reg_d2h 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2301,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__tl_reg_d2h 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2302,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__tl_reg_d2h 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2303,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__tl_reg_d2h 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2304,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__tl_reg_d2h 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2305,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__tl_reg_d2h 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2306,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__tl_reg_d2h 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2307,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__tl_reg_d2h))));
        tracep->fullBit(oldp+2308,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT__tl_reg_d2h 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2309,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT__tl_reg_d2h 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2310,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT__tl_reg_d2h 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2311,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT__tl_reg_d2h 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2312,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT__tl_reg_d2h 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2313,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT__tl_reg_d2h 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2314,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT__tl_reg_d2h 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2315,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT__tl_reg_d2h 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2316,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT__tl_reg_d2h))));
        tracep->fullBit(oldp+2317,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT__tl_reg_d2h 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2318,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT__tl_reg_d2h 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2319,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT__tl_reg_d2h 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2320,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT__tl_reg_d2h 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2321,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT__tl_reg_d2h 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2322,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT__tl_reg_d2h 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2323,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT__tl_reg_d2h 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2324,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT__tl_reg_d2h 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2325,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT__tl_reg_d2h))));
        tracep->fullBit(oldp+2326,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                  [0U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2327,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                    [0U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2328,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                    [0U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2329,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                    [0U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2330,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                       [0U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2331,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                  [0U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2332,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                              [0U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2333,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                  [0U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2334,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                 [0U]))));
        tracep->fullBit(oldp+2335,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                  [1U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2336,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                    [1U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2337,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                    [1U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2338,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                    [1U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2339,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                       [1U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2340,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                  [1U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2341,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                              [1U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2342,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                  [1U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2343,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                 [1U]))));
        tracep->fullBit(oldp+2344,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                  [2U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2345,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                    [2U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2346,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                    [2U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2347,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                    [2U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2348,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                       [2U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2349,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                  [2U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2350,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                              [2U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2351,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                  [2U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2352,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                 [2U]))));
        tracep->fullBit(oldp+2353,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                  [3U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2354,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                    [3U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2355,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                    [3U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2356,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                    [3U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2357,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                       [3U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2358,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                  [3U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2359,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                              [3U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2360,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                  [3U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2361,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                 [3U]))));
        tracep->fullBit(oldp+2362,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                  [4U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2363,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                    [4U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2364,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                    [4U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2365,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                    [4U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2366,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                       [4U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2367,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                  [4U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2368,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                              [4U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2369,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                  [4U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2370,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                 [4U]))));
        tracep->fullBit(oldp+2371,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                  [5U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2372,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                    [5U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2373,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                    [5U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2374,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                    [5U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2375,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                       [5U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2376,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                  [5U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2377,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                              [5U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2378,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                  [5U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2379,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                 [5U]))));
        tracep->fullBit(oldp+2380,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                  [6U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2381,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                    [6U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2382,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                    [6U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2383,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                    [6U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2384,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                       [6U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2385,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                  [6U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2386,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                              [6U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2387,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                  [6U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2388,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                 [6U]))));
        tracep->fullBit(oldp+2389,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                  [7U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2390,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                    [7U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2391,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                    [7U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2392,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                    [7U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2393,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                       [7U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2394,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                  [7U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2395,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                              [7U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2396,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                  [7U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2397,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                 [7U]))));
        tracep->fullBit(oldp+2398,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                  [8U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2399,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                    [8U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2400,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                    [8U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2401,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                    [8U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2402,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                       [8U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2403,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                  [8U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2404,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                              [8U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2405,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                  [8U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2406,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                 [8U]))));
        tracep->fullBit(oldp+2407,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                  [9U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2408,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                    [9U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2409,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                    [9U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2410,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                    [9U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2411,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                       [9U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2412,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                  [9U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2413,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                              [9U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2414,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                  [9U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2415,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                 [9U]))));
        tracep->fullBit(oldp+2416,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                  [0xaU] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2417,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                    [0xaU] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2418,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                    [0xaU] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2419,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                    [0xaU] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2420,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                       [0xaU] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2421,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                  [0xaU] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2422,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                              [0xaU] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2423,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                  [0xaU] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2424,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                 [0xaU]))));
        tracep->fullBit(oldp+2425,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                  [0xbU] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2426,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                    [0xbU] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2427,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                    [0xbU] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2428,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                    [0xbU] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2429,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                       [0xbU] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2430,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                  [0xbU] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2431,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                              [0xbU] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2432,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                  [0xbU] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2433,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                 [0xbU]))));
        tracep->fullBit(oldp+2434,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                  [0xcU] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2435,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                    [0xcU] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2436,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                    [0xcU] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2437,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                    [0xcU] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2438,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                       [0xcU] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2439,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                  [0xcU] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2440,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                              [0xcU] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2441,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                  [0xcU] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2442,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                 [0xcU]))));
        tracep->fullBit(oldp+2443,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [0U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2444,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [0U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2445,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [0U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2446,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [0U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2447,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                       [0U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2448,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [0U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2449,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                              [0U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2450,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [0U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2451,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [0U]))));
        tracep->fullBit(oldp+2452,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [1U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2453,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [1U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2454,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [1U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2455,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [1U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2456,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                       [1U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2457,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [1U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2458,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                              [1U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2459,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [1U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2460,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [1U]))));
        tracep->fullBit(oldp+2461,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [2U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2462,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [2U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2463,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [2U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2464,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [2U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2465,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                       [2U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2466,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [2U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2467,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                              [2U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2468,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [2U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2469,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [2U]))));
        tracep->fullBit(oldp+2470,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [3U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2471,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [3U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2472,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [3U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2473,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [3U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2474,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                       [3U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2475,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [3U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2476,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                              [3U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2477,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [3U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2478,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [3U]))));
        tracep->fullBit(oldp+2479,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [4U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2480,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [4U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2481,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [4U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2482,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [4U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2483,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                       [4U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2484,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [4U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2485,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                              [4U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2486,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [4U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2487,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [4U]))));
        tracep->fullBit(oldp+2488,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [5U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2489,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [5U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2490,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [5U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2491,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [5U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2492,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                       [5U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2493,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [5U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2494,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                              [5U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2495,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [5U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2496,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [5U]))));
        tracep->fullBit(oldp+2497,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [6U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2498,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [6U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2499,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [6U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2500,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [6U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2501,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                       [6U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2502,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [6U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2503,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                              [6U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2504,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [6U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2505,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [6U]))));
        tracep->fullBit(oldp+2506,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [7U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2507,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [7U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2508,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [7U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2509,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [7U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2510,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                       [7U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2511,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [7U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2512,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                              [7U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2513,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [7U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2514,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [7U]))));
        tracep->fullBit(oldp+2515,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [8U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2516,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [8U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2517,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [8U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2518,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [8U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2519,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                       [8U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2520,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [8U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2521,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                              [8U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2522,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [8U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2523,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [8U]))));
        tracep->fullBit(oldp+2524,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [9U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2525,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [9U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2526,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [9U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2527,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [9U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2528,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                       [9U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2529,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [9U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2530,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                              [9U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2531,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [9U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2532,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [9U]))));
        tracep->fullBit(oldp+2533,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [0xaU] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2534,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [0xaU] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2535,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [0xaU] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2536,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [0xaU] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2537,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                       [0xaU] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2538,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [0xaU] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2539,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                              [0xaU] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2540,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [0xaU] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2541,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [0xaU]))));
        tracep->fullBit(oldp+2542,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [0xbU] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2543,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [0xbU] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2544,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [0xbU] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2545,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [0xbU] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2546,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                       [0xbU] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2547,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [0xbU] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2548,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                              [0xbU] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2549,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [0xbU] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2550,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [0xbU]))));
        tracep->fullBit(oldp+2551,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [0xcU] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2552,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [0xcU] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2553,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [0xcU] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2554,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [0xcU] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2555,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                       [0xcU] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2556,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [0xcU] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2557,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                              [0xcU] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2558,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [0xcU] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2559,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [0xcU]))));
        tracep->fullIData(oldp+2560,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__u_reg_if__DOT__rdata),32);
        tracep->fullBit(oldp+2561,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__u_reg_if__DOT__error));
        tracep->fullCData(oldp+2562,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__u_reg_if__DOT__reqid),8);
        tracep->fullCData(oldp+2563,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__u_reg_if__DOT__reqsz),2);
        tracep->fullBit(oldp+2564,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT__u_reg_if__DOT__outstanding));
        tracep->fullIData(oldp+2565,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT__u_reg_if__DOT__rdata),32);
        tracep->fullCData(oldp+2566,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT__u_reg_if__DOT__reqid),8);
        tracep->fullCData(oldp+2567,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT__u_reg_if__DOT__reqsz),2);
        tracep->fullBit(oldp+2568,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT__u_reg_if__DOT__outstanding));
        tracep->fullBit(oldp+2569,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT__u_reg_if__DOT__error));
        tracep->fullCData(oldp+2570,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT__u_reg_if__DOT__reqid),8);
        tracep->fullCData(oldp+2571,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT__u_reg_if__DOT__reqsz),2);
        tracep->fullBit(oldp+2572,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__0__KET____DOT__fifo_d.tl_h_o 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2573,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__0__KET____DOT__fifo_d.tl_h_o 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2574,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__0__KET____DOT__fifo_d.tl_h_o 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2575,((3U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__0__KET____DOT__fifo_d.tl_h_o 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2576,((0xffU & (IData)(
                                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__0__KET____DOT__fifo_d.tl_h_o 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2577,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__0__KET____DOT__fifo_d.tl_h_o 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2578,((IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__0__KET____DOT__fifo_d.tl_h_o 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2579,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__0__KET____DOT__fifo_d.tl_h_o 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2580,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__0__KET____DOT__fifo_d.tl_h_o))));
        tracep->fullBit(oldp+2581,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [0U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2582,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [0U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2583,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [0U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2584,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [0U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2585,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                       [0U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2586,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [0U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2587,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                              [0U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2588,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [0U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2589,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [0U]))));
        tracep->fullBit(oldp+2590,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [0U]))));
        tracep->fullBit(oldp+2591,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [0U] 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+2592,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                   [0U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                      [0U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                     [0U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                              [0U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullBit(oldp+2594,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__1__KET____DOT__fifo_d.tl_h_o 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2595,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__1__KET____DOT__fifo_d.tl_h_o 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2596,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__1__KET____DOT__fifo_d.tl_h_o 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2597,((3U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__1__KET____DOT__fifo_d.tl_h_o 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2598,((0xffU & (IData)(
                                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__1__KET____DOT__fifo_d.tl_h_o 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2599,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__1__KET____DOT__fifo_d.tl_h_o 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2600,((IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__1__KET____DOT__fifo_d.tl_h_o 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2601,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__1__KET____DOT__fifo_d.tl_h_o 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2602,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__1__KET____DOT__fifo_d.tl_h_o))));
        tracep->fullBit(oldp+2603,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [1U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2604,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [1U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2605,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [1U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2606,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [1U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2607,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                       [1U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2608,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [1U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2609,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                              [1U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2610,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [1U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2611,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [1U]))));
        tracep->fullBit(oldp+2612,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [1U]))));
        tracep->fullBit(oldp+2613,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [1U] 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+2614,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                   [1U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                      [1U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                     [1U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                              [1U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullBit(oldp+2616,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__2__KET____DOT__fifo_d.tl_h_o 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2617,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__2__KET____DOT__fifo_d.tl_h_o 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2618,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__2__KET____DOT__fifo_d.tl_h_o 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2619,((3U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__2__KET____DOT__fifo_d.tl_h_o 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2620,((0xffU & (IData)(
                                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__2__KET____DOT__fifo_d.tl_h_o 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2621,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__2__KET____DOT__fifo_d.tl_h_o 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2622,((IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__2__KET____DOT__fifo_d.tl_h_o 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2623,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__2__KET____DOT__fifo_d.tl_h_o 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2624,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__2__KET____DOT__fifo_d.tl_h_o))));
        tracep->fullBit(oldp+2625,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [2U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2626,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [2U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2627,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [2U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2628,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [2U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2629,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                       [2U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2630,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [2U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2631,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                              [2U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2632,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [2U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2633,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [2U]))));
        tracep->fullBit(oldp+2634,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [2U]))));
        tracep->fullBit(oldp+2635,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [2U] 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+2636,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                   [2U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                      [2U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                     [2U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                              [2U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullBit(oldp+2638,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__3__KET____DOT__fifo_d.tl_h_o 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2639,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__3__KET____DOT__fifo_d.tl_h_o 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2640,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__3__KET____DOT__fifo_d.tl_h_o 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2641,((3U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__3__KET____DOT__fifo_d.tl_h_o 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2642,((0xffU & (IData)(
                                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__3__KET____DOT__fifo_d.tl_h_o 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2643,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__3__KET____DOT__fifo_d.tl_h_o 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2644,((IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__3__KET____DOT__fifo_d.tl_h_o 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2645,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__3__KET____DOT__fifo_d.tl_h_o 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2646,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__3__KET____DOT__fifo_d.tl_h_o))));
        tracep->fullBit(oldp+2647,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [3U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2648,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [3U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2649,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [3U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2650,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [3U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2651,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                       [3U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2652,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [3U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2653,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                              [3U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2654,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [3U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2655,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [3U]))));
        tracep->fullBit(oldp+2656,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [3U]))));
        tracep->fullBit(oldp+2657,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [3U] 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+2658,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                   [3U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                      [3U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                     [3U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                              [3U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullBit(oldp+2660,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__4__KET____DOT__fifo_d.tl_h_o 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2661,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__4__KET____DOT__fifo_d.tl_h_o 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2662,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__4__KET____DOT__fifo_d.tl_h_o 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2663,((3U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__4__KET____DOT__fifo_d.tl_h_o 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2664,((0xffU & (IData)(
                                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__4__KET____DOT__fifo_d.tl_h_o 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2665,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__4__KET____DOT__fifo_d.tl_h_o 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2666,((IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__4__KET____DOT__fifo_d.tl_h_o 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2667,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__4__KET____DOT__fifo_d.tl_h_o 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2668,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__4__KET____DOT__fifo_d.tl_h_o))));
        tracep->fullBit(oldp+2669,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [4U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2670,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [4U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2671,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [4U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2672,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [4U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2673,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                       [4U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2674,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [4U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2675,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                              [4U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2676,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [4U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2677,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [4U]))));
        tracep->fullBit(oldp+2678,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [4U]))));
        tracep->fullBit(oldp+2679,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [4U] 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+2680,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                   [4U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                      [4U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                     [4U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                              [4U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullBit(oldp+2682,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__5__KET____DOT__fifo_d.tl_h_o 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2683,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__5__KET____DOT__fifo_d.tl_h_o 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2684,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__5__KET____DOT__fifo_d.tl_h_o 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2685,((3U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__5__KET____DOT__fifo_d.tl_h_o 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2686,((0xffU & (IData)(
                                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__5__KET____DOT__fifo_d.tl_h_o 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2687,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__5__KET____DOT__fifo_d.tl_h_o 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2688,((IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__5__KET____DOT__fifo_d.tl_h_o 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2689,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__5__KET____DOT__fifo_d.tl_h_o 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2690,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__5__KET____DOT__fifo_d.tl_h_o))));
        tracep->fullBit(oldp+2691,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [5U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2692,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [5U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2693,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [5U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2694,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [5U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2695,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                       [5U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2696,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [5U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2697,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                              [5U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2698,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [5U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2699,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [5U]))));
        tracep->fullBit(oldp+2700,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [5U]))));
        tracep->fullBit(oldp+2701,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [5U] 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+2702,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                   [5U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                      [5U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                     [5U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                              [5U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullBit(oldp+2704,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__6__KET____DOT__fifo_d.tl_h_o 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2705,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__6__KET____DOT__fifo_d.tl_h_o 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2706,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__6__KET____DOT__fifo_d.tl_h_o 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2707,((3U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__6__KET____DOT__fifo_d.tl_h_o 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2708,((0xffU & (IData)(
                                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__6__KET____DOT__fifo_d.tl_h_o 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2709,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__6__KET____DOT__fifo_d.tl_h_o 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2710,((IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__6__KET____DOT__fifo_d.tl_h_o 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2711,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__6__KET____DOT__fifo_d.tl_h_o 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2712,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__6__KET____DOT__fifo_d.tl_h_o))));
        tracep->fullBit(oldp+2713,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [6U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2714,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [6U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2715,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [6U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2716,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [6U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2717,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                       [6U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2718,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [6U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2719,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                              [6U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2720,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [6U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2721,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [6U]))));
        tracep->fullBit(oldp+2722,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [6U]))));
        tracep->fullBit(oldp+2723,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [6U] 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+2724,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                   [6U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                      [6U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                     [6U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                              [6U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullBit(oldp+2726,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__7__KET____DOT__fifo_d.tl_h_o 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2727,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__7__KET____DOT__fifo_d.tl_h_o 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2728,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__7__KET____DOT__fifo_d.tl_h_o 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2729,((3U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__7__KET____DOT__fifo_d.tl_h_o 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2730,((0xffU & (IData)(
                                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__7__KET____DOT__fifo_d.tl_h_o 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2731,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__7__KET____DOT__fifo_d.tl_h_o 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2732,((IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__7__KET____DOT__fifo_d.tl_h_o 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2733,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__7__KET____DOT__fifo_d.tl_h_o 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2734,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__7__KET____DOT__fifo_d.tl_h_o))));
        tracep->fullBit(oldp+2735,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [7U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2736,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [7U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2737,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [7U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2738,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [7U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2739,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                       [7U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2740,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [7U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2741,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                              [7U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2742,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [7U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2743,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [7U]))));
        tracep->fullBit(oldp+2744,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [7U]))));
        tracep->fullBit(oldp+2745,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [7U] 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+2746,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                   [7U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                      [7U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                     [7U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                              [7U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullBit(oldp+2748,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__8__KET____DOT__fifo_d.tl_h_o 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2749,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__8__KET____DOT__fifo_d.tl_h_o 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2750,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__8__KET____DOT__fifo_d.tl_h_o 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2751,((3U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__8__KET____DOT__fifo_d.tl_h_o 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2752,((0xffU & (IData)(
                                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__8__KET____DOT__fifo_d.tl_h_o 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2753,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__8__KET____DOT__fifo_d.tl_h_o 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2754,((IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__8__KET____DOT__fifo_d.tl_h_o 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2755,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__8__KET____DOT__fifo_d.tl_h_o 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2756,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__8__KET____DOT__fifo_d.tl_h_o))));
        tracep->fullBit(oldp+2757,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [8U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2758,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [8U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2759,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [8U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2760,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [8U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2761,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                       [8U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2762,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [8U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2763,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                              [8U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2764,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [8U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2765,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [8U]))));
        tracep->fullBit(oldp+2766,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [8U]))));
        tracep->fullBit(oldp+2767,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [8U] 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+2768,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                   [8U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                      [8U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                     [8U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                              [8U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullBit(oldp+2770,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__9__KET____DOT__fifo_d.tl_h_o 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2771,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__9__KET____DOT__fifo_d.tl_h_o 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2772,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__9__KET____DOT__fifo_d.tl_h_o 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2773,((3U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__9__KET____DOT__fifo_d.tl_h_o 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2774,((0xffU & (IData)(
                                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__9__KET____DOT__fifo_d.tl_h_o 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2775,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__9__KET____DOT__fifo_d.tl_h_o 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2776,((IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__9__KET____DOT__fifo_d.tl_h_o 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2777,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__9__KET____DOT__fifo_d.tl_h_o 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2778,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__9__KET____DOT__fifo_d.tl_h_o))));
        tracep->fullBit(oldp+2779,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [9U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2780,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [9U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2781,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [9U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2782,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [9U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2783,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                       [9U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2784,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [9U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2785,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                              [9U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2786,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [9U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2787,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [9U]))));
        tracep->fullBit(oldp+2788,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [9U]))));
        tracep->fullBit(oldp+2789,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [9U] 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+2790,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                   [9U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                      [9U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                     [9U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                              [9U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullBit(oldp+2792,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__10__KET____DOT__fifo_d.tl_h_o 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2793,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__10__KET____DOT__fifo_d.tl_h_o 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2794,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__10__KET____DOT__fifo_d.tl_h_o 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2795,((3U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__10__KET____DOT__fifo_d.tl_h_o 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2796,((0xffU & (IData)(
                                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__10__KET____DOT__fifo_d.tl_h_o 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2797,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__10__KET____DOT__fifo_d.tl_h_o 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2798,((IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__10__KET____DOT__fifo_d.tl_h_o 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2799,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__10__KET____DOT__fifo_d.tl_h_o 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2800,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__10__KET____DOT__fifo_d.tl_h_o))));
        tracep->fullBit(oldp+2801,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [0xaU] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2802,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [0xaU] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2803,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [0xaU] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2804,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [0xaU] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2805,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                       [0xaU] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2806,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [0xaU] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2807,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                              [0xaU] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2808,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [0xaU] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2809,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [0xaU]))));
        tracep->fullBit(oldp+2810,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [0xaU]))));
        tracep->fullBit(oldp+2811,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [0xaU] 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+2812,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                   [0xaU] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                      [0xaU] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                     [0xaU] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                              [0xaU] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullBit(oldp+2814,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__11__KET____DOT__fifo_d.tl_h_o 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2815,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__11__KET____DOT__fifo_d.tl_h_o 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2816,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__11__KET____DOT__fifo_d.tl_h_o 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2817,((3U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__11__KET____DOT__fifo_d.tl_h_o 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2818,((0xffU & (IData)(
                                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__11__KET____DOT__fifo_d.tl_h_o 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2819,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__11__KET____DOT__fifo_d.tl_h_o 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2820,((IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__11__KET____DOT__fifo_d.tl_h_o 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2821,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__11__KET____DOT__fifo_d.tl_h_o 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2822,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__11__KET____DOT__fifo_d.tl_h_o))));
        tracep->fullBit(oldp+2823,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [0xbU] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2824,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [0xbU] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2825,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [0xbU] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2826,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [0xbU] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2827,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                       [0xbU] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2828,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [0xbU] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2829,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                              [0xbU] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2830,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [0xbU] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2831,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [0xbU]))));
        tracep->fullBit(oldp+2832,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [0xbU]))));
        tracep->fullBit(oldp+2833,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [0xbU] 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+2834,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                   [0xbU] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                      [0xbU] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                     [0xbU] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                              [0xbU] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullBit(oldp+2836,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__12__KET____DOT__fifo_d.tl_h_o 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2837,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__12__KET____DOT__fifo_d.tl_h_o 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2838,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__12__KET____DOT__fifo_d.tl_h_o 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2839,((3U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__12__KET____DOT__fifo_d.tl_h_o 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2840,((0xffU & (IData)(
                                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__12__KET____DOT__fifo_d.tl_h_o 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2841,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__12__KET____DOT__fifo_d.tl_h_o 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2842,((IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__12__KET____DOT__fifo_d.tl_h_o 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2843,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__12__KET____DOT__fifo_d.tl_h_o 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2844,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__12__KET____DOT__fifo_d.tl_h_o))));
        tracep->fullBit(oldp+2845,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [0xcU] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2846,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [0xcU] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2847,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [0xcU] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2848,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [0xcU] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2849,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                       [0xcU] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2850,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [0xcU] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2851,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                              [0xcU] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2852,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [0xcU] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2853,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [0xcU]))));
        tracep->fullBit(oldp+2854,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [0xcU]))));
        tracep->fullBit(oldp+2855,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [0xcU] 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+2856,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                   [0xcU] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                      [0xcU] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                     [0xcU] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                              [0xcU] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullBit(oldp+2858,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                  [0U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2859,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                    [0U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2860,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                    [0U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2861,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                    [0U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2862,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                       [0U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2863,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                  [0U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2864,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                              [0U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2865,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                  [0U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2866,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                 [0U]))));
        tracep->fullBit(oldp+2867,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                  [1U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2868,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                    [1U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2869,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                    [1U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2870,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                    [1U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2871,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                       [1U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2872,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                  [1U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2873,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                              [1U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2874,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                  [1U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2875,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                 [1U]))));
        tracep->fullBit(oldp+2876,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                  [2U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2877,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                    [2U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2878,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                    [2U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2879,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                    [2U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2880,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                       [2U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2881,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                  [2U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2882,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                              [2U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2883,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                  [2U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2884,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                 [2U]))));
        tracep->fullBit(oldp+2885,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                  [3U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2886,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                    [3U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2887,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                    [3U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2888,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                    [3U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2889,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                       [3U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2890,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                  [3U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2891,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                              [3U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2892,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                  [3U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2893,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                 [3U]))));
        tracep->fullBit(oldp+2894,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                  [4U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2895,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                    [4U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2896,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                    [4U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2897,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                    [4U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2898,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                       [4U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2899,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                  [4U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2900,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                              [4U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2901,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                  [4U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2902,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                 [4U]))));
        tracep->fullBit(oldp+2903,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                  [5U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2904,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                    [5U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2905,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                    [5U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2906,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                    [5U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2907,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                       [5U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2908,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                  [5U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2909,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                              [5U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2910,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                  [5U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2911,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                 [5U]))));
        tracep->fullBit(oldp+2912,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                  [6U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2913,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                    [6U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2914,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                    [6U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2915,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                    [6U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2916,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                       [6U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2917,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                  [6U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2918,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                              [6U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2919,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                  [6U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2920,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                 [6U]))));
        tracep->fullBit(oldp+2921,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                  [7U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2922,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                    [7U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2923,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                    [7U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2924,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                    [7U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2925,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                       [7U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2926,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                  [7U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2927,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                              [7U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2928,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                  [7U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2929,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                 [7U]))));
        tracep->fullBit(oldp+2930,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                  [8U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2931,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                    [8U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2932,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                    [8U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2933,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                    [8U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2934,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                       [8U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2935,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                  [8U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2936,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                              [8U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2937,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                  [8U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2938,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                 [8U]))));
        tracep->fullBit(oldp+2939,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                  [9U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2940,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                    [9U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2941,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                    [9U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2942,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                    [9U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2943,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                       [9U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2944,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                  [9U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2945,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                              [9U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2946,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                  [9U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2947,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                 [9U]))));
        tracep->fullBit(oldp+2948,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                  [0xaU] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2949,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                    [0xaU] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2950,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                    [0xaU] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2951,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                    [0xaU] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2952,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                       [0xaU] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2953,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                  [0xaU] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2954,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                              [0xaU] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2955,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                  [0xaU] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2956,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                 [0xaU]))));
        tracep->fullBit(oldp+2957,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                  [0xbU] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2958,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                    [0xbU] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2959,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                    [0xbU] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2960,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                    [0xbU] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2961,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                       [0xbU] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2962,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                  [0xbU] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2963,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                              [0xbU] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2964,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                  [0xbU] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2965,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                 [0xbU]))));
        tracep->fullBit(oldp+2966,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                  [0xcU] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2967,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                    [0xcU] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2968,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                    [0xcU] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2969,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                    [0xcU] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2970,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                       [0xcU] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2971,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                  [0xcU] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2972,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                              [0xcU] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2973,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                  [0xcU] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2974,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                 [0xcU]))));
        tracep->fullBit(oldp+2975,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                  [0xdU] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2976,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                    [0xdU] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2977,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                    [0xdU] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2978,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                    [0xdU] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2979,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                       [0xdU] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2980,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                  [0xdU] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2981,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                              [0xdU] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2982,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                  [0xdU] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2983,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                 [0xdU]))));
        tracep->fullIData(oldp+2984,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_rf_rdata_b),32);
        tracep->fullIData(oldp+2985,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__rf_rdata_a_ecc),32);
        tracep->fullIData(oldp+2986,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__rf_rdata_b_ecc),32);
        tracep->fullCData(oldp+2987,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_op_a_mux_sel),2);
        tracep->fullCData(oldp+2988,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__imm_b_mux_sel),3);
        tracep->fullBit(oldp+2989,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__multdiv_sel));
        tracep->fullBit(oldp+2990,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate));
        tracep->fullIData(oldp+2991,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__imm_b),32);
        tracep->fullIData(oldp+2992,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_imd_val_q[0]),32);
        tracep->fullIData(oldp+2993,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_imd_val_q[1]),32);
        tracep->fullIData(oldp+2994,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_operand_a),32);
        tracep->fullIData(oldp+2995,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_operand_b),32);
        tracep->fullQData(oldp+2996,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__multdiv_alu_operand_b),33);
        tracep->fullQData(oldp+2998,((0x1ffffffffULL 
                                      & (~ ((QData)((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_operand_b)) 
                                            << 1U)))),33);
        tracep->fullCData(oldp+3000,((0x3fU & ((IData)(0x20U) 
                                               - (0x1fU 
                                                  & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_operand_b)))),6);
        tracep->fullCData(oldp+3001,(((0x10U & ((~ (IData)(
                                                           (0U 
                                                            != 
                                                            (0xfU 
                                                             & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_operand_b 
                                                                >> 0x18U))))) 
                                                << 4U)) 
                                      | (0xfU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_operand_b 
                                                 >> 0x18U)))),5);
        tracep->fullCData(oldp+3002,((0x1fU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_operand_b 
                                               >> 0x10U))),5);
        tracep->fullIData(oldp+3003,((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_operand_a 
                                      | vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_operand_b)),32);
        tracep->fullIData(oldp+3004,((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_operand_a 
                                      & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_operand_b)),32);
        tracep->fullIData(oldp+3005,((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_operand_a 
                                      ^ vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_operand_b)),32);
        tracep->fullBit(oldp+3006,((1U & (((IData)(0x20U) 
                                           - (0x1fU 
                                              & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_operand_b)) 
                                          >> 5U))));
        tracep->fullQData(oldp+3007,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__multdiv_alu_operand_a),33);
        tracep->fullIData(oldp+3009,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT____Vcellinp__alu_i__imd_val_q_i[0]),32);
        tracep->fullIData(oldp+3010,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT____Vcellinp__alu_i__imd_val_q_i[1]),32);
        tracep->fullIData(oldp+3011,((0xfffffffcU & 
                                      ((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_adder_result_ext 
                                                >> 3U)) 
                                       << 2U))),32);
        tracep->fullIData(oldp+3012,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_adder_result_ext 
                                              >> 1U))),32);
        tracep->fullQData(oldp+3013,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_adder_result_ext),34);
        tracep->fullBit(oldp+3015,((0U == (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_adder_result_ext 
                                                   >> 1U)))));
        tracep->fullCData(oldp+3016,(((2U & ((IData)(
                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_adder_result_ext 
                                                      >> 0x21U)) 
                                             << 1U)) 
                                      | (1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_adder_result_ext)))),2);
        tracep->fullCData(oldp+3017,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_adder_result_ext 
                                                    >> 1U)))),2);
        tracep->fullBit(oldp+3018,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__lsu_to_xbar[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+3019,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__lsu_to_xbar[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+3020,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__lsu_to_xbar[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+3021,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__lsu_to_xbar[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+3022,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__lsu_to_xbar[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+3023,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__lsu_to_xbar[2U] 
                                       << 0x1bU) | 
                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__lsu_to_xbar[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+3024,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__lsu_to_xbar[2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__lsu_to_xbar[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+3025,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__lsu_to_xbar[1U] 
                                       << 0x1fU) | 
                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__lsu_to_xbar[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+3026,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__lsu_to_xbar[0U])));
        tracep->fullBit(oldp+3027,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__lsu_to_xbar[2U] 
                                          >> 0x15U))));
        tracep->fullBit(oldp+3028,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__lsu_to_xbar[0U])));
        tracep->fullBit(oldp+3029,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__flush_id));
        tracep->fullBit(oldp+3030,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__valid_id_fpu));
        tracep->fullCData(oldp+3031,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__exc_cause),6);
        tracep->fullIData(oldp+3032,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__fetch_addr_n),32);
        tracep->fullBit(oldp+3033,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__fetch_addr_n)));
        tracep->fullBit(oldp+3034,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__exc_cause) 
                                          >> 5U))));
        tracep->fullIData(oldp+3035,((0xfffffffeU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__fetch_addr_n)),32);
        tracep->fullBit(oldp+3036,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__enter_debug_mode));
        tracep->fullCData(oldp+3037,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__opgrp_out_valid),4);
        tracep->fullBit(oldp+3038,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__0__KET____DOT__sel));
        tracep->fullBit(oldp+3039,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__1__KET____DOT__sel));
        tracep->fullBit(oldp+3040,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel));
        tracep->fullBit(oldp+3041,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__0__KET____DOT__sel));
        tracep->fullBit(oldp+3042,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__1__KET____DOT__sel));
        tracep->fullBit(oldp+3043,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__0__KET____DOT__sel));
        tracep->fullBit(oldp+3044,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__1__KET____DOT__sel));
        tracep->fullBit(oldp+3045,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel));
        tracep->fullBit(oldp+3046,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__0__KET____DOT__sel));
        tracep->fullBit(oldp+3047,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__1__KET____DOT__sel));
        tracep->fullBit(oldp+3048,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel));
        tracep->fullBit(oldp+3049,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__0__KET____DOT__sel));
        tracep->fullBit(oldp+3050,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__1__KET____DOT__sel));
        tracep->fullCData(oldp+3051,((7U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes)),3);
        tracep->fullCData(oldp+3052,((7U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes)),3);
        tracep->fullCData(oldp+3053,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes 
                                            >> 3U))),3);
        tracep->fullCData(oldp+3054,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes 
                                            >> 6U))),3);
        tracep->fullCData(oldp+3055,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes 
                                            >> 9U))),3);
        tracep->fullCData(oldp+3056,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes 
                                            >> 0xcU))),3);
        tracep->fullCData(oldp+3057,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+3058,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+3059,((7U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes)),3);
        tracep->fullCData(oldp+3060,((7U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes)),3);
        tracep->fullCData(oldp+3061,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes 
                                            >> 3U))),3);
        tracep->fullCData(oldp+3062,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes 
                                            >> 6U))),3);
        tracep->fullCData(oldp+3063,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes 
                                            >> 9U))),3);
        tracep->fullCData(oldp+3064,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes 
                                            >> 0xcU))),3);
        tracep->fullCData(oldp+3065,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+3066,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+3067,((7U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes)),3);
        tracep->fullCData(oldp+3068,((7U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes)),3);
        tracep->fullCData(oldp+3069,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes 
                                            >> 3U))),3);
        tracep->fullCData(oldp+3070,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes 
                                            >> 6U))),3);
        tracep->fullCData(oldp+3071,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes 
                                            >> 9U))),3);
        tracep->fullCData(oldp+3072,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes 
                                            >> 0xcU))),3);
        tracep->fullCData(oldp+3073,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+3074,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes 
                                            >> 0x12U))),3);
        tracep->fullSData(oldp+3075,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_c_id),16);
        tracep->fullIData(oldp+3076,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_i__DOT__rdata_q[0U]),32);
        tracep->fullIData(oldp+3077,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_i__DOT__rdata_q[1U]),32);
        tracep->fullIData(oldp+3078,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_i__DOT__rdata_q[2U]),32);
        tracep->fullIData(oldp+3079,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__wb_stage_i__DOT__g_writeback_stage__DOT__fp_rf_wdata_wb_q),32);
        tracep->fullIData(oldp+3080,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__held_result_q),32);
        tracep->fullBit(oldp+3081,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__held_status_q) 
                                          >> 4U))));
        tracep->fullBit(oldp+3082,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__held_status_q) 
                                          >> 3U))));
        tracep->fullBit(oldp+3083,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__held_status_q) 
                                          >> 2U))));
        tracep->fullBit(oldp+3084,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__held_status_q) 
                                          >> 1U))));
        tracep->fullBit(oldp+3085,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__held_status_q))));
        tracep->fullBit(oldp+3086,((1U & (((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__out_valid)
                                            ? ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__data_is_held)
                                                ? (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__held_status_q)
                                                : (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT____Vcellout__i_divsqrt_lei__Fflags_SO))
                                            : 0U) >> 4U))));
        tracep->fullBit(oldp+3087,((1U & (((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__out_valid)
                                            ? ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__data_is_held)
                                                ? (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__held_status_q)
                                                : (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT____Vcellout__i_divsqrt_lei__Fflags_SO))
                                            : 0U) >> 3U))));
        tracep->fullBit(oldp+3088,((1U & (((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__out_valid)
                                            ? ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__data_is_held)
                                                ? (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__held_status_q)
                                                : (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT____Vcellout__i_divsqrt_lei__Fflags_SO))
                                            : 0U) >> 2U))));
        tracep->fullBit(oldp+3089,((1U & (((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__out_valid)
                                            ? ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__data_is_held)
                                                ? (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__held_status_q)
                                                : (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT____Vcellout__i_divsqrt_lei__Fflags_SO))
                                            : 0U) >> 1U))));
        tracep->fullBit(oldp+3090,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__out_valid)
                                     ? (1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__data_is_held)
                                               ? (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__held_status_q)
                                               : (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT____Vcellout__i_divsqrt_lei__Fflags_SO)))
                                     : 0U)));
        tracep->fullBit(oldp+3091,((1U & (((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__data_is_held)
                                            ? (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__held_status_q)
                                            : (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT____Vcellout__i_divsqrt_lei__Fflags_SO)) 
                                          >> 4U))));
        tracep->fullBit(oldp+3092,((1U & (((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__data_is_held)
                                            ? (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__held_status_q)
                                            : (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT____Vcellout__i_divsqrt_lei__Fflags_SO)) 
                                          >> 3U))));
        tracep->fullBit(oldp+3093,((1U & (((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__data_is_held)
                                            ? (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__held_status_q)
                                            : (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT____Vcellout__i_divsqrt_lei__Fflags_SO)) 
                                          >> 2U))));
        tracep->fullBit(oldp+3094,((1U & (((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__data_is_held)
                                            ? (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__held_status_q)
                                            : (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT____Vcellout__i_divsqrt_lei__Fflags_SO)) 
                                          >> 1U))));
        tracep->fullBit(oldp+3095,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__data_is_held)
                                           ? (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__held_status_q)
                                           : (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT____Vcellout__i_divsqrt_lei__Fflags_SO)))));
        tracep->fullBit(oldp+3096,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__instr_new_id_q));
        tracep->fullBit(oldp+3097,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_cpuctrl_csr__DOT__rdata_q) 
                                          >> 1U))));
        tracep->fullBit(oldp+3098,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_cpuctrl_csr__DOT__rdata_q) 
                                          >> 2U))));
        tracep->fullCData(oldp+3099,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_cpuctrl_csr__DOT__rdata_q) 
                                            >> 3U))),3);
        tracep->fullBit(oldp+3100,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_cpuctrl_csr__DOT__rdata_q))));
        tracep->fullBit(oldp+3101,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__discard_req_q));
        tracep->fullCData(oldp+3102,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__branch_discard_q),2);
        tracep->fullCData(oldp+3103,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__rdata_pmp_err_q),2);
        tracep->fullIData(oldp+3104,(((IData)(1U) << (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__div_counter_q))),32);
        tracep->fullIData(oldp+3105,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__op_numerator_q),32);
        tracep->fullIData(oldp+3106,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__op_quotient_q),32);
        tracep->fullCData(oldp+3107,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__div_counter_q),5);
        tracep->fullBit(oldp+3108,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__div_by_zero_q));
        tracep->fullBit(oldp+3109,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_mie_csr__DOT__rdata_q 
                                          >> 0x11U))));
        tracep->fullBit(oldp+3110,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_mie_csr__DOT__rdata_q 
                                          >> 0x10U))));
        tracep->fullBit(oldp+3111,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_mie_csr__DOT__rdata_q 
                                          >> 0xfU))));
        tracep->fullSData(oldp+3112,((0x7fffU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_mie_csr__DOT__rdata_q)),15);
        tracep->fullBit(oldp+3113,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_mstack_csr__DOT__rdata_q) 
                                          >> 2U))));
        tracep->fullCData(oldp+3114,((3U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_mstack_csr__DOT__rdata_q))),2);
        tracep->fullCData(oldp+3115,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_cpuctrl_csr__DOT__rdata_q) 
                                            >> 3U))),3);
        tracep->fullBit(oldp+3116,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_cpuctrl_csr__DOT__rdata_q) 
                                          >> 2U))));
        tracep->fullBit(oldp+3117,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_cpuctrl_csr__DOT__rdata_q) 
                                          >> 1U))));
        tracep->fullBit(oldp+3118,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_cpuctrl_csr__DOT__rdata_q))));
        tracep->fullIData(oldp+3119,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_mie_csr__DOT__rdata_q),18);
        tracep->fullCData(oldp+3120,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_mstack_csr__DOT__rdata_q),3);
        tracep->fullCData(oldp+3121,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_cpuctrl_csr__DOT__rdata_q),6);
        tracep->fullCData(oldp+3122,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__rr_q),3);
        tracep->fullCData(oldp+3123,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__rr_q),3);
        tracep->fullBit(oldp+3124,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__result_tag_q));
        tracep->fullCData(oldp+3125,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__result_aux_q),5);
        tracep->fullBit(oldp+3126,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__result_aux_q) 
                                          >> 3U))));
        tracep->fullCData(oldp+3127,((7U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__result_aux_q))),3);
        tracep->fullBit(oldp+3128,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__result_aux_q) 
                                          >> 4U))));
        tracep->fullCData(oldp+3129,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__state_q),2);
        tracep->fullBit(oldp+3130,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__result_is_fp8_q));
        tracep->fullBit(oldp+3131,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__result_tag_q));
        tracep->fullCData(oldp+3132,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__result_aux_q),5);
        tracep->fullSData(oldp+3133,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Exp_b_norm_DP),12);
        tracep->fullCData(oldp+3134,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__RM_DP),3);
        tracep->fullBit(oldp+3135,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__SNaN_SP));
        tracep->fullBit(oldp+3136,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__Special_case_dly_SB));
        tracep->fullBit(oldp+3137,((0U == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Precision_ctl_S))));
        tracep->fullCData(oldp+3138,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Precision_ctl_S),6);
        tracep->fullCData(oldp+3139,((0x1fU & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Precision_ctl_S) 
                                               >> 1U))),6);
        tracep->fullCData(oldp+3140,((0xfU & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Precision_ctl_S) 
                                              >> 2U))),6);
        tracep->fullCData(oldp+3141,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__rr_q),3);
        tracep->fullCData(oldp+3142,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__rr_q),3);
        tracep->fullBit(oldp+3143,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__outstanding_load_wb));
        tracep->fullBit(oldp+3144,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__div_valid));
        tracep->fullBit(oldp+3145,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__unit_done));
        tracep->fullQData(oldp+3146,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__Mant_z_D),57);
        tracep->fullIData(oldp+3148,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[1U] 
                                       << 0x19U) | 
                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[0U] 
                                       >> 7U))),32);
        tracep->fullBit(oldp+3149,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[0U] 
                                          >> 6U))));
        tracep->fullBit(oldp+3150,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[0U] 
                                          >> 5U))));
        tracep->fullBit(oldp+3151,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[0U] 
                                          >> 4U))));
        tracep->fullBit(oldp+3152,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[0U] 
                                          >> 3U))));
        tracep->fullBit(oldp+3153,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[0U] 
                                          >> 2U))));
        tracep->fullBit(oldp+3154,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[0U] 
                                          >> 1U))));
        tracep->fullBit(oldp+3155,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[0U])));
        tracep->fullIData(oldp+3156,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[2U] 
                                       << 0x12U) | 
                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[1U] 
                                       >> 0xeU))),32);
        tracep->fullBit(oldp+3157,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[1U] 
                                          >> 0xdU))));
        tracep->fullBit(oldp+3158,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[1U] 
                                          >> 0xcU))));
        tracep->fullBit(oldp+3159,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[1U] 
                                          >> 0xbU))));
        tracep->fullBit(oldp+3160,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[1U] 
                                          >> 0xaU))));
        tracep->fullBit(oldp+3161,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[1U] 
                                          >> 9U))));
        tracep->fullBit(oldp+3162,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[1U] 
                                          >> 8U))));
        tracep->fullBit(oldp+3163,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[1U] 
                                          >> 7U))));
        tracep->fullIData(oldp+3164,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[3U] 
                                       << 0xbU) | (
                                                   vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[2U] 
                                                   >> 0x15U))),32);
        tracep->fullBit(oldp+3165,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[2U] 
                                          >> 0x14U))));
        tracep->fullBit(oldp+3166,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[2U] 
                                          >> 0x13U))));
        tracep->fullBit(oldp+3167,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[2U] 
                                          >> 0x12U))));
        tracep->fullBit(oldp+3168,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[2U] 
                                          >> 0x11U))));
        tracep->fullBit(oldp+3169,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[2U] 
                                          >> 0x10U))));
        tracep->fullBit(oldp+3170,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[2U] 
                                          >> 0xfU))));
        tracep->fullBit(oldp+3171,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[2U] 
                                          >> 0xeU))));
        tracep->fullIData(oldp+3172,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[4U] 
                                       << 4U) | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[3U] 
                                                 >> 0x1cU))),32);
        tracep->fullBit(oldp+3173,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[3U] 
                                          >> 0x1bU))));
        tracep->fullBit(oldp+3174,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[3U] 
                                          >> 0x1aU))));
        tracep->fullBit(oldp+3175,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[3U] 
                                          >> 0x19U))));
        tracep->fullBit(oldp+3176,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[3U] 
                                          >> 0x18U))));
        tracep->fullBit(oldp+3177,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[3U] 
                                          >> 0x17U))));
        tracep->fullBit(oldp+3178,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[3U] 
                                          >> 0x16U))));
        tracep->fullBit(oldp+3179,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[3U] 
                                          >> 0x15U))));
        tracep->fullIData(oldp+3180,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[6U] 
                                       << 0x1dU) | 
                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[5U] 
                                       >> 3U))),32);
        tracep->fullBit(oldp+3181,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[5U] 
                                          >> 2U))));
        tracep->fullBit(oldp+3182,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[5U] 
                                          >> 1U))));
        tracep->fullBit(oldp+3183,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[5U])));
        tracep->fullBit(oldp+3184,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[4U] 
                                          >> 0x1fU))));
        tracep->fullBit(oldp+3185,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[4U] 
                                          >> 0x1eU))));
        tracep->fullBit(oldp+3186,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[4U] 
                                          >> 0x1dU))));
        tracep->fullBit(oldp+3187,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[4U] 
                                          >> 0x1cU))));
        tracep->fullCData(oldp+3188,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_frm_fpnew),3);
        tracep->fullCData(oldp+3189,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_i__DOT__lowest_free_entry),3);
        tracep->fullCData(oldp+3190,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_frm_fpnew),3);
        tracep->fullBit(oldp+3191,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__unit_ready));
        tracep->fullQData(oldp+3192,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__fpu_norm_U0__DOT__Mant_res_norm_D),53);
        tracep->fullQData(oldp+3194,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__fpu_norm_U0__DOT__Mant_forround_D),57);
        tracep->fullCData(oldp+3196,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__exc_pc_mux_id),2);
        tracep->fullBit(oldp+3197,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__special_req_branch));
        tracep->fullBit(oldp+3198,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed));
        tracep->fullBit(oldp+3199,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_i__DOT__shift_left));
        tracep->fullCData(oldp+3200,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__aux_data),5);
        tracep->fullBit(oldp+3201,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__dst_is_cpk));
        tracep->fullBit(oldp+3202,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__aux_data) 
                                          >> 3U))));
        tracep->fullCData(oldp+3203,((7U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__aux_data))),3);
        tracep->fullBit(oldp+3204,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__aux_data) 
                                          >> 4U))));
        tracep->fullCData(oldp+3205,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__aux_data),5);
        tracep->fullCData(oldp+3206,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_op),2);
        tracep->fullBit(oldp+3207,((0U != (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__gen_trigger_regs__DOT__trigger_match))));
        tracep->fullBit(oldp+3208,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__stall_ld_hz));
        tracep->fullBit(oldp+3209,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__mult_en_dec));
        tracep->fullBit(oldp+3210,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__div_en_dec));
        tracep->fullBit(oldp+3211,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn));
        tracep->fullBit(oldp+3212,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__mret_insn));
        tracep->fullBit(oldp+3213,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__dret_insn));
        tracep->fullBit(oldp+3214,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__wfi_insn));
        tracep->fullBit(oldp+3215,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn));
        tracep->fullBit(oldp+3216,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__mult_valid));
        tracep->fullCData(oldp+3217,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__gen_trigger_regs__DOT__trigger_match),2);
        tracep->fullBit(oldp+3218,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__in_valid));
        tracep->fullBit(oldp+3219,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__in_valid));
        tracep->fullBit(oldp+3220,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__2__KET____DOT__in_valid));
        tracep->fullBit(oldp+3221,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__in_valid));
        tracep->fullCData(oldp+3222,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__pc_mux_id),3);
        tracep->fullBit(oldp+3223,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__multdiv_en_dec));
        tracep->fullBit(oldp+3224,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio));
        tracep->fullBit(oldp+3225,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio));
        tracep->fullBit(oldp+3226,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio));
        tracep->fullBit(oldp+3227,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio));
        tracep->fullBit(oldp+3228,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio));
        tracep->fullBit(oldp+3229,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio));
        tracep->fullQData(oldp+3230,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__accum),34);
        tracep->fullSData(oldp+3232,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_addr),12);
        tracep->fullCData(oldp+3233,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_i__DOT__shift_amt),6);
        tracep->fullCData(oldp+3234,((0x1fU & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_addr))),5);
        tracep->fullCData(oldp+3235,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_addr) 
                                            >> 5U))),3);
        tracep->fullBit(oldp+3236,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__in_valid));
        tracep->fullBit(oldp+3237,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__in_valid));
        tracep->fullBit(oldp+3238,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__in_valid));
        tracep->fullBit(oldp+3239,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__in_valid));
        tracep->fullBit(oldp+3240,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__in_valid));
        tracep->fullBit(oldp+3241,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__in_valid));
        tracep->fullBit(oldp+3242,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__in_valid));
        tracep->fullBit(oldp+3243,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result));
        tracep->fullBit(oldp+3244,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__split_misaligned_access));
        tracep->fullBit(oldp+3245,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__illegal_csr));
        tracep->fullBit(oldp+3246,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__illegal_dyn_mod));
        tracep->fullBit(oldp+3247,((0U != (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__fmt_busy))));
        tracep->fullCData(oldp+3248,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__fmt_out_valid),5);
        tracep->fullCData(oldp+3249,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__fmt_busy),5);
        tracep->fullBit(oldp+3250,((0U != (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__fmt_busy))));
        tracep->fullCData(oldp+3251,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__fmt_out_valid),5);
        tracep->fullCData(oldp+3252,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__fmt_busy),5);
        tracep->fullBit(oldp+3253,((0U != (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__fmt_busy))));
        tracep->fullCData(oldp+3254,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__fmt_out_valid),5);
        tracep->fullCData(oldp+3255,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__fmt_busy),5);
        tracep->fullBit(oldp+3256,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__0__KET____DOT__sel));
        tracep->fullBit(oldp+3257,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__1__KET____DOT__sel));
        tracep->fullBit(oldp+3258,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__0__KET____DOT__sel));
        tracep->fullBit(oldp+3259,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__1__KET____DOT__sel));
        tracep->fullBit(oldp+3260,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__0__KET____DOT__sel));
        tracep->fullBit(oldp+3261,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__1__KET____DOT__sel));
        tracep->fullBit(oldp+3262,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes))));
        tracep->fullCData(oldp+3263,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes),7);
        tracep->fullBit(oldp+3264,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes))));
        tracep->fullCData(oldp+3265,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes),7);
        tracep->fullBit(oldp+3266,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes))));
        tracep->fullCData(oldp+3267,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes),7);
        tracep->fullCData(oldp+3268,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                            >> 3U))),2);
        tracep->fullCData(oldp+3269,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Qcnt_three_0),3);
        tracep->fullCData(oldp+3270,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Qcnt_three_1),5);
        tracep->fullCData(oldp+3271,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Qcnt_three_2),8);
        tracep->fullSData(oldp+3272,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Qcnt_three_3),11);
        tracep->fullSData(oldp+3273,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Qcnt_three_4),14);
        tracep->fullIData(oldp+3274,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Qcnt_three_5),17);
        tracep->fullIData(oldp+3275,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Qcnt_three_6),20);
        tracep->fullIData(oldp+3276,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Qcnt_three_7),23);
        tracep->fullIData(oldp+3277,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Qcnt_three_8),26);
        tracep->fullIData(oldp+3278,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Qcnt_three_9),29);
        tracep->fullIData(oldp+3279,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Qcnt_three_10),32);
        tracep->fullQData(oldp+3280,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Qcnt_three_11),35);
        tracep->fullQData(oldp+3282,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Qcnt_three_12),38);
        tracep->fullQData(oldp+3284,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Qcnt_three_13),41);
        tracep->fullQData(oldp+3286,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Qcnt_three_14),44);
        tracep->fullQData(oldp+3288,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Qcnt_three_15),47);
        tracep->fullQData(oldp+3290,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Qcnt_three_16),50);
        tracep->fullQData(oldp+3292,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Qcnt_three_17),53);
        tracep->fullQData(oldp+3294,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Qcnt_three_18),56);
        tracep->fullCData(oldp+3296,(((4U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                             >> 1U)) 
                                      | (3U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                               >> 1U)))),4);
        tracep->fullQData(oldp+3297,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_Q0),58);
        tracep->fullQData(oldp+3299,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Q_sqrt0),58);
        tracep->fullQData(oldp+3301,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_Q1),58);
        tracep->fullQData(oldp+3303,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Q_sqrt1),58);
        tracep->fullQData(oldp+3305,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_Q2),58);
        tracep->fullQData(oldp+3307,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Q_sqrt2),58);
        tracep->fullQData(oldp+3309,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_a_D[0]),58);
        tracep->fullQData(oldp+3311,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_a_D[1]),58);
        tracep->fullQData(oldp+3313,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_a_D[2]),58);
        tracep->fullQData(oldp+3315,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_a_D[3]),58);
        tracep->fullQData(oldp+3317,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_b_D[0]),58);
        tracep->fullQData(oldp+3319,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_b_D[1]),58);
        tracep->fullQData(oldp+3321,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_b_D[2]),58);
        tracep->fullQData(oldp+3323,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_b_D[3]),58);
        tracep->fullQData(oldp+3325,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_b_BMASK_D[0]),58);
        tracep->fullQData(oldp+3327,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_b_BMASK_D[1]),58);
        tracep->fullQData(oldp+3329,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_b_BMASK_D[2]),58);
        tracep->fullQData(oldp+3331,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_b_BMASK_D[3]),58);
        tracep->fullQData(oldp+3333,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_sum_AMASK_D[0]),58);
        tracep->fullQData(oldp+3335,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_sum_AMASK_D[1]),58);
        tracep->fullQData(oldp+3337,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_sum_AMASK_D[2]),58);
        tracep->fullQData(oldp+3339,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_sum_AMASK_D[3]),58);
        tracep->fullCData(oldp+3341,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S),4);
        tracep->fullBit(oldp+3342,((1U & (~ (IData)(
                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_sum_AMASK_D
                                                     [0U] 
                                                     >> 0x39U))))));
        tracep->fullBit(oldp+3343,((1U & (~ (IData)(
                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_sum_AMASK_D
                                                     [1U] 
                                                     >> 0x39U))))));
        tracep->fullQData(oldp+3344,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_a_D
                                     [0U]),58);
        tracep->fullQData(oldp+3346,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_b_D
                                     [0U]),58);
        tracep->fullQData(oldp+3348,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_a_D
                                     [1U]),58);
        tracep->fullQData(oldp+3350,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_b_D
                                     [1U]),58);
        tracep->fullQData(oldp+3352,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_a_D
                                     [2U]),58);
        tracep->fullQData(oldp+3354,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_b_D
                                     [2U]),58);
        tracep->fullQData(oldp+3356,((0x3ffffffffffffffULL 
                                      & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_a_D
                                          [0U] + vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_b_D
                                          [0U]) + (QData)((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__genblk4__BRA__0__KET____DOT__iteration_div_sqrt__DOT__Cin_D))))),58);
        tracep->fullBit(oldp+3358,((1U & (IData)((1ULL 
                                                  & (((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_a_D
                                                       [0U] 
                                                       + 
                                                       vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_b_D
                                                       [0U]) 
                                                      + (QData)((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__genblk4__BRA__0__KET____DOT__iteration_div_sqrt__DOT__Cin_D))) 
                                                     >> 0x3aU))))));
        tracep->fullQData(oldp+3359,((0x3ffffffffffffffULL 
                                      & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_a_D
                                          [1U] + vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_b_D
                                          [1U]) + (QData)((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__genblk4__BRA__1__KET____DOT__iteration_div_sqrt__DOT__Cin_D))))),58);
        tracep->fullBit(oldp+3361,((1U & (IData)((1ULL 
                                                  & (((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_a_D
                                                       [1U] 
                                                       + 
                                                       vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_b_D
                                                       [1U]) 
                                                      + (QData)((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__genblk4__BRA__1__KET____DOT__iteration_div_sqrt__DOT__Cin_D))) 
                                                     >> 0x3aU))))));
        tracep->fullQData(oldp+3362,((0x3ffffffffffffffULL 
                                      & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_a_D
                                          [2U] + vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_b_D
                                          [2U]) + (QData)((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__genblk4__BRA__2__KET____DOT__iteration_div_sqrt__DOT__Cin_D))))),58);
        tracep->fullBit(oldp+3364,((1U & (IData)((1ULL 
                                                  & (((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_a_D
                                                       [2U] 
                                                       + 
                                                       vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_b_D
                                                       [2U]) 
                                                      + (QData)((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__genblk4__BRA__2__KET____DOT__iteration_div_sqrt__DOT__Cin_D))) 
                                                     >> 0x3aU))))));
        tracep->fullBit(oldp+3365,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__fflags_csr__DOT__rdata_q 
                                          >> 4U))));
        tracep->fullBit(oldp+3366,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__fflags_csr__DOT__rdata_q 
                                          >> 3U))));
        tracep->fullBit(oldp+3367,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__fflags_csr__DOT__rdata_q 
                                          >> 2U))));
        tracep->fullBit(oldp+3368,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__fflags_csr__DOT__rdata_q 
                                          >> 1U))));
        tracep->fullBit(oldp+3369,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__fflags_csr__DOT__rdata_q)));
        tracep->fullCData(oldp+3370,((0xffU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__fcsr_csr__DOT__rdata_q)),8);
        tracep->fullIData(oldp+3371,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_mscratch_csr__DOT__rdata_q),32);
        tracep->fullIData(oldp+3372,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_mtval_csr__DOT__rdata_q),32);
        tracep->fullIData(oldp+3373,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_dscratch0_csr__DOT__rdata_q),32);
        tracep->fullIData(oldp+3374,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_dscratch1_csr__DOT__rdata_q),32);
        tracep->fullCData(oldp+3375,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_mstack_cause_csr__DOT__rdata_q),6);
        tracep->fullIData(oldp+3376,((0xfffffff8U | (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mcountinhibit_q))),32);
        tracep->fullCData(oldp+3377,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mcountinhibit_q),3);
        tracep->fullIData(oldp+3378,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__fcsr_csr__DOT__rdata_q),32);
        tracep->fullIData(oldp+3379,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__fflags_csr__DOT__rdata_q),32);
        tracep->fullQData(oldp+3380,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mcycle_counter_i__DOT__counter_q),64);
        tracep->fullQData(oldp+3382,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__minstret_counter_i__DOT__counter_q),64);
        tracep->fullBit(oldp+3384,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_save_wb));
        tracep->fullCData(oldp+3385,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_mcause_csr__DOT__rdata_q),6);
        tracep->fullBit(oldp+3386,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mstack_d) 
                                          >> 2U))));
        tracep->fullCData(oldp+3387,((3U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mstack_d))),2);
        tracep->fullQData(oldp+3388,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[0]),64);
        tracep->fullQData(oldp+3390,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[1]),64);
        tracep->fullQData(oldp+3392,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[2]),64);
        tracep->fullQData(oldp+3394,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[3]),64);
        tracep->fullQData(oldp+3396,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[4]),64);
        tracep->fullQData(oldp+3398,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[5]),64);
        tracep->fullQData(oldp+3400,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[6]),64);
        tracep->fullQData(oldp+3402,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[7]),64);
        tracep->fullQData(oldp+3404,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[8]),64);
        tracep->fullQData(oldp+3406,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[9]),64);
        tracep->fullQData(oldp+3408,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[10]),64);
        tracep->fullQData(oldp+3410,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[11]),64);
        tracep->fullQData(oldp+3412,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[12]),64);
        tracep->fullQData(oldp+3414,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[13]),64);
        tracep->fullQData(oldp+3416,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[14]),64);
        tracep->fullQData(oldp+3418,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[15]),64);
        tracep->fullQData(oldp+3420,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[16]),64);
        tracep->fullQData(oldp+3422,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[17]),64);
        tracep->fullQData(oldp+3424,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[18]),64);
        tracep->fullQData(oldp+3426,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[19]),64);
        tracep->fullQData(oldp+3428,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[20]),64);
        tracep->fullQData(oldp+3430,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[21]),64);
        tracep->fullQData(oldp+3432,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[22]),64);
        tracep->fullQData(oldp+3434,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[23]),64);
        tracep->fullQData(oldp+3436,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[24]),64);
        tracep->fullQData(oldp+3438,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[25]),64);
        tracep->fullQData(oldp+3440,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[26]),64);
        tracep->fullQData(oldp+3442,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[27]),64);
        tracep->fullQData(oldp+3444,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[28]),64);
        tracep->fullQData(oldp+3446,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[29]),64);
        tracep->fullQData(oldp+3448,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[30]),64);
        tracep->fullQData(oldp+3450,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[31]),64);
        tracep->fullCData(oldp+3452,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mstack_d),3);
        tracep->fullCData(oldp+3453,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__State_ctl_S),6);
        tracep->fullBit(oldp+3454,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Start_dly_S));
        tracep->fullBit(oldp+3455,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Final_state_S));
        tracep->fullBit(oldp+3456,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Div_enable_SI[0]));
        tracep->fullBit(oldp+3457,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Div_enable_SI[1]));
        tracep->fullBit(oldp+3458,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Div_enable_SI[2]));
        tracep->fullBit(oldp+3459,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Div_enable_SI[3]));
        tracep->fullBit(oldp+3460,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Div_start_dly_SI[0]));
        tracep->fullBit(oldp+3461,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Div_start_dly_SI[1]));
        tracep->fullBit(oldp+3462,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Div_start_dly_SI[2]));
        tracep->fullBit(oldp+3463,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Div_start_dly_SI[3]));
        tracep->fullBit(oldp+3464,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_enable_SI[0]));
        tracep->fullBit(oldp+3465,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_enable_SI[1]));
        tracep->fullBit(oldp+3466,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_enable_SI[2]));
        tracep->fullBit(oldp+3467,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_enable_SI[3]));
        tracep->fullIData(oldp+3468,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__C_BIAS_AONE),32);
        tracep->fullIData(oldp+3469,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__C_HALF_BIAS),32);
        tracep->fullBit(oldp+3470,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Div_enable_SI
                                   [0U]));
        tracep->fullBit(oldp+3471,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Div_start_dly_SI
                                   [0U]));
        tracep->fullBit(oldp+3472,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_enable_SI
                                   [0U]));
        tracep->fullBit(oldp+3473,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Div_enable_SI
                                   [1U]));
        tracep->fullBit(oldp+3474,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Div_start_dly_SI
                                   [1U]));
        tracep->fullBit(oldp+3475,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_enable_SI
                                   [1U]));
        tracep->fullBit(oldp+3476,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Div_enable_SI
                                   [2U]));
        tracep->fullBit(oldp+3477,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Div_start_dly_SI
                                   [2U]));
        tracep->fullBit(oldp+3478,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_enable_SI
                                   [2U]));
        tracep->fullBit(oldp+3479,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__fpu_norm_U0__DOT__Sign_res_D));
        tracep->fullBit(oldp+3480,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__fpu_norm_U0__DOT__Exp_OF_S));
        tracep->fullSData(oldp+3481,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__fpu_norm_U0__DOT__Exp_res_norm_D),11);
        tracep->fullBit(oldp+3482,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ctrl_busy));
        tracep->fullIData(oldp+3483,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__csr_rdata_int),32);
        tracep->fullBit(oldp+3484,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_save_if));
        tracep->fullBit(oldp+3485,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_save_cause));
        tracep->fullCData(oldp+3486,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__debug_cause),3);
        tracep->fullBit(oldp+3487,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__debug_csr_save));
        tracep->fullBit(oldp+3488,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__debug_mode_d));
        tracep->fullCData(oldp+3489,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__csr_wdata_int 
                                            >> 3U))),3);
        tracep->fullBit(oldp+3490,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__csr_wdata_int 
                                          >> 2U))));
        tracep->fullBit(oldp+3491,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__csr_wdata_int 
                                          >> 1U))));
        tracep->fullBit(oldp+3492,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__csr_wdata_int)));
        tracep->fullIData(oldp+3493,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__csr_wdata_int),32);
        tracep->fullBit(oldp+3494,(((2U > vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__csr_wdata_int)
                                     ? (1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__csr_wdata_int)
                                     : 1U)));
        tracep->fullBit(oldp+3495,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__csr_wdata_int 
                                          >> 2U))));
        tracep->fullCData(oldp+3496,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__gen_mult_fast__DOT__mult_state_d),2);
        tracep->fullBit(oldp+3497,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__genblk4__BRA__0__KET____DOT__iteration_div_sqrt__DOT__Cin_D));
        tracep->fullBit(oldp+3498,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__genblk4__BRA__1__KET____DOT__iteration_div_sqrt__DOT__Cin_D));
        tracep->fullBit(oldp+3499,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__genblk4__BRA__2__KET____DOT__iteration_div_sqrt__DOT__Cin_D));
        tracep->fullCData(oldp+3500,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__fpu_norm_U0__DOT__Mant_lower_D),2);
        tracep->fullBit(oldp+3501,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__fpu_norm_U0__DOT__Mant_sticky_bit_D));
        tracep->fullQData(oldp+3502,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__fpu_norm_U0__DOT__Mant_upper_D),53);
        tracep->fullBit(oldp+3504,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__fpu_norm_U0__DOT__Mant_rounded_S));
        tracep->fullBit(oldp+3505,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_restore_mret_id));
        tracep->fullBit(oldp+3506,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_restore_dret_id));
        tracep->fullBit(oldp+3507,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__nmi_mode_d));
        tracep->fullBit(oldp+3508,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT____Vcellout__i_divsqrt_lei__Fflags_SO) 
                                          >> 4U))));
        tracep->fullBit(oldp+3509,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT____Vcellout__i_divsqrt_lei__Fflags_SO) 
                                          >> 3U))));
        tracep->fullBit(oldp+3510,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT____Vcellout__i_divsqrt_lei__Fflags_SO) 
                                          >> 2U))));
        tracep->fullBit(oldp+3511,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT____Vcellout__i_divsqrt_lei__Fflags_SO) 
                                          >> 1U))));
        tracep->fullBit(oldp+3512,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT____Vcellout__i_divsqrt_lei__Fflags_SO))));
        tracep->fullCData(oldp+3513,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT____Vcellout__i_divsqrt_lei__Fflags_SO),5);
        tracep->fullBit(oldp+3514,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__fpu_norm_U0__DOT__Mant_roundUp_S));
        tracep->fullQData(oldp+3515,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__fpu_norm_U0__DOT__Mant_upperRounded_D),54);
        tracep->fullBit(oldp+3517,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__fpu_norm_U0__DOT__Mant_upperRounded_D 
                                                  >> 0x35U)))));
        tracep->fullQData(oldp+3518,((0xfffffffffffffULL 
                                      & ((1U & (IData)(
                                                       (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__fpu_norm_U0__DOT__Mant_upperRounded_D 
                                                        >> 0x35U)))
                                          ? (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__fpu_norm_U0__DOT__Mant_upperRounded_D 
                                             >> 1U)
                                          : vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__fpu_norm_U0__DOT__Mant_upperRounded_D))),52);
        tracep->fullQData(oldp+3520,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__unit_result),64);
        tracep->fullIData(oldp+3522,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__adjusted_result),32);
        tracep->fullQData(oldp+3523,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__fpu_norm_U0__DOT__Mant_before_format_ctl_D),52);
        tracep->fullSData(oldp+3525,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__fpu_norm_U0__DOT__Exp_before_format_ctl_D),11);
        tracep->fullCData(oldp+3526,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__device_sel_3),4);
        tracep->fullBit(oldp+3527,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                          [0U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+3528,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                            [0U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+3529,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                            [0U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+3530,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                            [0U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+3531,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                               [0U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+3532,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                       [0U][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                         [0U][1U] >> 5U))),32);
        tracep->fullCData(oldp+3533,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                               [0U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                                 [0U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+3534,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                       [0U][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                         [0U][0U] >> 1U))),32);
        tracep->fullBit(oldp+3535,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                    [0U][0U])));
        tracep->fullBit(oldp+3536,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                          [1U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+3537,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                            [1U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+3538,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                            [1U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+3539,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                            [1U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+3540,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                               [1U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+3541,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                       [1U][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                         [1U][1U] >> 5U))),32);
        tracep->fullCData(oldp+3542,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                               [1U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                                 [1U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+3543,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                       [1U][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                         [1U][0U] >> 1U))),32);
        tracep->fullBit(oldp+3544,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                    [1U][0U])));
        tracep->fullBit(oldp+3545,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                          [2U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+3546,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                            [2U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+3547,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                            [2U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+3548,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                            [2U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+3549,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                               [2U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+3550,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                       [2U][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                         [2U][1U] >> 5U))),32);
        tracep->fullCData(oldp+3551,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                               [2U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                                 [2U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+3552,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                       [2U][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                         [2U][0U] >> 1U))),32);
        tracep->fullBit(oldp+3553,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                    [2U][0U])));
        tracep->fullBit(oldp+3554,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                          [3U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+3555,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                            [3U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+3556,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                            [3U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+3557,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                            [3U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+3558,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                               [3U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+3559,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                       [3U][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                         [3U][1U] >> 5U))),32);
        tracep->fullCData(oldp+3560,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                               [3U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                                 [3U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+3561,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                       [3U][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                         [3U][0U] >> 1U))),32);
        tracep->fullBit(oldp+3562,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                    [3U][0U])));
        tracep->fullBit(oldp+3563,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                          [4U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+3564,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                            [4U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+3565,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                            [4U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+3566,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                            [4U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+3567,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                               [4U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+3568,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                       [4U][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                         [4U][1U] >> 5U))),32);
        tracep->fullCData(oldp+3569,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                               [4U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                                 [4U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+3570,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                       [4U][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                         [4U][0U] >> 1U))),32);
        tracep->fullBit(oldp+3571,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                    [4U][0U])));
        tracep->fullBit(oldp+3572,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                          [5U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+3573,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                            [5U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+3574,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                            [5U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+3575,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                            [5U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+3576,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                               [5U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+3577,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                       [5U][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                         [5U][1U] >> 5U))),32);
        tracep->fullCData(oldp+3578,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                               [5U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                                 [5U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+3579,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                       [5U][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                         [5U][0U] >> 1U))),32);
        tracep->fullBit(oldp+3580,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                    [5U][0U])));
        tracep->fullBit(oldp+3581,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                          [6U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+3582,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                            [6U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+3583,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                            [6U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+3584,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                            [6U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+3585,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                               [6U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+3586,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                       [6U][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                         [6U][1U] >> 5U))),32);
        tracep->fullCData(oldp+3587,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                               [6U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                                 [6U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+3588,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                       [6U][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                         [6U][0U] >> 1U))),32);
        tracep->fullBit(oldp+3589,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                    [6U][0U])));
        tracep->fullBit(oldp+3590,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                          [7U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+3591,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                            [7U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+3592,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                            [7U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+3593,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                            [7U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+3594,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                               [7U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+3595,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                       [7U][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                         [7U][1U] >> 5U))),32);
        tracep->fullCData(oldp+3596,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                               [7U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                                 [7U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+3597,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                       [7U][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                         [7U][0U] >> 1U))),32);
        tracep->fullBit(oldp+3598,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                    [7U][0U])));
        tracep->fullBit(oldp+3599,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                          [8U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+3600,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                            [8U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+3601,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                            [8U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+3602,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                            [8U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+3603,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                               [8U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+3604,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                       [8U][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                         [8U][1U] >> 5U))),32);
        tracep->fullCData(oldp+3605,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                               [8U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                                 [8U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+3606,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                       [8U][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                         [8U][0U] >> 1U))),32);
        tracep->fullBit(oldp+3607,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                    [8U][0U])));
        tracep->fullBit(oldp+3608,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                          [9U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+3609,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                            [9U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+3610,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                            [9U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+3611,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                            [9U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+3612,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                               [9U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+3613,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                       [9U][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                         [9U][1U] >> 5U))),32);
        tracep->fullCData(oldp+3614,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                               [9U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                                 [9U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+3615,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                       [9U][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                         [9U][0U] >> 1U))),32);
        tracep->fullBit(oldp+3616,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                    [9U][0U])));
        tracep->fullCData(oldp+3617,((0xfU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__fifo_h__DOT____Vcellinp__reqfifo__wdata_i[0U])),4);
        tracep->fullBit(oldp+3618,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__hold_all_requests));
        tracep->fullBit(oldp+3619,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                          [0U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+3620,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [0U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+3621,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [0U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+3622,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [0U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+3623,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                               [0U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+3624,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                       [0U][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [0U][1U] >> 5U))),32);
        tracep->fullCData(oldp+3625,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                               [0U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                                 [0U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+3626,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                       [0U][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [0U][0U] >> 1U))),32);
        tracep->fullBit(oldp+3627,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                    [0U][0U])));
        tracep->fullBit(oldp+3628,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                          [1U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+3629,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [1U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+3630,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [1U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+3631,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [1U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+3632,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                               [1U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+3633,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                       [1U][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [1U][1U] >> 5U))),32);
        tracep->fullCData(oldp+3634,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                               [1U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                                 [1U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+3635,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                       [1U][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [1U][0U] >> 1U))),32);
        tracep->fullBit(oldp+3636,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                    [1U][0U])));
        tracep->fullBit(oldp+3637,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                          [2U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+3638,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [2U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+3639,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [2U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+3640,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [2U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+3641,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                               [2U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+3642,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                       [2U][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [2U][1U] >> 5U))),32);
        tracep->fullCData(oldp+3643,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                               [2U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                                 [2U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+3644,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                       [2U][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [2U][0U] >> 1U))),32);
        tracep->fullBit(oldp+3645,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                    [2U][0U])));
        tracep->fullBit(oldp+3646,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                          [3U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+3647,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [3U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+3648,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [3U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+3649,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [3U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+3650,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                               [3U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+3651,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                       [3U][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [3U][1U] >> 5U))),32);
        tracep->fullCData(oldp+3652,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                               [3U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                                 [3U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+3653,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                       [3U][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [3U][0U] >> 1U))),32);
        tracep->fullBit(oldp+3654,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                    [3U][0U])));
        tracep->fullBit(oldp+3655,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                          [4U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+3656,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [4U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+3657,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [4U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+3658,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [4U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+3659,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                               [4U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+3660,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                       [4U][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [4U][1U] >> 5U))),32);
        tracep->fullCData(oldp+3661,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                               [4U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                                 [4U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+3662,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                       [4U][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [4U][0U] >> 1U))),32);
        tracep->fullBit(oldp+3663,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                    [4U][0U])));
        tracep->fullBit(oldp+3664,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                          [5U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+3665,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [5U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+3666,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [5U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+3667,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [5U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+3668,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                               [5U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+3669,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                       [5U][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [5U][1U] >> 5U))),32);
        tracep->fullCData(oldp+3670,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                               [5U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                                 [5U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+3671,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                       [5U][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [5U][0U] >> 1U))),32);
        tracep->fullBit(oldp+3672,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                    [5U][0U])));
        tracep->fullBit(oldp+3673,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                          [6U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+3674,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [6U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+3675,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [6U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+3676,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [6U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+3677,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                               [6U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+3678,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                       [6U][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [6U][1U] >> 5U))),32);
        tracep->fullCData(oldp+3679,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                               [6U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                                 [6U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+3680,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                       [6U][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [6U][0U] >> 1U))),32);
        tracep->fullBit(oldp+3681,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                    [6U][0U])));
        tracep->fullBit(oldp+3682,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                          [7U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+3683,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [7U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+3684,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [7U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+3685,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [7U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+3686,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                               [7U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+3687,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                       [7U][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [7U][1U] >> 5U))),32);
        tracep->fullCData(oldp+3688,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                               [7U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                                 [7U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+3689,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                       [7U][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [7U][0U] >> 1U))),32);
        tracep->fullBit(oldp+3690,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                    [7U][0U])));
        tracep->fullBit(oldp+3691,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                          [8U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+3692,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [8U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+3693,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [8U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+3694,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [8U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+3695,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                               [8U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+3696,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                       [8U][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [8U][1U] >> 5U))),32);
        tracep->fullCData(oldp+3697,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                               [8U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                                 [8U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+3698,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                       [8U][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [8U][0U] >> 1U))),32);
        tracep->fullBit(oldp+3699,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                    [8U][0U])));
        tracep->fullBit(oldp+3700,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                          [9U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+3701,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [9U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+3702,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [9U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+3703,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [9U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+3704,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                               [9U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+3705,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                       [9U][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [9U][1U] >> 5U))),32);
        tracep->fullCData(oldp+3706,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                               [9U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                                 [9U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+3707,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                       [9U][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [9U][0U] >> 1U))),32);
        tracep->fullBit(oldp+3708,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                    [9U][0U])));
        tracep->fullBit(oldp+3709,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                          [0xaU][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+3710,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [0xaU][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+3711,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [0xaU][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+3712,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [0xaU][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+3713,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                               [0xaU][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+3714,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                       [0xaU][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [0xaU][1U] 
                                         >> 5U))),32);
        tracep->fullCData(oldp+3715,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                               [0xaU][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                                 [0xaU][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+3716,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                       [0xaU][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [0xaU][0U] 
                                         >> 1U))),32);
        tracep->fullBit(oldp+3717,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                    [0xaU][0U])));
        tracep->fullWData(oldp+3718,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__fifo_h__DOT____Vcellinp__reqfifo__wdata_i),88);
        tracep->fullBit(oldp+3721,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                          [0xaU][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+3722,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [0xaU][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+3723,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [0xaU][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+3724,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [0xaU][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+3725,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                               [0xaU][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+3726,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                       [0xaU][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [0xaU][1U] 
                                         >> 5U))),32);
        tracep->fullCData(oldp+3727,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                               [0xaU][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                                 [0xaU][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+3728,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                       [0xaU][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [0xaU][0U] 
                                         >> 1U))),32);
        tracep->fullBit(oldp+3729,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                    [0xaU][0U])));
        tracep->fullBit(oldp+3730,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                          [0U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+3731,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [0U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+3732,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [0U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+3733,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [0U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+3734,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                               [0U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+3735,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                       [0U][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [0U][1U] >> 5U))),32);
        tracep->fullCData(oldp+3736,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                               [0U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                                 [0U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+3737,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                       [0U][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [0U][0U] >> 1U))),32);
        tracep->fullBit(oldp+3738,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                    [0U][0U])));
        tracep->fullBit(oldp+3739,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__0__KET____DOT__fifo_d.tl_d_o[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+3740,((7U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__0__KET____DOT__fifo_d.tl_d_o[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+3741,((7U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__0__KET____DOT__fifo_d.tl_d_o[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+3742,((3U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__0__KET____DOT__fifo_d.tl_d_o[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+3743,((0xffU & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__0__KET____DOT__fifo_d.tl_d_o[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+3744,(((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__0__KET____DOT__fifo_d.tl_d_o[2U] 
                                       << 0x1bU) | 
                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__0__KET____DOT__fifo_d.tl_d_o[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+3745,((0xfU & ((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__0__KET____DOT__fifo_d.tl_d_o[2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__0__KET____DOT__fifo_d.tl_d_o[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+3746,(((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__0__KET____DOT__fifo_d.tl_d_o[1U] 
                                       << 0x1fU) | 
                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__0__KET____DOT__fifo_d.tl_d_o[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+3747,((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__0__KET____DOT__fifo_d.tl_d_o[0U])));
        tracep->fullBit(oldp+3748,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                          [0U][2U] 
                                          >> 0x15U))));
        __Vtemp3071[0U] = (0xfffffffeU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                           [0U][0U]);
        __Vtemp3071[1U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                            [0U][1U]) | (0xfffffffeU 
                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [0U][1U]));
        __Vtemp3071[2U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                            [0U][2U]) | (0x1ffffeU 
                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [0U][2U]));
        tracep->fullWData(oldp+3749,(__Vtemp3071),85);
        tracep->fullBit(oldp+3752,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                    [0U][0U])));
        tracep->fullBit(oldp+3753,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                          [1U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+3754,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [1U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+3755,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [1U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+3756,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [1U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+3757,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                               [1U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+3758,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                       [1U][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [1U][1U] >> 5U))),32);
        tracep->fullCData(oldp+3759,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                               [1U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                                 [1U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+3760,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                       [1U][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [1U][0U] >> 1U))),32);
        tracep->fullBit(oldp+3761,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                    [1U][0U])));
        tracep->fullBit(oldp+3762,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__1__KET____DOT__fifo_d.tl_d_o[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+3763,((7U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__1__KET____DOT__fifo_d.tl_d_o[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+3764,((7U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__1__KET____DOT__fifo_d.tl_d_o[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+3765,((3U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__1__KET____DOT__fifo_d.tl_d_o[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+3766,((0xffU & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__1__KET____DOT__fifo_d.tl_d_o[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+3767,(((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__1__KET____DOT__fifo_d.tl_d_o[2U] 
                                       << 0x1bU) | 
                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__1__KET____DOT__fifo_d.tl_d_o[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+3768,((0xfU & ((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__1__KET____DOT__fifo_d.tl_d_o[2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__1__KET____DOT__fifo_d.tl_d_o[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+3769,(((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__1__KET____DOT__fifo_d.tl_d_o[1U] 
                                       << 0x1fU) | 
                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__1__KET____DOT__fifo_d.tl_d_o[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+3770,((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__1__KET____DOT__fifo_d.tl_d_o[0U])));
        tracep->fullBit(oldp+3771,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                          [1U][2U] 
                                          >> 0x15U))));
        __Vtemp3087[0U] = (0xfffffffeU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                           [1U][0U]);
        __Vtemp3087[1U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                            [1U][1U]) | (0xfffffffeU 
                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [1U][1U]));
        __Vtemp3087[2U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                            [1U][2U]) | (0x1ffffeU 
                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [1U][2U]));
        tracep->fullWData(oldp+3772,(__Vtemp3087),85);
        tracep->fullBit(oldp+3775,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                    [1U][0U])));
        tracep->fullBit(oldp+3776,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                          [2U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+3777,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [2U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+3778,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [2U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+3779,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [2U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+3780,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                               [2U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+3781,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                       [2U][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [2U][1U] >> 5U))),32);
        tracep->fullCData(oldp+3782,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                               [2U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                                 [2U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+3783,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                       [2U][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [2U][0U] >> 1U))),32);
        tracep->fullBit(oldp+3784,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                    [2U][0U])));
        tracep->fullBit(oldp+3785,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__2__KET____DOT__fifo_d.tl_d_o[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+3786,((7U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__2__KET____DOT__fifo_d.tl_d_o[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+3787,((7U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__2__KET____DOT__fifo_d.tl_d_o[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+3788,((3U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__2__KET____DOT__fifo_d.tl_d_o[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+3789,((0xffU & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__2__KET____DOT__fifo_d.tl_d_o[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+3790,(((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__2__KET____DOT__fifo_d.tl_d_o[2U] 
                                       << 0x1bU) | 
                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__2__KET____DOT__fifo_d.tl_d_o[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+3791,((0xfU & ((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__2__KET____DOT__fifo_d.tl_d_o[2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__2__KET____DOT__fifo_d.tl_d_o[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+3792,(((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__2__KET____DOT__fifo_d.tl_d_o[1U] 
                                       << 0x1fU) | 
                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__2__KET____DOT__fifo_d.tl_d_o[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+3793,((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__2__KET____DOT__fifo_d.tl_d_o[0U])));
        tracep->fullBit(oldp+3794,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                          [2U][2U] 
                                          >> 0x15U))));
        __Vtemp3103[0U] = (0xfffffffeU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                           [2U][0U]);
        __Vtemp3103[1U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                            [2U][1U]) | (0xfffffffeU 
                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [2U][1U]));
        __Vtemp3103[2U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                            [2U][2U]) | (0x1ffffeU 
                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [2U][2U]));
        tracep->fullWData(oldp+3795,(__Vtemp3103),85);
        tracep->fullBit(oldp+3798,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                    [2U][0U])));
        tracep->fullBit(oldp+3799,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                          [3U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+3800,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [3U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+3801,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [3U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+3802,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [3U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+3803,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                               [3U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+3804,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                       [3U][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [3U][1U] >> 5U))),32);
        tracep->fullCData(oldp+3805,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                               [3U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                                 [3U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+3806,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                       [3U][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [3U][0U] >> 1U))),32);
        tracep->fullBit(oldp+3807,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                    [3U][0U])));
        tracep->fullBit(oldp+3808,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__3__KET____DOT__fifo_d.tl_d_o[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+3809,((7U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__3__KET____DOT__fifo_d.tl_d_o[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+3810,((7U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__3__KET____DOT__fifo_d.tl_d_o[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+3811,((3U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__3__KET____DOT__fifo_d.tl_d_o[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+3812,((0xffU & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__3__KET____DOT__fifo_d.tl_d_o[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+3813,(((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__3__KET____DOT__fifo_d.tl_d_o[2U] 
                                       << 0x1bU) | 
                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__3__KET____DOT__fifo_d.tl_d_o[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+3814,((0xfU & ((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__3__KET____DOT__fifo_d.tl_d_o[2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__3__KET____DOT__fifo_d.tl_d_o[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+3815,(((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__3__KET____DOT__fifo_d.tl_d_o[1U] 
                                       << 0x1fU) | 
                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__3__KET____DOT__fifo_d.tl_d_o[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+3816,((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__3__KET____DOT__fifo_d.tl_d_o[0U])));
        tracep->fullBit(oldp+3817,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                          [3U][2U] 
                                          >> 0x15U))));
        __Vtemp3119[0U] = (0xfffffffeU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                           [3U][0U]);
        __Vtemp3119[1U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                            [3U][1U]) | (0xfffffffeU 
                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [3U][1U]));
        __Vtemp3119[2U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                            [3U][2U]) | (0x1ffffeU 
                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [3U][2U]));
        tracep->fullWData(oldp+3818,(__Vtemp3119),85);
        tracep->fullBit(oldp+3821,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                    [3U][0U])));
        tracep->fullBit(oldp+3822,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                          [4U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+3823,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [4U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+3824,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [4U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+3825,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [4U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+3826,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                               [4U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+3827,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                       [4U][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [4U][1U] >> 5U))),32);
        tracep->fullCData(oldp+3828,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                               [4U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                                 [4U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+3829,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                       [4U][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [4U][0U] >> 1U))),32);
        tracep->fullBit(oldp+3830,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                    [4U][0U])));
        tracep->fullBit(oldp+3831,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__4__KET____DOT__fifo_d.tl_d_o[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+3832,((7U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__4__KET____DOT__fifo_d.tl_d_o[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+3833,((7U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__4__KET____DOT__fifo_d.tl_d_o[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+3834,((3U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__4__KET____DOT__fifo_d.tl_d_o[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+3835,((0xffU & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__4__KET____DOT__fifo_d.tl_d_o[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+3836,(((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__4__KET____DOT__fifo_d.tl_d_o[2U] 
                                       << 0x1bU) | 
                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__4__KET____DOT__fifo_d.tl_d_o[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+3837,((0xfU & ((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__4__KET____DOT__fifo_d.tl_d_o[2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__4__KET____DOT__fifo_d.tl_d_o[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+3838,(((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__4__KET____DOT__fifo_d.tl_d_o[1U] 
                                       << 0x1fU) | 
                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__4__KET____DOT__fifo_d.tl_d_o[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+3839,((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__4__KET____DOT__fifo_d.tl_d_o[0U])));
        tracep->fullBit(oldp+3840,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                          [4U][2U] 
                                          >> 0x15U))));
        __Vtemp3135[0U] = (0xfffffffeU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                           [4U][0U]);
        __Vtemp3135[1U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                            [4U][1U]) | (0xfffffffeU 
                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [4U][1U]));
        __Vtemp3135[2U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                            [4U][2U]) | (0x1ffffeU 
                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [4U][2U]));
        tracep->fullWData(oldp+3841,(__Vtemp3135),85);
        tracep->fullBit(oldp+3844,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                    [4U][0U])));
        tracep->fullBit(oldp+3845,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                          [5U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+3846,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [5U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+3847,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [5U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+3848,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [5U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+3849,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                               [5U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+3850,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                       [5U][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [5U][1U] >> 5U))),32);
        tracep->fullCData(oldp+3851,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                               [5U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                                 [5U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+3852,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                       [5U][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [5U][0U] >> 1U))),32);
        tracep->fullBit(oldp+3853,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                    [5U][0U])));
        tracep->fullBit(oldp+3854,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__5__KET____DOT__fifo_d.tl_d_o[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+3855,((7U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__5__KET____DOT__fifo_d.tl_d_o[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+3856,((7U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__5__KET____DOT__fifo_d.tl_d_o[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+3857,((3U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__5__KET____DOT__fifo_d.tl_d_o[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+3858,((0xffU & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__5__KET____DOT__fifo_d.tl_d_o[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+3859,(((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__5__KET____DOT__fifo_d.tl_d_o[2U] 
                                       << 0x1bU) | 
                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__5__KET____DOT__fifo_d.tl_d_o[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+3860,((0xfU & ((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__5__KET____DOT__fifo_d.tl_d_o[2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__5__KET____DOT__fifo_d.tl_d_o[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+3861,(((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__5__KET____DOT__fifo_d.tl_d_o[1U] 
                                       << 0x1fU) | 
                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__5__KET____DOT__fifo_d.tl_d_o[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+3862,((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__5__KET____DOT__fifo_d.tl_d_o[0U])));
        tracep->fullBit(oldp+3863,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                          [5U][2U] 
                                          >> 0x15U))));
        __Vtemp3151[0U] = (0xfffffffeU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                           [5U][0U]);
        __Vtemp3151[1U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                            [5U][1U]) | (0xfffffffeU 
                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [5U][1U]));
        __Vtemp3151[2U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                            [5U][2U]) | (0x1ffffeU 
                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [5U][2U]));
        tracep->fullWData(oldp+3864,(__Vtemp3151),85);
        tracep->fullBit(oldp+3867,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                    [5U][0U])));
        tracep->fullBit(oldp+3868,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                          [6U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+3869,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [6U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+3870,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [6U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+3871,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [6U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+3872,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                               [6U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+3873,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                       [6U][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [6U][1U] >> 5U))),32);
        tracep->fullCData(oldp+3874,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                               [6U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                                 [6U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+3875,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                       [6U][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [6U][0U] >> 1U))),32);
        tracep->fullBit(oldp+3876,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                    [6U][0U])));
        tracep->fullBit(oldp+3877,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__6__KET____DOT__fifo_d.tl_d_o[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+3878,((7U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__6__KET____DOT__fifo_d.tl_d_o[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+3879,((7U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__6__KET____DOT__fifo_d.tl_d_o[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+3880,((3U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__6__KET____DOT__fifo_d.tl_d_o[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+3881,((0xffU & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__6__KET____DOT__fifo_d.tl_d_o[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+3882,(((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__6__KET____DOT__fifo_d.tl_d_o[2U] 
                                       << 0x1bU) | 
                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__6__KET____DOT__fifo_d.tl_d_o[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+3883,((0xfU & ((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__6__KET____DOT__fifo_d.tl_d_o[2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__6__KET____DOT__fifo_d.tl_d_o[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+3884,(((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__6__KET____DOT__fifo_d.tl_d_o[1U] 
                                       << 0x1fU) | 
                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__6__KET____DOT__fifo_d.tl_d_o[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+3885,((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__6__KET____DOT__fifo_d.tl_d_o[0U])));
        tracep->fullBit(oldp+3886,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                          [6U][2U] 
                                          >> 0x15U))));
        __Vtemp3167[0U] = (0xfffffffeU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                           [6U][0U]);
        __Vtemp3167[1U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                            [6U][1U]) | (0xfffffffeU 
                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [6U][1U]));
        __Vtemp3167[2U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                            [6U][2U]) | (0x1ffffeU 
                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [6U][2U]));
        tracep->fullWData(oldp+3887,(__Vtemp3167),85);
        tracep->fullBit(oldp+3890,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                    [6U][0U])));
        tracep->fullBit(oldp+3891,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                          [7U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+3892,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [7U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+3893,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [7U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+3894,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [7U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+3895,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                               [7U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+3896,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                       [7U][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [7U][1U] >> 5U))),32);
        tracep->fullCData(oldp+3897,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                               [7U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                                 [7U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+3898,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                       [7U][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [7U][0U] >> 1U))),32);
        tracep->fullBit(oldp+3899,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                    [7U][0U])));
        tracep->fullBit(oldp+3900,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__7__KET____DOT__fifo_d.tl_d_o[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+3901,((7U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__7__KET____DOT__fifo_d.tl_d_o[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+3902,((7U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__7__KET____DOT__fifo_d.tl_d_o[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+3903,((3U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__7__KET____DOT__fifo_d.tl_d_o[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+3904,((0xffU & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__7__KET____DOT__fifo_d.tl_d_o[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+3905,(((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__7__KET____DOT__fifo_d.tl_d_o[2U] 
                                       << 0x1bU) | 
                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__7__KET____DOT__fifo_d.tl_d_o[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+3906,((0xfU & ((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__7__KET____DOT__fifo_d.tl_d_o[2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__7__KET____DOT__fifo_d.tl_d_o[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+3907,(((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__7__KET____DOT__fifo_d.tl_d_o[1U] 
                                       << 0x1fU) | 
                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__7__KET____DOT__fifo_d.tl_d_o[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+3908,((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__7__KET____DOT__fifo_d.tl_d_o[0U])));
        tracep->fullBit(oldp+3909,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                          [7U][2U] 
                                          >> 0x15U))));
        __Vtemp3183[0U] = (0xfffffffeU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                           [7U][0U]);
        __Vtemp3183[1U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                            [7U][1U]) | (0xfffffffeU 
                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [7U][1U]));
        __Vtemp3183[2U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                            [7U][2U]) | (0x1ffffeU 
                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [7U][2U]));
        tracep->fullWData(oldp+3910,(__Vtemp3183),85);
        tracep->fullBit(oldp+3913,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                    [7U][0U])));
        tracep->fullBit(oldp+3914,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                          [8U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+3915,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [8U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+3916,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [8U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+3917,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [8U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+3918,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                               [8U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+3919,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                       [8U][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [8U][1U] >> 5U))),32);
        tracep->fullCData(oldp+3920,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                               [8U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                                 [8U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+3921,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                       [8U][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [8U][0U] >> 1U))),32);
        tracep->fullBit(oldp+3922,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                    [8U][0U])));
        tracep->fullBit(oldp+3923,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__8__KET____DOT__fifo_d.tl_d_o[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+3924,((7U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__8__KET____DOT__fifo_d.tl_d_o[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+3925,((7U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__8__KET____DOT__fifo_d.tl_d_o[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+3926,((3U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__8__KET____DOT__fifo_d.tl_d_o[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+3927,((0xffU & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__8__KET____DOT__fifo_d.tl_d_o[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+3928,(((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__8__KET____DOT__fifo_d.tl_d_o[2U] 
                                       << 0x1bU) | 
                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__8__KET____DOT__fifo_d.tl_d_o[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+3929,((0xfU & ((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__8__KET____DOT__fifo_d.tl_d_o[2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__8__KET____DOT__fifo_d.tl_d_o[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+3930,(((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__8__KET____DOT__fifo_d.tl_d_o[1U] 
                                       << 0x1fU) | 
                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__8__KET____DOT__fifo_d.tl_d_o[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+3931,((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__8__KET____DOT__fifo_d.tl_d_o[0U])));
        tracep->fullBit(oldp+3932,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                          [8U][2U] 
                                          >> 0x15U))));
        __Vtemp3199[0U] = (0xfffffffeU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                           [8U][0U]);
        __Vtemp3199[1U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                            [8U][1U]) | (0xfffffffeU 
                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [8U][1U]));
        __Vtemp3199[2U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                            [8U][2U]) | (0x1ffffeU 
                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [8U][2U]));
        tracep->fullWData(oldp+3933,(__Vtemp3199),85);
        tracep->fullBit(oldp+3936,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                    [8U][0U])));
        tracep->fullBit(oldp+3937,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                          [9U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+3938,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [9U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+3939,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [9U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+3940,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [9U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+3941,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                               [9U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+3942,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                       [9U][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [9U][1U] >> 5U))),32);
        tracep->fullCData(oldp+3943,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                               [9U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                                 [9U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+3944,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                       [9U][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [9U][0U] >> 1U))),32);
        tracep->fullBit(oldp+3945,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                    [9U][0U])));
        tracep->fullBit(oldp+3946,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__9__KET____DOT__fifo_d.tl_d_o[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+3947,((7U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__9__KET____DOT__fifo_d.tl_d_o[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+3948,((7U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__9__KET____DOT__fifo_d.tl_d_o[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+3949,((3U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__9__KET____DOT__fifo_d.tl_d_o[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+3950,((0xffU & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__9__KET____DOT__fifo_d.tl_d_o[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+3951,(((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__9__KET____DOT__fifo_d.tl_d_o[2U] 
                                       << 0x1bU) | 
                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__9__KET____DOT__fifo_d.tl_d_o[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+3952,((0xfU & ((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__9__KET____DOT__fifo_d.tl_d_o[2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__9__KET____DOT__fifo_d.tl_d_o[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+3953,(((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__9__KET____DOT__fifo_d.tl_d_o[1U] 
                                       << 0x1fU) | 
                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__9__KET____DOT__fifo_d.tl_d_o[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+3954,((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__9__KET____DOT__fifo_d.tl_d_o[0U])));
        tracep->fullBit(oldp+3955,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                          [9U][2U] 
                                          >> 0x15U))));
        __Vtemp3215[0U] = (0xfffffffeU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                           [9U][0U]);
        __Vtemp3215[1U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                            [9U][1U]) | (0xfffffffeU 
                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [9U][1U]));
        __Vtemp3215[2U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                            [9U][2U]) | (0x1ffffeU 
                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [9U][2U]));
        tracep->fullWData(oldp+3956,(__Vtemp3215),85);
        tracep->fullBit(oldp+3959,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                    [9U][0U])));
        tracep->fullBit(oldp+3960,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT____Vcellout__err_resp__tl_h_o 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3961,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT____Vcellout__err_resp__tl_h_o 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3962,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT____Vcellout__err_resp__tl_h_o 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3963,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT____Vcellout__err_resp__tl_h_o 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3964,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT____Vcellout__err_resp__tl_h_o 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3965,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT____Vcellout__err_resp__tl_h_o 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3966,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT____Vcellout__err_resp__tl_h_o 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3967,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT____Vcellout__err_resp__tl_h_o 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3968,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT____Vcellout__err_resp__tl_h_o))));
        tracep->fullCData(oldp+3969,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__device_sel_2),4);
        tracep->fullBit(oldp+3970,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                          [0U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+3971,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                            [0U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+3972,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                            [0U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+3973,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                            [0U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+3974,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                               [0U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+3975,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                       [0U][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                         [0U][1U] >> 5U))),32);
        tracep->fullCData(oldp+3976,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                               [0U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                                 [0U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+3977,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                       [0U][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                         [0U][0U] >> 1U))),32);
        tracep->fullBit(oldp+3978,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                    [0U][0U])));
        tracep->fullBit(oldp+3979,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                          [1U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+3980,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                            [1U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+3981,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                            [1U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+3982,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                            [1U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+3983,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                               [1U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+3984,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                       [1U][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                         [1U][1U] >> 5U))),32);
        tracep->fullCData(oldp+3985,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                               [1U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                                 [1U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+3986,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                       [1U][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                         [1U][0U] >> 1U))),32);
        tracep->fullBit(oldp+3987,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                    [1U][0U])));
        tracep->fullBit(oldp+3988,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                          [2U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+3989,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                            [2U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+3990,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                            [2U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+3991,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                            [2U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+3992,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                               [2U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+3993,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                       [2U][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                         [2U][1U] >> 5U))),32);
        tracep->fullCData(oldp+3994,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                               [2U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                                 [2U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+3995,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                       [2U][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                         [2U][0U] >> 1U))),32);
        tracep->fullBit(oldp+3996,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                    [2U][0U])));
        tracep->fullBit(oldp+3997,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                          [3U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+3998,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                            [3U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+3999,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                            [3U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+4000,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                            [3U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+4001,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                               [3U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+4002,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                       [3U][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                         [3U][1U] >> 5U))),32);
        tracep->fullCData(oldp+4003,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                               [3U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                                 [3U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+4004,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                       [3U][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                         [3U][0U] >> 1U))),32);
        tracep->fullBit(oldp+4005,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                    [3U][0U])));
        tracep->fullBit(oldp+4006,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                          [4U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+4007,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                            [4U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+4008,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                            [4U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+4009,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                            [4U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+4010,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                               [4U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+4011,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                       [4U][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                         [4U][1U] >> 5U))),32);
        tracep->fullCData(oldp+4012,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                               [4U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                                 [4U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+4013,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                       [4U][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                         [4U][0U] >> 1U))),32);
        tracep->fullBit(oldp+4014,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                    [4U][0U])));
        tracep->fullBit(oldp+4015,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                          [5U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+4016,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                            [5U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+4017,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                            [5U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+4018,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                            [5U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+4019,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                               [5U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+4020,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                       [5U][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                         [5U][1U] >> 5U))),32);
        tracep->fullCData(oldp+4021,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                               [5U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                                 [5U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+4022,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                       [5U][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                         [5U][0U] >> 1U))),32);
        tracep->fullBit(oldp+4023,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                    [5U][0U])));
        tracep->fullBit(oldp+4024,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                          [6U][2U] 
                                          >> 0x15U))));
    }
}
