Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Feb 13 23:16:27 2020
| Host         : DESKTOP-0942VSL running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file LDPC_decoder_6_4_control_sets_placed.rpt
| Design       : LDPC_decoder_6_4
| Device       : xc7k70t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    34 |
|    Minimum number of control sets                        |    34 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    56 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    34 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |    10 |
| >= 6 to < 8        |     6 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    18 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             242 |           56 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             254 |           75 |
| Yes          | No                    | No                     |             432 |          114 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------+---------------------------------+------------------+----------------+
|  Clock Signal  |          Enable Signal          |         Set/Reset Signal        | Slice Load Count | Bel Load Count |
+----------------+---------------------------------+---------------------------------+------------------+----------------+
|  clk_IBUF_BUFG |                                 | VN3_PN1/DRE/LFSR_seed_3[5]      |                2 |              5 |
|  clk_IBUF_BUFG |                                 | VN3_PN1/DRE/LFSR_seed_3[3]      |                3 |              5 |
|  clk_IBUF_BUFG |                                 | VN3_PN1/DRE/LFSR_seed_3[4]      |                2 |              5 |
|  clk_IBUF_BUFG |                                 | VN3_PN1/DRE/LFSR_seed_3[10]     |                2 |              5 |
|  clk_IBUF_BUFG |                                 | VN3_PN1/DRE/LFSR_seed_3[2]      |                4 |              5 |
|  clk_IBUF_BUFG |                                 | VN3_PN1/DRE/LFSR_seed_3[7]      |                2 |              5 |
|  clk_IBUF_BUFG |                                 | VN3_PN1/DRE/LFSR_seed_3[8]      |                2 |              5 |
|  clk_IBUF_BUFG |                                 | VN3_PN1/DRE/LFSR_seed_3[9]      |                2 |              5 |
|  clk_IBUF_BUFG |                                 | VN3_PN1/DRE/LFSR_seed_3[6]      |                2 |              5 |
|  clk_IBUF_BUFG |                                 | VN3_PN1/DRE/LFSR_seed_3[1]      |                2 |              5 |
|  clk_IBUF_BUFG | SSC2/clk_counter[31]_i_1__0_n_0 |                                 |                2 |              7 |
|  clk_IBUF_BUFG | SSC3/clk_counter[31]_i_1__1_n_0 |                                 |                1 |              7 |
|  clk_IBUF_BUFG | SSC4/clk_counter[31]_i_1__2_n_0 |                                 |                1 |              7 |
|  clk_IBUF_BUFG | SSC1/clk_counter[31]_i_1_n_0    |                                 |                1 |              7 |
|  clk_IBUF_BUFG | SSC5/clk_counter[31]_i_1__3_n_0 |                                 |                1 |              7 |
|  clk_IBUF_BUFG | SSC6/clk_counter[31]_i_1__4_n_0 |                                 |                2 |              7 |
|  clk_IBUF_BUFG |                                 | clear                           |                4 |             18 |
|  clk_IBUF_BUFG |                                 | SSC2/clk_counter[31]_i_1__0_n_0 |                8 |             31 |
|  clk_IBUF_BUFG |                                 | SSC3/clk_counter[31]_i_1__1_n_0 |                8 |             31 |
|  clk_IBUF_BUFG |                                 | SSC4/clk_counter[31]_i_1__2_n_0 |                8 |             31 |
|  clk_IBUF_BUFG |                                 | SSC1/clk_counter[31]_i_1_n_0    |                8 |             31 |
|  clk_IBUF_BUFG |                                 | SSC5/clk_counter[31]_i_1__3_n_0 |                8 |             31 |
|  clk_IBUF_BUFG |                                 | SSC6/clk_counter[31]_i_1__4_n_0 |                8 |             31 |
|  clk_IBUF_BUFG | VN2_PN4/update                  |                                 |                9 |             32 |
|  clk_IBUF_BUFG | PN1/update_3                    |                                 |               11 |             32 |
|  clk_IBUF_BUFG | VN6_PN3/update                  |                                 |                7 |             32 |
|  clk_IBUF_BUFG | VN6_PN4/update                  |                                 |                9 |             32 |
|  clk_IBUF_BUFG | VN2_PN3/update                  |                                 |                6 |             32 |
|  clk_IBUF_BUFG | PN1/update                      |                                 |               12 |             32 |
|  clk_IBUF_BUFG | PN1/update_6                    |                                 |                9 |             32 |
|  clk_IBUF_BUFG | VN4_PN3/update                  |                                 |                7 |             32 |
|  clk_IBUF_BUFG | VN4_PN4/update                  |                                 |                9 |             32 |
|  clk_IBUF_BUFG | SSC4/RandomGenerator/E[0]       |                                 |               27 |            102 |
|  clk_IBUF_BUFG |                                 |                                 |               56 |            242 |
+----------------+---------------------------------+---------------------------------+------------------+----------------+


