<dec f='llvm/llvm/include/llvm/CodeGen/MachineInstrBundle.h' l='190' type='bool'/>
<offset>40</offset>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineInstrBundle.h' l='186'>/// Either:
    /// - Reg is FullyDefined and all defs of reg or an overlapping
    ///   register are dead, or
    /// - Reg is completely dead because &quot;defined&quot; by a clobber.</doc>
<use f='llvm/llvm/lib/CodeGen/MachineBasicBlock.cpp' l='1437' u='r' c='_ZNK4llvm17MachineBasicBlock23computeRegisterLivenessEPKNS_18TargetRegisterInfoEjNS_26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEEj'/>
<use f='llvm/llvm/lib/CodeGen/MachineInstrBundle.cpp' l='358' u='w' c='_ZN4llvm26MachineOperandIteratorBase14analyzePhysRegEjPKNS_18TargetRegisterInfoE'/>
