{"vcs1":{"timestamp_begin":1681676655.956084808, "rt":0.58, "ut":0.20, "st":0.14}}
{"vcselab":{"timestamp_begin":1681676656.575336297, "rt":1.09, "ut":0.20, "st":0.12}}
{"link":{"timestamp_begin":1681676657.686406597, "rt":0.61, "ut":0.07, "st":0.34}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681676655.659312274}
{"VCS_COMP_START_TIME": 1681676655.659312274}
{"VCS_COMP_END_TIME": 1681676658.943546505}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338288}}
{"stitch_vcselab": {"peak_mem": 222604}}
