{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1636856183734 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636856183735 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 13 20:16:23 2021 " "Processing started: Sat Nov 13 20:16:23 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1636856183735 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1636856183735 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Proyecto -c Proyecto --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Proyecto -c Proyecto --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1636856183735 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1636856184227 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1636856184227 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Extend.sv(13) " "Verilog HDL warning at Extend.sv(13): extended using \"x\" or \"z\"" {  } { { "Extend.sv" "" { Text "C:/Users/samas/Documents/GitHub/Proyecto-Taller-Diseno-Digital/Proyecto/Extend.sv" 13 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1636856190735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Extend " "Found entity 1: Extend" {  } { { "Extend.sv" "" { Text "C:/Users/samas/Documents/GitHub/Proyecto-Taller-Diseno-Digital/Proyecto/Extend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636856190737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1636856190737 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "OUT out Demux_1_to_16.sv(4) " "Verilog HDL Declaration information at Demux_1_to_16.sv(4): object \"OUT\" differs only in case from object \"out\" in the same scope" {  } { { "Demux_1_to_16.sv" "" { Text "C:/Users/samas/Documents/GitHub/Proyecto-Taller-Diseno-Digital/Proyecto/Demux_1_to_16.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1636856190741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux_1_to_16.sv 1 1 " "Found 1 design units, including 1 entities, in source file demux_1_to_16.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Demux_1_to_16 " "Found entity 1: Demux_1_to_16" {  } { { "Demux_1_to_16.sv" "" { Text "C:/Users/samas/Documents/GitHub/Proyecto-Taller-Diseno-Digital/Proyecto/Demux_1_to_16.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636856190742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1636856190742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.sv 1 1 " "Found 1 design units, including 1 entities, in source file register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Register.sv" "" { Text "C:/Users/samas/Documents/GitHub/Proyecto-Taller-Diseno-Digital/Proyecto/Register.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636856190747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1636856190747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_to_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_2_to_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_2_to_1 " "Found entity 1: Mux_2_to_1" {  } { { "Mux_2_to_1.sv" "" { Text "C:/Users/samas/Documents/GitHub/Proyecto-Taller-Diseno-Digital/Proyecto/Mux_2_to_1.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636856190753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1636856190753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_16_to_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_16_to_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_16_to_1 " "Found entity 1: Mux_16_to_1" {  } { { "Mux_16_to_1.sv" "" { Text "C:/Users/samas/Documents/GitHub/Proyecto-Taller-Diseno-Digital/Proyecto/Mux_16_to_1.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636856190758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1636856190758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.sv" "" { Text "C:/Users/samas/Documents/GitHub/Proyecto-Taller-Diseno-Digital/Proyecto/PC.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636856190764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1636856190764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "plus4.sv 1 1 " "Found 1 design units, including 1 entities, in source file plus4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Plus4 " "Found entity 1: Plus4" {  } { { "Plus4.sv" "" { Text "C:/Users/samas/Documents/GitHub/Proyecto-Taller-Diseno-Digital/Proyecto/Plus4.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636856190769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1636856190769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "DataMemory.sv" "" { Text "C:/Users/samas/Documents/GitHub/Proyecto-Taller-Diseno-Digital/Proyecto/DataMemory.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636856190774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1636856190774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.sv" "" { Text "C:/Users/samas/Documents/GitHub/Proyecto-Taller-Diseno-Digital/Proyecto/RegisterFile.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636856190779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1636856190779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Users/samas/Documents/GitHub/Proyecto-Taller-Diseno-Digital/Proyecto/ALU.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636856190785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1636856190785 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MainDecoder.sv(34) " "Verilog HDL warning at MainDecoder.sv(34): extended using \"x\" or \"z\"" {  } { { "MainDecoder.sv" "" { Text "C:/Users/samas/Documents/GitHub/Proyecto-Taller-Diseno-Digital/Proyecto/MainDecoder.sv" 34 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1636856190789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maindecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file maindecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MainDecoder " "Found entity 1: MainDecoder" {  } { { "MainDecoder.sv" "" { Text "C:/Users/samas/Documents/GitHub/Proyecto-Taller-Diseno-Digital/Proyecto/MainDecoder.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636856190790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1636856190790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC_Logic " "Found entity 1: PC_Logic" {  } { { "PC_Logic.sv" "" { Text "C:/Users/samas/Documents/GitHub/Proyecto-Taller-Diseno-Digital/Proyecto/PC_Logic.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636856190795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1636856190795 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALUDecoder.sv(16) " "Verilog HDL warning at ALUDecoder.sv(16): extended using \"x\" or \"z\"" {  } { { "ALUDecoder.sv" "" { Text "C:/Users/samas/Documents/GitHub/Proyecto-Taller-Diseno-Digital/Proyecto/ALUDecoder.sv" 16 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1636856190800 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALUDecoder.sv(18) " "Verilog HDL warning at ALUDecoder.sv(18): extended using \"x\" or \"z\"" {  } { { "ALUDecoder.sv" "" { Text "C:/Users/samas/Documents/GitHub/Proyecto-Taller-Diseno-Digital/Proyecto/ALUDecoder.sv" 18 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1636856190800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aludecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file aludecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALUDecoder " "Found entity 1: ALUDecoder" {  } { { "ALUDecoder.sv" "" { Text "C:/Users/samas/Documents/GitHub/Proyecto-Taller-Diseno-Digital/Proyecto/ALUDecoder.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636856190801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1636856190801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conditionallogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file conditionallogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ConditionalLogic " "Found entity 1: ConditionalLogic" {  } { { "ConditionalLogic.sv" "" { Text "C:/Users/samas/Documents/GitHub/Proyecto-Taller-Diseno-Digital/Proyecto/ConditionalLogic.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636856190806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1636856190806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "Decoder.sv" "" { Text "C:/Users/samas/Documents/GitHub/Proyecto-Taller-Diseno-Digital/Proyecto/Decoder.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636856190811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1636856190811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.sv" "" { Text "C:/Users/samas/Documents/GitHub/Proyecto-Taller-Diseno-Digital/Proyecto/ControlUnit.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636856190816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1636856190816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file controlunit_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit_tb " "Found entity 1: ControlUnit_tb" {  } { { "ControlUnit_tb.sv" "" { Text "C:/Users/samas/Documents/GitHub/Proyecto-Taller-Diseno-Digital/Proyecto/ControlUnit_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636856190821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1636856190821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontroldeco.sv 1 1 " "Found 1 design units, including 1 entities, in source file alucontroldeco.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALUControlDeco " "Found entity 1: ALUControlDeco" {  } { { "ALUControlDeco.sv" "" { Text "C:/Users/samas/Documents/GitHub/Proyecto-Taller-Diseno-Digital/Proyecto/ALUControlDeco.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636856190827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1636856190827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Alu_tb " "Found entity 1: Alu_tb" {  } { { "Alu_tb.sv" "" { Text "C:/Users/samas/Documents/GitHub/Proyecto-Taller-Diseno-Digital/Proyecto/Alu_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636856190832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1636856190832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DataPath " "Found entity 1: DataPath" {  } { { "DataPath.sv" "" { Text "C:/Users/samas/Documents/GitHub/Proyecto-Taller-Diseno-Digital/Proyecto/DataPath.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636856190837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1636856190837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemory " "Found entity 1: InstructionMemory" {  } { { "InstructionMemory.v" "" { Text "C:/Users/samas/Documents/GitHub/Proyecto-Taller-Diseno-Digital/Proyecto/InstructionMemory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636856190843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1636856190843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemoryram.v 1 1 " "Found 1 design units, including 1 entities, in source file datamemoryram.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemoryRam " "Found entity 1: DataMemoryRam" {  } { { "DataMemoryRam.v" "" { Text "C:/Users/samas/Documents/GitHub/Proyecto-Taller-Diseno-Digital/Proyecto/DataMemoryRam.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636856190849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1636856190849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.sv" "" { Text "C:/Users/samas/Documents/GitHub/Proyecto-Taller-Diseno-Digital/Proyecto/CPU.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636856190855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1636856190855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Processor " "Found entity 1: Processor" {  } { { "Processor.sv" "" { Text "C:/Users/samas/Documents/GitHub/Proyecto-Taller-Diseno-Digital/Proyecto/Processor.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636856190860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1636856190860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "writemem.sv 1 1 " "Found 1 design units, including 1 entities, in source file writemem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 writeMem " "Found entity 1: writeMem" {  } { { "writeMem.sv" "" { Text "C:/Users/samas/Documents/GitHub/Proyecto-Taller-Diseno-Digital/Proyecto/writeMem.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636856190865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1636856190865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chipset.sv 1 1 " "Found 1 design units, including 1 entities, in source file chipset.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Chipset " "Found entity 1: Chipset" {  } { { "Chipset.sv" "" { Text "C:/Users/samas/Documents/GitHub/Proyecto-Taller-Diseno-Digital/Proyecto/Chipset.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636856190871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1636856190871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_tb " "Found entity 1: processor_tb" {  } { { "processor_tb.sv" "" { Text "C:/Users/samas/Documents/GitHub/Proyecto-Taller-Diseno-Digital/Proyecto/processor_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636856190875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1636856190875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "romtb.sv 1 1 " "Found 1 design units, including 1 entities, in source file romtb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 romtb " "Found entity 1: romtb" {  } { { "romtb.sv" "" { Text "C:/Users/samas/Documents/GitHub/Proyecto-Taller-Diseno-Digital/Proyecto/romtb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636856190880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1636856190880 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o1 ALU.sv(27) " "Verilog HDL Implicit Net warning at ALU.sv(27): created implicit net for \"o1\"" {  } { { "ALU.sv" "" { Text "C:/Users/samas/Documents/GitHub/Proyecto-Taller-Diseno-Digital/Proyecto/ALU.sv" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1636856190880 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o2 ALU.sv(28) " "Verilog HDL Implicit Net warning at ALU.sv(28): created implicit net for \"o2\"" {  } { { "ALU.sv" "" { Text "C:/Users/samas/Documents/GitHub/Proyecto-Taller-Diseno-Digital/Proyecto/ALU.sv" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1636856190880 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o3 ALU.sv(29) " "Verilog HDL Implicit Net warning at ALU.sv(29): created implicit net for \"o3\"" {  } { { "ALU.sv" "" { Text "C:/Users/samas/Documents/GitHub/Proyecto-Taller-Diseno-Digital/Proyecto/ALU.sv" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1636856190880 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor_tb " "Elaborating entity \"processor_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1636856190961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Processor Processor:procesor " "Elaborating entity \"Processor\" for hierarchy \"Processor:procesor\"" {  } { { "processor_tb.sv" "procesor" { Text "C:/Users/samas/Documents/GitHub/Proyecto-Taller-Diseno-Digital/Proyecto/processor_tb.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1636856190971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionMemory Processor:procesor\|InstructionMemory:Rom " "Elaborating entity \"InstructionMemory\" for hierarchy \"Processor:procesor\|InstructionMemory:Rom\"" {  } { { "Processor.sv" "Rom" { Text "C:/Users/samas/Documents/GitHub/Proyecto-Taller-Diseno-Digital/Proyecto/Processor.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1636856190978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Processor:procesor\|InstructionMemory:Rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Processor:procesor\|InstructionMemory:Rom\|altsyncram:altsyncram_component\"" {  } { { "InstructionMemory.v" "altsyncram_component" { Text "C:/Users/samas/Documents/GitHub/Proyecto-Taller-Diseno-Digital/Proyecto/InstructionMemory.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1636856191035 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Processor:procesor\|InstructionMemory:Rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Processor:procesor\|InstructionMemory:Rom\|altsyncram:altsyncram_component\"" {  } { { "InstructionMemory.v" "" { Text "C:/Users/samas/Documents/GitHub/Proyecto-Taller-Diseno-Digital/Proyecto/InstructionMemory.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1636856191037 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Processor:procesor\|InstructionMemory:Rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"Processor:procesor\|InstructionMemory:Rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636856191037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636856191037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636856191037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Instructions.mif " "Parameter \"init_file\" = \"Instructions.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636856191037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636856191037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636856191037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636856191037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636856191037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636856191037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636856191037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636856191037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636856191037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636856191037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636856191037 ""}  } { { "InstructionMemory.v" "" { Text "C:/Users/samas/Documents/GitHub/Proyecto-Taller-Diseno-Digital/Proyecto/InstructionMemory.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1636856191037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dag1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dag1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dag1 " "Found entity 1: altsyncram_dag1" {  } { { "db/altsyncram_dag1.tdf" "" { Text "C:/Users/samas/Documents/GitHub/Proyecto-Taller-Diseno-Digital/Proyecto/db/altsyncram_dag1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636856191111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1636856191111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dag1 Processor:procesor\|InstructionMemory:Rom\|altsyncram:altsyncram_component\|altsyncram_dag1:auto_generated " "Elaborating entity \"altsyncram_dag1\" for hierarchy \"Processor:procesor\|InstructionMemory:Rom\|altsyncram:altsyncram_component\|altsyncram_dag1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1636856191112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_61a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_61a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_61a " "Found entity 1: decode_61a" {  } { { "db/decode_61a.tdf" "" { Text "C:/Users/samas/Documents/GitHub/Proyecto-Taller-Diseno-Digital/Proyecto/db/decode_61a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636856191163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1636856191163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_61a Processor:procesor\|InstructionMemory:Rom\|altsyncram:altsyncram_component\|altsyncram_dag1:auto_generated\|decode_61a:rden_decode " "Elaborating entity \"decode_61a\" for hierarchy \"Processor:procesor\|InstructionMemory:Rom\|altsyncram:altsyncram_component\|altsyncram_dag1:auto_generated\|decode_61a:rden_decode\"" {  } { { "db/altsyncram_dag1.tdf" "rden_decode" { Text "C:/Users/samas/Documents/GitHub/Proyecto-Taller-Diseno-Digital/Proyecto/db/altsyncram_dag1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1636856191163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ahb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ahb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ahb " "Found entity 1: mux_ahb" {  } { { "db/mux_ahb.tdf" "" { Text "C:/Users/samas/Documents/GitHub/Proyecto-Taller-Diseno-Digital/Proyecto/db/mux_ahb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636856191212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1636856191212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ahb Processor:procesor\|InstructionMemory:Rom\|altsyncram:altsyncram_component\|altsyncram_dag1:auto_generated\|mux_ahb:mux2 " "Elaborating entity \"mux_ahb\" for hierarchy \"Processor:procesor\|InstructionMemory:Rom\|altsyncram:altsyncram_component\|altsyncram_dag1:auto_generated\|mux_ahb:mux2\"" {  } { { "db/altsyncram_dag1.tdf" "mux2" { Text "C:/Users/samas/Documents/GitHub/Proyecto-Taller-Diseno-Digital/Proyecto/db/altsyncram_dag1.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1636856191212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemoryRam Processor:procesor\|DataMemoryRam:Ram " "Elaborating entity \"DataMemoryRam\" for hierarchy \"Processor:procesor\|DataMemoryRam:Ram\"" {  } { { "Processor.sv" "Ram" { Text "C:/Users/samas/Documents/GitHub/Proyecto-Taller-Diseno-Digital/Proyecto/Processor.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1636856191224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Processor:procesor\|DataMemoryRam:Ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Processor:procesor\|DataMemoryRam:Ram\|altsyncram:altsyncram_component\"" {  } { { "DataMemoryRam.v" "altsyncram_component" { Text "C:/Users/samas/Documents/GitHub/Proyecto-Taller-Diseno-Digital/Proyecto/DataMemoryRam.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1636856191235 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Processor:procesor\|DataMemoryRam:Ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Processor:procesor\|DataMemoryRam:Ram\|altsyncram:altsyncram_component\"" {  } { { "DataMemoryRam.v" "" { Text "C:/Users/samas/Documents/GitHub/Proyecto-Taller-Diseno-Digital/Proyecto/DataMemoryRam.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1636856191237 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Processor:procesor\|DataMemoryRam:Ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"Processor:procesor\|DataMemoryRam:Ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636856191237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636856191237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636856191237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636856191237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636856191237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636856191237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636856191237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636856191237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636856191237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636856191237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636856191237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636856191237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636856191237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636856191237 ""}  } { { "DataMemoryRam.v" "" { Text "C:/Users/samas/Documents/GitHub/Proyecto-Taller-Diseno-Digital/Proyecto/DataMemoryRam.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1636856191237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tpl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tpl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tpl1 " "Found entity 1: altsyncram_tpl1" {  } { { "db/altsyncram_tpl1.tdf" "" { Text "C:/Users/samas/Documents/GitHub/Proyecto-Taller-Diseno-Digital/Proyecto/db/altsyncram_tpl1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636856191289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1636856191289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tpl1 Processor:procesor\|DataMemoryRam:Ram\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated " "Elaborating entity \"altsyncram_tpl1\" for hierarchy \"Processor:procesor\|DataMemoryRam:Ram\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1636856191289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dla " "Found entity 1: decode_dla" {  } { { "db/decode_dla.tdf" "" { Text "C:/Users/samas/Documents/GitHub/Proyecto-Taller-Diseno-Digital/Proyecto/db/decode_dla.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636856191337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1636856191337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_dla Processor:procesor\|DataMemoryRam:Ram\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|decode_dla:decode3 " "Elaborating entity \"decode_dla\" for hierarchy \"Processor:procesor\|DataMemoryRam:Ram\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|decode_dla:decode3\"" {  } { { "db/altsyncram_tpl1.tdf" "decode3" { Text "C:/Users/samas/Documents/GitHub/Proyecto-Taller-Diseno-Digital/Proyecto/db/altsyncram_tpl1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1636856191337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tfb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tfb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tfb " "Found entity 1: mux_tfb" {  } { { "db/mux_tfb.tdf" "" { Text "C:/Users/samas/Documents/GitHub/Proyecto-Taller-Diseno-Digital/Proyecto/db/mux_tfb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636856191384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1636856191384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_tfb Processor:procesor\|DataMemoryRam:Ram\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|mux_tfb:mux2 " "Elaborating entity \"mux_tfb\" for hierarchy \"Processor:procesor\|DataMemoryRam:Ram\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|mux_tfb:mux2\"" {  } { { "db/altsyncram_tpl1.tdf" "mux2" { Text "C:/Users/samas/Documents/GitHub/Proyecto-Taller-Diseno-Digital/Proyecto/db/altsyncram_tpl1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1636856191384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU Processor:procesor\|CPU:cpu " "Elaborating entity \"CPU\" for hierarchy \"Processor:procesor\|CPU:cpu\"" {  } { { "Processor.sv" "cpu" { Text "C:/Users/samas/Documents/GitHub/Proyecto-Taller-Diseno-Digital/Proyecto/Processor.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1636856191389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit Processor:procesor\|CPU:cpu\|ControlUnit:CU " "Elaborating entity \"ControlUnit\" for hierarchy \"Processor:procesor\|CPU:cpu\|ControlUnit:CU\"" {  } { { "CPU.sv" "CU" { Text "C:/Users/samas/Documents/GitHub/Proyecto-Taller-Diseno-Digital/Proyecto/CPU.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1636856191391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder Processor:procesor\|CPU:cpu\|ControlUnit:CU\|Decoder:CUDecoder " "Elaborating entity \"Decoder\" for hierarchy \"Processor:procesor\|CPU:cpu\|ControlUnit:CU\|Decoder:CUDecoder\"" {  } { { "ControlUnit.sv" "CUDecoder" { Text "C:/Users/samas/Documents/GitHub/Proyecto-Taller-Diseno-Digital/Proyecto/ControlUnit.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1636856191394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MainDecoder Processor:procesor\|CPU:cpu\|ControlUnit:CU\|Decoder:CUDecoder\|MainDecoder:MainDeco " "Elaborating entity \"MainDecoder\" for hierarchy \"Processor:procesor\|CPU:cpu\|ControlUnit:CU\|Decoder:CUDecoder\|MainDecoder:MainDeco\"" {  } { { "Decoder.sv" "MainDeco" { Text "C:/Users/samas/Documents/GitHub/Proyecto-Taller-Diseno-Digital/Proyecto/Decoder.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1636856191396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUDecoder Processor:procesor\|CPU:cpu\|ControlUnit:CU\|Decoder:CUDecoder\|ALUDecoder:ALUDeco " "Elaborating entity \"ALUDecoder\" for hierarchy \"Processor:procesor\|CPU:cpu\|ControlUnit:CU\|Decoder:CUDecoder\|ALUDecoder:ALUDeco\"" {  } { { "Decoder.sv" "ALUDeco" { Text "C:/Users/samas/Documents/GitHub/Proyecto-Taller-Diseno-Digital/Proyecto/Decoder.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1636856191399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_Logic Processor:procesor\|CPU:cpu\|ControlUnit:CU\|Decoder:CUDecoder\|PC_Logic:PcLogic " "Elaborating entity \"PC_Logic\" for hierarchy \"Processor:procesor\|CPU:cpu\|ControlUnit:CU\|Decoder:CUDecoder\|PC_Logic:PcLogic\"" {  } { { "Decoder.sv" "PcLogic" { Text "C:/Users/samas/Documents/GitHub/Proyecto-Taller-Diseno-Digital/Proyecto/Decoder.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1636856191402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ConditionalLogic Processor:procesor\|CPU:cpu\|ControlUnit:CU\|ConditionalLogic:CLogic " "Elaborating entity \"ConditionalLogic\" for hierarchy \"Processor:procesor\|CPU:cpu\|ControlUnit:CU\|ConditionalLogic:CLogic\"" {  } { { "ControlUnit.sv" "CLogic" { Text "C:/Users/samas/Documents/GitHub/Proyecto-Taller-Diseno-Digital/Proyecto/ControlUnit.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1636856191405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Processor:procesor\|CPU:cpu\|ControlUnit:CU\|ConditionalLogic:CLogic\|Register:R1 " "Elaborating entity \"Register\" for hierarchy \"Processor:procesor\|CPU:cpu\|ControlUnit:CU\|ConditionalLogic:CLogic\|Register:R1\"" {  } { { "ConditionalLogic.sv" "R1" { Text "C:/Users/samas/Documents/GitHub/Proyecto-Taller-Diseno-Digital/Proyecto/ConditionalLogic.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1636856191407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataPath Processor:procesor\|CPU:cpu\|DataPath:DP " "Elaborating entity \"DataPath\" for hierarchy \"Processor:procesor\|CPU:cpu\|DataPath:DP\"" {  } { { "CPU.sv" "DP" { Text "C:/Users/samas/Documents/GitHub/Proyecto-Taller-Diseno-Digital/Proyecto/CPU.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1636856191410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2_to_1 Processor:procesor\|CPU:cpu\|DataPath:DP\|Mux_2_to_1:PCSrcMux " "Elaborating entity \"Mux_2_to_1\" for hierarchy \"Processor:procesor\|CPU:cpu\|DataPath:DP\|Mux_2_to_1:PCSrcMux\"" {  } { { "DataPath.sv" "PCSrcMux" { Text "C:/Users/samas/Documents/GitHub/Proyecto-Taller-Diseno-Digital/Proyecto/DataPath.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1636856191413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC Processor:procesor\|CPU:cpu\|DataPath:DP\|PC:PCReg " "Elaborating entity \"PC\" for hierarchy \"Processor:procesor\|CPU:cpu\|DataPath:DP\|PC:PCReg\"" {  } { { "DataPath.sv" "PCReg" { Text "C:/Users/samas/Documents/GitHub/Proyecto-Taller-Diseno-Digital/Proyecto/DataPath.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1636856191416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Plus4 Processor:procesor\|CPU:cpu\|DataPath:DP\|Plus4:PCAdder1 " "Elaborating entity \"Plus4\" for hierarchy \"Processor:procesor\|CPU:cpu\|DataPath:DP\|Plus4:PCAdder1\"" {  } { { "DataPath.sv" "PCAdder1" { Text "C:/Users/samas/Documents/GitHub/Proyecto-Taller-Diseno-Digital/Proyecto/DataPath.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1636856191418 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Plus4.sv(9) " "Verilog HDL assignment warning at Plus4.sv(9): truncated value with size 32 to match size of target (16)" {  } { { "Plus4.sv" "" { Text "C:/Users/samas/Documents/GitHub/Proyecto-Taller-Diseno-Digital/Proyecto/Plus4.sv" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1636856191420 "|DataPath|Plus4:PCAdder1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2_to_1 Processor:procesor\|CPU:cpu\|DataPath:DP\|Mux_2_to_1:ra1mux " "Elaborating entity \"Mux_2_to_1\" for hierarchy \"Processor:procesor\|CPU:cpu\|DataPath:DP\|Mux_2_to_1:ra1mux\"" {  } { { "DataPath.sv" "ra1mux" { Text "C:/Users/samas/Documents/GitHub/Proyecto-Taller-Diseno-Digital/Proyecto/DataPath.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1636856191421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile Processor:procesor\|CPU:cpu\|DataPath:DP\|RegisterFile:RegFile " "Elaborating entity \"RegisterFile\" for hierarchy \"Processor:procesor\|CPU:cpu\|DataPath:DP\|RegisterFile:RegFile\"" {  } { { "DataPath.sv" "RegFile" { Text "C:/Users/samas/Documents/GitHub/Proyecto-Taller-Diseno-Digital/Proyecto/DataPath.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1636856191423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Demux_1_to_16 Processor:procesor\|CPU:cpu\|DataPath:DP\|RegisterFile:RegFile\|Demux_1_to_16:DEMUX " "Elaborating entity \"Demux_1_to_16\" for hierarchy \"Processor:procesor\|CPU:cpu\|DataPath:DP\|RegisterFile:RegFile\|Demux_1_to_16:DEMUX\"" {  } { { "RegisterFile.sv" "DEMUX" { Text "C:/Users/samas/Documents/GitHub/Proyecto-Taller-Diseno-Digital/Proyecto/RegisterFile.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1636856191428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Processor:procesor\|CPU:cpu\|DataPath:DP\|RegisterFile:RegFile\|Register:REG00 " "Elaborating entity \"Register\" for hierarchy \"Processor:procesor\|CPU:cpu\|DataPath:DP\|RegisterFile:RegFile\|Register:REG00\"" {  } { { "RegisterFile.sv" "REG00" { Text "C:/Users/samas/Documents/GitHub/Proyecto-Taller-Diseno-Digital/Proyecto/RegisterFile.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1636856191431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_16_to_1 Processor:procesor\|CPU:cpu\|DataPath:DP\|RegisterFile:RegFile\|Mux_16_to_1:MUX_RD1 " "Elaborating entity \"Mux_16_to_1\" for hierarchy \"Processor:procesor\|CPU:cpu\|DataPath:DP\|RegisterFile:RegFile\|Mux_16_to_1:MUX_RD1\"" {  } { { "RegisterFile.sv" "MUX_RD1" { Text "C:/Users/samas/Documents/GitHub/Proyecto-Taller-Diseno-Digital/Proyecto/RegisterFile.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1636856191436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extend Processor:procesor\|CPU:cpu\|DataPath:DP\|Extend:Ext " "Elaborating entity \"Extend\" for hierarchy \"Processor:procesor\|CPU:cpu\|DataPath:DP\|Extend:Ext\"" {  } { { "DataPath.sv" "Ext" { Text "C:/Users/samas/Documents/GitHub/Proyecto-Taller-Diseno-Digital/Proyecto/DataPath.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1636856191440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2_to_1 Processor:procesor\|CPU:cpu\|DataPath:DP\|Mux_2_to_1:SrcBMux " "Elaborating entity \"Mux_2_to_1\" for hierarchy \"Processor:procesor\|CPU:cpu\|DataPath:DP\|Mux_2_to_1:SrcBMux\"" {  } { { "DataPath.sv" "SrcBMux" { Text "C:/Users/samas/Documents/GitHub/Proyecto-Taller-Diseno-Digital/Proyecto/DataPath.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1636856191443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUControlDeco Processor:procesor\|CPU:cpu\|DataPath:DP\|ALUControlDeco:AluDeco " "Elaborating entity \"ALUControlDeco\" for hierarchy \"Processor:procesor\|CPU:cpu\|DataPath:DP\|ALUControlDeco:AluDeco\"" {  } { { "DataPath.sv" "AluDeco" { Text "C:/Users/samas/Documents/GitHub/Proyecto-Taller-Diseno-Digital/Proyecto/DataPath.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1636856191445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Processor:procesor\|CPU:cpu\|DataPath:DP\|ALU:Alu " "Elaborating entity \"ALU\" for hierarchy \"Processor:procesor\|CPU:cpu\|DataPath:DP\|ALU:Alu\"" {  } { { "DataPath.sv" "Alu" { Text "C:/Users/samas/Documents/GitHub/Proyecto-Taller-Diseno-Digital/Proyecto/DataPath.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1636856191447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "writeMem Processor:procesor\|writeMem:wm " "Elaborating entity \"writeMem\" for hierarchy \"Processor:procesor\|writeMem:wm\"" {  } { { "Processor.sv" "wm" { Text "C:/Users/samas/Documents/GitHub/Proyecto-Taller-Diseno-Digital/Proyecto/Processor.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1636856191451 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bytePos writeMem.sv(33) " "Verilog HDL Always Construct warning at writeMem.sv(33): variable \"bytePos\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "writeMem.sv" "" { Text "C:/Users/samas/Documents/GitHub/Proyecto-Taller-Diseno-Digital/Proyecto/writeMem.sv" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1636856191452 "|processor_tb|Processor:procesor|writeMem:wm"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "writeMem.sv(12) " "Verilog HDL Case Statement information at writeMem.sv(12): all case item expressions in this case statement are onehot" {  } { { "writeMem.sv" "" { Text "C:/Users/samas/Documents/GitHub/Proyecto-Taller-Diseno-Digital/Proyecto/writeMem.sv" 12 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1636856191452 "|processor_tb|Processor:procesor|writeMem:wm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2_to_1 Processor:procesor\|Mux_2_to_1:muxDataRam " "Elaborating entity \"Mux_2_to_1\" for hierarchy \"Processor:procesor\|Mux_2_to_1:muxDataRam\"" {  } { { "Processor.sv" "muxDataRam" { Text "C:/Users/samas/Documents/GitHub/Proyecto-Taller-Diseno-Digital/Proyecto/Processor.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1636856191454 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/samas/Documents/GitHub/Proyecto-Taller-Diseno-Digital/Proyecto/output_files/Proyecto.map.smsg " "Generated suppressed messages file C:/Users/samas/Documents/GitHub/Proyecto-Taller-Diseno-Digital/Proyecto/output_files/Proyecto.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1636856191719 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4796 " "Peak virtual memory: 4796 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1636856191734 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 13 20:16:31 2021 " "Processing ended: Sat Nov 13 20:16:31 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1636856191734 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1636856191734 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1636856191734 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1636856191734 ""}
