//
// _Zfa_h_
//
// Copyright (C) 2017-2024 Tactical Computing Laboratories, LLC
// All Rights Reserved
// contact@tactcomplabs.com
//
// See LICENSE in the top level directory for licensing details
//

#ifndef _SST_REVCPU_ZFA_H_
#define _SST_REVCPU_ZFA_H_

#include "../RevExt.h"
#include "../RevInstHelpers.h"

namespace SST::RevCPU {

class Zfa : public RevExt {

  // Round to integer without inexact exceptions
  template<typename T>
  static bool fround( const RevFeature* F, RevRegFile* R, RevMem* M, RevInst& Inst ) {
    R->SetFP( Inst.rd, std::nearbyint( R->GetFP<T>( Inst.rs1 ) ) );
    R->AdvancePC( Inst );
    return true;
  }

  // Round to integer with inexact exceptions
  template<typename T>
  static bool froundnx( const RevFeature* F, RevRegFile* R, RevMem* M, RevInst& Inst ) {
    R->SetFP( Inst.rd, std::rint( R->GetFP<T>( Inst.rs1 ) ) );
    R->AdvancePC( Inst );
    return true;
  }

  /// Floating-point is less functor
  /// If any arguments are NaN, no exceptions are raised
  template<typename = void>
  struct isLess {
    template<typename T>
    auto operator()( T x, T y ) const {
      return std::isless( x, y );
    }
  };

  /// Floating-point is less or equal functor
  /// If any arguments are NaN, no exceptions are raised
  template<typename = void>
  struct isLessEqual {
    template<typename T>
    auto operator()( T x, T y ) const {
      return std::islessequal( x, y );
    }
  };

  /// Floating-point minimum/maximum
  /// If either argument is NaN, the result is NaN
  template<typename T, template<class> class MINMAX>
  static bool fminmaxm( const RevFeature* F, RevRegFile* R, RevMem* M, RevInst& Inst ) {
    T x   = R->GetFP<T>( Inst.rs1 );
    T y   = R->GetFP<T>( Inst.rs2 );
    T res = MINMAX()( x, y );
    if( std::isnan( x ) || std::isnan( y ) ) {
      res = std::numeric_limits<T>::quiet_NaN();
    }
    R->SetFP( Inst.rd, res );
    R->AdvancePC( Inst );
    return true;
  }

  // Move the high 32 bits of floating-point double to a XLEN==32 register
  static bool fmvhxd( const RevFeature* F, RevRegFile* R, RevMem* M, RevInst& Inst ) {
    double   fp = R->GetFP<double>( Inst.rs1 );
    uint64_t ifp;
    memcpy( &ifp, &fp, sizeof( ifp ) );
    static_assert( sizeof( fp ) == sizeof( ifp ) );
    R->SetX( Inst.rd, static_cast<uint32_t>( ifp >> 32 ) );
    R->AdvancePC( Inst );
    return true;
  }

  // Move a pair of XLEN==32 registers to a floating-point double
  static bool fmvpdx( const RevFeature* F, RevRegFile* R, RevMem* M, RevInst& Inst ) {
    uint64_t ifp = R->GetX<uint64_t>( Inst.rs1 ) | R->GetX<uint64_t>( Inst.rs2 ) << 32;
    double   fp;
    memcpy( &fp, &ifp, sizeof( fp ) );
    static_assert( sizeof( fp ) == sizeof( ifp ) );
    R->SetFP( Inst.rd, fp );
    R->AdvancePC( Inst );
    return true;
  }

  // Convert double precision floating point to 32-bit signed integer modulo 2^32
  // Always truncates (rounds toward 0) regardless of rounding mode
  // Raises the same exceptions as fcvt.w.d but the result is always modulo 2^32
  static bool fcvtmodwd( const RevFeature* F, RevRegFile* R, RevMem* M, RevInst& Inst ) {

    double   fp = R->GetFP<double>( Inst.rs1 );
    uint64_t ifp;
    static_assert( sizeof( fp ) == sizeof( ifp ) );
    memcpy( &ifp, &fp, sizeof( ifp ) );

    // clang-format off
    uint32_t exp{ static_cast<uint32_t>( ifp >> 52 & 0x7ff )           };
    uint64_t sig{ ( ifp & ~uint64_t{ 0 } >> 12 ) | uint64_t{ 1 } << 52 };
    bool      nv{ exp == 0x7ff                                         };
    bool      nx{                                                      };
    uint64_t res{ !nv && exp > 1011 && exp < 1139 ?
                      exp < 1075 ?
                          nx = sig << ( exp - 1011 ),
                          sig >> ( 1075 - exp )
                      :
                          sig << ( exp - 1075 )
                  :
                      0                                                };
    // clang-format on

    if( nv || exp > 1054 || res > ( ifp >> 63 ) + 0x7fffffff ) {
      std::feraiseexcept( FE_INVALID );
    } else if( nx ) {
      std::feraiseexcept( FE_INEXACT );
    }

    R->SetX( Inst.rd, SignExt( res, 32 ) );
    R->AdvancePC( Inst );
    return true;
  }

  static constexpr auto& fminms    = fminmaxm<float, FMin>;
  static constexpr auto& fminmd    = fminmaxm<double, FMin>;

  static constexpr auto& fmaxms    = fminmaxm<float, FMax>;
  static constexpr auto& fmaxmd    = fminmaxm<double, FMax>;

  static constexpr auto& froundnxs = froundnx<float>;
  static constexpr auto& froundnxd = froundnx<double>;

  static constexpr auto& frounds   = fround<float>;
  static constexpr auto& froundd   = fround<double>;

  static constexpr auto& fleqs     = fcondop<float, isLessEqual>;
  static constexpr auto& fleqd     = fcondop<double, isLessEqual>;

  static constexpr auto& fltqs     = fcondop<float, isLess>;
  static constexpr auto& fltqd     = fcondop<double, isLess>;

  // ----------------------------------------------------------------------
  //
  // RISC-V Zfa Instructions
  //
  // ----------------------------------------------------------------------
  struct RevZfaInstDefaults : RevInstDefaults {
    RevZfaInstDefaults() {
      SetOpcode( 0b1010011 );
      SetFunct3( 0b000 );
      SetFunct2or7( 0b1111000 );
      Setrs2fcvtOp( 0b00001 );
      SetrdClass( RevRegClass::RegFLOAT );
      Setrs1Class( RevRegClass::RegIMM );
      Setrs2Class( RevRegClass::RegIMM );
    }
  };

  /////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
  // Single-Precision Instructions
  /////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////

  // clang-format off
  std::vector<RevInstEntry> ZfaTable = {

    // Load Immediates
    RevZfaInstDefaults().SetMnemonic( "fli.s %rd, -0x1p+0f " ).SetPredicate( []( uint32_t Inst ){ return DECODE_RS1( Inst ) ==  0; } ).SetImplFunc( []( auto*, auto* R, auto*, auto& Inst ){ R->SetFP( Inst.rd,  -0x1p+0f ); R->AdvancePC( Inst ); return true; } ),
    RevZfaInstDefaults().SetMnemonic( "fli.s %rd, min"       ).SetPredicate( []( uint32_t Inst ){ return DECODE_RS1( Inst ) ==  1; } ).SetImplFunc( []( auto*, auto* R, auto*, auto& Inst ){ R->SetFP( Inst.rd, std::numeric_limits<float>::min() ); R->AdvancePC( Inst ); return true; } ),
    RevZfaInstDefaults().SetMnemonic( "fli.s %rd, 0x1p-16f"  ).SetPredicate( []( uint32_t Inst ){ return DECODE_RS1( Inst ) ==  2; } ).SetImplFunc( []( auto*, auto* R, auto*, auto& Inst ){ R->SetFP( Inst.rd,  0x1p-16f ); R->AdvancePC( Inst ); return true; } ),
    RevZfaInstDefaults().SetMnemonic( "fli.s %rd, 0x1p-15f " ).SetPredicate( []( uint32_t Inst ){ return DECODE_RS1( Inst ) ==  3; } ).SetImplFunc( []( auto*, auto* R, auto*, auto& Inst ){ R->SetFP( Inst.rd,  0x1p-15f ); R->AdvancePC( Inst ); return true; } ),
    RevZfaInstDefaults().SetMnemonic( "fli.s %rd, 0x1p-8f"   ).SetPredicate( []( uint32_t Inst ){ return DECODE_RS1( Inst ) ==  4; } ).SetImplFunc( []( auto*, auto* R, auto*, auto& Inst ){ R->SetFP( Inst.rd,   0x1p-8f ); R->AdvancePC( Inst ); return true; } ),
    RevZfaInstDefaults().SetMnemonic( "fli.s %rd, 0x1p-7f"   ).SetPredicate( []( uint32_t Inst ){ return DECODE_RS1( Inst ) ==  5; } ).SetImplFunc( []( auto*, auto* R, auto*, auto& Inst ){ R->SetFP( Inst.rd,   0x1p-7f ); R->AdvancePC( Inst ); return true; } ),
    RevZfaInstDefaults().SetMnemonic( "fli.s %rd, 0x1p-4f"   ).SetPredicate( []( uint32_t Inst ){ return DECODE_RS1( Inst ) ==  6; } ).SetImplFunc( []( auto*, auto* R, auto*, auto& Inst ){ R->SetFP( Inst.rd,   0x1p-4f ); R->AdvancePC( Inst ); return true; } ),
    RevZfaInstDefaults().SetMnemonic( "fli.s %rd, 0x1p-3f"   ).SetPredicate( []( uint32_t Inst ){ return DECODE_RS1( Inst ) ==  7; } ).SetImplFunc( []( auto*, auto* R, auto*, auto& Inst ){ R->SetFP( Inst.rd,   0x1p-3f ); R->AdvancePC( Inst ); return true; } ),
    RevZfaInstDefaults().SetMnemonic( "fli.s %rd, 0x1p-2f"   ).SetPredicate( []( uint32_t Inst ){ return DECODE_RS1( Inst ) ==  8; } ).SetImplFunc( []( auto*, auto* R, auto*, auto& Inst ){ R->SetFP( Inst.rd,   0x1p-2f ); R->AdvancePC( Inst ); return true; } ),
    RevZfaInstDefaults().SetMnemonic( "fli.s %rd, 0x1.4p-2f" ).SetPredicate( []( uint32_t Inst ){ return DECODE_RS1( Inst ) ==  9; } ).SetImplFunc( []( auto*, auto* R, auto*, auto& Inst ){ R->SetFP( Inst.rd, 0x1.4p-2f ); R->AdvancePC( Inst ); return true; } ),
    RevZfaInstDefaults().SetMnemonic( "fli.s %rd, 0x1.8p-2f" ).SetPredicate( []( uint32_t Inst ){ return DECODE_RS1( Inst ) == 10; } ).SetImplFunc( []( auto*, auto* R, auto*, auto& Inst ){ R->SetFP( Inst.rd, 0x1.8p-2f ); R->AdvancePC( Inst ); return true; } ),
    RevZfaInstDefaults().SetMnemonic( "fli.s %rd, 0x1.cp-2f" ).SetPredicate( []( uint32_t Inst ){ return DECODE_RS1( Inst ) == 11; } ).SetImplFunc( []( auto*, auto* R, auto*, auto& Inst ){ R->SetFP( Inst.rd, 0x1.cp-2f ); R->AdvancePC( Inst ); return true; } ),
    RevZfaInstDefaults().SetMnemonic( "fli.s %rd, 0x1p-1f"   ).SetPredicate( []( uint32_t Inst ){ return DECODE_RS1( Inst ) == 12; } ).SetImplFunc( []( auto*, auto* R, auto*, auto& Inst ){ R->SetFP( Inst.rd,   0x1p-1f ); R->AdvancePC( Inst ); return true; } ),
    RevZfaInstDefaults().SetMnemonic( "fli.s %rd, 0x1.4p-1f" ).SetPredicate( []( uint32_t Inst ){ return DECODE_RS1( Inst ) == 13; } ).SetImplFunc( []( auto*, auto* R, auto*, auto& Inst ){ R->SetFP( Inst.rd, 0x1.4p-1f ); R->AdvancePC( Inst ); return true; } ),
    RevZfaInstDefaults().SetMnemonic( "fli.s %rd, 0x1.8p-1f" ).SetPredicate( []( uint32_t Inst ){ return DECODE_RS1( Inst ) == 14; } ).SetImplFunc( []( auto*, auto* R, auto*, auto& Inst ){ R->SetFP( Inst.rd, 0x1.8p-1f ); R->AdvancePC( Inst ); return true; } ),
    RevZfaInstDefaults().SetMnemonic( "fli.s %rd, 0x1.cp-1f" ).SetPredicate( []( uint32_t Inst ){ return DECODE_RS1( Inst ) == 15; } ).SetImplFunc( []( auto*, auto* R, auto*, auto& Inst ){ R->SetFP( Inst.rd, 0x1.cp-1f ); R->AdvancePC( Inst ); return true; } ),
    RevZfaInstDefaults().SetMnemonic( "fli.s %rd, 0x1p+0f"   ).SetPredicate( []( uint32_t Inst ){ return DECODE_RS1( Inst ) == 16; } ).SetImplFunc( []( auto*, auto* R, auto*, auto& Inst ){ R->SetFP( Inst.rd,   0x1p+0f ); R->AdvancePC( Inst ); return true; } ),
    RevZfaInstDefaults().SetMnemonic( "fli.s %rd, 0x1.4p+0f" ).SetPredicate( []( uint32_t Inst ){ return DECODE_RS1( Inst ) == 17; } ).SetImplFunc( []( auto*, auto* R, auto*, auto& Inst ){ R->SetFP( Inst.rd, 0x1.4p+0f ); R->AdvancePC( Inst ); return true; } ),
    RevZfaInstDefaults().SetMnemonic( "fli.s %rd, 0x1.8p+0f" ).SetPredicate( []( uint32_t Inst ){ return DECODE_RS1( Inst ) == 18; } ).SetImplFunc( []( auto*, auto* R, auto*, auto& Inst ){ R->SetFP( Inst.rd, 0x1.8p+0f ); R->AdvancePC( Inst ); return true; } ),
    RevZfaInstDefaults().SetMnemonic( "fli.s %rd, 0x1.cp+0f" ).SetPredicate( []( uint32_t Inst ){ return DECODE_RS1( Inst ) == 19; } ).SetImplFunc( []( auto*, auto* R, auto*, auto& Inst ){ R->SetFP( Inst.rd, 0x1.cp+0f ); R->AdvancePC( Inst ); return true; } ),
    RevZfaInstDefaults().SetMnemonic( "fli.s %rd, 0x1p+1f"   ).SetPredicate( []( uint32_t Inst ){ return DECODE_RS1( Inst ) == 20; } ).SetImplFunc( []( auto*, auto* R, auto*, auto& Inst ){ R->SetFP( Inst.rd,   0x1p+1f ); R->AdvancePC( Inst ); return true; } ),
    RevZfaInstDefaults().SetMnemonic( "fli.s %rd, 0x1.4p+1f" ).SetPredicate( []( uint32_t Inst ){ return DECODE_RS1( Inst ) == 21; } ).SetImplFunc( []( auto*, auto* R, auto*, auto& Inst ){ R->SetFP( Inst.rd, 0x1.4p+1f ); R->AdvancePC( Inst ); return true; } ),
    RevZfaInstDefaults().SetMnemonic( "fli.s %rd, 0x1.8p+1f" ).SetPredicate( []( uint32_t Inst ){ return DECODE_RS1( Inst ) == 22; } ).SetImplFunc( []( auto*, auto* R, auto*, auto& Inst ){ R->SetFP( Inst.rd, 0x1.8p+1f ); R->AdvancePC( Inst ); return true; } ),
    RevZfaInstDefaults().SetMnemonic( "fli.s %rd, 0x1p+2f"   ).SetPredicate( []( uint32_t Inst ){ return DECODE_RS1( Inst ) == 23; } ).SetImplFunc( []( auto*, auto* R, auto*, auto& Inst ){ R->SetFP( Inst.rd,   0x1p+2f ); R->AdvancePC( Inst ); return true; } ),
    RevZfaInstDefaults().SetMnemonic( "fli.s %rd, 0x1p+3f"   ).SetPredicate( []( uint32_t Inst ){ return DECODE_RS1( Inst ) == 24; } ).SetImplFunc( []( auto*, auto* R, auto*, auto& Inst ){ R->SetFP( Inst.rd,   0x1p+3f ); R->AdvancePC( Inst ); return true; } ),
    RevZfaInstDefaults().SetMnemonic( "fli.s %rd, 0x1p+4f"   ).SetPredicate( []( uint32_t Inst ){ return DECODE_RS1( Inst ) == 25; } ).SetImplFunc( []( auto*, auto* R, auto*, auto& Inst ){ R->SetFP( Inst.rd,   0x1p+4f ); R->AdvancePC( Inst ); return true; } ),
    RevZfaInstDefaults().SetMnemonic( "fli.s %rd, 0x1p+7f"   ).SetPredicate( []( uint32_t Inst ){ return DECODE_RS1( Inst ) == 26; } ).SetImplFunc( []( auto*, auto* R, auto*, auto& Inst ){ R->SetFP( Inst.rd,   0x1p+7f ); R->AdvancePC( Inst ); return true; } ),
    RevZfaInstDefaults().SetMnemonic( "fli.s %rd, 0x1p+8f"   ).SetPredicate( []( uint32_t Inst ){ return DECODE_RS1( Inst ) == 27; } ).SetImplFunc( []( auto*, auto* R, auto*, auto& Inst ){ R->SetFP( Inst.rd,   0x1p+8f ); R->AdvancePC( Inst ); return true; } ),
    RevZfaInstDefaults().SetMnemonic( "fli.s %rd, 0x1p+15f"  ).SetPredicate( []( uint32_t Inst ){ return DECODE_RS1( Inst ) == 28; } ).SetImplFunc( []( auto*, auto* R, auto*, auto& Inst ){ R->SetFP( Inst.rd,  0x1p+15f ); R->AdvancePC( Inst ); return true; } ),
    RevZfaInstDefaults().SetMnemonic( "fli.s %rd, 0x1p+16f"  ).SetPredicate( []( uint32_t Inst ){ return DECODE_RS1( Inst ) == 29; } ).SetImplFunc( []( auto*, auto* R, auto*, auto& Inst ){ R->SetFP( Inst.rd,  0x1p+16f ); R->AdvancePC( Inst ); return true; } ),
    RevZfaInstDefaults().SetMnemonic( "fli.s %rd, inf"       ).SetPredicate( []( uint32_t Inst ){ return DECODE_RS1( Inst ) == 30; } ).SetImplFunc( []( auto*, auto* R, auto*, auto& Inst ){ R->SetFP( Inst.rd, std::numeric_limits<float>::infinity()  ); R->AdvancePC( Inst ); return true; } ),
    RevZfaInstDefaults().SetMnemonic( "fli.s %rd, nan"       ).SetPredicate( []( uint32_t Inst ){ return DECODE_RS1( Inst ) == 31; } ).SetImplFunc( []( auto*, auto* R, auto*, auto& Inst ){ R->SetFP( Inst.rd, std::numeric_limits<float>::quiet_NaN() ); R->AdvancePC( Inst ); return true; } ),

    // FP Minimum and Maximum with NaN returned if any argument is NaN
    RevZfaInstDefaults().SetMnemonic( "fminm.s %rd, %rs1, %rs2" ).Setrs1Class( RevRegClass::RegFLOAT ).Setrs2Class( RevRegClass::RegFLOAT ).SetRaiseFPE( true ).SetFunct3( 0b010 ).SetFunct2or7( 0b0010100 ).Setrs2fcvtOp( 0b00000 ).SetImplFunc( fminms ),
    RevZfaInstDefaults().SetMnemonic( "fmaxm.s %rd, %rs1, %rs2" ).Setrs1Class( RevRegClass::RegFLOAT ).Setrs2Class( RevRegClass::RegFLOAT ).SetRaiseFPE( true ).SetFunct3( 0b011 ).SetFunct2or7( 0b0010100 ).Setrs2fcvtOp( 0b00000 ).SetImplFunc( fmaxms ),

    // FP Round To Integer with and without inexact exception
    RevZfaInstDefaults().SetMnemonic( "fround.s %rd, %rs1"   ).Setrs1Class( RevRegClass::RegFLOAT ).Setrs2Class( RevRegClass::RegUNKNOWN ).SetRaiseFPE( true ).SetFunct2or7( 0b0100000 ).Setrs2fcvtOp( 0b00100 ).SetImplFunc( frounds   ),
    RevZfaInstDefaults().SetMnemonic( "froundnx.s %rd, %rs1" ).Setrs1Class( RevRegClass::RegFLOAT ).Setrs2Class( RevRegClass::RegUNKNOWN ).SetRaiseFPE( true ).SetFunct2or7( 0b0100000 ).Setrs2fcvtOp( 0b00101 ).SetImplFunc( froundnxs ),

    // Quiet FP ordered comparison without raising exceptions on NaN inputs
    RevZfaInstDefaults().SetMnemonic( "fltq.s %rd, %rs1, %rs2" ).SetFunct3( 0b101 ).SetFunct2or7( 0b1010000 ).Setrs2fcvtOp( 0b00000 ).SetImplFunc( fltqs ).SetrdClass( RevRegClass::RegGPR ).Setrs1Class( RevRegClass::RegFLOAT ).Setrs2Class( RevRegClass::RegFLOAT ),
    RevZfaInstDefaults().SetMnemonic( "fleq.s %rd, %rs1, %rs2" ).SetFunct3( 0b100 ).SetFunct2or7( 0b1010000 ).Setrs2fcvtOp( 0b00000 ).SetImplFunc( fleqs ).SetrdClass( RevRegClass::RegGPR ).Setrs1Class( RevRegClass::RegFLOAT ).Setrs2Class( RevRegClass::RegFLOAT ),

  };

  /////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
  // Double-Precision Instructions
  /////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////

  struct RevZfaDInstDefaults : RevZfaInstDefaults {
    RevZfaDInstDefaults() {
      SetFunct2or7( 0b1111001 );
    }
  };

  static std::vector<RevInstEntry> ZfaTableD() { return {

    // Load Immediates
    RevZfaDInstDefaults().SetMnemonic( "fli.d %rd, -0x1p+0"  ).SetPredicate( []( uint32_t Inst ){ return DECODE_RS1( Inst ) ==  0; } ).SetImplFunc( []( auto*, auto* R, auto*, auto& Inst ){ R->SetFP( Inst.rd,  -0x1p+0 ); R->AdvancePC( Inst ); return true; } ),
    RevZfaDInstDefaults().SetMnemonic( "fli.d %rd, min"      ).SetPredicate( []( uint32_t Inst ){ return DECODE_RS1( Inst ) ==  1; } ).SetImplFunc( []( auto*, auto* R, auto*, auto& Inst ){ R->SetFP( Inst.rd, std::numeric_limits<double>::min() ); R->AdvancePC( Inst ); return true; } ),
    RevZfaDInstDefaults().SetMnemonic( "fli.d %rd, 0x1p-16"  ).SetPredicate( []( uint32_t Inst ){ return DECODE_RS1( Inst ) ==  2; } ).SetImplFunc( []( auto*, auto* R, auto*, auto& Inst ){ R->SetFP( Inst.rd,  0x1p-16 ); R->AdvancePC( Inst ); return true; } ),
    RevZfaDInstDefaults().SetMnemonic( "fli.d %rd, 0x1p-15"  ).SetPredicate( []( uint32_t Inst ){ return DECODE_RS1( Inst ) ==  3; } ).SetImplFunc( []( auto*, auto* R, auto*, auto& Inst ){ R->SetFP( Inst.rd,  0x1p-15 ); R->AdvancePC( Inst ); return true; } ),
    RevZfaDInstDefaults().SetMnemonic( "fli.d %rd, 0x1p-8"   ).SetPredicate( []( uint32_t Inst ){ return DECODE_RS1( Inst ) ==  4; } ).SetImplFunc( []( auto*, auto* R, auto*, auto& Inst ){ R->SetFP( Inst.rd,   0x1p-8 ); R->AdvancePC( Inst ); return true; } ),
    RevZfaDInstDefaults().SetMnemonic( "fli.d %rd, 0x1p-7"   ).SetPredicate( []( uint32_t Inst ){ return DECODE_RS1( Inst ) ==  5; } ).SetImplFunc( []( auto*, auto* R, auto*, auto& Inst ){ R->SetFP( Inst.rd,   0x1p-7 ); R->AdvancePC( Inst ); return true; } ),
    RevZfaDInstDefaults().SetMnemonic( "fli.d %rd, 0x1p-4"   ).SetPredicate( []( uint32_t Inst ){ return DECODE_RS1( Inst ) ==  6; } ).SetImplFunc( []( auto*, auto* R, auto*, auto& Inst ){ R->SetFP( Inst.rd,   0x1p-4 ); R->AdvancePC( Inst ); return true; } ),
    RevZfaDInstDefaults().SetMnemonic( "fli.d %rd, 0x1p-3"   ).SetPredicate( []( uint32_t Inst ){ return DECODE_RS1( Inst ) ==  7; } ).SetImplFunc( []( auto*, auto* R, auto*, auto& Inst ){ R->SetFP( Inst.rd,   0x1p-3 ); R->AdvancePC( Inst ); return true; } ),
    RevZfaDInstDefaults().SetMnemonic( "fli.d %rd, 0x1p-2"   ).SetPredicate( []( uint32_t Inst ){ return DECODE_RS1( Inst ) ==  8; } ).SetImplFunc( []( auto*, auto* R, auto*, auto& Inst ){ R->SetFP( Inst.rd,   0x1p-2 ); R->AdvancePC( Inst ); return true; } ),
    RevZfaDInstDefaults().SetMnemonic( "fli.d %rd, 0x1.4p-2" ).SetPredicate( []( uint32_t Inst ){ return DECODE_RS1( Inst ) ==  9; } ).SetImplFunc( []( auto*, auto* R, auto*, auto& Inst ){ R->SetFP( Inst.rd, 0x1.4p-2 ); R->AdvancePC( Inst ); return true; } ),
    RevZfaDInstDefaults().SetMnemonic( "fli.d %rd, 0x1.8p-2" ).SetPredicate( []( uint32_t Inst ){ return DECODE_RS1( Inst ) == 10; } ).SetImplFunc( []( auto*, auto* R, auto*, auto& Inst ){ R->SetFP( Inst.rd, 0x1.8p-2 ); R->AdvancePC( Inst ); return true; } ),
    RevZfaDInstDefaults().SetMnemonic( "fli.d %rd, 0x1.cp-2" ).SetPredicate( []( uint32_t Inst ){ return DECODE_RS1( Inst ) == 11; } ).SetImplFunc( []( auto*, auto* R, auto*, auto& Inst ){ R->SetFP( Inst.rd, 0x1.cp-2 ); R->AdvancePC( Inst ); return true; } ),
    RevZfaDInstDefaults().SetMnemonic( "fli.d %rd, 0x1p-1"   ).SetPredicate( []( uint32_t Inst ){ return DECODE_RS1( Inst ) == 12; } ).SetImplFunc( []( auto*, auto* R, auto*, auto& Inst ){ R->SetFP( Inst.rd,   0x1p-1 ); R->AdvancePC( Inst ); return true; } ),
    RevZfaDInstDefaults().SetMnemonic( "fli.d %rd, 0x1.4p-1" ).SetPredicate( []( uint32_t Inst ){ return DECODE_RS1( Inst ) == 13; } ).SetImplFunc( []( auto*, auto* R, auto*, auto& Inst ){ R->SetFP( Inst.rd, 0x1.4p-1 ); R->AdvancePC( Inst ); return true; } ),
    RevZfaDInstDefaults().SetMnemonic( "fli.d %rd, 0x1.8p-1" ).SetPredicate( []( uint32_t Inst ){ return DECODE_RS1( Inst ) == 14; } ).SetImplFunc( []( auto*, auto* R, auto*, auto& Inst ){ R->SetFP( Inst.rd, 0x1.8p-1 ); R->AdvancePC( Inst ); return true; } ),
    RevZfaDInstDefaults().SetMnemonic( "fli.d %rd, 0x1.cp-1" ).SetPredicate( []( uint32_t Inst ){ return DECODE_RS1( Inst ) == 15; } ).SetImplFunc( []( auto*, auto* R, auto*, auto& Inst ){ R->SetFP( Inst.rd, 0x1.cp-1 ); R->AdvancePC( Inst ); return true; } ),
    RevZfaDInstDefaults().SetMnemonic( "fli.d %rd, 0x1p+0"   ).SetPredicate( []( uint32_t Inst ){ return DECODE_RS1( Inst ) == 16; } ).SetImplFunc( []( auto*, auto* R, auto*, auto& Inst ){ R->SetFP( Inst.rd,   0x1p+0 ); R->AdvancePC( Inst ); return true; } ),
    RevZfaDInstDefaults().SetMnemonic( "fli.d %rd, 0x1.4p+0" ).SetPredicate( []( uint32_t Inst ){ return DECODE_RS1( Inst ) == 17; } ).SetImplFunc( []( auto*, auto* R, auto*, auto& Inst ){ R->SetFP( Inst.rd, 0x1.4p+0 ); R->AdvancePC( Inst ); return true; } ),
    RevZfaDInstDefaults().SetMnemonic( "fli.d %rd, 0x1.8p+0" ).SetPredicate( []( uint32_t Inst ){ return DECODE_RS1( Inst ) == 18; } ).SetImplFunc( []( auto*, auto* R, auto*, auto& Inst ){ R->SetFP( Inst.rd, 0x1.8p+0 ); R->AdvancePC( Inst ); return true; } ),
    RevZfaDInstDefaults().SetMnemonic( "fli.d %rd, 0x1.cp+0" ).SetPredicate( []( uint32_t Inst ){ return DECODE_RS1( Inst ) == 19; } ).SetImplFunc( []( auto*, auto* R, auto*, auto& Inst ){ R->SetFP( Inst.rd, 0x1.cp+0 ); R->AdvancePC( Inst ); return true; } ),
    RevZfaDInstDefaults().SetMnemonic( "fli.d %rd, 0x1p+1"   ).SetPredicate( []( uint32_t Inst ){ return DECODE_RS1( Inst ) == 20; } ).SetImplFunc( []( auto*, auto* R, auto*, auto& Inst ){ R->SetFP( Inst.rd,   0x1p+1 ); R->AdvancePC( Inst ); return true; } ),
    RevZfaDInstDefaults().SetMnemonic( "fli.d %rd, 0x1.4p+1" ).SetPredicate( []( uint32_t Inst ){ return DECODE_RS1( Inst ) == 21; } ).SetImplFunc( []( auto*, auto* R, auto*, auto& Inst ){ R->SetFP( Inst.rd, 0x1.4p+1 ); R->AdvancePC( Inst ); return true; } ),
    RevZfaDInstDefaults().SetMnemonic( "fli.d %rd, 0x1.8p+1" ).SetPredicate( []( uint32_t Inst ){ return DECODE_RS1( Inst ) == 22; } ).SetImplFunc( []( auto*, auto* R, auto*, auto& Inst ){ R->SetFP( Inst.rd, 0x1.8p+1 ); R->AdvancePC( Inst ); return true; } ),
    RevZfaDInstDefaults().SetMnemonic( "fli.d %rd, 0x1p+2"   ).SetPredicate( []( uint32_t Inst ){ return DECODE_RS1( Inst ) == 23; } ).SetImplFunc( []( auto*, auto* R, auto*, auto& Inst ){ R->SetFP( Inst.rd,   0x1p+2 ); R->AdvancePC( Inst ); return true; } ),
    RevZfaDInstDefaults().SetMnemonic( "fli.d %rd, 0x1p+3"   ).SetPredicate( []( uint32_t Inst ){ return DECODE_RS1( Inst ) == 24; } ).SetImplFunc( []( auto*, auto* R, auto*, auto& Inst ){ R->SetFP( Inst.rd,   0x1p+3 ); R->AdvancePC( Inst ); return true; } ),
    RevZfaDInstDefaults().SetMnemonic( "fli.d %rd, 0x1p+4"   ).SetPredicate( []( uint32_t Inst ){ return DECODE_RS1( Inst ) == 25; } ).SetImplFunc( []( auto*, auto* R, auto*, auto& Inst ){ R->SetFP( Inst.rd,   0x1p+4 ); R->AdvancePC( Inst ); return true; } ),
    RevZfaDInstDefaults().SetMnemonic( "fli.d %rd, 0x1p+7"   ).SetPredicate( []( uint32_t Inst ){ return DECODE_RS1( Inst ) == 26; } ).SetImplFunc( []( auto*, auto* R, auto*, auto& Inst ){ R->SetFP( Inst.rd,   0x1p+7 ); R->AdvancePC( Inst ); return true; } ),
    RevZfaDInstDefaults().SetMnemonic( "fli.d %rd, 0x1p+8"   ).SetPredicate( []( uint32_t Inst ){ return DECODE_RS1( Inst ) == 27; } ).SetImplFunc( []( auto*, auto* R, auto*, auto& Inst ){ R->SetFP( Inst.rd,   0x1p+8 ); R->AdvancePC( Inst ); return true; } ),
    RevZfaDInstDefaults().SetMnemonic( "fli.d %rd, 0x1p+15"  ).SetPredicate( []( uint32_t Inst ){ return DECODE_RS1( Inst ) == 28; } ).SetImplFunc( []( auto*, auto* R, auto*, auto& Inst ){ R->SetFP( Inst.rd,  0x1p+15 ); R->AdvancePC( Inst ); return true; } ),
    RevZfaDInstDefaults().SetMnemonic( "fli.d %rd, 0x1p+16"  ).SetPredicate( []( uint32_t Inst ){ return DECODE_RS1( Inst ) == 29; } ).SetImplFunc( []( auto*, auto* R, auto*, auto& Inst ){ R->SetFP( Inst.rd,  0x1p+16 ); R->AdvancePC( Inst ); return true; } ),
    RevZfaDInstDefaults().SetMnemonic( "fli.d %rd, inf"      ).SetPredicate( []( uint32_t Inst ){ return DECODE_RS1( Inst ) == 30; } ).SetImplFunc( []( auto*, auto* R, auto*, auto& Inst ){ R->SetFP( Inst.rd, std::numeric_limits<double>::infinity()  ); R->AdvancePC( Inst ); return true; } ),
    RevZfaDInstDefaults().SetMnemonic( "fli.d %rd, nan"      ).SetPredicate( []( uint32_t Inst ){ return DECODE_RS1( Inst ) == 31; } ).SetImplFunc( []( auto*, auto* R, auto*, auto& Inst ){ R->SetFP( Inst.rd, std::numeric_limits<double>::quiet_NaN() ); R->AdvancePC( Inst ); return true; } ),

    // FP Minimum and Maximum with NaN returned if any argument is NaN
    RevZfaDInstDefaults().SetMnemonic( "fminm.d %rd, %rs1, %rs2" ).Setrs1Class( RevRegClass::RegFLOAT ).Setrs2Class( RevRegClass::RegFLOAT ).SetRaiseFPE( true ).SetFunct3( 0b010 ).SetFunct2or7( 0b0010101 ).Setrs2fcvtOp( 0b00000 ).SetImplFunc( fminmd ),
    RevZfaDInstDefaults().SetMnemonic( "fmaxm.d %rd, %rs1, %rs2" ).Setrs1Class( RevRegClass::RegFLOAT ).Setrs2Class( RevRegClass::RegFLOAT ).SetRaiseFPE( true ).SetFunct3( 0b011 ).SetFunct2or7( 0b0010101 ).Setrs2fcvtOp( 0b00000 ).SetImplFunc( fmaxmd ),

    // FP Round To Integer with and without inexact exception
    RevZfaDInstDefaults().SetMnemonic( "fround.d %rd, %rs1"   ).Setrs1Class( RevRegClass::RegFLOAT ).Setrs2Class( RevRegClass::RegUNKNOWN ).SetRaiseFPE( true ).SetFunct2or7( 0b0100001 ).Setrs2fcvtOp( 0b00100 ).SetImplFunc( froundd   ),
    RevZfaDInstDefaults().SetMnemonic( "froundnx.d %rd, %rs1" ).Setrs1Class( RevRegClass::RegFLOAT ).Setrs2Class( RevRegClass::RegUNKNOWN ).SetRaiseFPE( true ).SetFunct2or7( 0b0100001 ).Setrs2fcvtOp( 0b00101 ).SetImplFunc( froundnxd ),

    // Quiet FP ordered comparison without raising exceptions on NaN inputs
    RevZfaDInstDefaults().SetMnemonic( "fltq.d %rd, %rs1, %rs2" ).SetFunct3( 0b101 ).SetFunct2or7( 0b1010001 ).Setrs2fcvtOp( 0b00000 ).SetImplFunc( fltqd ).SetrdClass( RevRegClass::RegGPR ).Setrs1Class( RevRegClass::RegFLOAT ).Setrs2Class( RevRegClass::RegFLOAT ),
    RevZfaDInstDefaults().SetMnemonic( "fleq.d %rd, %rs1, %rs2" ).SetFunct3( 0b100 ).SetFunct2or7( 0b1010001 ).Setrs2fcvtOp( 0b00000 ).SetImplFunc( fleqd ).SetrdClass( RevRegClass::RegGPR ).Setrs1Class( RevRegClass::RegFLOAT ).Setrs2Class( RevRegClass::RegFLOAT ),

    // Modular conversion to integer
    RevZfaDInstDefaults().SetMnemonic( "fcvtmod.w.d %rd, %rs1, rtz" ).SetFunct2or7( 0b1100001 ).SetImplFunc( fcvtmodwd ).SetrdClass( RevRegClass::RegGPR ).Setrs2fcvtOp( 0b01000 ).SetFunct3( 0b001 ).Setrs1Class( RevRegClass::RegFLOAT ).SetRaiseFPE( true ),

  }; }

  // clang-format on

public:
  /// Zfa: standard constructor
  Zfa( const RevFeature* Feature, RevMem* RevMem, SST::Output* Output ) : RevExt( "Zfa", Feature, RevMem, Output ) {
    if( Feature->HasD() ) {
      if( !Feature->IsRV64() ) {
        // clang-format off
        ZfaTable.push_back(
            RevZfaInstDefaults().SetMnemonic( "fmvh.x.d %rd, %rs1"       ).SetFunct2or7( 0b1110001 ).SetImplFunc( fmvhxd ).SetrdClass( RevRegClass::RegGPR ).Setrs1Class( RevRegClass::RegFLOAT )
        );
        ZfaTable.push_back(
            RevZfaInstDefaults().SetMnemonic( "fmvp.d.x %rd, %rs1, %rs2" ).SetFunct2or7( 0b1011001 ).SetImplFunc( fmvpdx ).Setrs1Class( RevRegClass::RegGPR ).Setrs2Class( RevRegClass::RegGPR )
        );
        // clang-format on
      }
      auto TableD{ ZfaTableD() };
      ZfaTable.insert( ZfaTable.end(), std::move_iterator( TableD.begin() ), std::move_iterator( TableD.end() ) );
    }
    SetTable( std::move( ZfaTable ) );
  }

};  // end class Zfa

}  // namespace SST::RevCPU

#endif
