$date
	Sun Jul 07 14:42:30 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module T_flipflop_tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$var reg 1 $ t $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
1#
0"
x!
$end
#5000
0!
1"
#10000
0"
1$
0#
#15000
1!
1"
#20000
0"
0$
#25000
0!
1"
#30000
0"
1#
#35000
1"
#40000
0"
1$
0#
#45000
1!
1"
#50000
0"
0$
#55000
0!
1"
#60000
