$date
  Wed May 10 17:55:54 2023
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module full_subber_tb $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var reg 1 # bi $end
$var reg 1 $ diff $end
$var reg 1 % borrow $end
$scope module uut $end
$var reg 1 & a $end
$var reg 1 ' b $end
$var reg 1 ( borrow_in $end
$var reg 1 ) diff $end
$var reg 1 * borrow_out $end
$var reg 1 + adb $end
$var reg 1 , anab $end
$var reg 1 - anabi $end
$scope module half_subber_0 $end
$var reg 1 . a $end
$var reg 1 / b $end
$var reg 1 0 diff $end
$var reg 1 1 borrow $end
$upscope $end
$scope module half_subber_1 $end
$var reg 1 2 a $end
$var reg 1 3 b $end
$var reg 1 4 diff $end
$var reg 1 5 borrow $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
02
03
04
05
#20000000
1!
1$
1&
1)
1+
1.
10
12
14
#40000000
1#
0$
1(
0)
13
04
#60000000
1"
1$
1%
1'
1)
1*
0+
1-
1/
00
02
14
15
