{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1549474392092 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1549474392092 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 06 12:33:11 2019 " "Processing started: Wed Feb 06 12:33:11 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1549474392092 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549474392092 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Memory -c Memory " "Command: quartus_map --read_settings_files=on --write_settings_files=off Memory -c Memory" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549474392092 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1549474392811 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Analysis & Synthesis" 0 -1 1549474392811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user1/digital logic/lc-3/pc/d_negedge_flip_flop.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user1/digital logic/lc-3/pc/d_negedge_flip_flop.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_negedge_flip_flop " "Found entity 1: d_negedge_flip_flop" {  } { { "../PC/d_negedge_flip_flop.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/d_negedge_flip_flop.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549474421171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549474421171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user1/digital logic/lc-3/pc/bit_16_register.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user1/digital logic/lc-3/pc/bit_16_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit_16_register " "Found entity 1: bit_16_register" {  } { { "../PC/bit_16_register.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/bit_16_register.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549474421186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549474421186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549474421186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549474421186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem.v 1 1 " "Found 1 design units, including 1 entities, in source file mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549474421186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549474421186 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Memory " "Elaborating entity \"Memory\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1549474421233 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "selMDR Memory.v(28) " "Verilog HDL Always Construct warning at Memory.v(28): variable \"selMDR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1549474421233 "|Memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_16_register bit_16_register:MAR_reg " "Elaborating entity \"bit_16_register\" for hierarchy \"bit_16_register:MAR_reg\"" {  } { { "Memory.v" "MAR_reg" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549474421249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_negedge_flip_flop bit_16_register:MAR_reg\|d_negedge_flip_flop:ff_0 " "Elaborating entity \"d_negedge_flip_flop\" for hierarchy \"bit_16_register:MAR_reg\|d_negedge_flip_flop:ff_0\"" {  } { { "../PC/bit_16_register.v" "ff_0" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/bit_16_register.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549474421281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem mem:mem_inst " "Elaborating entity \"mem\" for hierarchy \"mem:mem_inst\"" {  } { { "Memory.v" "mem_inst" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549474421374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mem:mem_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"mem:mem_inst\|altsyncram:altsyncram_component\"" {  } { { "mem.v" "altsyncram_component" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549474421797 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem:mem_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"mem:mem_inst\|altsyncram:altsyncram_component\"" {  } { { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549474421830 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem:mem_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"mem:mem_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549474421842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549474421842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549474421842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549474421842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549474421842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549474421842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549474421842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549474421842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549474421842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549474421842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549474421842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549474421842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549474421842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549474421842 ""}  } { { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1549474421842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_skf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_skf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_skf1 " "Found entity 1: altsyncram_skf1" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549474421982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549474421982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_skf1 mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated " "Elaborating entity \"altsyncram_skf1\" for hierarchy \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549474421983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rsa " "Found entity 1: decode_rsa" {  } { { "db/decode_rsa.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/decode_rsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549474422157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549474422157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_rsa mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|decode_rsa:decode3 " "Elaborating entity \"decode_rsa\" for hierarchy \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|decode_rsa:decode3\"" {  } { { "db/altsyncram_skf1.tdf" "decode3" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549474422157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_k8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_k8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_k8a " "Found entity 1: decode_k8a" {  } { { "db/decode_k8a.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/decode_k8a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549474422264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549474422264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_k8a mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|decode_k8a:rden_decode " "Elaborating entity \"decode_k8a\" for hierarchy \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|decode_k8a:rden_decode\"" {  } { { "db/altsyncram_skf1.tdf" "rden_decode" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549474422264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_qob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_qob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_qob " "Found entity 1: mux_qob" {  } { { "db/mux_qob.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/mux_qob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549474422390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549474422390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_qob mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|mux_qob:mux2 " "Elaborating entity \"mux_qob\" for hierarchy \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|mux_qob:mux2\"" {  } { { "db/altsyncram_skf1.tdf" "mux2" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549474422390 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a0 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 47 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a1 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a2 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 93 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a3 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 116 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a4 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 139 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a5 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a6 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 185 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a7 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 208 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a8 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 231 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a9 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 254 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a10 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 277 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a11 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 300 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a12 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 323 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a13 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 346 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a14 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 369 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a15 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 392 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a16 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 415 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a17 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 438 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a18 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 461 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a19 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 484 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a20 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 507 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a21 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 530 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a22 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 553 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a23 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 576 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a24 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 599 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a25 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 622 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a26 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 645 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a27 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 668 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a28 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 691 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a29 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 714 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a30 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 737 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a31 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 760 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a32 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 783 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a33 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 806 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a34 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 829 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a35 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 852 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a36 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 875 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a37 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 898 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a38 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 921 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a39 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 944 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a40 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 967 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a41 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 990 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a42 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 1013 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a43 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 1036 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a44 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 1059 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a45 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 1082 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a46 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 1105 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a47 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 1128 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a48 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 1151 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a49 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 1174 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a50 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 1197 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a51 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 1220 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a52 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 1243 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a53 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 1266 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a54 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 1289 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a55 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 1312 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a56 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 1335 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a57 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 1358 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a58 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 1381 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a59 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 1404 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a60 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 1427 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a61 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 1450 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a62 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 1473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a63 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 1496 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a64 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 1519 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a65 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 1542 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a66 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 1565 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a67 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 1588 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a68 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 1611 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a69 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 1634 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a70 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 1657 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a71 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 1680 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a72 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 1703 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a73 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 1726 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a74 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 1749 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a75 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 1772 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a76 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 1795 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a77 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 1818 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a78 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 1841 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a79 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 1864 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a80 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 1887 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a81 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 1910 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a82 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 1933 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a83 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 1956 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a84 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 1979 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a85 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 2002 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a86 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 2025 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a87 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 2048 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a88 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 2071 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a89 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 2094 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a90 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 2117 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a91 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 2140 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a92 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 2163 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a93 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 2186 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a94 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 2209 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a95 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 2232 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a96 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 2255 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a97 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 2278 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a98 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 2301 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a99 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 2324 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a100 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 2347 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a101 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 2370 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a102 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 2393 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a103 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 2416 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a104 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 2439 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a105 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 2462 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a106 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 2485 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a107 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 2508 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a108 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 2531 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a109 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 2554 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a110 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 2577 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a111 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 2600 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a112 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a112\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 2623 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a113 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a113\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 2646 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a114 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a114\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 2669 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a115 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a115\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 2692 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a116 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a116\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 2715 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a117 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a117\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 2738 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a118 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 2761 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a119 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a119\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 2784 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a120 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a120\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 2807 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a121 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a121\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 2830 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a122 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a122\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 2853 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a123 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a123\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 2876 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a124 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a124\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 2899 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a125 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a125\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 2922 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a126 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a126\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 2945 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a127 " "Synthesized away node \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a127\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 2968 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } } { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474422750 "|Memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a127"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1549474422750 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1549474422750 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "38 " "38 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1549474423374 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1549474423750 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549474423750 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "22 " "Design contains 22 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Bus\[0\] " "No output dependent on input pin \"Bus\[0\]\"" {  } { { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474423922 "|Memory|Bus[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Bus\[1\] " "No output dependent on input pin \"Bus\[1\]\"" {  } { { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474423922 "|Memory|Bus[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Bus\[2\] " "No output dependent on input pin \"Bus\[2\]\"" {  } { { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474423922 "|Memory|Bus[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Bus\[3\] " "No output dependent on input pin \"Bus\[3\]\"" {  } { { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474423922 "|Memory|Bus[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Bus\[4\] " "No output dependent on input pin \"Bus\[4\]\"" {  } { { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474423922 "|Memory|Bus[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Bus\[5\] " "No output dependent on input pin \"Bus\[5\]\"" {  } { { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474423922 "|Memory|Bus[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Bus\[6\] " "No output dependent on input pin \"Bus\[6\]\"" {  } { { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474423922 "|Memory|Bus[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Bus\[7\] " "No output dependent on input pin \"Bus\[7\]\"" {  } { { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474423922 "|Memory|Bus[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Bus\[8\] " "No output dependent on input pin \"Bus\[8\]\"" {  } { { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474423922 "|Memory|Bus[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Bus\[9\] " "No output dependent on input pin \"Bus\[9\]\"" {  } { { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474423922 "|Memory|Bus[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Bus\[10\] " "No output dependent on input pin \"Bus\[10\]\"" {  } { { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474423922 "|Memory|Bus[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Bus\[11\] " "No output dependent on input pin \"Bus\[11\]\"" {  } { { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474423922 "|Memory|Bus[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Bus\[12\] " "No output dependent on input pin \"Bus\[12\]\"" {  } { { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474423922 "|Memory|Bus[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Bus\[13\] " "No output dependent on input pin \"Bus\[13\]\"" {  } { { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474423922 "|Memory|Bus[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Bus\[14\] " "No output dependent on input pin \"Bus\[14\]\"" {  } { { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474423922 "|Memory|Bus[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Bus\[15\] " "No output dependent on input pin \"Bus\[15\]\"" {  } { { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474423922 "|Memory|Bus[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ldMAR " "No output dependent on input pin \"ldMAR\"" {  } { { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474423922 "|Memory|ldMAR"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ldMDR " "No output dependent on input pin \"ldMDR\"" {  } { { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474423922 "|Memory|ldMDR"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memWE " "No output dependent on input pin \"memWE\"" {  } { { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474423922 "|Memory|memWE"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "selMDR " "No output dependent on input pin \"selMDR\"" {  } { { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474423922 "|Memory|selMDR"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474423922 "|Memory|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1549474423922 "|Memory|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1549474423922 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "22 " "Implemented 22 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1549474423922 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1549474423922 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1549474423922 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 155 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 155 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4776 " "Peak virtual memory: 4776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1549474423983 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 06 12:33:43 2019 " "Processing ended: Wed Feb 06 12:33:43 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1549474423983 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1549474423983 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1549474423983 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1549474423983 ""}
