<stg><name>add_patch6</name>


<trans_list>

<trans id="534" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln284" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="620" from="1" to="75">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln284" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="536" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="537" from="2" to="73">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="539" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="632" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="633" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="634" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="635" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="636" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="637" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="638" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="639" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="640" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="641" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="642" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="643" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="644" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="645" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="646" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="647" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="648" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="649" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="650" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="651" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="652" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="653" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="654" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="655" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="656" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="657" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="658" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="659" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="660" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="661" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="662" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="663" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="664" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="665" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="666" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="667" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="668" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="669" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="670" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="671" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="672" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="673" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="674" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="675" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="676" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="677" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="678" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="679" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="680" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="681" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="682" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="683" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="684" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="685" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="686" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="687" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="688" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="689" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="690" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="691" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="692" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="693" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="694" from="66" to="67">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316_1" val="1"/>
<literal name="icmp_ln874_4" val="0"/>
</and_exp><and_exp><literal name="icmp_ln316_1" val="1"/>
<literal name="icmp_ln874" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="695" from="66" to="74">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="696" from="66" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316_1" val="1"/>
<literal name="icmp_ln874" val="1"/>
<literal name="icmp_ln874_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="608" from="67" to="73">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln329" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="609" from="67" to="68">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln329" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="699" from="68" to="70">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="700" from="68" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="698" from="69" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="614" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="703" from="71" to="73">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="704" from="71" to="72">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="702" from="72" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="619" from="74" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="707" from="75" to="77">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="708" from="75" to="76">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="706" from="76" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="625" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="711" from="78" to="80">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="712" from="78" to="79">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="710" from="79" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="630" from="80" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0 %n_patches_read_5 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %n_patches_read

]]></Node>
<StgValue><ssdm name="n_patches_read_5"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1 %wp_superpoints_addr = getelementptr i32 %wp_superpoints, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="wp_superpoints_addr"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2 %wp_superpoints_addr_5 = getelementptr i32 %wp_superpoints, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="wp_superpoints_addr_5"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3 %wp_superpoints1_addr = getelementptr i32 %wp_superpoints1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="wp_superpoints1_addr"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4 %wp_superpoints1_addr_5 = getelementptr i32 %wp_superpoints1, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="wp_superpoints1_addr_5"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5 %wp_superpoints2_addr = getelementptr i32 %wp_superpoints2, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="wp_superpoints2_addr"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6 %wp_superpoints2_addr_5 = getelementptr i32 %wp_superpoints2, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="wp_superpoints2_addr_5"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7 %wp_superpoints3_addr = getelementptr i32 %wp_superpoints3, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="wp_superpoints3_addr"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8 %wp_superpoints3_addr_5 = getelementptr i32 %wp_superpoints3, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="wp_superpoints3_addr_5"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9 %wp_superpoints4_addr = getelementptr i32 %wp_superpoints4, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="wp_superpoints4_addr"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10 %wp_superpoints4_addr_5 = getelementptr i32 %wp_superpoints4, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="wp_superpoints4_addr_5"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="6" op_0_bw="8">
<![CDATA[
:11 %empty = trunc i8 %n_patches_read_5

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints, void @empty_14, i32 0, i32 0, void @empty_12, i32 4294967295, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="9" op_0_bw="8">
<![CDATA[
:13 %zext_ln284 = zext i8 %n_patches_read_5

]]></Node>
<StgValue><ssdm name="zext_ln284"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:14 %icmp_ln284 = icmp_eq  i8 %n_patches_read_5, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln284"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:15 %br_ln284 = br i1 %icmp_ln284, void, void %.preheader2.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln284"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0 %sub = add i9 %zext_ln284, i9 511

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="5" op_0_bw="9">
<![CDATA[
:1 %empty_137 = trunc i9 %sub

]]></Node>
<StgValue><ssdm name="empty_137"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="12" op_0_bw="12" op_1_bw="5" op_2_bw="7">
<![CDATA[
:3 %tmp_174_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i7, i5 %empty_137, i7 0

]]></Node>
<StgValue><ssdm name="tmp_174_cast"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="12" op_0_bw="12" op_1_bw="9" op_2_bw="3">
<![CDATA[
:4 %tmp_55 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %sub, i3 0

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:5 %empty_138 = sub i12 %tmp_174_cast, i12 %tmp_55

]]></Node>
<StgValue><ssdm name="empty_138"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:6 %empty_139 = add i12 %empty_138, i12 102

]]></Node>
<StgValue><ssdm name="empty_139"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="12">
<![CDATA[
:7 %p_cast = zext i12 %empty_139

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8 %patches_parameters_addr = getelementptr i32 %patches_parameters, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="patches_parameters_addr"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="12">
<![CDATA[
:9 %patches_parameters_load = load i12 %patches_parameters_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_load"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln284" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.preheader.preheader:0 %br_ln287 = br void %.preheader2.preheader

]]></Node>
<StgValue><ssdm name="br_ln287"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="16" op_1_bw="9" op_2_bw="7">
<![CDATA[
:2 %tmp_54 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %sub, i7 0

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="12">
<![CDATA[
:9 %patches_parameters_load = load i12 %patches_parameters_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_load"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10 %icmp_ln316 = icmp_sgt  i32 %patches_parameters_load, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln316"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:11 %br_ln316 = br i1 %icmp_ln316, void %.loopexit, void %.lr.ph.preheader

]]></Node>
<StgValue><ssdm name="br_ln316"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="5">
<![CDATA[
.lr.ph.preheader:3 %wp_superpoints_load = load i5 %wp_superpoints_addr

]]></Node>
<StgValue><ssdm name="wp_superpoints_load"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="5">
<![CDATA[
.lr.ph.preheader:4 %wp_superpoints1_load = load i5 %wp_superpoints1_addr

]]></Node>
<StgValue><ssdm name="wp_superpoints1_load"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="5">
<![CDATA[
.lr.ph.preheader:5 %wp_superpoints2_load = load i5 %wp_superpoints2_addr

]]></Node>
<StgValue><ssdm name="wp_superpoints2_load"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="5">
<![CDATA[
.lr.ph.preheader:6 %wp_superpoints3_load = load i5 %wp_superpoints3_addr

]]></Node>
<StgValue><ssdm name="wp_superpoints3_load"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="5">
<![CDATA[
.lr.ph.preheader:7 %wp_superpoints4_load = load i5 %wp_superpoints4_addr

]]></Node>
<StgValue><ssdm name="wp_superpoints4_load"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="5">
<![CDATA[
.lr.ph.preheader:8 %wp_superpoints_load_2 = load i5 %wp_superpoints_addr_5

]]></Node>
<StgValue><ssdm name="wp_superpoints_load_2"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="5">
<![CDATA[
.lr.ph.preheader:9 %wp_superpoints1_load_4 = load i5 %wp_superpoints1_addr_5

]]></Node>
<StgValue><ssdm name="wp_superpoints1_load_4"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="5">
<![CDATA[
.lr.ph.preheader:10 %wp_superpoints2_load_4 = load i5 %wp_superpoints2_addr_5

]]></Node>
<StgValue><ssdm name="wp_superpoints2_load_4"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="5">
<![CDATA[
.lr.ph.preheader:11 %wp_superpoints3_load_4 = load i5 %wp_superpoints3_addr_5

]]></Node>
<StgValue><ssdm name="wp_superpoints3_load_4"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="5">
<![CDATA[
.lr.ph.preheader:12 %wp_superpoints4_load_4 = load i5 %wp_superpoints4_addr_5

]]></Node>
<StgValue><ssdm name="wp_superpoints4_load_4"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="18" op_0_bw="18" op_1_bw="9" op_2_bw="9">
<![CDATA[
.lr.ph.preheader:0 %shl_ln318_1 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i9.i9, i9 %sub, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln318_1"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="19" op_0_bw="18">
<![CDATA[
.lr.ph.preheader:1 %sext_ln318 = sext i18 %shl_ln318_1

]]></Node>
<StgValue><ssdm name="sext_ln318"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="17" op_0_bw="16">
<![CDATA[
.lr.ph.preheader:2 %sext_ln316 = sext i16 %tmp_54

]]></Node>
<StgValue><ssdm name="sext_ln316"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="5">
<![CDATA[
.lr.ph.preheader:3 %wp_superpoints_load = load i5 %wp_superpoints_addr

]]></Node>
<StgValue><ssdm name="wp_superpoints_load"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="5">
<![CDATA[
.lr.ph.preheader:4 %wp_superpoints1_load = load i5 %wp_superpoints1_addr

]]></Node>
<StgValue><ssdm name="wp_superpoints1_load"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="5">
<![CDATA[
.lr.ph.preheader:5 %wp_superpoints2_load = load i5 %wp_superpoints2_addr

]]></Node>
<StgValue><ssdm name="wp_superpoints2_load"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="5">
<![CDATA[
.lr.ph.preheader:6 %wp_superpoints3_load = load i5 %wp_superpoints3_addr

]]></Node>
<StgValue><ssdm name="wp_superpoints3_load"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="5">
<![CDATA[
.lr.ph.preheader:7 %wp_superpoints4_load = load i5 %wp_superpoints4_addr

]]></Node>
<StgValue><ssdm name="wp_superpoints4_load"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="5">
<![CDATA[
.lr.ph.preheader:8 %wp_superpoints_load_2 = load i5 %wp_superpoints_addr_5

]]></Node>
<StgValue><ssdm name="wp_superpoints_load_2"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="5">
<![CDATA[
.lr.ph.preheader:9 %wp_superpoints1_load_4 = load i5 %wp_superpoints1_addr_5

]]></Node>
<StgValue><ssdm name="wp_superpoints1_load_4"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="5">
<![CDATA[
.lr.ph.preheader:10 %wp_superpoints2_load_4 = load i5 %wp_superpoints2_addr_5

]]></Node>
<StgValue><ssdm name="wp_superpoints2_load_4"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="5">
<![CDATA[
.lr.ph.preheader:11 %wp_superpoints3_load_4 = load i5 %wp_superpoints3_addr_5

]]></Node>
<StgValue><ssdm name="wp_superpoints3_load_4"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="5">
<![CDATA[
.lr.ph.preheader:12 %wp_superpoints4_load_4 = load i5 %wp_superpoints4_addr_5

]]></Node>
<StgValue><ssdm name="wp_superpoints4_load_4"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph.preheader:13 %br_ln316 = br void %.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln316"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="135" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.lr.ph:0 %i_018 = phi i8 %i, void, i8 0, void %.lr.ph.preheader

]]></Node>
<StgValue><ssdm name="i_018"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.lr.ph:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="8">
<![CDATA[
.lr.ph:2 %zext_ln316 = zext i8 %i_018

]]></Node>
<StgValue><ssdm name="zext_ln316"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3 %icmp_ln316_1 = icmp_slt  i32 %zext_ln316, i32 %patches_parameters_load

]]></Node>
<StgValue><ssdm name="icmp_ln316_1"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.lr.ph:4 %i = add i8 %i_018, i8 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph:5 %br_ln316 = br i1 %icmp_ln316_1, void %.loopexit.loopexit, void %.split28

]]></Node>
<StgValue><ssdm name="br_ln316"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
.split28:1 %shl_ln = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %i_018, i7 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="17" op_0_bw="15">
<![CDATA[
.split28:2 %zext_ln318 = zext i15 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln318"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.split28:3 %add_ln318_1 = add i17 %sext_ln316, i17 %zext_ln318

]]></Node>
<StgValue><ssdm name="add_ln318_1"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="19" op_0_bw="17">
<![CDATA[
.split28:4 %sext_ln318_1 = sext i17 %add_ln318_1

]]></Node>
<StgValue><ssdm name="sext_ln318_1"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.split28:5 %add_ln318 = add i19 %sext_ln318_1, i19 %sext_ln318

]]></Node>
<StgValue><ssdm name="add_ln318"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="19">
<![CDATA[
.split28:6 %sext_ln318_2 = sext i19 %add_ln318

]]></Node>
<StgValue><ssdm name="sext_ln318_2"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="129" op_0_bw="64">
<![CDATA[
.split28:7 %zext_ln318_1 = zext i64 %sext_ln318_2

]]></Node>
<StgValue><ssdm name="zext_ln318_1"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="129" op_0_bw="129" op_1_bw="129">
<![CDATA[
.split28:8 %mul_ln318 = mul i129 %zext_ln318_1, i129 29514790517935282586

]]></Node>
<StgValue><ssdm name="mul_ln318"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="55" op_0_bw="55" op_1_bw="129" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split28:9 %tmp_93 = partselect i55 @_ssdm_op_PartSelect.i55.i129.i32.i32, i129 %mul_ln318, i32 74, i32 128

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="12" op_0_bw="12" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split28:14 %trunc_ln = partselect i12 @_ssdm_op_PartSelect.i12.i19.i32.i32, i19 %add_ln318, i32 7, i32 18

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="57" op_0_bw="12">
<![CDATA[
.split28:15 %sext_ln318_3 = sext i12 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln318_3"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="61" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split28:16 %urem_ln318 = urem i57 %sext_ln318_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln318"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="3" op_0_bw="8">
<![CDATA[
.split28:23 %trunc_ln874 = trunc i8 %i_018

]]></Node>
<StgValue><ssdm name="trunc_ln874"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
.split28:24 %tmp = mux i32 @_ssdm_op_Mux.ap_auto.5i32.i3, i32 %wp_superpoints_load, i32 %wp_superpoints1_load, i32 %wp_superpoints2_load, i32 %wp_superpoints3_load, i32 %wp_superpoints4_load, i3 %trunc_ln874

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="155" st_id="5" stage="60" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split28:16 %urem_ln318 = urem i57 %sext_ln318_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln318"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="156" st_id="6" stage="59" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split28:16 %urem_ln318 = urem i57 %sext_ln318_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln318"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="157" st_id="7" stage="58" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split28:16 %urem_ln318 = urem i57 %sext_ln318_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln318"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="158" st_id="8" stage="57" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split28:16 %urem_ln318 = urem i57 %sext_ln318_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln318"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="159" st_id="9" stage="56" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split28:16 %urem_ln318 = urem i57 %sext_ln318_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln318"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="160" st_id="10" stage="55" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split28:16 %urem_ln318 = urem i57 %sext_ln318_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln318"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="161" st_id="11" stage="54" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split28:16 %urem_ln318 = urem i57 %sext_ln318_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln318"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="162" st_id="12" stage="53" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split28:16 %urem_ln318 = urem i57 %sext_ln318_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln318"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="163" st_id="13" stage="52" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split28:16 %urem_ln318 = urem i57 %sext_ln318_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln318"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="164" st_id="14" stage="51" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split28:16 %urem_ln318 = urem i57 %sext_ln318_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln318"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="165" st_id="15" stage="50" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split28:16 %urem_ln318 = urem i57 %sext_ln318_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln318"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="166" st_id="16" stage="49" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split28:16 %urem_ln318 = urem i57 %sext_ln318_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln318"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="167" st_id="17" stage="48" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split28:16 %urem_ln318 = urem i57 %sext_ln318_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln318"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="168" st_id="18" stage="47" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split28:16 %urem_ln318 = urem i57 %sext_ln318_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln318"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="169" st_id="19" stage="46" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split28:16 %urem_ln318 = urem i57 %sext_ln318_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln318"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="170" st_id="20" stage="45" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split28:16 %urem_ln318 = urem i57 %sext_ln318_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln318"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="171" st_id="21" stage="44" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split28:16 %urem_ln318 = urem i57 %sext_ln318_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln318"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="172" st_id="22" stage="43" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split28:16 %urem_ln318 = urem i57 %sext_ln318_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln318"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="173" st_id="23" stage="42" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split28:16 %urem_ln318 = urem i57 %sext_ln318_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln318"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="174" st_id="24" stage="41" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split28:16 %urem_ln318 = urem i57 %sext_ln318_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln318"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="175" st_id="25" stage="40" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split28:16 %urem_ln318 = urem i57 %sext_ln318_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln318"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="176" st_id="26" stage="39" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split28:16 %urem_ln318 = urem i57 %sext_ln318_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln318"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="177" st_id="27" stage="38" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split28:16 %urem_ln318 = urem i57 %sext_ln318_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln318"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="178" st_id="28" stage="37" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split28:16 %urem_ln318 = urem i57 %sext_ln318_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln318"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="179" st_id="29" stage="36" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split28:16 %urem_ln318 = urem i57 %sext_ln318_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln318"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="180" st_id="30" stage="35" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split28:16 %urem_ln318 = urem i57 %sext_ln318_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln318"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="181" st_id="31" stage="34" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split28:16 %urem_ln318 = urem i57 %sext_ln318_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln318"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="182" st_id="32" stage="33" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split28:16 %urem_ln318 = urem i57 %sext_ln318_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln318"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="183" st_id="33" stage="32" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split28:16 %urem_ln318 = urem i57 %sext_ln318_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln318"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="184" st_id="34" stage="31" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split28:16 %urem_ln318 = urem i57 %sext_ln318_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln318"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="185" st_id="35" stage="30" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split28:16 %urem_ln318 = urem i57 %sext_ln318_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln318"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="186" st_id="36" stage="29" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split28:16 %urem_ln318 = urem i57 %sext_ln318_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln318"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="187" st_id="37" stage="28" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split28:16 %urem_ln318 = urem i57 %sext_ln318_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln318"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="188" st_id="38" stage="27" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split28:16 %urem_ln318 = urem i57 %sext_ln318_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln318"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="189" st_id="39" stage="26" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split28:16 %urem_ln318 = urem i57 %sext_ln318_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln318"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="190" st_id="40" stage="25" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split28:16 %urem_ln318 = urem i57 %sext_ln318_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln318"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="191" st_id="41" stage="24" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split28:16 %urem_ln318 = urem i57 %sext_ln318_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln318"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="192" st_id="42" stage="23" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split28:16 %urem_ln318 = urem i57 %sext_ln318_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln318"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="193" st_id="43" stage="22" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split28:16 %urem_ln318 = urem i57 %sext_ln318_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln318"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="194" st_id="44" stage="21" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split28:16 %urem_ln318 = urem i57 %sext_ln318_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln318"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="195" st_id="45" stage="20" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split28:16 %urem_ln318 = urem i57 %sext_ln318_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln318"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="196" st_id="46" stage="19" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split28:16 %urem_ln318 = urem i57 %sext_ln318_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln318"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="197" st_id="47" stage="18" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split28:16 %urem_ln318 = urem i57 %sext_ln318_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln318"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="198" st_id="48" stage="17" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split28:16 %urem_ln318 = urem i57 %sext_ln318_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln318"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="199" st_id="49" stage="16" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split28:16 %urem_ln318 = urem i57 %sext_ln318_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln318"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="200" st_id="50" stage="15" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split28:16 %urem_ln318 = urem i57 %sext_ln318_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln318"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="201" st_id="51" stage="14" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split28:16 %urem_ln318 = urem i57 %sext_ln318_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln318"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="202" st_id="52" stage="13" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split28:16 %urem_ln318 = urem i57 %sext_ln318_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln318"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="203" st_id="53" stage="12" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split28:16 %urem_ln318 = urem i57 %sext_ln318_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln318"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="204" st_id="54" stage="11" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split28:16 %urem_ln318 = urem i57 %sext_ln318_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln318"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="205" st_id="55" stage="10" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split28:16 %urem_ln318 = urem i57 %sext_ln318_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln318"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="206" st_id="56" stage="9" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split28:16 %urem_ln318 = urem i57 %sext_ln318_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln318"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="207" st_id="57" stage="8" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split28:16 %urem_ln318 = urem i57 %sext_ln318_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln318"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="208" st_id="58" stage="7" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split28:16 %urem_ln318 = urem i57 %sext_ln318_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln318"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="209" st_id="59" stage="6" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split28:16 %urem_ln318 = urem i57 %sext_ln318_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln318"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="210" st_id="60" stage="5" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split28:16 %urem_ln318 = urem i57 %sext_ln318_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln318"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="211" st_id="61" stage="4" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split28:16 %urem_ln318 = urem i57 %sext_ln318_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln318"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="212" st_id="62" stage="3" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split28:16 %urem_ln318 = urem i57 %sext_ln318_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln318"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="213" st_id="63" stage="2" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split28:16 %urem_ln318 = urem i57 %sext_ln318_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln318"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="214" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="60" op_0_bw="55">
<![CDATA[
.split28:10 %zext_ln318_2 = zext i55 %tmp_93

]]></Node>
<StgValue><ssdm name="zext_ln318_2"/></StgValue>
</operation>

<operation id="215" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="57" op_0_bw="57" op_1_bw="55" op_2_bw="2">
<![CDATA[
.split28:11 %tmp_94 = bitconcatenate i57 @_ssdm_op_BitConcatenate.i57.i55.i2, i55 %tmp_93, i2 0

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="216" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="60" op_0_bw="57">
<![CDATA[
.split28:12 %zext_ln318_3 = zext i57 %tmp_94

]]></Node>
<StgValue><ssdm name="zext_ln318_3"/></StgValue>
</operation>

<operation id="217" st_id="64" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
.split28:13 %add_ln318_2 = add i60 %zext_ln318_3, i60 %zext_ln318_2

]]></Node>
<StgValue><ssdm name="add_ln318_2"/></StgValue>
</operation>

<operation id="218" st_id="64" stage="1" lat="61">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.split28:16 %urem_ln318 = urem i57 %sext_ln318_3, i57 5

]]></Node>
<StgValue><ssdm name="urem_ln318"/></StgValue>
</operation>

<operation id="219" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="60" op_0_bw="57">
<![CDATA[
.split28:17 %zext_ln318_4 = zext i57 %urem_ln318

]]></Node>
<StgValue><ssdm name="zext_ln318_4"/></StgValue>
</operation>

<operation id="220" st_id="64" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
.split28:18 %add_ln318_3 = add i60 %add_ln318_2, i60 %zext_ln318_4

]]></Node>
<StgValue><ssdm name="add_ln318_3"/></StgValue>
</operation>

<operation id="221" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="64" op_1_bw="60" op_2_bw="4">
<![CDATA[
.split28:19 %tmp_59 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i60.i4, i60 %add_ln318_3, i4 0

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="222" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split28:20 %patches_superpoints_addr = getelementptr i64 %patches_superpoints, i64 0, i64 %tmp_59

]]></Node>
<StgValue><ssdm name="patches_superpoints_addr"/></StgValue>
</operation>

<operation id="223" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="12">
<![CDATA[
.split28:21 %packedCoordinates_V = load i12 %patches_superpoints_addr

]]></Node>
<StgValue><ssdm name="packedCoordinates_V"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="224" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split28:0 %specloopname_ln316 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln316"/></StgValue>
</operation>

<operation id="225" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="12">
<![CDATA[
.split28:21 %packedCoordinates_V = load i12 %patches_superpoints_addr

]]></Node>
<StgValue><ssdm name="packedCoordinates_V"/></StgValue>
</operation>

<operation id="226" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="64">
<![CDATA[
.split28:22 %trunc_ln69 = trunc i64 %packedCoordinates_V

]]></Node>
<StgValue><ssdm name="trunc_ln69"/></StgValue>
</operation>

<operation id="227" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split28:25 %icmp_ln874 = icmp_eq  i32 %trunc_ln69, i32 %tmp

]]></Node>
<StgValue><ssdm name="icmp_ln874"/></StgValue>
</operation>

<operation id="228" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split28:26 %br_ln318 = br i1 %icmp_ln874, void %.critedge, void

]]></Node>
<StgValue><ssdm name="br_ln318"/></StgValue>
</operation>

<operation id="229" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316_1" val="1"/>
<literal name="icmp_ln874" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:0 %or_ln319 = or i19 %add_ln318, i19 120

]]></Node>
<StgValue><ssdm name="or_ln319"/></StgValue>
</operation>

<operation id="230" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316_1" val="1"/>
<literal name="icmp_ln874" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="19">
<![CDATA[
:1 %sext_ln319 = sext i19 %or_ln319

]]></Node>
<StgValue><ssdm name="sext_ln319"/></StgValue>
</operation>

<operation id="231" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316_1" val="1"/>
<literal name="icmp_ln874" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="129" op_0_bw="64">
<![CDATA[
:2 %zext_ln319 = zext i64 %sext_ln319

]]></Node>
<StgValue><ssdm name="zext_ln319"/></StgValue>
</operation>

<operation id="232" st_id="65" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316_1" val="1"/>
<literal name="icmp_ln874" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="129" op_0_bw="129" op_1_bw="129">
<![CDATA[
:3 %mul_ln319 = mul i129 %zext_ln319, i129 29514790517935282586

]]></Node>
<StgValue><ssdm name="mul_ln319"/></StgValue>
</operation>

<operation id="233" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316_1" val="1"/>
<literal name="icmp_ln874" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="8" op_1_bw="129" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4 %udiv_ln3_cast = partselect i8 @_ssdm_op_PartSelect.i8.i129.i32.i32, i129 %mul_ln319, i32 74, i32 81

]]></Node>
<StgValue><ssdm name="udiv_ln3_cast"/></StgValue>
</operation>

<operation id="234" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316_1" val="1"/>
<literal name="icmp_ln874" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="6" op_0_bw="6" op_1_bw="129" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5 %tmp_98 = partselect i6 @_ssdm_op_PartSelect.i6.i129.i32.i32, i129 %mul_ln319, i32 74, i32 79

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="235" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316_1" val="1"/>
<literal name="icmp_ln874" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
:6 %p_shl7_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %tmp_98, i2 0

]]></Node>
<StgValue><ssdm name="p_shl7_cast"/></StgValue>
</operation>

<operation id="236" st_id="65" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316_1" val="1"/>
<literal name="icmp_ln874" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7 %add_ln319 = add i8 %p_shl7_cast, i8 %udiv_ln3_cast

]]></Node>
<StgValue><ssdm name="add_ln319"/></StgValue>
</operation>

<operation id="237" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316_1" val="1"/>
<literal name="icmp_ln874" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="57">
<![CDATA[
:8 %trunc_ln319 = trunc i57 %urem_ln318

]]></Node>
<StgValue><ssdm name="trunc_ln319"/></StgValue>
</operation>

<operation id="238" st_id="65" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316_1" val="1"/>
<literal name="icmp_ln874" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:9 %add_ln319_1 = add i8 %add_ln319, i8 %trunc_ln319

]]></Node>
<StgValue><ssdm name="add_ln319_1"/></StgValue>
</operation>

<operation id="239" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316_1" val="1"/>
<literal name="icmp_ln874" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:10 %tmp_189_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %add_ln319_1, i4 0

]]></Node>
<StgValue><ssdm name="tmp_189_cast"/></StgValue>
</operation>

<operation id="240" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316_1" val="1"/>
<literal name="icmp_ln874" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:11 %or_ln319_1 = or i12 %tmp_189_cast, i12 15

]]></Node>
<StgValue><ssdm name="or_ln319_1"/></StgValue>
</operation>

<operation id="241" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316_1" val="1"/>
<literal name="icmp_ln874" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="12">
<![CDATA[
:12 %zext_ln319_1 = zext i12 %or_ln319_1

]]></Node>
<StgValue><ssdm name="zext_ln319_1"/></StgValue>
</operation>

<operation id="242" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316_1" val="1"/>
<literal name="icmp_ln874" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13 %patches_superpoints_addr_6 = getelementptr i64 %patches_superpoints, i64 0, i64 %zext_ln319_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_addr_6"/></StgValue>
</operation>

<operation id="243" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316_1" val="1"/>
<literal name="icmp_ln874" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="12">
<![CDATA[
:14 %packedCoordinates_V_6 = load i12 %patches_superpoints_addr_6

]]></Node>
<StgValue><ssdm name="packedCoordinates_V_6"/></StgValue>
</operation>

<operation id="244" st_id="65" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316_1" val="1"/>
<literal name="icmp_ln874" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
:16 %tmp_35 = mux i32 @_ssdm_op_Mux.ap_auto.5i32.i3, i32 %wp_superpoints_load_2, i32 %wp_superpoints1_load_4, i32 %wp_superpoints2_load_4, i32 %wp_superpoints3_load_4, i32 %wp_superpoints4_load_4, i3 %trunc_ln874

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="245" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316_1" val="1"/>
<literal name="icmp_ln874" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="12">
<![CDATA[
:14 %packedCoordinates_V_6 = load i12 %patches_superpoints_addr_6

]]></Node>
<StgValue><ssdm name="packedCoordinates_V_6"/></StgValue>
</operation>

<operation id="246" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316_1" val="1"/>
<literal name="icmp_ln874" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="64">
<![CDATA[
:15 %trunc_ln69_4 = trunc i64 %packedCoordinates_V_6

]]></Node>
<StgValue><ssdm name="trunc_ln69_4"/></StgValue>
</operation>

<operation id="247" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316_1" val="1"/>
<literal name="icmp_ln874" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17 %icmp_ln874_4 = icmp_eq  i32 %trunc_ln69_4, i32 %tmp_35

]]></Node>
<StgValue><ssdm name="icmp_ln874_4"/></StgValue>
</operation>

<operation id="248" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316_1" val="1"/>
<literal name="icmp_ln874" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:18 %br_ln318 = br i1 %icmp_ln874_4, void %.critedge, void

]]></Node>
<StgValue><ssdm name="br_ln318"/></StgValue>
</operation>

<operation id="249" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316_1" val="1"/>
<literal name="icmp_ln874" val="1"/>
<literal name="icmp_ln874_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void %.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="250" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.critedge:0 %tmp_99 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %n_patches_read_5, i32 5, i32 7

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="251" st_id="67" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge:1 %icmp_ln329 = icmp_eq  i3 %tmp_99, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln329"/></StgValue>
</operation>

<operation id="252" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.critedge:2 %br_ln329 = br i1 %icmp_ln329, void %.loopexit, void

]]></Node>
<StgValue><ssdm name="br_ln329"/></StgValue>
</operation>

<operation id="253" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln329" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="11" op_0_bw="8">
<![CDATA[
:0 %zext_ln335 = zext i8 %n_patches_read_5

]]></Node>
<StgValue><ssdm name="zext_ln335"/></StgValue>
</operation>

<operation id="254" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln329" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
:1 %tmp_61 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %n_patches_read_5, i2 0

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="255" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln329" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="11" op_0_bw="10">
<![CDATA[
:2 %zext_ln335_2 = zext i10 %tmp_61

]]></Node>
<StgValue><ssdm name="zext_ln335_2"/></StgValue>
</operation>

<operation id="256" st_id="67" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln329" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:3 %add_ln335 = add i11 %zext_ln335_2, i11 %zext_ln335

]]></Node>
<StgValue><ssdm name="add_ln335"/></StgValue>
</operation>

<operation id="257" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln329" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0">
<![CDATA[
:4 %br_ln331 = br void

]]></Node>
<StgValue><ssdm name="br_ln331"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="258" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten29 = phi i7 0, void, i7 %add_ln331_1, void %.split26

]]></Node>
<StgValue><ssdm name="indvar_flatten29"/></StgValue>
</operation>

<operation id="259" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:1 %a_5 = phi i3 0, void, i3 %select_ln331_1, void %.split26

]]></Node>
<StgValue><ssdm name="a_5"/></StgValue>
</operation>

<operation id="260" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:2 %b_9 = phi i5 0, void, i5 %add_ln333, void %.split26

]]></Node>
<StgValue><ssdm name="b_9"/></StgValue>
</operation>

<operation id="261" st_id="68" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3 %add_ln331_1 = add i7 %indvar_flatten29, i7 1

]]></Node>
<StgValue><ssdm name="add_ln331_1"/></StgValue>
</operation>

<operation id="262" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:4 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="263" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5 %icmp_ln331 = icmp_eq  i7 %indvar_flatten29, i7 80

]]></Node>
<StgValue><ssdm name="icmp_ln331"/></StgValue>
</operation>

<operation id="264" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln331 = br i1 %icmp_ln331, void %.split26, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln331"/></StgValue>
</operation>

<operation id="265" st_id="68" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split26:0 %add_ln331 = add i3 %a_5, i3 1

]]></Node>
<StgValue><ssdm name="add_ln331"/></StgValue>
</operation>

<operation id="266" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split26:3 %icmp_ln333 = icmp_eq  i5 %b_9, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln333"/></StgValue>
</operation>

<operation id="267" st_id="68" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split26:4 %select_ln331 = select i1 %icmp_ln333, i5 0, i5 %b_9

]]></Node>
<StgValue><ssdm name="select_ln331"/></StgValue>
</operation>

<operation id="268" st_id="68" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.split26:5 %select_ln331_1 = select i1 %icmp_ln333, i3 %add_ln331, i3 %a_5

]]></Node>
<StgValue><ssdm name="select_ln331_1"/></StgValue>
</operation>

<operation id="269" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.split26:15 %tmp_62 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %select_ln331, i1 0

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="270" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="6">
<![CDATA[
.split26:16 %zext_ln335_1 = zext i6 %tmp_62

]]></Node>
<StgValue><ssdm name="zext_ln335_1"/></StgValue>
</operation>

<operation id="271" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split26:17 %wp_superpoints_addr_6 = getelementptr i32 %wp_superpoints, i64 0, i64 %zext_ln335_1

]]></Node>
<StgValue><ssdm name="wp_superpoints_addr_6"/></StgValue>
</operation>

<operation id="272" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split26:18 %or_ln335 = or i6 %tmp_62, i6 1

]]></Node>
<StgValue><ssdm name="or_ln335"/></StgValue>
</operation>

<operation id="273" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
.split26:19 %tmp_63 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58 0, i6 %or_ln335

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="274" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split26:20 %wp_superpoints_addr_7 = getelementptr i32 %wp_superpoints, i64 0, i64 %tmp_63

]]></Node>
<StgValue><ssdm name="wp_superpoints_addr_7"/></StgValue>
</operation>

<operation id="275" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split26:21 %wp_superpoints1_addr_6 = getelementptr i32 %wp_superpoints1, i64 0, i64 %zext_ln335_1

]]></Node>
<StgValue><ssdm name="wp_superpoints1_addr_6"/></StgValue>
</operation>

<operation id="276" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split26:22 %wp_superpoints1_addr_7 = getelementptr i32 %wp_superpoints1, i64 0, i64 %tmp_63

]]></Node>
<StgValue><ssdm name="wp_superpoints1_addr_7"/></StgValue>
</operation>

<operation id="277" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split26:23 %wp_superpoints2_addr_6 = getelementptr i32 %wp_superpoints2, i64 0, i64 %zext_ln335_1

]]></Node>
<StgValue><ssdm name="wp_superpoints2_addr_6"/></StgValue>
</operation>

<operation id="278" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split26:24 %wp_superpoints2_addr_7 = getelementptr i32 %wp_superpoints2, i64 0, i64 %tmp_63

]]></Node>
<StgValue><ssdm name="wp_superpoints2_addr_7"/></StgValue>
</operation>

<operation id="279" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split26:25 %wp_superpoints3_addr_6 = getelementptr i32 %wp_superpoints3, i64 0, i64 %zext_ln335_1

]]></Node>
<StgValue><ssdm name="wp_superpoints3_addr_6"/></StgValue>
</operation>

<operation id="280" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split26:26 %wp_superpoints3_addr_7 = getelementptr i32 %wp_superpoints3, i64 0, i64 %tmp_63

]]></Node>
<StgValue><ssdm name="wp_superpoints3_addr_7"/></StgValue>
</operation>

<operation id="281" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split26:27 %wp_superpoints4_addr_6 = getelementptr i32 %wp_superpoints4, i64 0, i64 %zext_ln335_1

]]></Node>
<StgValue><ssdm name="wp_superpoints4_addr_6"/></StgValue>
</operation>

<operation id="282" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split26:28 %wp_superpoints4_addr_7 = getelementptr i32 %wp_superpoints4, i64 0, i64 %tmp_63

]]></Node>
<StgValue><ssdm name="wp_superpoints4_addr_7"/></StgValue>
</operation>

<operation id="283" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="5">
<![CDATA[
.split26:30 %wp_superpoints_load_5 = load i5 %wp_superpoints_addr_6

]]></Node>
<StgValue><ssdm name="wp_superpoints_load_5"/></StgValue>
</operation>

<operation id="284" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="5">
<![CDATA[
.split26:31 %wp_superpoints1_load_5 = load i5 %wp_superpoints1_addr_6

]]></Node>
<StgValue><ssdm name="wp_superpoints1_load_5"/></StgValue>
</operation>

<operation id="285" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="5">
<![CDATA[
.split26:32 %wp_superpoints2_load_5 = load i5 %wp_superpoints2_addr_6

]]></Node>
<StgValue><ssdm name="wp_superpoints2_load_5"/></StgValue>
</operation>

<operation id="286" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="5">
<![CDATA[
.split26:33 %wp_superpoints3_load_5 = load i5 %wp_superpoints3_addr_6

]]></Node>
<StgValue><ssdm name="wp_superpoints3_load_5"/></StgValue>
</operation>

<operation id="287" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="5">
<![CDATA[
.split26:34 %wp_superpoints4_load_5 = load i5 %wp_superpoints4_addr_6

]]></Node>
<StgValue><ssdm name="wp_superpoints4_load_5"/></StgValue>
</operation>

<operation id="288" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="5">
<![CDATA[
.split26:36 %wp_superpoints_load_6 = load i5 %wp_superpoints_addr_7

]]></Node>
<StgValue><ssdm name="wp_superpoints_load_6"/></StgValue>
</operation>

<operation id="289" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="5">
<![CDATA[
.split26:37 %wp_superpoints1_load_6 = load i5 %wp_superpoints1_addr_7

]]></Node>
<StgValue><ssdm name="wp_superpoints1_load_6"/></StgValue>
</operation>

<operation id="290" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="5">
<![CDATA[
.split26:38 %wp_superpoints2_load_6 = load i5 %wp_superpoints2_addr_7

]]></Node>
<StgValue><ssdm name="wp_superpoints2_load_6"/></StgValue>
</operation>

<operation id="291" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="5">
<![CDATA[
.split26:39 %wp_superpoints3_load_6 = load i5 %wp_superpoints3_addr_7

]]></Node>
<StgValue><ssdm name="wp_superpoints3_load_6"/></StgValue>
</operation>

<operation id="292" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="5">
<![CDATA[
.split26:40 %wp_superpoints4_load_6 = load i5 %wp_superpoints4_addr_7

]]></Node>
<StgValue><ssdm name="wp_superpoints4_load_6"/></StgValue>
</operation>

<operation id="293" st_id="68" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split26:44 %add_ln333 = add i5 %select_ln331, i5 1

]]></Node>
<StgValue><ssdm name="add_ln333"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="294" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split26:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_331_7_VITIS_LOOP_333_8_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="295" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split26:2 %empty_140 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 80, i64 80, i64 80

]]></Node>
<StgValue><ssdm name="empty_140"/></StgValue>
</operation>

<operation id="296" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="11">
<![CDATA[
.split26:6 %trunc_ln335 = trunc i11 %add_ln335

]]></Node>
<StgValue><ssdm name="trunc_ln335"/></StgValue>
</operation>

<operation id="297" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="3">
<![CDATA[
.split26:7 %zext_ln335_3 = zext i3 %select_ln331_1

]]></Node>
<StgValue><ssdm name="zext_ln335_3"/></StgValue>
</operation>

<operation id="298" st_id="69" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split26:8 %add_ln335_1 = add i8 %trunc_ln335, i8 %zext_ln335_3

]]></Node>
<StgValue><ssdm name="add_ln335_1"/></StgValue>
</operation>

<operation id="299" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
.split26:9 %tmp_192_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %add_ln335_1, i4 0

]]></Node>
<StgValue><ssdm name="tmp_192_cast"/></StgValue>
</operation>

<operation id="300" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split26:10 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="301" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="12" op_0_bw="5">
<![CDATA[
.split26:11 %zext_ln335_4 = zext i5 %select_ln331

]]></Node>
<StgValue><ssdm name="zext_ln335_4"/></StgValue>
</operation>

<operation id="302" st_id="69" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split26:12 %add_ln335_2 = add i12 %tmp_192_cast, i12 %zext_ln335_4

]]></Node>
<StgValue><ssdm name="add_ln335_2"/></StgValue>
</operation>

<operation id="303" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="12">
<![CDATA[
.split26:13 %zext_ln335_5 = zext i12 %add_ln335_2

]]></Node>
<StgValue><ssdm name="zext_ln335_5"/></StgValue>
</operation>

<operation id="304" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split26:14 %patches_superpoints_addr_7 = getelementptr i64 %patches_superpoints, i64 0, i64 %zext_ln335_5

]]></Node>
<StgValue><ssdm name="patches_superpoints_addr_7"/></StgValue>
</operation>

<operation id="305" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split26:29 %specloopname_ln333 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23

]]></Node>
<StgValue><ssdm name="specloopname_ln333"/></StgValue>
</operation>

<operation id="306" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="5">
<![CDATA[
.split26:30 %wp_superpoints_load_5 = load i5 %wp_superpoints_addr_6

]]></Node>
<StgValue><ssdm name="wp_superpoints_load_5"/></StgValue>
</operation>

<operation id="307" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="5">
<![CDATA[
.split26:31 %wp_superpoints1_load_5 = load i5 %wp_superpoints1_addr_6

]]></Node>
<StgValue><ssdm name="wp_superpoints1_load_5"/></StgValue>
</operation>

<operation id="308" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="5">
<![CDATA[
.split26:32 %wp_superpoints2_load_5 = load i5 %wp_superpoints2_addr_6

]]></Node>
<StgValue><ssdm name="wp_superpoints2_load_5"/></StgValue>
</operation>

<operation id="309" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="5">
<![CDATA[
.split26:33 %wp_superpoints3_load_5 = load i5 %wp_superpoints3_addr_6

]]></Node>
<StgValue><ssdm name="wp_superpoints3_load_5"/></StgValue>
</operation>

<operation id="310" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="5">
<![CDATA[
.split26:34 %wp_superpoints4_load_5 = load i5 %wp_superpoints4_addr_6

]]></Node>
<StgValue><ssdm name="wp_superpoints4_load_5"/></StgValue>
</operation>

<operation id="311" st_id="69" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
.split26:35 %phi_V_1 = mux i32 @_ssdm_op_Mux.ap_auto.5i32.i3, i32 %wp_superpoints_load_5, i32 %wp_superpoints1_load_5, i32 %wp_superpoints2_load_5, i32 %wp_superpoints3_load_5, i32 %wp_superpoints4_load_5, i3 %select_ln331_1

]]></Node>
<StgValue><ssdm name="phi_V_1"/></StgValue>
</operation>

<operation id="312" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="5">
<![CDATA[
.split26:36 %wp_superpoints_load_6 = load i5 %wp_superpoints_addr_7

]]></Node>
<StgValue><ssdm name="wp_superpoints_load_6"/></StgValue>
</operation>

<operation id="313" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="5">
<![CDATA[
.split26:37 %wp_superpoints1_load_6 = load i5 %wp_superpoints1_addr_7

]]></Node>
<StgValue><ssdm name="wp_superpoints1_load_6"/></StgValue>
</operation>

<operation id="314" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="5">
<![CDATA[
.split26:38 %wp_superpoints2_load_6 = load i5 %wp_superpoints2_addr_7

]]></Node>
<StgValue><ssdm name="wp_superpoints2_load_6"/></StgValue>
</operation>

<operation id="315" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="5">
<![CDATA[
.split26:39 %wp_superpoints3_load_6 = load i5 %wp_superpoints3_addr_7

]]></Node>
<StgValue><ssdm name="wp_superpoints3_load_6"/></StgValue>
</operation>

<operation id="316" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="5">
<![CDATA[
.split26:40 %wp_superpoints4_load_6 = load i5 %wp_superpoints4_addr_7

]]></Node>
<StgValue><ssdm name="wp_superpoints4_load_6"/></StgValue>
</operation>

<operation id="317" st_id="69" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
.split26:41 %z_V_1 = mux i32 @_ssdm_op_Mux.ap_auto.5i32.i3, i32 %wp_superpoints_load_6, i32 %wp_superpoints1_load_6, i32 %wp_superpoints2_load_6, i32 %wp_superpoints3_load_6, i32 %wp_superpoints4_load_6, i3 %select_ln331_1

]]></Node>
<StgValue><ssdm name="z_V_1"/></StgValue>
</operation>

<operation id="318" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split26:42 %ret_41 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %phi_V_1, i32 %z_V_1

]]></Node>
<StgValue><ssdm name="ret_41"/></StgValue>
</operation>

<operation id="319" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
.split26:43 %store_ln335 = store i64 %ret_41, i12 %patches_superpoints_addr_7

]]></Node>
<StgValue><ssdm name="store_ln335"/></StgValue>
</operation>

<operation id="320" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0">
<![CDATA[
.split26:45 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="321" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.preheader:0 %br_ln339 = br void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln339"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="322" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader.preheader:0 %indvar_flatten51 = phi i7 %add_ln339_1, void %.preheader, i7 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten51"/></StgValue>
</operation>

<operation id="323" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader.preheader:1 %a_6 = phi i3 %select_ln339_1, void %.preheader, i3 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="a_6"/></StgValue>
</operation>

<operation id="324" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader.preheader:2 %indvar_flatten37 = phi i6 %select_ln341_2, void %.preheader, i6 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten37"/></StgValue>
</operation>

<operation id="325" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader.preheader:3 %b_10 = phi i3 %select_ln341_1, void %.preheader, i3 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="b_10"/></StgValue>
</operation>

<operation id="326" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader.preheader:4 %c_6 = phi i3 %add_ln343, void %.preheader, i3 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="c_6"/></StgValue>
</operation>

<operation id="327" st_id="71" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:5 %add_ln339_1 = add i7 %indvar_flatten51, i7 1

]]></Node>
<StgValue><ssdm name="add_ln339_1"/></StgValue>
</operation>

<operation id="328" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader.preheader:6 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="329" st_id="71" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:7 %icmp_ln339 = icmp_eq  i7 %indvar_flatten51, i7 120

]]></Node>
<StgValue><ssdm name="icmp_ln339"/></StgValue>
</operation>

<operation id="330" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader:8 %br_ln339 = br i1 %icmp_ln339, void %.preheader, void

]]></Node>
<StgValue><ssdm name="br_ln339"/></StgValue>
</operation>

<operation id="331" st_id="71" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:0 %add_ln339 = add i3 %a_6, i3 1

]]></Node>
<StgValue><ssdm name="add_ln339"/></StgValue>
</operation>

<operation id="332" st_id="71" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:3 %icmp_ln341 = icmp_eq  i6 %indvar_flatten37, i6 24

]]></Node>
<StgValue><ssdm name="icmp_ln341"/></StgValue>
</operation>

<operation id="333" st_id="71" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader:4 %select_ln339 = select i1 %icmp_ln341, i3 0, i3 %b_10

]]></Node>
<StgValue><ssdm name="select_ln339"/></StgValue>
</operation>

<operation id="334" st_id="71" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader:5 %select_ln339_1 = select i1 %icmp_ln341, i3 %add_ln339, i3 %a_6

]]></Node>
<StgValue><ssdm name="select_ln339_1"/></StgValue>
</operation>

<operation id="335" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:11 %xor_ln339 = xor i1 %icmp_ln341, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln339"/></StgValue>
</operation>

<operation id="336" st_id="71" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:12 %icmp_ln343 = icmp_eq  i3 %c_6, i3 6

]]></Node>
<StgValue><ssdm name="icmp_ln343"/></StgValue>
</operation>

<operation id="337" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:13 %and_ln339 = and i1 %icmp_ln343, i1 %xor_ln339

]]></Node>
<StgValue><ssdm name="and_ln339"/></StgValue>
</operation>

<operation id="338" st_id="71" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:14 %add_ln341 = add i3 %select_ln339, i3 1

]]></Node>
<StgValue><ssdm name="add_ln341"/></StgValue>
</operation>

<operation id="339" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:16 %or_ln341 = or i1 %and_ln339, i1 %icmp_ln341

]]></Node>
<StgValue><ssdm name="or_ln341"/></StgValue>
</operation>

<operation id="340" st_id="71" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader:17 %select_ln341 = select i1 %or_ln341, i3 0, i3 %c_6

]]></Node>
<StgValue><ssdm name="select_ln341"/></StgValue>
</operation>

<operation id="341" st_id="71" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader:18 %select_ln341_1 = select i1 %and_ln339, i3 %add_ln341, i3 %select_ln339

]]></Node>
<StgValue><ssdm name="select_ln341_1"/></StgValue>
</operation>

<operation id="342" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="2" op_0_bw="3">
<![CDATA[
.preheader:20 %trunc_ln345 = trunc i3 %select_ln341_1

]]></Node>
<StgValue><ssdm name="trunc_ln345"/></StgValue>
</operation>

<operation id="343" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.preheader:21 %p_shl8_cast = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln345, i3 0

]]></Node>
<StgValue><ssdm name="p_shl8_cast"/></StgValue>
</operation>

<operation id="344" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
.preheader:22 %tmp_101 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %select_ln341_1, i1 0

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="345" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="5" op_0_bw="4">
<![CDATA[
.preheader:23 %zext_ln345_4 = zext i4 %tmp_101

]]></Node>
<StgValue><ssdm name="zext_ln345_4"/></StgValue>
</operation>

<operation id="346" st_id="71" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:24 %sub_ln345 = sub i5 %p_shl8_cast, i5 %zext_ln345_4

]]></Node>
<StgValue><ssdm name="sub_ln345"/></StgValue>
</operation>

<operation id="347" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="5" op_0_bw="3">
<![CDATA[
.preheader:33 %zext_ln345_6 = zext i3 %select_ln341

]]></Node>
<StgValue><ssdm name="zext_ln345_6"/></StgValue>
</operation>

<operation id="348" st_id="71" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:34 %add_ln345_2 = add i5 %sub_ln345, i5 %zext_ln345_6

]]></Node>
<StgValue><ssdm name="add_ln345_2"/></StgValue>
</operation>

<operation id="349" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="5">
<![CDATA[
.preheader:35 %zext_ln345_7 = zext i5 %add_ln345_2

]]></Node>
<StgValue><ssdm name="zext_ln345_7"/></StgValue>
</operation>

<operation id="350" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:36 %wp_parameters_addr_19 = getelementptr i32 %wp_parameters, i64 0, i64 %zext_ln345_7

]]></Node>
<StgValue><ssdm name="wp_parameters_addr_19"/></StgValue>
</operation>

<operation id="351" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:37 %wp_parameters5_addr_4 = getelementptr i1 %wp_parameters5, i64 0, i64 %zext_ln345_7

]]></Node>
<StgValue><ssdm name="wp_parameters5_addr_4"/></StgValue>
</operation>

<operation id="352" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:38 %wp_parameters6_addr_1 = getelementptr i32 %wp_parameters6, i64 0, i64 %zext_ln345_7

]]></Node>
<StgValue><ssdm name="wp_parameters6_addr_1"/></StgValue>
</operation>

<operation id="353" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:39 %wp_parameters7_addr_1 = getelementptr i1 %wp_parameters7, i64 0, i64 %zext_ln345_7

]]></Node>
<StgValue><ssdm name="wp_parameters7_addr_1"/></StgValue>
</operation>

<operation id="354" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:40 %wp_parameters8_addr_3 = getelementptr i32 %wp_parameters8, i64 0, i64 %zext_ln345_7

]]></Node>
<StgValue><ssdm name="wp_parameters8_addr_3"/></StgValue>
</operation>

<operation id="355" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="5">
<![CDATA[
.preheader:45 %wp_parameters_load_14 = load i5 %wp_parameters_addr_19

]]></Node>
<StgValue><ssdm name="wp_parameters_load_14"/></StgValue>
</operation>

<operation id="356" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="5">
<![CDATA[
.preheader:46 %wp_parameters5_load_1 = load i5 %wp_parameters5_addr_4

]]></Node>
<StgValue><ssdm name="wp_parameters5_load_1"/></StgValue>
</operation>

<operation id="357" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="5">
<![CDATA[
.preheader:48 %wp_parameters6_load_1 = load i5 %wp_parameters6_addr_1

]]></Node>
<StgValue><ssdm name="wp_parameters6_load_1"/></StgValue>
</operation>

<operation id="358" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="5">
<![CDATA[
.preheader:49 %wp_parameters7_load_1 = load i5 %wp_parameters7_addr_1

]]></Node>
<StgValue><ssdm name="wp_parameters7_load_1"/></StgValue>
</operation>

<operation id="359" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="5">
<![CDATA[
.preheader:51 %wp_parameters8_load_1 = load i5 %wp_parameters8_addr_3

]]></Node>
<StgValue><ssdm name="wp_parameters8_load_1"/></StgValue>
</operation>

<operation id="360" st_id="71" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:54 %add_ln343 = add i3 %select_ln341, i3 1

]]></Node>
<StgValue><ssdm name="add_ln343"/></StgValue>
</operation>

<operation id="361" st_id="71" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:55 %add_ln341_3 = add i6 %indvar_flatten37, i6 1

]]></Node>
<StgValue><ssdm name="add_ln341_3"/></StgValue>
</operation>

<operation id="362" st_id="71" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader:56 %select_ln341_2 = select i1 %icmp_ln341, i6 1, i6 %add_ln341_3

]]></Node>
<StgValue><ssdm name="select_ln341_2"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="363" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_339_9_VITIS_LOOP_341_10_VITIS_LOOP_343_11_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="364" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2 %empty_141 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 120, i64 120, i64 120

]]></Node>
<StgValue><ssdm name="empty_141"/></StgValue>
</operation>

<operation id="365" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="11" op_0_bw="3">
<![CDATA[
.preheader:6 %zext_ln345_2 = zext i3 %select_ln339_1

]]></Node>
<StgValue><ssdm name="zext_ln345_2"/></StgValue>
</operation>

<operation id="366" st_id="72" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:7 %add_ln345 = add i11 %add_ln335, i11 %zext_ln345_2

]]></Node>
<StgValue><ssdm name="add_ln345"/></StgValue>
</operation>

<operation id="367" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="13" op_0_bw="13" op_1_bw="11" op_2_bw="2">
<![CDATA[
.preheader:8 %tmp_100 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %add_ln345, i2 0

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="368" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="63" op_0_bw="13">
<![CDATA[
.preheader:9 %zext_ln341 = zext i13 %tmp_100

]]></Node>
<StgValue><ssdm name="zext_ln341"/></StgValue>
</operation>

<operation id="369" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader:10 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="370" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:15 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_341_10_VITIS_LOOP_343_11_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="371" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="63" op_0_bw="3">
<![CDATA[
.preheader:19 %zext_ln345_3 = zext i3 %select_ln341_1

]]></Node>
<StgValue><ssdm name="zext_ln345_3"/></StgValue>
</operation>

<operation id="372" st_id="72" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
.preheader:25 %add_ln345_1 = add i63 %zext_ln341, i63 %zext_ln345_3

]]></Node>
<StgValue><ssdm name="add_ln345_1"/></StgValue>
</operation>

<operation id="373" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="9" op_0_bw="63">
<![CDATA[
.preheader:26 %trunc_ln345_1 = trunc i63 %add_ln345_1

]]></Node>
<StgValue><ssdm name="trunc_ln345_1"/></StgValue>
</operation>

<operation id="374" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="12" op_0_bw="12" op_1_bw="9" op_2_bw="3">
<![CDATA[
.preheader:27 %p_shl10_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %trunc_ln345_1, i3 0

]]></Node>
<StgValue><ssdm name="p_shl10_cast"/></StgValue>
</operation>

<operation id="375" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="11" op_0_bw="63">
<![CDATA[
.preheader:28 %trunc_ln345_2 = trunc i63 %add_ln345_1

]]></Node>
<StgValue><ssdm name="trunc_ln345_2"/></StgValue>
</operation>

<operation id="376" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="12" op_0_bw="12" op_1_bw="11" op_2_bw="1">
<![CDATA[
.preheader:29 %p_shl11_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %trunc_ln345_2, i1 0

]]></Node>
<StgValue><ssdm name="p_shl11_cast"/></StgValue>
</operation>

<operation id="377" st_id="72" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:30 %sub_ln345_1 = sub i12 %p_shl10_cast, i12 %p_shl11_cast

]]></Node>
<StgValue><ssdm name="sub_ln345_1"/></StgValue>
</operation>

<operation id="378" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader:31 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="379" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="12" op_0_bw="3">
<![CDATA[
.preheader:32 %zext_ln345_5 = zext i3 %select_ln341

]]></Node>
<StgValue><ssdm name="zext_ln345_5"/></StgValue>
</operation>

<operation id="380" st_id="72" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:41 %add_ln345_3 = add i12 %sub_ln345_1, i12 %zext_ln345_5

]]></Node>
<StgValue><ssdm name="add_ln345_3"/></StgValue>
</operation>

<operation id="381" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="12">
<![CDATA[
.preheader:42 %zext_ln345_8 = zext i12 %add_ln345_3

]]></Node>
<StgValue><ssdm name="zext_ln345_8"/></StgValue>
</operation>

<operation id="382" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:43 %patches_parameters_addr_25 = getelementptr i32 %patches_parameters, i64 0, i64 %zext_ln345_8

]]></Node>
<StgValue><ssdm name="patches_parameters_addr_25"/></StgValue>
</operation>

<operation id="383" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:44 %specloopname_ln343 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln343"/></StgValue>
</operation>

<operation id="384" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="5">
<![CDATA[
.preheader:45 %wp_parameters_load_14 = load i5 %wp_parameters_addr_19

]]></Node>
<StgValue><ssdm name="wp_parameters_load_14"/></StgValue>
</operation>

<operation id="385" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="5">
<![CDATA[
.preheader:46 %wp_parameters5_load_1 = load i5 %wp_parameters5_addr_4

]]></Node>
<StgValue><ssdm name="wp_parameters5_load_1"/></StgValue>
</operation>

<operation id="386" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="1">
<![CDATA[
.preheader:47 %zext_ln345 = zext i1 %wp_parameters5_load_1

]]></Node>
<StgValue><ssdm name="zext_ln345"/></StgValue>
</operation>

<operation id="387" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="5">
<![CDATA[
.preheader:48 %wp_parameters6_load_1 = load i5 %wp_parameters6_addr_1

]]></Node>
<StgValue><ssdm name="wp_parameters6_load_1"/></StgValue>
</operation>

<operation id="388" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="5">
<![CDATA[
.preheader:49 %wp_parameters7_load_1 = load i5 %wp_parameters7_addr_1

]]></Node>
<StgValue><ssdm name="wp_parameters7_load_1"/></StgValue>
</operation>

<operation id="389" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="1">
<![CDATA[
.preheader:50 %zext_ln345_1 = zext i1 %wp_parameters7_load_1

]]></Node>
<StgValue><ssdm name="zext_ln345_1"/></StgValue>
</operation>

<operation id="390" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="5">
<![CDATA[
.preheader:51 %wp_parameters8_load_1 = load i5 %wp_parameters8_addr_3

]]></Node>
<StgValue><ssdm name="wp_parameters8_load_1"/></StgValue>
</operation>

<operation id="391" st_id="72" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
.preheader:52 %tmp_36 = mux i32 @_ssdm_op_Mux.ap_auto.5i32.i3, i32 %wp_parameters_load_14, i32 %zext_ln345, i32 %wp_parameters6_load_1, i32 %zext_ln345_1, i32 %wp_parameters8_load_1, i3 %select_ln339_1

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="392" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.preheader:53 %store_ln345 = store i32 %tmp_36, i12 %patches_parameters_addr_25

]]></Node>
<StgValue><ssdm name="store_ln345"/></StgValue>
</operation>

<operation id="393" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0">
<![CDATA[
.preheader:57 %br_ln0 = br void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="394" st_id="73" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln284" val="0"/>
<literal name="icmp_ln316" val="1"/>
<literal name="icmp_ln316_1" val="1"/>
<literal name="icmp_ln329" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:0 %add_ln353 = add i6 %empty, i6 1

]]></Node>
<StgValue><ssdm name="add_ln353"/></StgValue>
</operation>

<operation id="395" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln284" val="0"/>
<literal name="icmp_ln316" val="1"/>
<literal name="icmp_ln316_1" val="1"/>
<literal name="icmp_ln329" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="8" op_0_bw="6">
<![CDATA[
:1 %zext_ln353 = zext i6 %add_ln353

]]></Node>
<StgValue><ssdm name="zext_ln353"/></StgValue>
</operation>

<operation id="396" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln284" val="0"/>
<literal name="icmp_ln316" val="1"/>
<literal name="icmp_ln316_1" val="1"/>
<literal name="icmp_ln329" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
:2 %write_ln353 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %n_patches, i8 %zext_ln353

]]></Node>
<StgValue><ssdm name="write_ln353"/></StgValue>
</operation>

<operation id="397" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln284" val="0"/>
<literal name="icmp_ln316" val="1"/>
<literal name="icmp_ln316_1" val="1"/>
<literal name="icmp_ln329" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln354 = br void %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln354"/></StgValue>
</operation>

<operation id="398" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="0">
<![CDATA[
.loopexit:0 %ret_ln357 = ret

]]></Node>
<StgValue><ssdm name="ret_ln357"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="399" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0 %br_ln0 = br void %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="400" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader2.preheader:0 %indvar_flatten = phi i7 %add_ln287_1, void %.preheader2, i7 0, void %.preheader2.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="401" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader2.preheader:1 %a = phi i3 %select_ln287_1, void %.preheader2, i3 0, void %.preheader2.preheader.preheader

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="402" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader2.preheader:2 %b = phi i5 %add_ln289, void %.preheader2, i5 0, void %.preheader2.preheader.preheader

]]></Node>
<StgValue><ssdm name="b"/></StgValue>
</operation>

<operation id="403" st_id="75" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader2.preheader:3 %add_ln287_1 = add i7 %indvar_flatten, i7 1

]]></Node>
<StgValue><ssdm name="add_ln287_1"/></StgValue>
</operation>

<operation id="404" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader2.preheader:4 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="405" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader2.preheader:5 %icmp_ln287 = icmp_eq  i7 %indvar_flatten, i7 80

]]></Node>
<StgValue><ssdm name="icmp_ln287"/></StgValue>
</operation>

<operation id="406" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2.preheader:6 %br_ln287 = br i1 %icmp_ln287, void %.preheader2, void %.preheader1.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln287"/></StgValue>
</operation>

<operation id="407" st_id="75" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader2:0 %add_ln287 = add i3 %a, i3 1

]]></Node>
<StgValue><ssdm name="add_ln287"/></StgValue>
</operation>

<operation id="408" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader2:3 %icmp_ln289 = icmp_eq  i5 %b, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln289"/></StgValue>
</operation>

<operation id="409" st_id="75" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader2:4 %select_ln287 = select i1 %icmp_ln289, i5 0, i5 %b

]]></Node>
<StgValue><ssdm name="select_ln287"/></StgValue>
</operation>

<operation id="410" st_id="75" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader2:5 %select_ln287_1 = select i1 %icmp_ln289, i3 %add_ln287, i3 %a

]]></Node>
<StgValue><ssdm name="select_ln287_1"/></StgValue>
</operation>

<operation id="411" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader2:13 %tmp_57 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %select_ln287, i1 0

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="412" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="64" op_0_bw="6">
<![CDATA[
.preheader2:14 %zext_ln291_1 = zext i6 %tmp_57

]]></Node>
<StgValue><ssdm name="zext_ln291_1"/></StgValue>
</operation>

<operation id="413" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader2:15 %wp_superpoints_addr_3 = getelementptr i32 %wp_superpoints, i64 0, i64 %zext_ln291_1

]]></Node>
<StgValue><ssdm name="wp_superpoints_addr_3"/></StgValue>
</operation>

<operation id="414" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader2:16 %or_ln291 = or i6 %tmp_57, i6 1

]]></Node>
<StgValue><ssdm name="or_ln291"/></StgValue>
</operation>

<operation id="415" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
.preheader2:17 %tmp_58 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58 0, i6 %or_ln291

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="416" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader2:18 %wp_superpoints_addr_4 = getelementptr i32 %wp_superpoints, i64 0, i64 %tmp_58

]]></Node>
<StgValue><ssdm name="wp_superpoints_addr_4"/></StgValue>
</operation>

<operation id="417" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader2:19 %wp_superpoints1_addr_3 = getelementptr i32 %wp_superpoints1, i64 0, i64 %zext_ln291_1

]]></Node>
<StgValue><ssdm name="wp_superpoints1_addr_3"/></StgValue>
</operation>

<operation id="418" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader2:20 %wp_superpoints1_addr_4 = getelementptr i32 %wp_superpoints1, i64 0, i64 %tmp_58

]]></Node>
<StgValue><ssdm name="wp_superpoints1_addr_4"/></StgValue>
</operation>

<operation id="419" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader2:21 %wp_superpoints2_addr_3 = getelementptr i32 %wp_superpoints2, i64 0, i64 %zext_ln291_1

]]></Node>
<StgValue><ssdm name="wp_superpoints2_addr_3"/></StgValue>
</operation>

<operation id="420" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader2:22 %wp_superpoints2_addr_4 = getelementptr i32 %wp_superpoints2, i64 0, i64 %tmp_58

]]></Node>
<StgValue><ssdm name="wp_superpoints2_addr_4"/></StgValue>
</operation>

<operation id="421" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader2:23 %wp_superpoints3_addr_3 = getelementptr i32 %wp_superpoints3, i64 0, i64 %zext_ln291_1

]]></Node>
<StgValue><ssdm name="wp_superpoints3_addr_3"/></StgValue>
</operation>

<operation id="422" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader2:24 %wp_superpoints3_addr_4 = getelementptr i32 %wp_superpoints3, i64 0, i64 %tmp_58

]]></Node>
<StgValue><ssdm name="wp_superpoints3_addr_4"/></StgValue>
</operation>

<operation id="423" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader2:25 %wp_superpoints4_addr_3 = getelementptr i32 %wp_superpoints4, i64 0, i64 %zext_ln291_1

]]></Node>
<StgValue><ssdm name="wp_superpoints4_addr_3"/></StgValue>
</operation>

<operation id="424" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader2:26 %wp_superpoints4_addr_4 = getelementptr i32 %wp_superpoints4, i64 0, i64 %tmp_58

]]></Node>
<StgValue><ssdm name="wp_superpoints4_addr_4"/></StgValue>
</operation>

<operation id="425" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="5">
<![CDATA[
.preheader2:28 %wp_superpoints_load_3 = load i5 %wp_superpoints_addr_3

]]></Node>
<StgValue><ssdm name="wp_superpoints_load_3"/></StgValue>
</operation>

<operation id="426" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="5">
<![CDATA[
.preheader2:29 %wp_superpoints1_load_2 = load i5 %wp_superpoints1_addr_3

]]></Node>
<StgValue><ssdm name="wp_superpoints1_load_2"/></StgValue>
</operation>

<operation id="427" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="5">
<![CDATA[
.preheader2:30 %wp_superpoints2_load_2 = load i5 %wp_superpoints2_addr_3

]]></Node>
<StgValue><ssdm name="wp_superpoints2_load_2"/></StgValue>
</operation>

<operation id="428" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="5">
<![CDATA[
.preheader2:31 %wp_superpoints3_load_2 = load i5 %wp_superpoints3_addr_3

]]></Node>
<StgValue><ssdm name="wp_superpoints3_load_2"/></StgValue>
</operation>

<operation id="429" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="5">
<![CDATA[
.preheader2:32 %wp_superpoints4_load_2 = load i5 %wp_superpoints4_addr_3

]]></Node>
<StgValue><ssdm name="wp_superpoints4_load_2"/></StgValue>
</operation>

<operation id="430" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="5">
<![CDATA[
.preheader2:34 %wp_superpoints_load_4 = load i5 %wp_superpoints_addr_4

]]></Node>
<StgValue><ssdm name="wp_superpoints_load_4"/></StgValue>
</operation>

<operation id="431" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="5">
<![CDATA[
.preheader2:35 %wp_superpoints1_load_3 = load i5 %wp_superpoints1_addr_4

]]></Node>
<StgValue><ssdm name="wp_superpoints1_load_3"/></StgValue>
</operation>

<operation id="432" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="5">
<![CDATA[
.preheader2:36 %wp_superpoints2_load_3 = load i5 %wp_superpoints2_addr_4

]]></Node>
<StgValue><ssdm name="wp_superpoints2_load_3"/></StgValue>
</operation>

<operation id="433" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="5">
<![CDATA[
.preheader2:37 %wp_superpoints3_load_3 = load i5 %wp_superpoints3_addr_4

]]></Node>
<StgValue><ssdm name="wp_superpoints3_load_3"/></StgValue>
</operation>

<operation id="434" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="5">
<![CDATA[
.preheader2:38 %wp_superpoints4_load_3 = load i5 %wp_superpoints4_addr_4

]]></Node>
<StgValue><ssdm name="wp_superpoints4_load_3"/></StgValue>
</operation>

<operation id="435" st_id="75" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader2:42 %add_ln289 = add i5 %select_ln287, i5 1

]]></Node>
<StgValue><ssdm name="add_ln289"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="436" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader2:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_287_1_VITIS_LOOP_289_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="437" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2:2 %empty_135 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 80, i64 80, i64 80

]]></Node>
<StgValue><ssdm name="empty_135"/></StgValue>
</operation>

<operation id="438" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
.preheader2:6 %tmp_56 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %select_ln287_1, i4 0

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="439" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="8" op_0_bw="7">
<![CDATA[
.preheader2:7 %tmp_176_cast = zext i7 %tmp_56

]]></Node>
<StgValue><ssdm name="tmp_176_cast"/></StgValue>
</operation>

<operation id="440" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader2:8 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="441" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="8" op_0_bw="5">
<![CDATA[
.preheader2:9 %zext_ln291 = zext i5 %select_ln287

]]></Node>
<StgValue><ssdm name="zext_ln291"/></StgValue>
</operation>

<operation id="442" st_id="76" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader2:10 %add_ln291 = add i8 %tmp_176_cast, i8 %zext_ln291

]]></Node>
<StgValue><ssdm name="add_ln291"/></StgValue>
</operation>

<operation id="443" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="64" op_0_bw="8">
<![CDATA[
.preheader2:11 %zext_ln291_2 = zext i8 %add_ln291

]]></Node>
<StgValue><ssdm name="zext_ln291_2"/></StgValue>
</operation>

<operation id="444" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader2:12 %patches_superpoints_addr_5 = getelementptr i64 %patches_superpoints, i64 0, i64 %zext_ln291_2

]]></Node>
<StgValue><ssdm name="patches_superpoints_addr_5"/></StgValue>
</operation>

<operation id="445" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader2:27 %specloopname_ln289 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1

]]></Node>
<StgValue><ssdm name="specloopname_ln289"/></StgValue>
</operation>

<operation id="446" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="5">
<![CDATA[
.preheader2:28 %wp_superpoints_load_3 = load i5 %wp_superpoints_addr_3

]]></Node>
<StgValue><ssdm name="wp_superpoints_load_3"/></StgValue>
</operation>

<operation id="447" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="5">
<![CDATA[
.preheader2:29 %wp_superpoints1_load_2 = load i5 %wp_superpoints1_addr_3

]]></Node>
<StgValue><ssdm name="wp_superpoints1_load_2"/></StgValue>
</operation>

<operation id="448" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="5">
<![CDATA[
.preheader2:30 %wp_superpoints2_load_2 = load i5 %wp_superpoints2_addr_3

]]></Node>
<StgValue><ssdm name="wp_superpoints2_load_2"/></StgValue>
</operation>

<operation id="449" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="5">
<![CDATA[
.preheader2:31 %wp_superpoints3_load_2 = load i5 %wp_superpoints3_addr_3

]]></Node>
<StgValue><ssdm name="wp_superpoints3_load_2"/></StgValue>
</operation>

<operation id="450" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="5">
<![CDATA[
.preheader2:32 %wp_superpoints4_load_2 = load i5 %wp_superpoints4_addr_3

]]></Node>
<StgValue><ssdm name="wp_superpoints4_load_2"/></StgValue>
</operation>

<operation id="451" st_id="76" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
.preheader2:33 %phi_V = mux i32 @_ssdm_op_Mux.ap_auto.5i32.i3, i32 %wp_superpoints_load_3, i32 %wp_superpoints1_load_2, i32 %wp_superpoints2_load_2, i32 %wp_superpoints3_load_2, i32 %wp_superpoints4_load_2, i3 %select_ln287_1

]]></Node>
<StgValue><ssdm name="phi_V"/></StgValue>
</operation>

<operation id="452" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="5">
<![CDATA[
.preheader2:34 %wp_superpoints_load_4 = load i5 %wp_superpoints_addr_4

]]></Node>
<StgValue><ssdm name="wp_superpoints_load_4"/></StgValue>
</operation>

<operation id="453" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="5">
<![CDATA[
.preheader2:35 %wp_superpoints1_load_3 = load i5 %wp_superpoints1_addr_4

]]></Node>
<StgValue><ssdm name="wp_superpoints1_load_3"/></StgValue>
</operation>

<operation id="454" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="5">
<![CDATA[
.preheader2:36 %wp_superpoints2_load_3 = load i5 %wp_superpoints2_addr_4

]]></Node>
<StgValue><ssdm name="wp_superpoints2_load_3"/></StgValue>
</operation>

<operation id="455" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="5">
<![CDATA[
.preheader2:37 %wp_superpoints3_load_3 = load i5 %wp_superpoints3_addr_4

]]></Node>
<StgValue><ssdm name="wp_superpoints3_load_3"/></StgValue>
</operation>

<operation id="456" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="5">
<![CDATA[
.preheader2:38 %wp_superpoints4_load_3 = load i5 %wp_superpoints4_addr_4

]]></Node>
<StgValue><ssdm name="wp_superpoints4_load_3"/></StgValue>
</operation>

<operation id="457" st_id="76" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
.preheader2:39 %z_V = mux i32 @_ssdm_op_Mux.ap_auto.5i32.i3, i32 %wp_superpoints_load_4, i32 %wp_superpoints1_load_3, i32 %wp_superpoints2_load_3, i32 %wp_superpoints3_load_3, i32 %wp_superpoints4_load_3, i3 %select_ln287_1

]]></Node>
<StgValue><ssdm name="z_V"/></StgValue>
</operation>

<operation id="458" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader2:40 %ret = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %phi_V, i32 %z_V

]]></Node>
<StgValue><ssdm name="ret"/></StgValue>
</operation>

<operation id="459" st_id="76" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
.preheader2:41 %store_ln291 = store i64 %ret, i12 %patches_superpoints_addr_5

]]></Node>
<StgValue><ssdm name="store_ln291"/></StgValue>
</operation>

<operation id="460" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln287" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="0">
<![CDATA[
.preheader2:43 %br_ln0 = br void %.preheader2.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="461" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader.preheader:0 %br_ln295 = br void %.preheader1.preheader

]]></Node>
<StgValue><ssdm name="br_ln295"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="462" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader1.preheader:0 %indvar_flatten21 = phi i7 %add_ln295_1, void %.preheader1, i7 0, void %.preheader1.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten21"/></StgValue>
</operation>

<operation id="463" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader1.preheader:1 %a_4 = phi i3 %select_ln295_1, void %.preheader1, i3 0, void %.preheader1.preheader.preheader

]]></Node>
<StgValue><ssdm name="a_4"/></StgValue>
</operation>

<operation id="464" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader1.preheader:2 %indvar_flatten7 = phi i6 %select_ln297_2, void %.preheader1, i6 0, void %.preheader1.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten7"/></StgValue>
</operation>

<operation id="465" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader1.preheader:3 %b_8 = phi i3 %select_ln297_1, void %.preheader1, i3 0, void %.preheader1.preheader.preheader

]]></Node>
<StgValue><ssdm name="b_8"/></StgValue>
</operation>

<operation id="466" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader1.preheader:4 %c = phi i3 %add_ln299, void %.preheader1, i3 0, void %.preheader1.preheader.preheader

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="467" st_id="78" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader1.preheader:5 %add_ln295_1 = add i7 %indvar_flatten21, i7 1

]]></Node>
<StgValue><ssdm name="add_ln295_1"/></StgValue>
</operation>

<operation id="468" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader1.preheader:6 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="469" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader1.preheader:7 %icmp_ln295 = icmp_eq  i7 %indvar_flatten21, i7 120

]]></Node>
<StgValue><ssdm name="icmp_ln295"/></StgValue>
</operation>

<operation id="470" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1.preheader:8 %br_ln295 = br i1 %icmp_ln295, void %.preheader1, void

]]></Node>
<StgValue><ssdm name="br_ln295"/></StgValue>
</operation>

<operation id="471" st_id="78" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader1:0 %add_ln295 = add i3 %a_4, i3 1

]]></Node>
<StgValue><ssdm name="add_ln295"/></StgValue>
</operation>

<operation id="472" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1:3 %icmp_ln297 = icmp_eq  i6 %indvar_flatten7, i6 24

]]></Node>
<StgValue><ssdm name="icmp_ln297"/></StgValue>
</operation>

<operation id="473" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader1:4 %select_ln295 = select i1 %icmp_ln297, i3 0, i3 %b_8

]]></Node>
<StgValue><ssdm name="select_ln295"/></StgValue>
</operation>

<operation id="474" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader1:5 %select_ln295_1 = select i1 %icmp_ln297, i3 %add_ln295, i3 %a_4

]]></Node>
<StgValue><ssdm name="select_ln295_1"/></StgValue>
</operation>

<operation id="475" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1:9 %xor_ln295 = xor i1 %icmp_ln297, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln295"/></StgValue>
</operation>

<operation id="476" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader1:10 %icmp_ln299 = icmp_eq  i3 %c, i3 6

]]></Node>
<StgValue><ssdm name="icmp_ln299"/></StgValue>
</operation>

<operation id="477" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1:11 %and_ln295 = and i1 %icmp_ln299, i1 %xor_ln295

]]></Node>
<StgValue><ssdm name="and_ln295"/></StgValue>
</operation>

<operation id="478" st_id="78" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader1:12 %add_ln297 = add i3 %select_ln295, i3 1

]]></Node>
<StgValue><ssdm name="add_ln297"/></StgValue>
</operation>

<operation id="479" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1:14 %or_ln297 = or i1 %and_ln295, i1 %icmp_ln297

]]></Node>
<StgValue><ssdm name="or_ln297"/></StgValue>
</operation>

<operation id="480" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader1:15 %select_ln297 = select i1 %or_ln297, i3 0, i3 %c

]]></Node>
<StgValue><ssdm name="select_ln297"/></StgValue>
</operation>

<operation id="481" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader1:16 %select_ln297_1 = select i1 %and_ln295, i3 %add_ln297, i3 %select_ln295

]]></Node>
<StgValue><ssdm name="select_ln297_1"/></StgValue>
</operation>

<operation id="482" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="2" op_0_bw="3">
<![CDATA[
.preheader1:18 %trunc_ln301 = trunc i3 %select_ln297_1

]]></Node>
<StgValue><ssdm name="trunc_ln301"/></StgValue>
</operation>

<operation id="483" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.preheader1:19 %p_shl2_cast = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln301, i3 0

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="484" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
.preheader1:20 %tmp_95 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %select_ln297_1, i1 0

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="485" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="5" op_0_bw="4">
<![CDATA[
.preheader1:21 %zext_ln301_3 = zext i4 %tmp_95

]]></Node>
<StgValue><ssdm name="zext_ln301_3"/></StgValue>
</operation>

<operation id="486" st_id="78" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader1:22 %sub_ln301 = sub i5 %p_shl2_cast, i5 %zext_ln301_3

]]></Node>
<StgValue><ssdm name="sub_ln301"/></StgValue>
</operation>

<operation id="487" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="5" op_0_bw="3">
<![CDATA[
.preheader1:31 %zext_ln301_7 = zext i3 %select_ln297

]]></Node>
<StgValue><ssdm name="zext_ln301_7"/></StgValue>
</operation>

<operation id="488" st_id="78" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader1:32 %add_ln301_1 = add i5 %sub_ln301, i5 %zext_ln301_7

]]></Node>
<StgValue><ssdm name="add_ln301_1"/></StgValue>
</operation>

<operation id="489" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="64" op_0_bw="5">
<![CDATA[
.preheader1:33 %zext_ln301_8 = zext i5 %add_ln301_1

]]></Node>
<StgValue><ssdm name="zext_ln301_8"/></StgValue>
</operation>

<operation id="490" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:34 %wp_parameters_addr = getelementptr i32 %wp_parameters, i64 0, i64 %zext_ln301_8

]]></Node>
<StgValue><ssdm name="wp_parameters_addr"/></StgValue>
</operation>

<operation id="491" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:35 %wp_parameters5_addr = getelementptr i1 %wp_parameters5, i64 0, i64 %zext_ln301_8

]]></Node>
<StgValue><ssdm name="wp_parameters5_addr"/></StgValue>
</operation>

<operation id="492" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:36 %wp_parameters6_addr = getelementptr i32 %wp_parameters6, i64 0, i64 %zext_ln301_8

]]></Node>
<StgValue><ssdm name="wp_parameters6_addr"/></StgValue>
</operation>

<operation id="493" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:37 %wp_parameters7_addr = getelementptr i1 %wp_parameters7, i64 0, i64 %zext_ln301_8

]]></Node>
<StgValue><ssdm name="wp_parameters7_addr"/></StgValue>
</operation>

<operation id="494" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:38 %wp_parameters8_addr = getelementptr i32 %wp_parameters8, i64 0, i64 %zext_ln301_8

]]></Node>
<StgValue><ssdm name="wp_parameters8_addr"/></StgValue>
</operation>

<operation id="495" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="5">
<![CDATA[
.preheader1:43 %wp_parameters_load = load i5 %wp_parameters_addr

]]></Node>
<StgValue><ssdm name="wp_parameters_load"/></StgValue>
</operation>

<operation id="496" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="5">
<![CDATA[
.preheader1:44 %wp_parameters5_load = load i5 %wp_parameters5_addr

]]></Node>
<StgValue><ssdm name="wp_parameters5_load"/></StgValue>
</operation>

<operation id="497" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="5">
<![CDATA[
.preheader1:46 %wp_parameters6_load = load i5 %wp_parameters6_addr

]]></Node>
<StgValue><ssdm name="wp_parameters6_load"/></StgValue>
</operation>

<operation id="498" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="5">
<![CDATA[
.preheader1:47 %wp_parameters7_load = load i5 %wp_parameters7_addr

]]></Node>
<StgValue><ssdm name="wp_parameters7_load"/></StgValue>
</operation>

<operation id="499" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="5">
<![CDATA[
.preheader1:49 %wp_parameters8_load = load i5 %wp_parameters8_addr

]]></Node>
<StgValue><ssdm name="wp_parameters8_load"/></StgValue>
</operation>

<operation id="500" st_id="78" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader1:52 %add_ln299 = add i3 %select_ln297, i3 1

]]></Node>
<StgValue><ssdm name="add_ln299"/></StgValue>
</operation>

<operation id="501" st_id="78" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1:53 %add_ln297_1 = add i6 %indvar_flatten7, i6 1

]]></Node>
<StgValue><ssdm name="add_ln297_1"/></StgValue>
</operation>

<operation id="502" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader1:54 %select_ln297_2 = select i1 %icmp_ln297, i6 1, i6 %add_ln297_1

]]></Node>
<StgValue><ssdm name="select_ln297_2"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="503" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader1:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_295_3_VITIS_LOOP_297_4_VITIS_LOOP_299_5_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="504" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1:2 %empty_136 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 120, i64 120, i64 120

]]></Node>
<StgValue><ssdm name="empty_136"/></StgValue>
</operation>

<operation id="505" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
.preheader1:6 %tmp_60 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %select_ln295_1, i2 0

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="506" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="6" op_0_bw="5">
<![CDATA[
.preheader1:7 %zext_ln297 = zext i5 %tmp_60

]]></Node>
<StgValue><ssdm name="zext_ln297"/></StgValue>
</operation>

<operation id="507" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader1:8 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="508" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader1:13 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_297_4_VITIS_LOOP_299_5_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="509" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="6" op_0_bw="3">
<![CDATA[
.preheader1:17 %zext_ln301_2 = zext i3 %select_ln297_1

]]></Node>
<StgValue><ssdm name="zext_ln301_2"/></StgValue>
</operation>

<operation id="510" st_id="79" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1:23 %add_ln301 = add i6 %zext_ln297, i6 %zext_ln301_2

]]></Node>
<StgValue><ssdm name="add_ln301"/></StgValue>
</operation>

<operation id="511" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
.preheader1:24 %tmp_96 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %add_ln301, i3 0

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="512" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="12" op_0_bw="9">
<![CDATA[
.preheader1:25 %zext_ln301_4 = zext i9 %tmp_96

]]></Node>
<StgValue><ssdm name="zext_ln301_4"/></StgValue>
</operation>

<operation id="513" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
.preheader1:26 %tmp_97 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %add_ln301, i1 0

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="514" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="12" op_0_bw="7">
<![CDATA[
.preheader1:27 %zext_ln301_5 = zext i7 %tmp_97

]]></Node>
<StgValue><ssdm name="zext_ln301_5"/></StgValue>
</operation>

<operation id="515" st_id="79" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader1:28 %sub_ln301_1 = sub i12 %zext_ln301_4, i12 %zext_ln301_5

]]></Node>
<StgValue><ssdm name="sub_ln301_1"/></StgValue>
</operation>

<operation id="516" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader1:29 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="517" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="12" op_0_bw="3">
<![CDATA[
.preheader1:30 %zext_ln301_6 = zext i3 %select_ln297

]]></Node>
<StgValue><ssdm name="zext_ln301_6"/></StgValue>
</operation>

<operation id="518" st_id="79" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader1:39 %add_ln301_2 = add i12 %sub_ln301_1, i12 %zext_ln301_6

]]></Node>
<StgValue><ssdm name="add_ln301_2"/></StgValue>
</operation>

<operation id="519" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="64" op_0_bw="12">
<![CDATA[
.preheader1:40 %zext_ln301_9 = zext i12 %add_ln301_2

]]></Node>
<StgValue><ssdm name="zext_ln301_9"/></StgValue>
</operation>

<operation id="520" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:41 %patches_parameters_addr_24 = getelementptr i32 %patches_parameters, i64 0, i64 %zext_ln301_9

]]></Node>
<StgValue><ssdm name="patches_parameters_addr_24"/></StgValue>
</operation>

<operation id="521" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader1:42 %specloopname_ln299 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0

]]></Node>
<StgValue><ssdm name="specloopname_ln299"/></StgValue>
</operation>

<operation id="522" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="5">
<![CDATA[
.preheader1:43 %wp_parameters_load = load i5 %wp_parameters_addr

]]></Node>
<StgValue><ssdm name="wp_parameters_load"/></StgValue>
</operation>

<operation id="523" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="5">
<![CDATA[
.preheader1:44 %wp_parameters5_load = load i5 %wp_parameters5_addr

]]></Node>
<StgValue><ssdm name="wp_parameters5_load"/></StgValue>
</operation>

<operation id="524" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="1">
<![CDATA[
.preheader1:45 %zext_ln301 = zext i1 %wp_parameters5_load

]]></Node>
<StgValue><ssdm name="zext_ln301"/></StgValue>
</operation>

<operation id="525" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="5">
<![CDATA[
.preheader1:46 %wp_parameters6_load = load i5 %wp_parameters6_addr

]]></Node>
<StgValue><ssdm name="wp_parameters6_load"/></StgValue>
</operation>

<operation id="526" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="5">
<![CDATA[
.preheader1:47 %wp_parameters7_load = load i5 %wp_parameters7_addr

]]></Node>
<StgValue><ssdm name="wp_parameters7_load"/></StgValue>
</operation>

<operation id="527" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="1">
<![CDATA[
.preheader1:48 %zext_ln301_1 = zext i1 %wp_parameters7_load

]]></Node>
<StgValue><ssdm name="zext_ln301_1"/></StgValue>
</operation>

<operation id="528" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="5">
<![CDATA[
.preheader1:49 %wp_parameters8_load = load i5 %wp_parameters8_addr

]]></Node>
<StgValue><ssdm name="wp_parameters8_load"/></StgValue>
</operation>

<operation id="529" st_id="79" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
.preheader1:50 %tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.5i32.i3, i32 %wp_parameters_load, i32 %zext_ln301, i32 %wp_parameters6_load, i32 %zext_ln301_1, i32 %wp_parameters8_load, i3 %select_ln295_1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="530" st_id="79" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.preheader1:51 %store_ln301 = store i32 %tmp_s, i12 %patches_parameters_addr_24

]]></Node>
<StgValue><ssdm name="store_ln301"/></StgValue>
</operation>

<operation id="531" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="0">
<![CDATA[
.preheader1:55 %br_ln0 = br void %.preheader1.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="532" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
:0 %write_ln310 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %n_patches, i8 1

]]></Node>
<StgValue><ssdm name="write_ln310"/></StgValue>
</operation>

<operation id="533" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln311 = br void %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln311"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
