
@InProceedings{	  Akgun2007,
  author	= {Akgun, Omer Can and Leblebici, Yusuf and Vittoz, Eric A.},
  booktitle	= {2007 18th Eur. Conf. Circuit Theory Des.},
  doi		= {10.1109/ECCTD.2007.4529611},
  isbn		= {978-1-4244-1341-6},
  keywords	= {Completion
		  detection,asynchronous,self-timed,subthreshold},
  month		= aug,
  pages		= {376--379},
  publisher	= {IEEE},
  title		= {{Current sensing completion detection for subthreshold
		  asynchronous circuits}},
  url		= {http://ieeexplore.ieee.org/document/4529611/},
  year		= {2007}
}

@InProceedings{	  Akgun2010,
  author	= {Akgun, Omer Can and Rodrigues, Joachim and Spars?, Jens},
  booktitle	= {2010 IEEE Symp. Asynchronous Circuits Syst.},
  doi		= {10.1109/ASYNC.2010.17},
  isbn		= {978-1-4244-6859-1},
  pages		= {41--51},
  publisher	= {IEEE},
  title		= {{Minimum-Energy Sub-threshold Self-Timed Circuits: Design
		  Methodology and a Case Study}},
  url		= {http://ieeexplore.ieee.org/document/5476987/},
  year		= {2010}
}

@InProceedings{	  Calhoun2004,
  author	= {Calhoun, Benton H. and Chandrakasan, Anantha},
  booktitle	= {Proc. Int. Symp. Low Power Electron. Des.},
  doi		= {10.1109/LPE.2004.240808},
  issn		= {15334678},
  keywords	= {Energy model,Minimum energy point,Subthreshold
		  circuits,Subthreshold model},
  title		= {{Characterizing and Modeling Minimum Energy Operation for
		  Subthreshold Circuits}},
  year		= {2004}
}

@Article{	  Chang2010,
  author	= {Chang, Ik Joon and Park, Sang Phill and Roy, Kaushik},
  doi		= {10.1109/JSSC.2009.2036764},
  issn		= {0018-9200},
  journal	= {IEEE J. Solid-State Circuits},
  month		= feb,
  number	= {2},
  pages		= {401--410},
  title		= {{Exploring Asynchronous Design Techniques for
		  Process-Tolerant and Energy-Efficient Subthreshold
		  Operation}},
  url		= {http://ieeexplore.ieee.org/document/5405151/},
  volume	= {45},
  year		= {2010}
}

@Article{	  Chang2010a,
  author	= {Chang, Ik Joon and Park, Sang Phill and Roy, Kaushik},
  doi		= {10.1109/JSSC.2009.2036764},
  issn		= {0018-9200},
  journal	= {IEEE J. Solid-State Circuits},
  month		= feb,
  number	= {2},
  pages		= {401--410},
  title		= {{Exploring Asynchronous Design Techniques for
		  Process-Tolerant and Energy-Efficient Subthreshold
		  Operation}},
  url		= {http://ieeexplore.ieee.org/document/5405151/},
  volume	= {45},
  year		= {2010}
}

@Article{	  Chang2013,
  author	= {Chang, Kok Leong and Chang, Joseph S. and Gwee, Bah Hwee
		  and Chong, Kwen Siong},
  doi		= {10.1109/JETCAS.2013.2243031},
  issn		= {21563357},
  journal	= {IEEE J. Emerg. Sel. Top. Circuits Syst.},
  keywords	= {Asynchronous logic,dynamic voltage
		  scaling,microcontrollers,ubiquitous sensors},
  number	= {1},
  pages		= {23--34},
  title		= {{Synchronous-logic and asynchronous-logic 8051
		  microcontroller cores for realizing the internet of things:
		  A comparative study on dynamic voltage scaling and
		  variation effects}},
  volume	= {3},
  year		= {2013}
}

@InProceedings{	  Chen2010,
  author	= {Chen, Junchao and Chong, Kwen-Siong and Gwee, Bah-Hwee and
		  Chang, Joseph S.},
  booktitle	= {Proc. 8th IEEE Int. NEWCAS Conf. 2010},
  doi		= {10.1109/NEWCAS.2010.5603713},
  isbn		= {978-1-4244-6806-5},
  month		= jun,
  pages		= {117--120},
  publisher	= {IEEE},
  title		= {{An ultra-low power asynchronous quasi-delay-insensitive
		  (QDI) sub-threshold memory with bit-interleaving and
		  completion detection}},
  url		= {http://ieeexplore.ieee.org/document/5603713/},
  year		= {2010}
}

@InProceedings{	  Crop2012,
  address	= {New York, New York, USA},
  author	= {Crop, Joseph and Pawlowski, Robert and Chiang, Patrick},
  booktitle	= {Proc. 49th Annu. Des. Autom. Conf. - DAC '12},
  doi		= {10.1145/2228360.2228535},
  isbn		= {9781450311991},
  pages		= {974},
  publisher	= {ACM Press},
  title		= {{Regaining throughput using completion detection for
		  error-resilient, near-threshold logic}},
  url		= {http://dl.acm.org/citation.cfm?doid=2228360.2228535},
  year		= {2012}
}

@InProceedings{	  De2014,
  author	= {De, Vivek},
  booktitle	= {2014 IEEE Asian Solid-State Circuits Conf.},
  doi		= {10.1109/ASSCC.2014.7008875},
  isbn		= {978-1-4799-4089-9},
  month		= nov,
  pages		= {121--124},
  publisher	= {IEEE},
  title		= {{Energy efficient computing in nanoscale CMOS: Challenges
		  and opportunities}},
  url		= {http://ieeexplore.ieee.org/document/7008875/},
  year		= {2014}
}

@Article{	  Fuketa2011,
  author	= {Fuketa, Hiroshi and Kuroda, Dan and Hashimoto, Masanori
		  and Onoye, Takao},
  doi		= {10.1109/TCSII.2011.2149110},
  issn		= {1549-7747},
  journal	= {IEEE Trans. Circuits Syst. II Express Briefs},
  month		= may,
  number	= {5},
  pages		= {299--303},
  title		= {{An Average-Performance-Oriented Subthreshold Processor
		  Self-Timed by Memory Read Completion}},
  url		= {http://ieeexplore.ieee.org/document/5772920/},
  volume	= {58},
  year		= {2011}
}

@Article{	  Fuketa2011a,
  author	= {Fuketa, Hiroshi and Kuroda, Dan and Hashimoto, Masanori
		  and Onoye, Takao},
  doi		= {10.1109/TCSII.2011.2149110},
  issn		= {1549-7747},
  journal	= {IEEE Trans. Circuits Syst. II Express Briefs},
  month		= may,
  number	= {5},
  pages		= {299--303},
  title		= {{An Average-Performance-Oriented Subthreshold Processor
		  Self-Timed by Memory Read Completion}},
  url		= {http://ieeexplore.ieee.org/document/5772920/},
  volume	= {58},
  year		= {2011}
}

@Article{	  Jorgenson2010,
  author	= {Jorgenson, Ryan D. and Sorensen, Lief and Leet, Dan and
		  Hagedorn, Michael S. and Lamb, David R. and Friddell,
		  Thomas Hal and Snapp, Warren P.},
  doi		= {10.1109/JPROC.2009.2035449},
  issn		= {0018-9219},
  journal	= {Proc. IEEE},
  month		= feb,
  number	= {2},
  pages		= {299--314},
  title		= {{Ultralow-Power Operation in Subthreshold Regimes Applying
		  Clockless Logic}},
  url		= {http://ieeexplore.ieee.org/document/5395764/},
  volume	= {98},
  year		= {2010}
}

@Article{	  Jorgenson2010a,
  author	= {Jorgenson, Ryan D. and Sorensen, Lief and Leet, Dan and
		  Hagedorn, Michael S. and Lamb, David R. and Friddell,
		  Thomas Hal and Snapp, Warren P.},
  doi		= {10.1109/JPROC.2009.2035449},
  issn		= {0018-9219},
  journal	= {Proc. IEEE},
  month		= feb,
  number	= {2},
  pages		= {299--314},
  title		= {{Ultralow-Power Operation in Subthreshold Regimes Applying
		  Clockless Logic}},
  url		= {http://ieeexplore.ieee.org/document/5395764/},
  volume	= {98},
  year		= {2010}
}

@InProceedings{	  Lotze2007,
  author	= {Lotze, Niklas and Ortmanns, Maurits and Manoli, Yiannos},
  booktitle	= {2007 25th Int. Conf. Comput. Des.},
  doi		= {10.1109/ICCD.2007.4601949},
  isbn		= {978-1-4244-1257-0},
  month		= oct,
  pages		= {533--540},
  publisher	= {IEEE},
  title		= {{A Study on Self-Timed Asynchronous Subthreshold Logic}},
  url		= {http://ieeexplore.ieee.org/document/4601949/},
  year		= {2007}
}

@InProceedings{	  Lotze2007b,
  author	= {Lotze, Niklas and Ortmanns, Maurits and Manoli, Yiannos},
  booktitle	= {2007 25th Int. Conf. Comput. Des.},
  doi		= {10.1109/ICCD.2007.4601949},
  isbn		= {978-1-4244-1257-0},
  month		= oct,
  pages		= {533--540},
  publisher	= {IEEE},
  title		= {{A Study on self-timed asynchronous subthreshold logic}},
  url		= {http://ieeexplore.ieee.org/document/4601949/},
  year		= {2007}
}

@InProceedings{	  Morris2017,
  author	= {Morris, Jordan and Prabhat, Pranay and Myers, James and
		  Yakovlev, Alex},
  booktitle	= {2017 IEEE Comput. Soc. Annu. Symp. VLSI},
  doi		= {10.1109/ISVLSI.2017.14},
  isbn		= {978-1-5090-6762-6},
  month		= jul,
  pages		= {19--24},
  publisher	= {IEEE},
  title		= {{Unconventional Layout Techniques for a High Performance,
		  Low Variability Subthreshold Standard Cell Library}},
  url		= {http://ieeexplore.ieee.org/document/7987489/},
  year		= {2017}
}

@Article{	  Myers2016,
  author	= {Myers, James and Savanth, Anand and Gaddh, Rohan and
		  Howard, David and Prabhat, Pranay and Flynn, David},
  doi		= {10.1109/JSSC.2015.2477046},
  isbn		= {0018-9200 VO - PP},
  issn		= {00189200},
  journal	= {IEEE J. Solid-State Circuits},
  keywords	= {Energy efficient design,Integrated voltage regulator
		  (IVR),Low power,Low voltage,Power gating,Subthreshold},
  month		= jan,
  number	= {1},
  pages		= {31--44},
  title		= {{A subthreshold ARM cortex-M0+ subsystem in 65 nm CMOS for
		  WSN applications with 14 Power Domains, 10T SRAM, and
		  integrated voltage regulator}},
  url		= {http://ieeexplore.ieee.org/document/7287733/},
  volume	= {51},
  year		= {2016}
}

@Article{	  Wang2005,
  author	= {Wang, A. and Chandrakasan, A.},
  doi		= {10.1109/JSSC.2004.837945},
  issn		= {0018-9200},
  journal	= {IEEE J. Solid-State Circuits},
  month		= jan,
  number	= {1},
  pages		= {310--319},
  title		= {{A 180-mV subthreshold FFT processor using a minimum
		  energy design methodology}},
  url		= {http://ieeexplore.ieee.org/document/1375015/},
  volume	= {40},
  year		= {2005}
}

@Article{	  Wang2005a,
  author	= {Wang, A. and Chandrakasan, A.},
  doi		= {10.1109/JSSC.2004.837945},
  issn		= {0018-9200},
  journal	= {IEEE J. Solid-State Circuits},
  month		= jan,
  number	= {1},
  pages		= {310--319},
  title		= {{A 180-mV subthreshold FFT processor using a minimum
		  energy design methodology}},
  url		= {http://ieeexplore.ieee.org/document/1375015/},
  volume	= {40},
  year		= {2005}
}
