<paper id="1501277346"><title>Information Theoretic Evaluation of Side-Channel Resistant Logic Styles</title><year>2007</year><authors><author org="UCL Crypto Group, Université catholique de Louvain," id="2104703448">François Macé</author><author org="UCL Crypto Group, Université catholique de Louvain," id="2085610964">François-Xavier Standaert</author><author org="UCL Crypto Group, Université catholique de Louvain," id="2195205560">Jean-Jacques Quisquater</author></authors><n_citation>49</n_citation><doc_type>Conference</doc_type><references><reference>1491520029</reference><reference>1506423869</reference><reference>1519539754</reference><reference>1522953023</reference><reference>1552623947</reference><reference>1575446397</reference><reference>1595639514</reference><reference>1613874182</reference><reference>1752847028</reference><reference>1774054610</reference><reference>1790072549</reference><reference>1806070087</reference><reference>1837001584</reference><reference>1986906087</reference><reference>2099086025</reference><reference>2108782258</reference><reference>2144630005</reference><reference>2157767379</reference><reference>2399592896</reference><reference>2914572864</reference></references><venue id="1127098075" type="C">Cryptographic Hardware and Embedded Systems</venue><doi>10.1007/978-3-540-74735-2_29</doi><keywords><keyword weight="0.48988">Logic gate</keyword><keyword weight="0.47859">Cryptography</keyword><keyword weight="0.46916">Computer science</keyword><keyword weight="0.44564">Smart card</keyword><keyword weight="0.46163">Theoretical computer science</keyword><keyword weight="0.4407">Implementation</keyword><keyword weight="0.50211">Side channel attack</keyword><keyword weight="0.46554">Mutual information</keyword><keyword weight="0.47219">Abstraction layer</keyword><keyword weight="0.43428">Strengths and weaknesses</keyword></keywords><publisher>Springer-Verlag</publisher><abstract>We propose to apply an information theoretic metric to the evaluation of side-channel resistant logic styles. Due to the long design and development time required for the physical evaluation of such hardware countermeasures, our analysis is based on simulations. Although they do not aim to replace the need of actual measurements, we show that simulations can be used as a meaningful first step in the validation chain of a cryptographic product. For illustration purposes, we apply our methodology to gate-level simulations of different logic styles and stress that it allows a significant improvement of the previously considered evaluation methods. In particular, our results allow putting forward the respective strengths and weaknesses of actual countermeasures and determining to which extent they can practically lead to secure implementations (with respect to a noise parameter), if adversaries were provided with simulation-based side-channel traces. Most importantly, the proposed methodology can be straightforwardly adapted to adversaries provided with any other kind of leakage traces (including physical ones).</abstract></paper>