// Seed: 2238014815
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_8;
endmodule
module module_1 #(
    parameter id_2 = 32'd96
) (
    output wire  id_0
    , id_7, id_8,
    input  wor   id_1,
    input  tri1  _id_2,
    output tri   id_3,
    input  uwire id_4,
    input  wor   id_5
);
  logic id_9;
  wire  id_10;
  assign id_0 = -1;
  wire [1 : 1  -  1] id_11;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_8,
      id_9,
      id_9,
      id_8,
      id_7
  );
  wire [id_2 : 1] id_12;
endmodule
