
GC9A01_OLED_STM32F401CC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006608  08000198  08000198  00001198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00003be0  080067a0  080067a0  000077a0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a380  0800a380  0000c01c  2**0
                  CONTENTS
  4 .ARM          00000008  0800a380  0800a380  0000b380  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a388  0800a388  0000c01c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a388  0800a388  0000b388  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a38c  0800a38c  0000b38c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000001c  20000000  0800a390  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000164  2000001c  0800a3ac  0000c01c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000180  0800a3ac  0000c180  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c01c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a1ce  00000000  00000000  0000c04c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001e2a  00000000  00000000  0001621a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000990  00000000  00000000  00018048  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000739  00000000  00000000  000189d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000169e3  00000000  00000000  00019111  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c253  00000000  00000000  0002faf4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008b6b8  00000000  00000000  0003bd47  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c73ff  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002a58  00000000  00000000  000c7444  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000057  00000000  00000000  000c9e9c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	@ (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	@ (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	2000001c 	.word	0x2000001c
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08006788 	.word	0x08006788

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	@ (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	@ (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	@ (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000020 	.word	0x20000020
 80001d4:	08006788 	.word	0x08006788

080001d8 <strlen>:
 80001d8:	4603      	mov	r3, r0
 80001da:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001de:	2a00      	cmp	r2, #0
 80001e0:	d1fb      	bne.n	80001da <strlen+0x2>
 80001e2:	1a18      	subs	r0, r3, r0
 80001e4:	3801      	subs	r0, #1
 80001e6:	4770      	bx	lr

080001e8 <__aeabi_drsub>:
 80001e8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001ec:	e002      	b.n	80001f4 <__adddf3>
 80001ee:	bf00      	nop

080001f0 <__aeabi_dsub>:
 80001f0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001f4 <__adddf3>:
 80001f4:	b530      	push	{r4, r5, lr}
 80001f6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001fa:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001fe:	ea94 0f05 	teq	r4, r5
 8000202:	bf08      	it	eq
 8000204:	ea90 0f02 	teqeq	r0, r2
 8000208:	bf1f      	itttt	ne
 800020a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800020e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000212:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000216:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800021a:	f000 80e2 	beq.w	80003e2 <__adddf3+0x1ee>
 800021e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000222:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000226:	bfb8      	it	lt
 8000228:	426d      	neglt	r5, r5
 800022a:	dd0c      	ble.n	8000246 <__adddf3+0x52>
 800022c:	442c      	add	r4, r5
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	ea82 0000 	eor.w	r0, r2, r0
 800023a:	ea83 0101 	eor.w	r1, r3, r1
 800023e:	ea80 0202 	eor.w	r2, r0, r2
 8000242:	ea81 0303 	eor.w	r3, r1, r3
 8000246:	2d36      	cmp	r5, #54	@ 0x36
 8000248:	bf88      	it	hi
 800024a:	bd30      	pophi	{r4, r5, pc}
 800024c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000250:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000254:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000258:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800025c:	d002      	beq.n	8000264 <__adddf3+0x70>
 800025e:	4240      	negs	r0, r0
 8000260:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000264:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000268:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800026c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000270:	d002      	beq.n	8000278 <__adddf3+0x84>
 8000272:	4252      	negs	r2, r2
 8000274:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000278:	ea94 0f05 	teq	r4, r5
 800027c:	f000 80a7 	beq.w	80003ce <__adddf3+0x1da>
 8000280:	f1a4 0401 	sub.w	r4, r4, #1
 8000284:	f1d5 0e20 	rsbs	lr, r5, #32
 8000288:	db0d      	blt.n	80002a6 <__adddf3+0xb2>
 800028a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800028e:	fa22 f205 	lsr.w	r2, r2, r5
 8000292:	1880      	adds	r0, r0, r2
 8000294:	f141 0100 	adc.w	r1, r1, #0
 8000298:	fa03 f20e 	lsl.w	r2, r3, lr
 800029c:	1880      	adds	r0, r0, r2
 800029e:	fa43 f305 	asr.w	r3, r3, r5
 80002a2:	4159      	adcs	r1, r3
 80002a4:	e00e      	b.n	80002c4 <__adddf3+0xd0>
 80002a6:	f1a5 0520 	sub.w	r5, r5, #32
 80002aa:	f10e 0e20 	add.w	lr, lr, #32
 80002ae:	2a01      	cmp	r2, #1
 80002b0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002b4:	bf28      	it	cs
 80002b6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002ba:	fa43 f305 	asr.w	r3, r3, r5
 80002be:	18c0      	adds	r0, r0, r3
 80002c0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002c4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002c8:	d507      	bpl.n	80002da <__adddf3+0xe6>
 80002ca:	f04f 0e00 	mov.w	lr, #0
 80002ce:	f1dc 0c00 	rsbs	ip, ip, #0
 80002d2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002d6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002da:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002de:	d31b      	bcc.n	8000318 <__adddf3+0x124>
 80002e0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002e4:	d30c      	bcc.n	8000300 <__adddf3+0x10c>
 80002e6:	0849      	lsrs	r1, r1, #1
 80002e8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002ec:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002f0:	f104 0401 	add.w	r4, r4, #1
 80002f4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002f8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002fc:	f080 809a 	bcs.w	8000434 <__adddf3+0x240>
 8000300:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000304:	bf08      	it	eq
 8000306:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800030a:	f150 0000 	adcs.w	r0, r0, #0
 800030e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000312:	ea41 0105 	orr.w	r1, r1, r5
 8000316:	bd30      	pop	{r4, r5, pc}
 8000318:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800031c:	4140      	adcs	r0, r0
 800031e:	eb41 0101 	adc.w	r1, r1, r1
 8000322:	3c01      	subs	r4, #1
 8000324:	bf28      	it	cs
 8000326:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800032a:	d2e9      	bcs.n	8000300 <__adddf3+0x10c>
 800032c:	f091 0f00 	teq	r1, #0
 8000330:	bf04      	itt	eq
 8000332:	4601      	moveq	r1, r0
 8000334:	2000      	moveq	r0, #0
 8000336:	fab1 f381 	clz	r3, r1
 800033a:	bf08      	it	eq
 800033c:	3320      	addeq	r3, #32
 800033e:	f1a3 030b 	sub.w	r3, r3, #11
 8000342:	f1b3 0220 	subs.w	r2, r3, #32
 8000346:	da0c      	bge.n	8000362 <__adddf3+0x16e>
 8000348:	320c      	adds	r2, #12
 800034a:	dd08      	ble.n	800035e <__adddf3+0x16a>
 800034c:	f102 0c14 	add.w	ip, r2, #20
 8000350:	f1c2 020c 	rsb	r2, r2, #12
 8000354:	fa01 f00c 	lsl.w	r0, r1, ip
 8000358:	fa21 f102 	lsr.w	r1, r1, r2
 800035c:	e00c      	b.n	8000378 <__adddf3+0x184>
 800035e:	f102 0214 	add.w	r2, r2, #20
 8000362:	bfd8      	it	le
 8000364:	f1c2 0c20 	rsble	ip, r2, #32
 8000368:	fa01 f102 	lsl.w	r1, r1, r2
 800036c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000370:	bfdc      	itt	le
 8000372:	ea41 010c 	orrle.w	r1, r1, ip
 8000376:	4090      	lslle	r0, r2
 8000378:	1ae4      	subs	r4, r4, r3
 800037a:	bfa2      	ittt	ge
 800037c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000380:	4329      	orrge	r1, r5
 8000382:	bd30      	popge	{r4, r5, pc}
 8000384:	ea6f 0404 	mvn.w	r4, r4
 8000388:	3c1f      	subs	r4, #31
 800038a:	da1c      	bge.n	80003c6 <__adddf3+0x1d2>
 800038c:	340c      	adds	r4, #12
 800038e:	dc0e      	bgt.n	80003ae <__adddf3+0x1ba>
 8000390:	f104 0414 	add.w	r4, r4, #20
 8000394:	f1c4 0220 	rsb	r2, r4, #32
 8000398:	fa20 f004 	lsr.w	r0, r0, r4
 800039c:	fa01 f302 	lsl.w	r3, r1, r2
 80003a0:	ea40 0003 	orr.w	r0, r0, r3
 80003a4:	fa21 f304 	lsr.w	r3, r1, r4
 80003a8:	ea45 0103 	orr.w	r1, r5, r3
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f1c4 040c 	rsb	r4, r4, #12
 80003b2:	f1c4 0220 	rsb	r2, r4, #32
 80003b6:	fa20 f002 	lsr.w	r0, r0, r2
 80003ba:	fa01 f304 	lsl.w	r3, r1, r4
 80003be:	ea40 0003 	orr.w	r0, r0, r3
 80003c2:	4629      	mov	r1, r5
 80003c4:	bd30      	pop	{r4, r5, pc}
 80003c6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ca:	4629      	mov	r1, r5
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	f094 0f00 	teq	r4, #0
 80003d2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003d6:	bf06      	itte	eq
 80003d8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003dc:	3401      	addeq	r4, #1
 80003de:	3d01      	subne	r5, #1
 80003e0:	e74e      	b.n	8000280 <__adddf3+0x8c>
 80003e2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003e6:	bf18      	it	ne
 80003e8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003ec:	d029      	beq.n	8000442 <__adddf3+0x24e>
 80003ee:	ea94 0f05 	teq	r4, r5
 80003f2:	bf08      	it	eq
 80003f4:	ea90 0f02 	teqeq	r0, r2
 80003f8:	d005      	beq.n	8000406 <__adddf3+0x212>
 80003fa:	ea54 0c00 	orrs.w	ip, r4, r0
 80003fe:	bf04      	itt	eq
 8000400:	4619      	moveq	r1, r3
 8000402:	4610      	moveq	r0, r2
 8000404:	bd30      	pop	{r4, r5, pc}
 8000406:	ea91 0f03 	teq	r1, r3
 800040a:	bf1e      	ittt	ne
 800040c:	2100      	movne	r1, #0
 800040e:	2000      	movne	r0, #0
 8000410:	bd30      	popne	{r4, r5, pc}
 8000412:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000416:	d105      	bne.n	8000424 <__adddf3+0x230>
 8000418:	0040      	lsls	r0, r0, #1
 800041a:	4149      	adcs	r1, r1
 800041c:	bf28      	it	cs
 800041e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000422:	bd30      	pop	{r4, r5, pc}
 8000424:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000428:	bf3c      	itt	cc
 800042a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800042e:	bd30      	popcc	{r4, r5, pc}
 8000430:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000434:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000438:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800043c:	f04f 0000 	mov.w	r0, #0
 8000440:	bd30      	pop	{r4, r5, pc}
 8000442:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000446:	bf1a      	itte	ne
 8000448:	4619      	movne	r1, r3
 800044a:	4610      	movne	r0, r2
 800044c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000450:	bf1c      	itt	ne
 8000452:	460b      	movne	r3, r1
 8000454:	4602      	movne	r2, r0
 8000456:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800045a:	bf06      	itte	eq
 800045c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000460:	ea91 0f03 	teqeq	r1, r3
 8000464:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000468:	bd30      	pop	{r4, r5, pc}
 800046a:	bf00      	nop

0800046c <__aeabi_ui2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000480:	f04f 0500 	mov.w	r5, #0
 8000484:	f04f 0100 	mov.w	r1, #0
 8000488:	e750      	b.n	800032c <__adddf3+0x138>
 800048a:	bf00      	nop

0800048c <__aeabi_i2d>:
 800048c:	f090 0f00 	teq	r0, #0
 8000490:	bf04      	itt	eq
 8000492:	2100      	moveq	r1, #0
 8000494:	4770      	bxeq	lr
 8000496:	b530      	push	{r4, r5, lr}
 8000498:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800049c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004a0:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004a4:	bf48      	it	mi
 80004a6:	4240      	negmi	r0, r0
 80004a8:	f04f 0100 	mov.w	r1, #0
 80004ac:	e73e      	b.n	800032c <__adddf3+0x138>
 80004ae:	bf00      	nop

080004b0 <__aeabi_f2d>:
 80004b0:	0042      	lsls	r2, r0, #1
 80004b2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004b6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004ba:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004be:	bf1f      	itttt	ne
 80004c0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004c4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004c8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004cc:	4770      	bxne	lr
 80004ce:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004d2:	bf08      	it	eq
 80004d4:	4770      	bxeq	lr
 80004d6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004da:	bf04      	itt	eq
 80004dc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004e0:	4770      	bxeq	lr
 80004e2:	b530      	push	{r4, r5, lr}
 80004e4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004ec:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004f0:	e71c      	b.n	800032c <__adddf3+0x138>
 80004f2:	bf00      	nop

080004f4 <__aeabi_ul2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f04f 0500 	mov.w	r5, #0
 8000502:	e00a      	b.n	800051a <__aeabi_l2d+0x16>

08000504 <__aeabi_l2d>:
 8000504:	ea50 0201 	orrs.w	r2, r0, r1
 8000508:	bf08      	it	eq
 800050a:	4770      	bxeq	lr
 800050c:	b530      	push	{r4, r5, lr}
 800050e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000512:	d502      	bpl.n	800051a <__aeabi_l2d+0x16>
 8000514:	4240      	negs	r0, r0
 8000516:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800051a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800051e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000522:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000526:	f43f aed8 	beq.w	80002da <__adddf3+0xe6>
 800052a:	f04f 0203 	mov.w	r2, #3
 800052e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000532:	bf18      	it	ne
 8000534:	3203      	addne	r2, #3
 8000536:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800053a:	bf18      	it	ne
 800053c:	3203      	addne	r2, #3
 800053e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000542:	f1c2 0320 	rsb	r3, r2, #32
 8000546:	fa00 fc03 	lsl.w	ip, r0, r3
 800054a:	fa20 f002 	lsr.w	r0, r0, r2
 800054e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000552:	ea40 000e 	orr.w	r0, r0, lr
 8000556:	fa21 f102 	lsr.w	r1, r1, r2
 800055a:	4414      	add	r4, r2
 800055c:	e6bd      	b.n	80002da <__adddf3+0xe6>
 800055e:	bf00      	nop

08000560 <__aeabi_dmul>:
 8000560:	b570      	push	{r4, r5, r6, lr}
 8000562:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000566:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800056a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800056e:	bf1d      	ittte	ne
 8000570:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000574:	ea94 0f0c 	teqne	r4, ip
 8000578:	ea95 0f0c 	teqne	r5, ip
 800057c:	f000 f8de 	bleq	800073c <__aeabi_dmul+0x1dc>
 8000580:	442c      	add	r4, r5
 8000582:	ea81 0603 	eor.w	r6, r1, r3
 8000586:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800058a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800058e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000592:	bf18      	it	ne
 8000594:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000598:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800059c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005a0:	d038      	beq.n	8000614 <__aeabi_dmul+0xb4>
 80005a2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005ae:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005b2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005b6:	f04f 0600 	mov.w	r6, #0
 80005ba:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005be:	f09c 0f00 	teq	ip, #0
 80005c2:	bf18      	it	ne
 80005c4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005c8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005cc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005d0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005d4:	d204      	bcs.n	80005e0 <__aeabi_dmul+0x80>
 80005d6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005da:	416d      	adcs	r5, r5
 80005dc:	eb46 0606 	adc.w	r6, r6, r6
 80005e0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005e4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005e8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005ec:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005f0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005f4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80005f8:	bf88      	it	hi
 80005fa:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80005fe:	d81e      	bhi.n	800063e <__aeabi_dmul+0xde>
 8000600:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000604:	bf08      	it	eq
 8000606:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800060a:	f150 0000 	adcs.w	r0, r0, #0
 800060e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000612:	bd70      	pop	{r4, r5, r6, pc}
 8000614:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000618:	ea46 0101 	orr.w	r1, r6, r1
 800061c:	ea40 0002 	orr.w	r0, r0, r2
 8000620:	ea81 0103 	eor.w	r1, r1, r3
 8000624:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000628:	bfc2      	ittt	gt
 800062a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800062e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000632:	bd70      	popgt	{r4, r5, r6, pc}
 8000634:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000638:	f04f 0e00 	mov.w	lr, #0
 800063c:	3c01      	subs	r4, #1
 800063e:	f300 80ab 	bgt.w	8000798 <__aeabi_dmul+0x238>
 8000642:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000646:	bfde      	ittt	le
 8000648:	2000      	movle	r0, #0
 800064a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800064e:	bd70      	pople	{r4, r5, r6, pc}
 8000650:	f1c4 0400 	rsb	r4, r4, #0
 8000654:	3c20      	subs	r4, #32
 8000656:	da35      	bge.n	80006c4 <__aeabi_dmul+0x164>
 8000658:	340c      	adds	r4, #12
 800065a:	dc1b      	bgt.n	8000694 <__aeabi_dmul+0x134>
 800065c:	f104 0414 	add.w	r4, r4, #20
 8000660:	f1c4 0520 	rsb	r5, r4, #32
 8000664:	fa00 f305 	lsl.w	r3, r0, r5
 8000668:	fa20 f004 	lsr.w	r0, r0, r4
 800066c:	fa01 f205 	lsl.w	r2, r1, r5
 8000670:	ea40 0002 	orr.w	r0, r0, r2
 8000674:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000678:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800067c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000680:	fa21 f604 	lsr.w	r6, r1, r4
 8000684:	eb42 0106 	adc.w	r1, r2, r6
 8000688:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800068c:	bf08      	it	eq
 800068e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000692:	bd70      	pop	{r4, r5, r6, pc}
 8000694:	f1c4 040c 	rsb	r4, r4, #12
 8000698:	f1c4 0520 	rsb	r5, r4, #32
 800069c:	fa00 f304 	lsl.w	r3, r0, r4
 80006a0:	fa20 f005 	lsr.w	r0, r0, r5
 80006a4:	fa01 f204 	lsl.w	r2, r1, r4
 80006a8:	ea40 0002 	orr.w	r0, r0, r2
 80006ac:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006b0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b4:	f141 0100 	adc.w	r1, r1, #0
 80006b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006bc:	bf08      	it	eq
 80006be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006c2:	bd70      	pop	{r4, r5, r6, pc}
 80006c4:	f1c4 0520 	rsb	r5, r4, #32
 80006c8:	fa00 f205 	lsl.w	r2, r0, r5
 80006cc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006d0:	fa20 f304 	lsr.w	r3, r0, r4
 80006d4:	fa01 f205 	lsl.w	r2, r1, r5
 80006d8:	ea43 0302 	orr.w	r3, r3, r2
 80006dc:	fa21 f004 	lsr.w	r0, r1, r4
 80006e0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006e4:	fa21 f204 	lsr.w	r2, r1, r4
 80006e8:	ea20 0002 	bic.w	r0, r0, r2
 80006ec:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006f4:	bf08      	it	eq
 80006f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f094 0f00 	teq	r4, #0
 8000700:	d10f      	bne.n	8000722 <__aeabi_dmul+0x1c2>
 8000702:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000706:	0040      	lsls	r0, r0, #1
 8000708:	eb41 0101 	adc.w	r1, r1, r1
 800070c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000710:	bf08      	it	eq
 8000712:	3c01      	subeq	r4, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1a6>
 8000716:	ea41 0106 	orr.w	r1, r1, r6
 800071a:	f095 0f00 	teq	r5, #0
 800071e:	bf18      	it	ne
 8000720:	4770      	bxne	lr
 8000722:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000726:	0052      	lsls	r2, r2, #1
 8000728:	eb43 0303 	adc.w	r3, r3, r3
 800072c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000730:	bf08      	it	eq
 8000732:	3d01      	subeq	r5, #1
 8000734:	d0f7      	beq.n	8000726 <__aeabi_dmul+0x1c6>
 8000736:	ea43 0306 	orr.w	r3, r3, r6
 800073a:	4770      	bx	lr
 800073c:	ea94 0f0c 	teq	r4, ip
 8000740:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000744:	bf18      	it	ne
 8000746:	ea95 0f0c 	teqne	r5, ip
 800074a:	d00c      	beq.n	8000766 <__aeabi_dmul+0x206>
 800074c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000750:	bf18      	it	ne
 8000752:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000756:	d1d1      	bne.n	80006fc <__aeabi_dmul+0x19c>
 8000758:	ea81 0103 	eor.w	r1, r1, r3
 800075c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000760:	f04f 0000 	mov.w	r0, #0
 8000764:	bd70      	pop	{r4, r5, r6, pc}
 8000766:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800076a:	bf06      	itte	eq
 800076c:	4610      	moveq	r0, r2
 800076e:	4619      	moveq	r1, r3
 8000770:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000774:	d019      	beq.n	80007aa <__aeabi_dmul+0x24a>
 8000776:	ea94 0f0c 	teq	r4, ip
 800077a:	d102      	bne.n	8000782 <__aeabi_dmul+0x222>
 800077c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000780:	d113      	bne.n	80007aa <__aeabi_dmul+0x24a>
 8000782:	ea95 0f0c 	teq	r5, ip
 8000786:	d105      	bne.n	8000794 <__aeabi_dmul+0x234>
 8000788:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800078c:	bf1c      	itt	ne
 800078e:	4610      	movne	r0, r2
 8000790:	4619      	movne	r1, r3
 8000792:	d10a      	bne.n	80007aa <__aeabi_dmul+0x24a>
 8000794:	ea81 0103 	eor.w	r1, r1, r3
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800079c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007a0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007a4:	f04f 0000 	mov.w	r0, #0
 80007a8:	bd70      	pop	{r4, r5, r6, pc}
 80007aa:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007ae:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007b2:	bd70      	pop	{r4, r5, r6, pc}

080007b4 <__aeabi_ddiv>:
 80007b4:	b570      	push	{r4, r5, r6, lr}
 80007b6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007ba:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007be:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007c2:	bf1d      	ittte	ne
 80007c4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007c8:	ea94 0f0c 	teqne	r4, ip
 80007cc:	ea95 0f0c 	teqne	r5, ip
 80007d0:	f000 f8a7 	bleq	8000922 <__aeabi_ddiv+0x16e>
 80007d4:	eba4 0405 	sub.w	r4, r4, r5
 80007d8:	ea81 0e03 	eor.w	lr, r1, r3
 80007dc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007e0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007e4:	f000 8088 	beq.w	80008f8 <__aeabi_ddiv+0x144>
 80007e8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007ec:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80007f0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007f4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007f8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007fc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000800:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000804:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000808:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800080c:	429d      	cmp	r5, r3
 800080e:	bf08      	it	eq
 8000810:	4296      	cmpeq	r6, r2
 8000812:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000816:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800081a:	d202      	bcs.n	8000822 <__aeabi_ddiv+0x6e>
 800081c:	085b      	lsrs	r3, r3, #1
 800081e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000822:	1ab6      	subs	r6, r6, r2
 8000824:	eb65 0503 	sbc.w	r5, r5, r3
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000832:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000836:	ebb6 0e02 	subs.w	lr, r6, r2
 800083a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800083e:	bf22      	ittt	cs
 8000840:	1ab6      	subcs	r6, r6, r2
 8000842:	4675      	movcs	r5, lr
 8000844:	ea40 000c 	orrcs.w	r0, r0, ip
 8000848:	085b      	lsrs	r3, r3, #1
 800084a:	ea4f 0232 	mov.w	r2, r2, rrx
 800084e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000852:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000856:	bf22      	ittt	cs
 8000858:	1ab6      	subcs	r6, r6, r2
 800085a:	4675      	movcs	r5, lr
 800085c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000860:	085b      	lsrs	r3, r3, #1
 8000862:	ea4f 0232 	mov.w	r2, r2, rrx
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000890:	ea55 0e06 	orrs.w	lr, r5, r6
 8000894:	d018      	beq.n	80008c8 <__aeabi_ddiv+0x114>
 8000896:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800089a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800089e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008a2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008a6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008aa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008ae:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008b2:	d1c0      	bne.n	8000836 <__aeabi_ddiv+0x82>
 80008b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008b8:	d10b      	bne.n	80008d2 <__aeabi_ddiv+0x11e>
 80008ba:	ea41 0100 	orr.w	r1, r1, r0
 80008be:	f04f 0000 	mov.w	r0, #0
 80008c2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008c6:	e7b6      	b.n	8000836 <__aeabi_ddiv+0x82>
 80008c8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008cc:	bf04      	itt	eq
 80008ce:	4301      	orreq	r1, r0
 80008d0:	2000      	moveq	r0, #0
 80008d2:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008d6:	bf88      	it	hi
 80008d8:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008dc:	f63f aeaf 	bhi.w	800063e <__aeabi_dmul+0xde>
 80008e0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008e4:	bf04      	itt	eq
 80008e6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ea:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ee:	f150 0000 	adcs.w	r0, r0, #0
 80008f2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008f6:	bd70      	pop	{r4, r5, r6, pc}
 80008f8:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80008fc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000900:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000904:	bfc2      	ittt	gt
 8000906:	ebd4 050c 	rsbsgt	r5, r4, ip
 800090a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800090e:	bd70      	popgt	{r4, r5, r6, pc}
 8000910:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000914:	f04f 0e00 	mov.w	lr, #0
 8000918:	3c01      	subs	r4, #1
 800091a:	e690      	b.n	800063e <__aeabi_dmul+0xde>
 800091c:	ea45 0e06 	orr.w	lr, r5, r6
 8000920:	e68d      	b.n	800063e <__aeabi_dmul+0xde>
 8000922:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000926:	ea94 0f0c 	teq	r4, ip
 800092a:	bf08      	it	eq
 800092c:	ea95 0f0c 	teqeq	r5, ip
 8000930:	f43f af3b 	beq.w	80007aa <__aeabi_dmul+0x24a>
 8000934:	ea94 0f0c 	teq	r4, ip
 8000938:	d10a      	bne.n	8000950 <__aeabi_ddiv+0x19c>
 800093a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800093e:	f47f af34 	bne.w	80007aa <__aeabi_dmul+0x24a>
 8000942:	ea95 0f0c 	teq	r5, ip
 8000946:	f47f af25 	bne.w	8000794 <__aeabi_dmul+0x234>
 800094a:	4610      	mov	r0, r2
 800094c:	4619      	mov	r1, r3
 800094e:	e72c      	b.n	80007aa <__aeabi_dmul+0x24a>
 8000950:	ea95 0f0c 	teq	r5, ip
 8000954:	d106      	bne.n	8000964 <__aeabi_ddiv+0x1b0>
 8000956:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800095a:	f43f aefd 	beq.w	8000758 <__aeabi_dmul+0x1f8>
 800095e:	4610      	mov	r0, r2
 8000960:	4619      	mov	r1, r3
 8000962:	e722      	b.n	80007aa <__aeabi_dmul+0x24a>
 8000964:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000968:	bf18      	it	ne
 800096a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800096e:	f47f aec5 	bne.w	80006fc <__aeabi_dmul+0x19c>
 8000972:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000976:	f47f af0d 	bne.w	8000794 <__aeabi_dmul+0x234>
 800097a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800097e:	f47f aeeb 	bne.w	8000758 <__aeabi_dmul+0x1f8>
 8000982:	e712      	b.n	80007aa <__aeabi_dmul+0x24a>

08000984 <__gedf2>:
 8000984:	f04f 3cff 	mov.w	ip, #4294967295
 8000988:	e006      	b.n	8000998 <__cmpdf2+0x4>
 800098a:	bf00      	nop

0800098c <__ledf2>:
 800098c:	f04f 0c01 	mov.w	ip, #1
 8000990:	e002      	b.n	8000998 <__cmpdf2+0x4>
 8000992:	bf00      	nop

08000994 <__cmpdf2>:
 8000994:	f04f 0c01 	mov.w	ip, #1
 8000998:	f84d cd04 	str.w	ip, [sp, #-4]!
 800099c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009a0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009a4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009a8:	bf18      	it	ne
 80009aa:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009ae:	d01b      	beq.n	80009e8 <__cmpdf2+0x54>
 80009b0:	b001      	add	sp, #4
 80009b2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009b6:	bf0c      	ite	eq
 80009b8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009bc:	ea91 0f03 	teqne	r1, r3
 80009c0:	bf02      	ittt	eq
 80009c2:	ea90 0f02 	teqeq	r0, r2
 80009c6:	2000      	moveq	r0, #0
 80009c8:	4770      	bxeq	lr
 80009ca:	f110 0f00 	cmn.w	r0, #0
 80009ce:	ea91 0f03 	teq	r1, r3
 80009d2:	bf58      	it	pl
 80009d4:	4299      	cmppl	r1, r3
 80009d6:	bf08      	it	eq
 80009d8:	4290      	cmpeq	r0, r2
 80009da:	bf2c      	ite	cs
 80009dc:	17d8      	asrcs	r0, r3, #31
 80009de:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009e2:	f040 0001 	orr.w	r0, r0, #1
 80009e6:	4770      	bx	lr
 80009e8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f0:	d102      	bne.n	80009f8 <__cmpdf2+0x64>
 80009f2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009f6:	d107      	bne.n	8000a08 <__cmpdf2+0x74>
 80009f8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009fc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a00:	d1d6      	bne.n	80009b0 <__cmpdf2+0x1c>
 8000a02:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a06:	d0d3      	beq.n	80009b0 <__cmpdf2+0x1c>
 8000a08:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a0c:	4770      	bx	lr
 8000a0e:	bf00      	nop

08000a10 <__aeabi_cdrcmple>:
 8000a10:	4684      	mov	ip, r0
 8000a12:	4610      	mov	r0, r2
 8000a14:	4662      	mov	r2, ip
 8000a16:	468c      	mov	ip, r1
 8000a18:	4619      	mov	r1, r3
 8000a1a:	4663      	mov	r3, ip
 8000a1c:	e000      	b.n	8000a20 <__aeabi_cdcmpeq>
 8000a1e:	bf00      	nop

08000a20 <__aeabi_cdcmpeq>:
 8000a20:	b501      	push	{r0, lr}
 8000a22:	f7ff ffb7 	bl	8000994 <__cmpdf2>
 8000a26:	2800      	cmp	r0, #0
 8000a28:	bf48      	it	mi
 8000a2a:	f110 0f00 	cmnmi.w	r0, #0
 8000a2e:	bd01      	pop	{r0, pc}

08000a30 <__aeabi_dcmpeq>:
 8000a30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a34:	f7ff fff4 	bl	8000a20 <__aeabi_cdcmpeq>
 8000a38:	bf0c      	ite	eq
 8000a3a:	2001      	moveq	r0, #1
 8000a3c:	2000      	movne	r0, #0
 8000a3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a42:	bf00      	nop

08000a44 <__aeabi_dcmplt>:
 8000a44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a48:	f7ff ffea 	bl	8000a20 <__aeabi_cdcmpeq>
 8000a4c:	bf34      	ite	cc
 8000a4e:	2001      	movcc	r0, #1
 8000a50:	2000      	movcs	r0, #0
 8000a52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a56:	bf00      	nop

08000a58 <__aeabi_dcmple>:
 8000a58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a5c:	f7ff ffe0 	bl	8000a20 <__aeabi_cdcmpeq>
 8000a60:	bf94      	ite	ls
 8000a62:	2001      	movls	r0, #1
 8000a64:	2000      	movhi	r0, #0
 8000a66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6a:	bf00      	nop

08000a6c <__aeabi_dcmpge>:
 8000a6c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a70:	f7ff ffce 	bl	8000a10 <__aeabi_cdrcmple>
 8000a74:	bf94      	ite	ls
 8000a76:	2001      	movls	r0, #1
 8000a78:	2000      	movhi	r0, #0
 8000a7a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a7e:	bf00      	nop

08000a80 <__aeabi_dcmpgt>:
 8000a80:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a84:	f7ff ffc4 	bl	8000a10 <__aeabi_cdrcmple>
 8000a88:	bf34      	ite	cc
 8000a8a:	2001      	movcc	r0, #1
 8000a8c:	2000      	movcs	r0, #0
 8000a8e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a92:	bf00      	nop

08000a94 <__aeabi_d2iz>:
 8000a94:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a98:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a9c:	d215      	bcs.n	8000aca <__aeabi_d2iz+0x36>
 8000a9e:	d511      	bpl.n	8000ac4 <__aeabi_d2iz+0x30>
 8000aa0:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000aa4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000aa8:	d912      	bls.n	8000ad0 <__aeabi_d2iz+0x3c>
 8000aaa:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aae:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ab2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ab6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000aba:	fa23 f002 	lsr.w	r0, r3, r2
 8000abe:	bf18      	it	ne
 8000ac0:	4240      	negne	r0, r0
 8000ac2:	4770      	bx	lr
 8000ac4:	f04f 0000 	mov.w	r0, #0
 8000ac8:	4770      	bx	lr
 8000aca:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ace:	d105      	bne.n	8000adc <__aeabi_d2iz+0x48>
 8000ad0:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ad4:	bf08      	it	eq
 8000ad6:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000ada:	4770      	bx	lr
 8000adc:	f04f 0000 	mov.w	r0, #0
 8000ae0:	4770      	bx	lr
 8000ae2:	bf00      	nop

08000ae4 <__aeabi_d2f>:
 8000ae4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ae8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000aec:	bf24      	itt	cs
 8000aee:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000af2:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000af6:	d90d      	bls.n	8000b14 <__aeabi_d2f+0x30>
 8000af8:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000afc:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b00:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b04:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000b08:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b0c:	bf08      	it	eq
 8000b0e:	f020 0001 	biceq.w	r0, r0, #1
 8000b12:	4770      	bx	lr
 8000b14:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000b18:	d121      	bne.n	8000b5e <__aeabi_d2f+0x7a>
 8000b1a:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b1e:	bfbc      	itt	lt
 8000b20:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b24:	4770      	bxlt	lr
 8000b26:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b2a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b2e:	f1c2 0218 	rsb	r2, r2, #24
 8000b32:	f1c2 0c20 	rsb	ip, r2, #32
 8000b36:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b3a:	fa20 f002 	lsr.w	r0, r0, r2
 8000b3e:	bf18      	it	ne
 8000b40:	f040 0001 	orrne.w	r0, r0, #1
 8000b44:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b48:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b4c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b50:	ea40 000c 	orr.w	r0, r0, ip
 8000b54:	fa23 f302 	lsr.w	r3, r3, r2
 8000b58:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b5c:	e7cc      	b.n	8000af8 <__aeabi_d2f+0x14>
 8000b5e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b62:	d107      	bne.n	8000b74 <__aeabi_d2f+0x90>
 8000b64:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b68:	bf1e      	ittt	ne
 8000b6a:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b6e:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b72:	4770      	bxne	lr
 8000b74:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b78:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b7c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b80:	4770      	bx	lr
 8000b82:	bf00      	nop

08000b84 <__aeabi_uldivmod>:
 8000b84:	b953      	cbnz	r3, 8000b9c <__aeabi_uldivmod+0x18>
 8000b86:	b94a      	cbnz	r2, 8000b9c <__aeabi_uldivmod+0x18>
 8000b88:	2900      	cmp	r1, #0
 8000b8a:	bf08      	it	eq
 8000b8c:	2800      	cmpeq	r0, #0
 8000b8e:	bf1c      	itt	ne
 8000b90:	f04f 31ff 	movne.w	r1, #4294967295
 8000b94:	f04f 30ff 	movne.w	r0, #4294967295
 8000b98:	f000 b96a 	b.w	8000e70 <__aeabi_idiv0>
 8000b9c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ba0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ba4:	f000 f806 	bl	8000bb4 <__udivmoddi4>
 8000ba8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bac:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bb0:	b004      	add	sp, #16
 8000bb2:	4770      	bx	lr

08000bb4 <__udivmoddi4>:
 8000bb4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bb8:	9d08      	ldr	r5, [sp, #32]
 8000bba:	460c      	mov	r4, r1
 8000bbc:	2b00      	cmp	r3, #0
 8000bbe:	d14e      	bne.n	8000c5e <__udivmoddi4+0xaa>
 8000bc0:	4694      	mov	ip, r2
 8000bc2:	458c      	cmp	ip, r1
 8000bc4:	4686      	mov	lr, r0
 8000bc6:	fab2 f282 	clz	r2, r2
 8000bca:	d962      	bls.n	8000c92 <__udivmoddi4+0xde>
 8000bcc:	b14a      	cbz	r2, 8000be2 <__udivmoddi4+0x2e>
 8000bce:	f1c2 0320 	rsb	r3, r2, #32
 8000bd2:	4091      	lsls	r1, r2
 8000bd4:	fa20 f303 	lsr.w	r3, r0, r3
 8000bd8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000bdc:	4319      	orrs	r1, r3
 8000bde:	fa00 fe02 	lsl.w	lr, r0, r2
 8000be2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000be6:	fa1f f68c 	uxth.w	r6, ip
 8000bea:	fbb1 f4f7 	udiv	r4, r1, r7
 8000bee:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000bf2:	fb07 1114 	mls	r1, r7, r4, r1
 8000bf6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000bfa:	fb04 f106 	mul.w	r1, r4, r6
 8000bfe:	4299      	cmp	r1, r3
 8000c00:	d90a      	bls.n	8000c18 <__udivmoddi4+0x64>
 8000c02:	eb1c 0303 	adds.w	r3, ip, r3
 8000c06:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c0a:	f080 8112 	bcs.w	8000e32 <__udivmoddi4+0x27e>
 8000c0e:	4299      	cmp	r1, r3
 8000c10:	f240 810f 	bls.w	8000e32 <__udivmoddi4+0x27e>
 8000c14:	3c02      	subs	r4, #2
 8000c16:	4463      	add	r3, ip
 8000c18:	1a59      	subs	r1, r3, r1
 8000c1a:	fa1f f38e 	uxth.w	r3, lr
 8000c1e:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c22:	fb07 1110 	mls	r1, r7, r0, r1
 8000c26:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c2a:	fb00 f606 	mul.w	r6, r0, r6
 8000c2e:	429e      	cmp	r6, r3
 8000c30:	d90a      	bls.n	8000c48 <__udivmoddi4+0x94>
 8000c32:	eb1c 0303 	adds.w	r3, ip, r3
 8000c36:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c3a:	f080 80fc 	bcs.w	8000e36 <__udivmoddi4+0x282>
 8000c3e:	429e      	cmp	r6, r3
 8000c40:	f240 80f9 	bls.w	8000e36 <__udivmoddi4+0x282>
 8000c44:	4463      	add	r3, ip
 8000c46:	3802      	subs	r0, #2
 8000c48:	1b9b      	subs	r3, r3, r6
 8000c4a:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000c4e:	2100      	movs	r1, #0
 8000c50:	b11d      	cbz	r5, 8000c5a <__udivmoddi4+0xa6>
 8000c52:	40d3      	lsrs	r3, r2
 8000c54:	2200      	movs	r2, #0
 8000c56:	e9c5 3200 	strd	r3, r2, [r5]
 8000c5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c5e:	428b      	cmp	r3, r1
 8000c60:	d905      	bls.n	8000c6e <__udivmoddi4+0xba>
 8000c62:	b10d      	cbz	r5, 8000c68 <__udivmoddi4+0xb4>
 8000c64:	e9c5 0100 	strd	r0, r1, [r5]
 8000c68:	2100      	movs	r1, #0
 8000c6a:	4608      	mov	r0, r1
 8000c6c:	e7f5      	b.n	8000c5a <__udivmoddi4+0xa6>
 8000c6e:	fab3 f183 	clz	r1, r3
 8000c72:	2900      	cmp	r1, #0
 8000c74:	d146      	bne.n	8000d04 <__udivmoddi4+0x150>
 8000c76:	42a3      	cmp	r3, r4
 8000c78:	d302      	bcc.n	8000c80 <__udivmoddi4+0xcc>
 8000c7a:	4290      	cmp	r0, r2
 8000c7c:	f0c0 80f0 	bcc.w	8000e60 <__udivmoddi4+0x2ac>
 8000c80:	1a86      	subs	r6, r0, r2
 8000c82:	eb64 0303 	sbc.w	r3, r4, r3
 8000c86:	2001      	movs	r0, #1
 8000c88:	2d00      	cmp	r5, #0
 8000c8a:	d0e6      	beq.n	8000c5a <__udivmoddi4+0xa6>
 8000c8c:	e9c5 6300 	strd	r6, r3, [r5]
 8000c90:	e7e3      	b.n	8000c5a <__udivmoddi4+0xa6>
 8000c92:	2a00      	cmp	r2, #0
 8000c94:	f040 8090 	bne.w	8000db8 <__udivmoddi4+0x204>
 8000c98:	eba1 040c 	sub.w	r4, r1, ip
 8000c9c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ca0:	fa1f f78c 	uxth.w	r7, ip
 8000ca4:	2101      	movs	r1, #1
 8000ca6:	fbb4 f6f8 	udiv	r6, r4, r8
 8000caa:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000cae:	fb08 4416 	mls	r4, r8, r6, r4
 8000cb2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000cb6:	fb07 f006 	mul.w	r0, r7, r6
 8000cba:	4298      	cmp	r0, r3
 8000cbc:	d908      	bls.n	8000cd0 <__udivmoddi4+0x11c>
 8000cbe:	eb1c 0303 	adds.w	r3, ip, r3
 8000cc2:	f106 34ff 	add.w	r4, r6, #4294967295
 8000cc6:	d202      	bcs.n	8000cce <__udivmoddi4+0x11a>
 8000cc8:	4298      	cmp	r0, r3
 8000cca:	f200 80cd 	bhi.w	8000e68 <__udivmoddi4+0x2b4>
 8000cce:	4626      	mov	r6, r4
 8000cd0:	1a1c      	subs	r4, r3, r0
 8000cd2:	fa1f f38e 	uxth.w	r3, lr
 8000cd6:	fbb4 f0f8 	udiv	r0, r4, r8
 8000cda:	fb08 4410 	mls	r4, r8, r0, r4
 8000cde:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000ce2:	fb00 f707 	mul.w	r7, r0, r7
 8000ce6:	429f      	cmp	r7, r3
 8000ce8:	d908      	bls.n	8000cfc <__udivmoddi4+0x148>
 8000cea:	eb1c 0303 	adds.w	r3, ip, r3
 8000cee:	f100 34ff 	add.w	r4, r0, #4294967295
 8000cf2:	d202      	bcs.n	8000cfa <__udivmoddi4+0x146>
 8000cf4:	429f      	cmp	r7, r3
 8000cf6:	f200 80b0 	bhi.w	8000e5a <__udivmoddi4+0x2a6>
 8000cfa:	4620      	mov	r0, r4
 8000cfc:	1bdb      	subs	r3, r3, r7
 8000cfe:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d02:	e7a5      	b.n	8000c50 <__udivmoddi4+0x9c>
 8000d04:	f1c1 0620 	rsb	r6, r1, #32
 8000d08:	408b      	lsls	r3, r1
 8000d0a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d0e:	431f      	orrs	r7, r3
 8000d10:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d14:	fa04 f301 	lsl.w	r3, r4, r1
 8000d18:	ea43 030c 	orr.w	r3, r3, ip
 8000d1c:	40f4      	lsrs	r4, r6
 8000d1e:	fa00 f801 	lsl.w	r8, r0, r1
 8000d22:	0c38      	lsrs	r0, r7, #16
 8000d24:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d28:	fbb4 fef0 	udiv	lr, r4, r0
 8000d2c:	fa1f fc87 	uxth.w	ip, r7
 8000d30:	fb00 441e 	mls	r4, r0, lr, r4
 8000d34:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d38:	fb0e f90c 	mul.w	r9, lr, ip
 8000d3c:	45a1      	cmp	r9, r4
 8000d3e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d42:	d90a      	bls.n	8000d5a <__udivmoddi4+0x1a6>
 8000d44:	193c      	adds	r4, r7, r4
 8000d46:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000d4a:	f080 8084 	bcs.w	8000e56 <__udivmoddi4+0x2a2>
 8000d4e:	45a1      	cmp	r9, r4
 8000d50:	f240 8081 	bls.w	8000e56 <__udivmoddi4+0x2a2>
 8000d54:	f1ae 0e02 	sub.w	lr, lr, #2
 8000d58:	443c      	add	r4, r7
 8000d5a:	eba4 0409 	sub.w	r4, r4, r9
 8000d5e:	fa1f f983 	uxth.w	r9, r3
 8000d62:	fbb4 f3f0 	udiv	r3, r4, r0
 8000d66:	fb00 4413 	mls	r4, r0, r3, r4
 8000d6a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d6e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d72:	45a4      	cmp	ip, r4
 8000d74:	d907      	bls.n	8000d86 <__udivmoddi4+0x1d2>
 8000d76:	193c      	adds	r4, r7, r4
 8000d78:	f103 30ff 	add.w	r0, r3, #4294967295
 8000d7c:	d267      	bcs.n	8000e4e <__udivmoddi4+0x29a>
 8000d7e:	45a4      	cmp	ip, r4
 8000d80:	d965      	bls.n	8000e4e <__udivmoddi4+0x29a>
 8000d82:	3b02      	subs	r3, #2
 8000d84:	443c      	add	r4, r7
 8000d86:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000d8a:	fba0 9302 	umull	r9, r3, r0, r2
 8000d8e:	eba4 040c 	sub.w	r4, r4, ip
 8000d92:	429c      	cmp	r4, r3
 8000d94:	46ce      	mov	lr, r9
 8000d96:	469c      	mov	ip, r3
 8000d98:	d351      	bcc.n	8000e3e <__udivmoddi4+0x28a>
 8000d9a:	d04e      	beq.n	8000e3a <__udivmoddi4+0x286>
 8000d9c:	b155      	cbz	r5, 8000db4 <__udivmoddi4+0x200>
 8000d9e:	ebb8 030e 	subs.w	r3, r8, lr
 8000da2:	eb64 040c 	sbc.w	r4, r4, ip
 8000da6:	fa04 f606 	lsl.w	r6, r4, r6
 8000daa:	40cb      	lsrs	r3, r1
 8000dac:	431e      	orrs	r6, r3
 8000dae:	40cc      	lsrs	r4, r1
 8000db0:	e9c5 6400 	strd	r6, r4, [r5]
 8000db4:	2100      	movs	r1, #0
 8000db6:	e750      	b.n	8000c5a <__udivmoddi4+0xa6>
 8000db8:	f1c2 0320 	rsb	r3, r2, #32
 8000dbc:	fa20 f103 	lsr.w	r1, r0, r3
 8000dc0:	fa0c fc02 	lsl.w	ip, ip, r2
 8000dc4:	fa24 f303 	lsr.w	r3, r4, r3
 8000dc8:	4094      	lsls	r4, r2
 8000dca:	430c      	orrs	r4, r1
 8000dcc:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000dd0:	fa00 fe02 	lsl.w	lr, r0, r2
 8000dd4:	fa1f f78c 	uxth.w	r7, ip
 8000dd8:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ddc:	fb08 3110 	mls	r1, r8, r0, r3
 8000de0:	0c23      	lsrs	r3, r4, #16
 8000de2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000de6:	fb00 f107 	mul.w	r1, r0, r7
 8000dea:	4299      	cmp	r1, r3
 8000dec:	d908      	bls.n	8000e00 <__udivmoddi4+0x24c>
 8000dee:	eb1c 0303 	adds.w	r3, ip, r3
 8000df2:	f100 36ff 	add.w	r6, r0, #4294967295
 8000df6:	d22c      	bcs.n	8000e52 <__udivmoddi4+0x29e>
 8000df8:	4299      	cmp	r1, r3
 8000dfa:	d92a      	bls.n	8000e52 <__udivmoddi4+0x29e>
 8000dfc:	3802      	subs	r0, #2
 8000dfe:	4463      	add	r3, ip
 8000e00:	1a5b      	subs	r3, r3, r1
 8000e02:	b2a4      	uxth	r4, r4
 8000e04:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e08:	fb08 3311 	mls	r3, r8, r1, r3
 8000e0c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e10:	fb01 f307 	mul.w	r3, r1, r7
 8000e14:	42a3      	cmp	r3, r4
 8000e16:	d908      	bls.n	8000e2a <__udivmoddi4+0x276>
 8000e18:	eb1c 0404 	adds.w	r4, ip, r4
 8000e1c:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e20:	d213      	bcs.n	8000e4a <__udivmoddi4+0x296>
 8000e22:	42a3      	cmp	r3, r4
 8000e24:	d911      	bls.n	8000e4a <__udivmoddi4+0x296>
 8000e26:	3902      	subs	r1, #2
 8000e28:	4464      	add	r4, ip
 8000e2a:	1ae4      	subs	r4, r4, r3
 8000e2c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e30:	e739      	b.n	8000ca6 <__udivmoddi4+0xf2>
 8000e32:	4604      	mov	r4, r0
 8000e34:	e6f0      	b.n	8000c18 <__udivmoddi4+0x64>
 8000e36:	4608      	mov	r0, r1
 8000e38:	e706      	b.n	8000c48 <__udivmoddi4+0x94>
 8000e3a:	45c8      	cmp	r8, r9
 8000e3c:	d2ae      	bcs.n	8000d9c <__udivmoddi4+0x1e8>
 8000e3e:	ebb9 0e02 	subs.w	lr, r9, r2
 8000e42:	eb63 0c07 	sbc.w	ip, r3, r7
 8000e46:	3801      	subs	r0, #1
 8000e48:	e7a8      	b.n	8000d9c <__udivmoddi4+0x1e8>
 8000e4a:	4631      	mov	r1, r6
 8000e4c:	e7ed      	b.n	8000e2a <__udivmoddi4+0x276>
 8000e4e:	4603      	mov	r3, r0
 8000e50:	e799      	b.n	8000d86 <__udivmoddi4+0x1d2>
 8000e52:	4630      	mov	r0, r6
 8000e54:	e7d4      	b.n	8000e00 <__udivmoddi4+0x24c>
 8000e56:	46d6      	mov	lr, sl
 8000e58:	e77f      	b.n	8000d5a <__udivmoddi4+0x1a6>
 8000e5a:	4463      	add	r3, ip
 8000e5c:	3802      	subs	r0, #2
 8000e5e:	e74d      	b.n	8000cfc <__udivmoddi4+0x148>
 8000e60:	4606      	mov	r6, r0
 8000e62:	4623      	mov	r3, r4
 8000e64:	4608      	mov	r0, r1
 8000e66:	e70f      	b.n	8000c88 <__udivmoddi4+0xd4>
 8000e68:	3e02      	subs	r6, #2
 8000e6a:	4463      	add	r3, ip
 8000e6c:	e730      	b.n	8000cd0 <__udivmoddi4+0x11c>
 8000e6e:	bf00      	nop

08000e70 <__aeabi_idiv0>:
 8000e70:	4770      	bx	lr
 8000e72:	bf00      	nop

08000e74 <GC9A01_Init>:

//==============================================================================
// Процедура инициализации дисплея
//==============================================================================
//==== данные для инициализации дисплея GC9A01_240X240 ==========
void GC9A01_Init(void){
 8000e74:	b580      	push	{r7, lr}
 8000e76:	b082      	sub	sp, #8
 8000e78:	af02      	add	r7, sp, #8
	
		// Задержка после подачи питания
		// если при старте не всегда запускаеться дисплей увеличиваем время задержки
		HAL_Delay(100);	
 8000e7a:	2064      	movs	r0, #100	@ 0x64
 8000e7c:	f002 faac 	bl	80033d8 <HAL_Delay>

		GC9A01_Width = GC9A01_WIDTH;
 8000e80:	4bfb      	ldr	r3, [pc, #1004]	@ (8001270 <GC9A01_Init+0x3fc>)
 8000e82:	22f0      	movs	r2, #240	@ 0xf0
 8000e84:	801a      	strh	r2, [r3, #0]
		GC9A01_Height = GC9A01_HEIGHT;
 8000e86:	4bfb      	ldr	r3, [pc, #1004]	@ (8001274 <GC9A01_Init+0x400>)
 8000e88:	22f0      	movs	r2, #240	@ 0xf0
 8000e8a:	801a      	strh	r2, [r3, #0]
	
		GC9A01_HardReset(); 
 8000e8c:	f000 fa62 	bl	8001354 <GC9A01_HardReset>

    GC9A01_Select();
 8000e90:	f000 fa46 	bl	8001320 <GC9A01_Select>

		GC9A01_SendCmd(GC9A01_InnerReg2Enable);
 8000e94:	20ef      	movs	r0, #239	@ 0xef
 8000e96:	f000 fa73 	bl	8001380 <GC9A01_SendCmd>
		GC9A01_SendCmd(0xEB);        
 8000e9a:	20eb      	movs	r0, #235	@ 0xeb
 8000e9c:	f000 fa70 	bl	8001380 <GC9A01_SendCmd>
		GC9A01_SendData(0x14);
 8000ea0:	2014      	movs	r0, #20
 8000ea2:	f000 faa3 	bl	80013ec <GC9A01_SendData>

		GC9A01_SendCmd(GC9A01_InnerReg1Enable);
 8000ea6:	20fe      	movs	r0, #254	@ 0xfe
 8000ea8:	f000 fa6a 	bl	8001380 <GC9A01_SendCmd>
		GC9A01_SendCmd(GC9A01_InnerReg2Enable);
 8000eac:	20ef      	movs	r0, #239	@ 0xef
 8000eae:	f000 fa67 	bl	8001380 <GC9A01_SendCmd>

		GC9A01_SendCmd(0xEB);        
 8000eb2:	20eb      	movs	r0, #235	@ 0xeb
 8000eb4:	f000 fa64 	bl	8001380 <GC9A01_SendCmd>
		GC9A01_SendData(0x14);       
 8000eb8:	2014      	movs	r0, #20
 8000eba:	f000 fa97 	bl	80013ec <GC9A01_SendData>

		GC9A01_SendCmd(0x84);       
 8000ebe:	2084      	movs	r0, #132	@ 0x84
 8000ec0:	f000 fa5e 	bl	8001380 <GC9A01_SendCmd>
		GC9A01_SendData(0x40);
 8000ec4:	2040      	movs	r0, #64	@ 0x40
 8000ec6:	f000 fa91 	bl	80013ec <GC9A01_SendData>

		GC9A01_SendCmd(0x85);        
 8000eca:	2085      	movs	r0, #133	@ 0x85
 8000ecc:	f000 fa58 	bl	8001380 <GC9A01_SendCmd>
		GC9A01_SendData(0xFF);
 8000ed0:	20ff      	movs	r0, #255	@ 0xff
 8000ed2:	f000 fa8b 	bl	80013ec <GC9A01_SendData>

		GC9A01_SendCmd(0x86);       
 8000ed6:	2086      	movs	r0, #134	@ 0x86
 8000ed8:	f000 fa52 	bl	8001380 <GC9A01_SendCmd>
		GC9A01_SendData(0xFF);
 8000edc:	20ff      	movs	r0, #255	@ 0xff
 8000ede:	f000 fa85 	bl	80013ec <GC9A01_SendData>

		GC9A01_SendCmd(0x87);        
 8000ee2:	2087      	movs	r0, #135	@ 0x87
 8000ee4:	f000 fa4c 	bl	8001380 <GC9A01_SendCmd>
		GC9A01_SendData(0xFF);
 8000ee8:	20ff      	movs	r0, #255	@ 0xff
 8000eea:	f000 fa7f 	bl	80013ec <GC9A01_SendData>

		GC9A01_SendCmd(0x88);        
 8000eee:	2088      	movs	r0, #136	@ 0x88
 8000ef0:	f000 fa46 	bl	8001380 <GC9A01_SendCmd>
		GC9A01_SendData(0x0A);
 8000ef4:	200a      	movs	r0, #10
 8000ef6:	f000 fa79 	bl	80013ec <GC9A01_SendData>

		GC9A01_SendCmd(0x89);        
 8000efa:	2089      	movs	r0, #137	@ 0x89
 8000efc:	f000 fa40 	bl	8001380 <GC9A01_SendCmd>
		GC9A01_SendData(0x21);
 8000f00:	2021      	movs	r0, #33	@ 0x21
 8000f02:	f000 fa73 	bl	80013ec <GC9A01_SendData>

		GC9A01_SendCmd(0x8A);        
 8000f06:	208a      	movs	r0, #138	@ 0x8a
 8000f08:	f000 fa3a 	bl	8001380 <GC9A01_SendCmd>
		GC9A01_SendData(0x00);
 8000f0c:	2000      	movs	r0, #0
 8000f0e:	f000 fa6d 	bl	80013ec <GC9A01_SendData>

		GC9A01_SendCmd(0x8B);        
 8000f12:	208b      	movs	r0, #139	@ 0x8b
 8000f14:	f000 fa34 	bl	8001380 <GC9A01_SendCmd>
		GC9A01_SendData(0x80);
 8000f18:	2080      	movs	r0, #128	@ 0x80
 8000f1a:	f000 fa67 	bl	80013ec <GC9A01_SendData>

		GC9A01_SendCmd(0x8C);        
 8000f1e:	208c      	movs	r0, #140	@ 0x8c
 8000f20:	f000 fa2e 	bl	8001380 <GC9A01_SendCmd>
		GC9A01_SendData(0x01);
 8000f24:	2001      	movs	r0, #1
 8000f26:	f000 fa61 	bl	80013ec <GC9A01_SendData>

		GC9A01_SendCmd(0x8D);        
 8000f2a:	208d      	movs	r0, #141	@ 0x8d
 8000f2c:	f000 fa28 	bl	8001380 <GC9A01_SendCmd>
		GC9A01_SendData(0x01);
 8000f30:	2001      	movs	r0, #1
 8000f32:	f000 fa5b 	bl	80013ec <GC9A01_SendData>

		GC9A01_SendCmd(0x8E);        
 8000f36:	208e      	movs	r0, #142	@ 0x8e
 8000f38:	f000 fa22 	bl	8001380 <GC9A01_SendCmd>
		GC9A01_SendData(0xFF);
 8000f3c:	20ff      	movs	r0, #255	@ 0xff
 8000f3e:	f000 fa55 	bl	80013ec <GC9A01_SendData>

		GC9A01_SendCmd(0x8F);        
 8000f42:	208f      	movs	r0, #143	@ 0x8f
 8000f44:	f000 fa1c 	bl	8001380 <GC9A01_SendCmd>
		GC9A01_SendData(0xFF);
 8000f48:	20ff      	movs	r0, #255	@ 0xff
 8000f4a:	f000 fa4f 	bl	80013ec <GC9A01_SendData>

		GC9A01_SendCmd(GC9A01_DisplayFunctionControl);
 8000f4e:	20b6      	movs	r0, #182	@ 0xb6
 8000f50:	f000 fa16 	bl	8001380 <GC9A01_SendCmd>
		GC9A01_SendData(0x00);
 8000f54:	2000      	movs	r0, #0
 8000f56:	f000 fa49 	bl	80013ec <GC9A01_SendData>
		GC9A01_SendData(0x20); // Scan direction S360 -> S1
 8000f5a:	2020      	movs	r0, #32
 8000f5c:	f000 fa46 	bl	80013ec <GC9A01_SendData>

		// def rotation
		GC9A01_SendCmd(GC9A01_MADCTL);
 8000f60:	2036      	movs	r0, #54	@ 0x36
 8000f62:	f000 fa0d 	bl	8001380 <GC9A01_SendCmd>
		GC9A01_SendData(GC9A01_DEF_ROTATION);
 8000f66:	2008      	movs	r0, #8
 8000f68:	f000 fa40 	bl	80013ec <GC9A01_SendData>
		
		// ColorMode
		GC9A01_SendCmd(GC9A01_COLMOD);
 8000f6c:	203a      	movs	r0, #58	@ 0x3a
 8000f6e:	f000 fa07 	bl	8001380 <GC9A01_SendCmd>
		GC9A01_SendData(ColorMode_MCU_16bit & 0x77);
 8000f72:	2005      	movs	r0, #5
 8000f74:	f000 fa3a 	bl	80013ec <GC9A01_SendData>

		GC9A01_SendCmd(0x90);        
 8000f78:	2090      	movs	r0, #144	@ 0x90
 8000f7a:	f000 fa01 	bl	8001380 <GC9A01_SendCmd>
		GC9A01_SendData(0x08);
 8000f7e:	2008      	movs	r0, #8
 8000f80:	f000 fa34 	bl	80013ec <GC9A01_SendData>
		GC9A01_SendData(0x08);
 8000f84:	2008      	movs	r0, #8
 8000f86:	f000 fa31 	bl	80013ec <GC9A01_SendData>
		GC9A01_SendData(0x08);
 8000f8a:	2008      	movs	r0, #8
 8000f8c:	f000 fa2e 	bl	80013ec <GC9A01_SendData>
		GC9A01_SendData(0x08);
 8000f90:	2008      	movs	r0, #8
 8000f92:	f000 fa2b 	bl	80013ec <GC9A01_SendData>

		GC9A01_SendCmd(0xBD);        
 8000f96:	20bd      	movs	r0, #189	@ 0xbd
 8000f98:	f000 f9f2 	bl	8001380 <GC9A01_SendCmd>
		GC9A01_SendData(0x06);
 8000f9c:	2006      	movs	r0, #6
 8000f9e:	f000 fa25 	bl	80013ec <GC9A01_SendData>

		GC9A01_SendCmd(0xBC);        
 8000fa2:	20bc      	movs	r0, #188	@ 0xbc
 8000fa4:	f000 f9ec 	bl	8001380 <GC9A01_SendCmd>
		GC9A01_SendData(0x00);
 8000fa8:	2000      	movs	r0, #0
 8000faa:	f000 fa1f 	bl	80013ec <GC9A01_SendData>

		GC9A01_SendCmd(0xFF);        
 8000fae:	20ff      	movs	r0, #255	@ 0xff
 8000fb0:	f000 f9e6 	bl	8001380 <GC9A01_SendCmd>
		GC9A01_SendData(0x60);
 8000fb4:	2060      	movs	r0, #96	@ 0x60
 8000fb6:	f000 fa19 	bl	80013ec <GC9A01_SendData>
		GC9A01_SendData(0x01);
 8000fba:	2001      	movs	r0, #1
 8000fbc:	f000 fa16 	bl	80013ec <GC9A01_SendData>
		GC9A01_SendData(0x04);
 8000fc0:	2004      	movs	r0, #4
 8000fc2:	f000 fa13 	bl	80013ec <GC9A01_SendData>

		GC9A01_SendCmd(GC9A01_PWCTR2);  // Power control 2
 8000fc6:	20c3      	movs	r0, #195	@ 0xc3
 8000fc8:	f000 f9da 	bl	8001380 <GC9A01_SendCmd>
		GC9A01_SendData(0x13);       // 5.18 V
 8000fcc:	2013      	movs	r0, #19
 8000fce:	f000 fa0d 	bl	80013ec <GC9A01_SendData>
		GC9A01_SendCmd(GC9A01_PWCTR3);  // Power control 3
 8000fd2:	20c4      	movs	r0, #196	@ 0xc4
 8000fd4:	f000 f9d4 	bl	8001380 <GC9A01_SendCmd>
		GC9A01_SendData(0x13);       // VREG2A = -3.82 V, VREG2B = 0.68 V
 8000fd8:	2013      	movs	r0, #19
 8000fda:	f000 fa07 	bl	80013ec <GC9A01_SendData>
		GC9A01_SendCmd(GC9A01_PWCTR4);  // Power control 4
 8000fde:	20c9      	movs	r0, #201	@ 0xc9
 8000fe0:	f000 f9ce 	bl	8001380 <GC9A01_SendCmd>
		GC9A01_SendData(0x22);       // VREG2A = 5.88 V, VREG2B = -2.88 V
 8000fe4:	2022      	movs	r0, #34	@ 0x22
 8000fe6:	f000 fa01 	bl	80013ec <GC9A01_SendData>

		GC9A01_SendCmd(0xBE);        
 8000fea:	20be      	movs	r0, #190	@ 0xbe
 8000fec:	f000 f9c8 	bl	8001380 <GC9A01_SendCmd>
		GC9A01_SendData(0x11);
 8000ff0:	2011      	movs	r0, #17
 8000ff2:	f000 f9fb 	bl	80013ec <GC9A01_SendData>

		GC9A01_SendCmd(0xE1);        
 8000ff6:	20e1      	movs	r0, #225	@ 0xe1
 8000ff8:	f000 f9c2 	bl	8001380 <GC9A01_SendCmd>
		GC9A01_SendData(0x10);
 8000ffc:	2010      	movs	r0, #16
 8000ffe:	f000 f9f5 	bl	80013ec <GC9A01_SendData>
		GC9A01_SendData(0x0E);
 8001002:	200e      	movs	r0, #14
 8001004:	f000 f9f2 	bl	80013ec <GC9A01_SendData>

		GC9A01_SendCmd(0xDF);        
 8001008:	20df      	movs	r0, #223	@ 0xdf
 800100a:	f000 f9b9 	bl	8001380 <GC9A01_SendCmd>
		GC9A01_SendData(0x21);
 800100e:	2021      	movs	r0, #33	@ 0x21
 8001010:	f000 f9ec 	bl	80013ec <GC9A01_SendData>
		GC9A01_SendData(0x0c);
 8001014:	200c      	movs	r0, #12
 8001016:	f000 f9e9 	bl	80013ec <GC9A01_SendData>
		GC9A01_SendData(0x02);
 800101a:	2002      	movs	r0, #2
 800101c:	f000 f9e6 	bl	80013ec <GC9A01_SendData>

		GC9A01_SendCmd(GC9A01_GAMMA1);
 8001020:	20f0      	movs	r0, #240	@ 0xf0
 8001022:	f000 f9ad 	bl	8001380 <GC9A01_SendCmd>
		GC9A01_SendData(0x45);
 8001026:	2045      	movs	r0, #69	@ 0x45
 8001028:	f000 f9e0 	bl	80013ec <GC9A01_SendData>
		GC9A01_SendData(0x09);
 800102c:	2009      	movs	r0, #9
 800102e:	f000 f9dd 	bl	80013ec <GC9A01_SendData>
		GC9A01_SendData(0x08);
 8001032:	2008      	movs	r0, #8
 8001034:	f000 f9da 	bl	80013ec <GC9A01_SendData>
		GC9A01_SendData(0x08);
 8001038:	2008      	movs	r0, #8
 800103a:	f000 f9d7 	bl	80013ec <GC9A01_SendData>
		GC9A01_SendData(0x26);
 800103e:	2026      	movs	r0, #38	@ 0x26
 8001040:	f000 f9d4 	bl	80013ec <GC9A01_SendData>
		GC9A01_SendData(0x2A);
 8001044:	202a      	movs	r0, #42	@ 0x2a
 8001046:	f000 f9d1 	bl	80013ec <GC9A01_SendData>

		GC9A01_SendCmd(GC9A01_GAMMA2);
 800104a:	20f1      	movs	r0, #241	@ 0xf1
 800104c:	f000 f998 	bl	8001380 <GC9A01_SendCmd>
		GC9A01_SendData(0x43);
 8001050:	2043      	movs	r0, #67	@ 0x43
 8001052:	f000 f9cb 	bl	80013ec <GC9A01_SendData>
		GC9A01_SendData(0x70);
 8001056:	2070      	movs	r0, #112	@ 0x70
 8001058:	f000 f9c8 	bl	80013ec <GC9A01_SendData>
		GC9A01_SendData(0x72);
 800105c:	2072      	movs	r0, #114	@ 0x72
 800105e:	f000 f9c5 	bl	80013ec <GC9A01_SendData>
		GC9A01_SendData(0x36);
 8001062:	2036      	movs	r0, #54	@ 0x36
 8001064:	f000 f9c2 	bl	80013ec <GC9A01_SendData>
		GC9A01_SendData(0x37);
 8001068:	2037      	movs	r0, #55	@ 0x37
 800106a:	f000 f9bf 	bl	80013ec <GC9A01_SendData>
		GC9A01_SendData(0x6F);
 800106e:	206f      	movs	r0, #111	@ 0x6f
 8001070:	f000 f9bc 	bl	80013ec <GC9A01_SendData>

		GC9A01_SendCmd(GC9A01_GAMMA3);
 8001074:	20f2      	movs	r0, #242	@ 0xf2
 8001076:	f000 f983 	bl	8001380 <GC9A01_SendCmd>
		GC9A01_SendData(0x45);
 800107a:	2045      	movs	r0, #69	@ 0x45
 800107c:	f000 f9b6 	bl	80013ec <GC9A01_SendData>
		GC9A01_SendData(0x09);
 8001080:	2009      	movs	r0, #9
 8001082:	f000 f9b3 	bl	80013ec <GC9A01_SendData>
		GC9A01_SendData(0x08);
 8001086:	2008      	movs	r0, #8
 8001088:	f000 f9b0 	bl	80013ec <GC9A01_SendData>
		GC9A01_SendData(0x08);
 800108c:	2008      	movs	r0, #8
 800108e:	f000 f9ad 	bl	80013ec <GC9A01_SendData>
		GC9A01_SendData(0x26);
 8001092:	2026      	movs	r0, #38	@ 0x26
 8001094:	f000 f9aa 	bl	80013ec <GC9A01_SendData>
		GC9A01_SendData(0x2A);
 8001098:	202a      	movs	r0, #42	@ 0x2a
 800109a:	f000 f9a7 	bl	80013ec <GC9A01_SendData>

		GC9A01_SendCmd(GC9A01_GAMMA4);
 800109e:	20f3      	movs	r0, #243	@ 0xf3
 80010a0:	f000 f96e 	bl	8001380 <GC9A01_SendCmd>
		GC9A01_SendData(0x43);
 80010a4:	2043      	movs	r0, #67	@ 0x43
 80010a6:	f000 f9a1 	bl	80013ec <GC9A01_SendData>
		GC9A01_SendData(0x70);
 80010aa:	2070      	movs	r0, #112	@ 0x70
 80010ac:	f000 f99e 	bl	80013ec <GC9A01_SendData>
		GC9A01_SendData(0x72);
 80010b0:	2072      	movs	r0, #114	@ 0x72
 80010b2:	f000 f99b 	bl	80013ec <GC9A01_SendData>
		GC9A01_SendData(0x36);
 80010b6:	2036      	movs	r0, #54	@ 0x36
 80010b8:	f000 f998 	bl	80013ec <GC9A01_SendData>
		GC9A01_SendData(0x37);
 80010bc:	2037      	movs	r0, #55	@ 0x37
 80010be:	f000 f995 	bl	80013ec <GC9A01_SendData>
		GC9A01_SendData(0x6F);
 80010c2:	206f      	movs	r0, #111	@ 0x6f
 80010c4:	f000 f992 	bl	80013ec <GC9A01_SendData>

		GC9A01_SendCmd(0xED);        
 80010c8:	20ed      	movs	r0, #237	@ 0xed
 80010ca:	f000 f959 	bl	8001380 <GC9A01_SendCmd>
		GC9A01_SendData(0x1B);
 80010ce:	201b      	movs	r0, #27
 80010d0:	f000 f98c 	bl	80013ec <GC9A01_SendData>
		GC9A01_SendData(0x0B);
 80010d4:	200b      	movs	r0, #11
 80010d6:	f000 f989 	bl	80013ec <GC9A01_SendData>

		GC9A01_SendCmd(0xAE);        
 80010da:	20ae      	movs	r0, #174	@ 0xae
 80010dc:	f000 f950 	bl	8001380 <GC9A01_SendCmd>
		GC9A01_SendData(0x77);
 80010e0:	2077      	movs	r0, #119	@ 0x77
 80010e2:	f000 f983 	bl	80013ec <GC9A01_SendData>

		GC9A01_SendCmd(0xCD);        
 80010e6:	20cd      	movs	r0, #205	@ 0xcd
 80010e8:	f000 f94a 	bl	8001380 <GC9A01_SendCmd>
		GC9A01_SendData(0x63);
 80010ec:	2063      	movs	r0, #99	@ 0x63
 80010ee:	f000 f97d 	bl	80013ec <GC9A01_SendData>

		GC9A01_SendCmd(0x70);        
 80010f2:	2070      	movs	r0, #112	@ 0x70
 80010f4:	f000 f944 	bl	8001380 <GC9A01_SendCmd>
		GC9A01_SendData(0x07);
 80010f8:	2007      	movs	r0, #7
 80010fa:	f000 f977 	bl	80013ec <GC9A01_SendData>
		GC9A01_SendData(0x07);
 80010fe:	2007      	movs	r0, #7
 8001100:	f000 f974 	bl	80013ec <GC9A01_SendData>
		GC9A01_SendData(0x04);
 8001104:	2004      	movs	r0, #4
 8001106:	f000 f971 	bl	80013ec <GC9A01_SendData>
		GC9A01_SendData(0x0E);
 800110a:	200e      	movs	r0, #14
 800110c:	f000 f96e 	bl	80013ec <GC9A01_SendData>
		GC9A01_SendData(0x0F);
 8001110:	200f      	movs	r0, #15
 8001112:	f000 f96b 	bl	80013ec <GC9A01_SendData>
		GC9A01_SendData(0x09);
 8001116:	2009      	movs	r0, #9
 8001118:	f000 f968 	bl	80013ec <GC9A01_SendData>
		GC9A01_SendData(0x07);
 800111c:	2007      	movs	r0, #7
 800111e:	f000 f965 	bl	80013ec <GC9A01_SendData>
		GC9A01_SendData(0x08);
 8001122:	2008      	movs	r0, #8
 8001124:	f000 f962 	bl	80013ec <GC9A01_SendData>
		GC9A01_SendData(0x03);
 8001128:	2003      	movs	r0, #3
 800112a:	f000 f95f 	bl	80013ec <GC9A01_SendData>

		GC9A01_SendCmd(GC9A01_FRAMERATE);       // Frame rate
 800112e:	20e8      	movs	r0, #232	@ 0xe8
 8001130:	f000 f926 	bl	8001380 <GC9A01_SendCmd>
		GC9A01_SendData(0x34);                  // 4 dot inversion
 8001134:	2034      	movs	r0, #52	@ 0x34
 8001136:	f000 f959 	bl	80013ec <GC9A01_SendData>

		GC9A01_SendCmd(0x62);       
 800113a:	2062      	movs	r0, #98	@ 0x62
 800113c:	f000 f920 	bl	8001380 <GC9A01_SendCmd>
		GC9A01_SendData(0x18);
 8001140:	2018      	movs	r0, #24
 8001142:	f000 f953 	bl	80013ec <GC9A01_SendData>
		GC9A01_SendData(0x0D);
 8001146:	200d      	movs	r0, #13
 8001148:	f000 f950 	bl	80013ec <GC9A01_SendData>
		GC9A01_SendData(0x71);
 800114c:	2071      	movs	r0, #113	@ 0x71
 800114e:	f000 f94d 	bl	80013ec <GC9A01_SendData>
		GC9A01_SendData(0xED);
 8001152:	20ed      	movs	r0, #237	@ 0xed
 8001154:	f000 f94a 	bl	80013ec <GC9A01_SendData>
		GC9A01_SendData(0x70);
 8001158:	2070      	movs	r0, #112	@ 0x70
 800115a:	f000 f947 	bl	80013ec <GC9A01_SendData>
		GC9A01_SendData(0x70);
 800115e:	2070      	movs	r0, #112	@ 0x70
 8001160:	f000 f944 	bl	80013ec <GC9A01_SendData>
		GC9A01_SendData(0x18);
 8001164:	2018      	movs	r0, #24
 8001166:	f000 f941 	bl	80013ec <GC9A01_SendData>
		GC9A01_SendData(0x0F);
 800116a:	200f      	movs	r0, #15
 800116c:	f000 f93e 	bl	80013ec <GC9A01_SendData>
		GC9A01_SendData(0x71);
 8001170:	2071      	movs	r0, #113	@ 0x71
 8001172:	f000 f93b 	bl	80013ec <GC9A01_SendData>
		GC9A01_SendData(0xEF);
 8001176:	20ef      	movs	r0, #239	@ 0xef
 8001178:	f000 f938 	bl	80013ec <GC9A01_SendData>
		GC9A01_SendData(0x70);
 800117c:	2070      	movs	r0, #112	@ 0x70
 800117e:	f000 f935 	bl	80013ec <GC9A01_SendData>
		GC9A01_SendData(0x70);
 8001182:	2070      	movs	r0, #112	@ 0x70
 8001184:	f000 f932 	bl	80013ec <GC9A01_SendData>

		GC9A01_SendCmd(0x63);        
 8001188:	2063      	movs	r0, #99	@ 0x63
 800118a:	f000 f8f9 	bl	8001380 <GC9A01_SendCmd>
		GC9A01_SendData(0x18);
 800118e:	2018      	movs	r0, #24
 8001190:	f000 f92c 	bl	80013ec <GC9A01_SendData>
		GC9A01_SendData(0x11);
 8001194:	2011      	movs	r0, #17
 8001196:	f000 f929 	bl	80013ec <GC9A01_SendData>
		GC9A01_SendData(0x71);
 800119a:	2071      	movs	r0, #113	@ 0x71
 800119c:	f000 f926 	bl	80013ec <GC9A01_SendData>
		GC9A01_SendData(0xF1);
 80011a0:	20f1      	movs	r0, #241	@ 0xf1
 80011a2:	f000 f923 	bl	80013ec <GC9A01_SendData>
		GC9A01_SendData(0x70);
 80011a6:	2070      	movs	r0, #112	@ 0x70
 80011a8:	f000 f920 	bl	80013ec <GC9A01_SendData>
		GC9A01_SendData(0x70);
 80011ac:	2070      	movs	r0, #112	@ 0x70
 80011ae:	f000 f91d 	bl	80013ec <GC9A01_SendData>
		GC9A01_SendData(0x18);
 80011b2:	2018      	movs	r0, #24
 80011b4:	f000 f91a 	bl	80013ec <GC9A01_SendData>
		GC9A01_SendData(0x13);
 80011b8:	2013      	movs	r0, #19
 80011ba:	f000 f917 	bl	80013ec <GC9A01_SendData>
		GC9A01_SendData(0x71);
 80011be:	2071      	movs	r0, #113	@ 0x71
 80011c0:	f000 f914 	bl	80013ec <GC9A01_SendData>
		GC9A01_SendData(0xF3);
 80011c4:	20f3      	movs	r0, #243	@ 0xf3
 80011c6:	f000 f911 	bl	80013ec <GC9A01_SendData>
		GC9A01_SendData(0x70);
 80011ca:	2070      	movs	r0, #112	@ 0x70
 80011cc:	f000 f90e 	bl	80013ec <GC9A01_SendData>
		GC9A01_SendData(0x70);
 80011d0:	2070      	movs	r0, #112	@ 0x70
 80011d2:	f000 f90b 	bl	80013ec <GC9A01_SendData>

		GC9A01_SendCmd(0x64);        
 80011d6:	2064      	movs	r0, #100	@ 0x64
 80011d8:	f000 f8d2 	bl	8001380 <GC9A01_SendCmd>
		GC9A01_SendData(0x28);
 80011dc:	2028      	movs	r0, #40	@ 0x28
 80011de:	f000 f905 	bl	80013ec <GC9A01_SendData>
		GC9A01_SendData(0x29);
 80011e2:	2029      	movs	r0, #41	@ 0x29
 80011e4:	f000 f902 	bl	80013ec <GC9A01_SendData>
		GC9A01_SendData(0xF1);
 80011e8:	20f1      	movs	r0, #241	@ 0xf1
 80011ea:	f000 f8ff 	bl	80013ec <GC9A01_SendData>
		GC9A01_SendData(0x01);
 80011ee:	2001      	movs	r0, #1
 80011f0:	f000 f8fc 	bl	80013ec <GC9A01_SendData>
		GC9A01_SendData(0xF1);
 80011f4:	20f1      	movs	r0, #241	@ 0xf1
 80011f6:	f000 f8f9 	bl	80013ec <GC9A01_SendData>
		GC9A01_SendData(0x00);
 80011fa:	2000      	movs	r0, #0
 80011fc:	f000 f8f6 	bl	80013ec <GC9A01_SendData>
		GC9A01_SendData(0x07);
 8001200:	2007      	movs	r0, #7
 8001202:	f000 f8f3 	bl	80013ec <GC9A01_SendData>

		GC9A01_SendCmd(0x66);        
 8001206:	2066      	movs	r0, #102	@ 0x66
 8001208:	f000 f8ba 	bl	8001380 <GC9A01_SendCmd>
		GC9A01_SendData(0x3C);
 800120c:	203c      	movs	r0, #60	@ 0x3c
 800120e:	f000 f8ed 	bl	80013ec <GC9A01_SendData>
		GC9A01_SendData(0x00);
 8001212:	2000      	movs	r0, #0
 8001214:	f000 f8ea 	bl	80013ec <GC9A01_SendData>
		GC9A01_SendData(0xCD);
 8001218:	20cd      	movs	r0, #205	@ 0xcd
 800121a:	f000 f8e7 	bl	80013ec <GC9A01_SendData>
		GC9A01_SendData(0x67);
 800121e:	2067      	movs	r0, #103	@ 0x67
 8001220:	f000 f8e4 	bl	80013ec <GC9A01_SendData>
		GC9A01_SendData(0x45);
 8001224:	2045      	movs	r0, #69	@ 0x45
 8001226:	f000 f8e1 	bl	80013ec <GC9A01_SendData>
		GC9A01_SendData(0x45);
 800122a:	2045      	movs	r0, #69	@ 0x45
 800122c:	f000 f8de 	bl	80013ec <GC9A01_SendData>
		GC9A01_SendData(0x10);
 8001230:	2010      	movs	r0, #16
 8001232:	f000 f8db 	bl	80013ec <GC9A01_SendData>
		GC9A01_SendData(0x00);
 8001236:	2000      	movs	r0, #0
 8001238:	f000 f8d8 	bl	80013ec <GC9A01_SendData>
		GC9A01_SendData(0x00);
 800123c:	2000      	movs	r0, #0
 800123e:	f000 f8d5 	bl	80013ec <GC9A01_SendData>
		GC9A01_SendData(0x00);
 8001242:	2000      	movs	r0, #0
 8001244:	f000 f8d2 	bl	80013ec <GC9A01_SendData>

		GC9A01_SendCmd(0x67);       
 8001248:	2067      	movs	r0, #103	@ 0x67
 800124a:	f000 f899 	bl	8001380 <GC9A01_SendCmd>
		GC9A01_SendData(0x00);
 800124e:	2000      	movs	r0, #0
 8001250:	f000 f8cc 	bl	80013ec <GC9A01_SendData>
		GC9A01_SendData(0x3C);
 8001254:	203c      	movs	r0, #60	@ 0x3c
 8001256:	f000 f8c9 	bl	80013ec <GC9A01_SendData>
		GC9A01_SendData(0x00);
 800125a:	2000      	movs	r0, #0
 800125c:	f000 f8c6 	bl	80013ec <GC9A01_SendData>
		GC9A01_SendData(0x00);
 8001260:	2000      	movs	r0, #0
 8001262:	f000 f8c3 	bl	80013ec <GC9A01_SendData>
		GC9A01_SendData(0x00);
 8001266:	2000      	movs	r0, #0
 8001268:	f000 f8c0 	bl	80013ec <GC9A01_SendData>
		GC9A01_SendData(0x01);
 800126c:	2001      	movs	r0, #1
 800126e:	e003      	b.n	8001278 <GC9A01_Init+0x404>
 8001270:	2000003c 	.word	0x2000003c
 8001274:	2000003e 	.word	0x2000003e
 8001278:	f000 f8b8 	bl	80013ec <GC9A01_SendData>
		GC9A01_SendData(0x54);
 800127c:	2054      	movs	r0, #84	@ 0x54
 800127e:	f000 f8b5 	bl	80013ec <GC9A01_SendData>
		GC9A01_SendData(0x10);
 8001282:	2010      	movs	r0, #16
 8001284:	f000 f8b2 	bl	80013ec <GC9A01_SendData>
		GC9A01_SendData(0x32);
 8001288:	2032      	movs	r0, #50	@ 0x32
 800128a:	f000 f8af 	bl	80013ec <GC9A01_SendData>
		GC9A01_SendData(0x98);
 800128e:	2098      	movs	r0, #152	@ 0x98
 8001290:	f000 f8ac 	bl	80013ec <GC9A01_SendData>

		GC9A01_SendCmd(0x74);        
 8001294:	2074      	movs	r0, #116	@ 0x74
 8001296:	f000 f873 	bl	8001380 <GC9A01_SendCmd>
		GC9A01_SendData(0x10);
 800129a:	2010      	movs	r0, #16
 800129c:	f000 f8a6 	bl	80013ec <GC9A01_SendData>
		GC9A01_SendData(0x85);
 80012a0:	2085      	movs	r0, #133	@ 0x85
 80012a2:	f000 f8a3 	bl	80013ec <GC9A01_SendData>
		GC9A01_SendData(0x80);
 80012a6:	2080      	movs	r0, #128	@ 0x80
 80012a8:	f000 f8a0 	bl	80013ec <GC9A01_SendData>
		GC9A01_SendData(0x00);
 80012ac:	2000      	movs	r0, #0
 80012ae:	f000 f89d 	bl	80013ec <GC9A01_SendData>
		GC9A01_SendData(0x00);
 80012b2:	2000      	movs	r0, #0
 80012b4:	f000 f89a 	bl	80013ec <GC9A01_SendData>
		GC9A01_SendData(0x4E);
 80012b8:	204e      	movs	r0, #78	@ 0x4e
 80012ba:	f000 f897 	bl	80013ec <GC9A01_SendData>
		GC9A01_SendData(0x00);
 80012be:	2000      	movs	r0, #0
 80012c0:	f000 f894 	bl	80013ec <GC9A01_SendData>

		GC9A01_SendCmd(0x98);       
 80012c4:	2098      	movs	r0, #152	@ 0x98
 80012c6:	f000 f85b 	bl	8001380 <GC9A01_SendCmd>
		GC9A01_SendData(0x3e);
 80012ca:	203e      	movs	r0, #62	@ 0x3e
 80012cc:	f000 f88e 	bl	80013ec <GC9A01_SendData>
		GC9A01_SendData(0x07);
 80012d0:	2007      	movs	r0, #7
 80012d2:	f000 f88b 	bl	80013ec <GC9A01_SendData>

		GC9A01_SendCmd(GC9A01_TEON); 		// Tearing effect line on
 80012d6:	2035      	movs	r0, #53	@ 0x35
 80012d8:	f000 f852 	bl	8001380 <GC9A01_SendCmd>

		// Inversion Mode 1;
		GC9A01_SendCmd(GC9A01_INVON);
 80012dc:	2021      	movs	r0, #33	@ 0x21
 80012de:	f000 f84f 	bl	8001380 <GC9A01_SendCmd>
		
		// Sleep Mode Exit
		GC9A01_SendCmd(GC9A01_SLPOUT);
 80012e2:	2011      	movs	r0, #17
 80012e4:	f000 f84c 	bl	8001380 <GC9A01_SendCmd>

		HAL_Delay(120);
 80012e8:	2078      	movs	r0, #120	@ 0x78
 80012ea:	f002 f875 	bl	80033d8 <HAL_Delay>
		
		// Display Power on
		GC9A01_SendCmd(GC9A01_DISPON);
 80012ee:	2029      	movs	r0, #41	@ 0x29
 80012f0:	f000 f846 	bl	8001380 <GC9A01_SendCmd>
		
		GC9A01_Unselect();
 80012f4:	f000 f822 	bl	800133c <GC9A01_Unselect>
		
		GC9A01_FillRect(0, 0, GC9A01_Width, GC9A01_Height, GC9A01_BLACK);
 80012f8:	4b07      	ldr	r3, [pc, #28]	@ (8001318 <GC9A01_Init+0x4a4>)
 80012fa:	881b      	ldrh	r3, [r3, #0]
 80012fc:	b21a      	sxth	r2, r3
 80012fe:	4b07      	ldr	r3, [pc, #28]	@ (800131c <GC9A01_Init+0x4a8>)
 8001300:	881b      	ldrh	r3, [r3, #0]
 8001302:	b21b      	sxth	r3, r3
 8001304:	2100      	movs	r1, #0
 8001306:	9100      	str	r1, [sp, #0]
 8001308:	2100      	movs	r1, #0
 800130a:	2000      	movs	r0, #0
 800130c:	f000 f8d4 	bl	80014b8 <GC9A01_FillRect>
		
#if FRAME_BUFFER	// если включен буфер кадра
		GC9A01_Update();
#endif
}
 8001310:	bf00      	nop
 8001312:	46bd      	mov	sp, r7
 8001314:	bd80      	pop	{r7, pc}
 8001316:	bf00      	nop
 8001318:	2000003c 	.word	0x2000003c
 800131c:	2000003e 	.word	0x2000003e

08001320 <GC9A01_Select>:


//==============================================================================
// Процедура управления SPI
//==============================================================================
static void GC9A01_Select(void) {
 8001320:	b480      	push	{r7}
 8001322:	af00      	add	r7, sp, #0
			#endif
			//-----------------------------------------------------
			
			//-- если захотим переделать под CMSIS  ---------------
			#ifdef GC9A01_SPI_CMSIS
				CS_GPIO_Port->BSRR = ( CS_Pin << 16 );
 8001324:	4b04      	ldr	r3, [pc, #16]	@ (8001338 <GC9A01_Select+0x18>)
 8001326:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800132a:	619a      	str	r2, [r3, #24]
			#endif
			//-----------------------------------------------------
	#endif
	
}
 800132c:	bf00      	nop
 800132e:	46bd      	mov	sp, r7
 8001330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001334:	4770      	bx	lr
 8001336:	bf00      	nop
 8001338:	40020400 	.word	0x40020400

0800133c <GC9A01_Unselect>:


//==============================================================================
// Процедура управления SPI
//==============================================================================
static void GC9A01_Unselect(void) {
 800133c:	b480      	push	{r7}
 800133e:	af00      	add	r7, sp, #0
			#endif
			//-----------------------------------------------------
			
			//-- если захотим переделать под CMSIS  ---------------
			#ifdef GC9A01_SPI_CMSIS
					 CS_GPIO_Port->BSRR = CS_Pin;
 8001340:	4b03      	ldr	r3, [pc, #12]	@ (8001350 <GC9A01_Unselect+0x14>)
 8001342:	2201      	movs	r2, #1
 8001344:	619a      	str	r2, [r3, #24]
			#endif
			//-----------------------------------------------------
	
	#endif
	
}
 8001346:	bf00      	nop
 8001348:	46bd      	mov	sp, r7
 800134a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800134e:	4770      	bx	lr
 8001350:	40020400 	.word	0x40020400

08001354 <GC9A01_HardReset>:


//==============================================================================
// Процедура аппаратного сброса дисплея (ножкой RESET)
//==============================================================================
void GC9A01_HardReset(void){
 8001354:	b580      	push	{r7, lr}
 8001356:	af00      	add	r7, sp, #0

	HAL_GPIO_WritePin(RST_GPIO_Port, RST_Pin, GPIO_PIN_RESET);
 8001358:	2200      	movs	r2, #0
 800135a:	2102      	movs	r1, #2
 800135c:	4807      	ldr	r0, [pc, #28]	@ (800137c <GC9A01_HardReset+0x28>)
 800135e:	f002 fe65 	bl	800402c <HAL_GPIO_WritePin>
	HAL_Delay(50);	
 8001362:	2032      	movs	r0, #50	@ 0x32
 8001364:	f002 f838 	bl	80033d8 <HAL_Delay>
	HAL_GPIO_WritePin(RST_GPIO_Port, RST_Pin, GPIO_PIN_SET);
 8001368:	2201      	movs	r2, #1
 800136a:	2102      	movs	r1, #2
 800136c:	4803      	ldr	r0, [pc, #12]	@ (800137c <GC9A01_HardReset+0x28>)
 800136e:	f002 fe5d 	bl	800402c <HAL_GPIO_WritePin>
	HAL_Delay(150);
 8001372:	2096      	movs	r0, #150	@ 0x96
 8001374:	f002 f830 	bl	80033d8 <HAL_Delay>
	
}
 8001378:	bf00      	nop
 800137a:	bd80      	pop	{r7, pc}
 800137c:	40020400 	.word	0x40020400

08001380 <GC9A01_SendCmd>:


//==============================================================================
// Процедура отправки команды в дисплей
//==============================================================================
__inline static void GC9A01_SendCmd(uint8_t Cmd){	
 8001380:	b480      	push	{r7}
 8001382:	b083      	sub	sp, #12
 8001384:	af00      	add	r7, sp, #0
 8001386:	4603      	mov	r3, r0
 8001388:	71fb      	strb	r3, [r7, #7]
	
	//-- если захотим переделать под CMSIS  ---------------------------------------------
	#ifdef GC9A01_SPI_CMSIS
		
		// pin DC LOW
		DC_GPIO_Port->BSRR = ( DC_Pin << 16 );
 800138a:	4b15      	ldr	r3, [pc, #84]	@ (80013e0 <GC9A01_SendCmd+0x60>)
 800138c:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8001390:	619a      	str	r2, [r3, #24]
		//======  FOR F-SERIES ===========================================================
			
			// Disable SPI	
			//CLEAR_BIT(GC9A01_SPI_CMSIS->CR1, SPI_CR1_SPE);	// GC9A01_SPI_CMSIS->CR1 &= ~SPI_CR1_SPE;
			// Enable SPI
			if((GC9A01_SPI_CMSIS->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE){
 8001392:	4b14      	ldr	r3, [pc, #80]	@ (80013e4 <GC9A01_SendCmd+0x64>)
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800139a:	2b40      	cmp	r3, #64	@ 0x40
 800139c:	d005      	beq.n	80013aa <GC9A01_SendCmd+0x2a>
				// If disabled, I enable it
				SET_BIT(GC9A01_SPI_CMSIS->CR1, SPI_CR1_SPE);	// GC9A01_SPI_CMSIS->CR1 |= SPI_CR1_SPE;
 800139e:	4b11      	ldr	r3, [pc, #68]	@ (80013e4 <GC9A01_SendCmd+0x64>)
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	4a10      	ldr	r2, [pc, #64]	@ (80013e4 <GC9A01_SendCmd+0x64>)
 80013a4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80013a8:	6013      	str	r3, [r2, #0]
			}
			
			// Ждем, пока не освободится буфер передатчика
			// TXE(Transmit buffer empty) – устанавливается когда буфер передачи(регистр SPI_DR) пуст, очищается при загрузке данных
			while( (GC9A01_SPI_CMSIS->SR & SPI_SR_TXE) == RESET ){};	
 80013aa:	bf00      	nop
 80013ac:	4b0d      	ldr	r3, [pc, #52]	@ (80013e4 <GC9A01_SendCmd+0x64>)
 80013ae:	689b      	ldr	r3, [r3, #8]
 80013b0:	f003 0302 	and.w	r3, r3, #2
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d0f9      	beq.n	80013ac <GC9A01_SendCmd+0x2c>
			
			// заполняем буфер передатчика 1 байт информации--------------
			*((__IO uint8_t *)&GC9A01_SPI_CMSIS->DR) = Cmd;
 80013b8:	4a0b      	ldr	r2, [pc, #44]	@ (80013e8 <GC9A01_SendCmd+0x68>)
 80013ba:	79fb      	ldrb	r3, [r7, #7]
 80013bc:	7013      	strb	r3, [r2, #0]
			
			// TXE(Transmit buffer empty) – устанавливается когда буфер передачи(регистр SPI_DR) пуст, очищается при загрузке данных
			while( (GC9A01_SPI_CMSIS->SR & (SPI_SR_TXE | SPI_SR_BSY)) != SPI_SR_TXE ){};
 80013be:	bf00      	nop
 80013c0:	4b08      	ldr	r3, [pc, #32]	@ (80013e4 <GC9A01_SendCmd+0x64>)
 80013c2:	689b      	ldr	r3, [r3, #8]
 80013c4:	f003 0382 	and.w	r3, r3, #130	@ 0x82
 80013c8:	2b02      	cmp	r3, #2
 80013ca:	d1f9      	bne.n	80013c0 <GC9A01_SendCmd+0x40>
			//CLEAR_BIT(GC9A01_SPI_CMSIS->CR1, SPI_CR1_SPE);
			
*/		//================================================================================
		
		// pin DC HIGH
		DC_GPIO_Port->BSRR = DC_Pin;
 80013cc:	4b04      	ldr	r3, [pc, #16]	@ (80013e0 <GC9A01_SendCmd+0x60>)
 80013ce:	2204      	movs	r2, #4
 80013d0:	619a      	str	r2, [r3, #24]
	
	#endif
	//-----------------------------------------------------------------------------------

}
 80013d2:	bf00      	nop
 80013d4:	370c      	adds	r7, #12
 80013d6:	46bd      	mov	sp, r7
 80013d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013dc:	4770      	bx	lr
 80013de:	bf00      	nop
 80013e0:	40020400 	.word	0x40020400
 80013e4:	40013000 	.word	0x40013000
 80013e8:	4001300c 	.word	0x4001300c

080013ec <GC9A01_SendData>:


//==============================================================================
// Процедура отправки данных (параметров) в дисплей 1 BYTE
//==============================================================================
__inline static void GC9A01_SendData(uint8_t Data ){
 80013ec:	b480      	push	{r7}
 80013ee:	b083      	sub	sp, #12
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	4603      	mov	r3, r0
 80013f4:	71fb      	strb	r3, [r7, #7]
		//======  FOR F-SERIES ===========================================================
			
			// Disable SPI	
			//CLEAR_BIT(GC9A01_SPI_CMSIS->CR1, SPI_CR1_SPE);	// GC9A01_SPI_CMSIS->CR1 &= ~SPI_CR1_SPE;
			// Enable SPI
			if((GC9A01_SPI_CMSIS->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE){
 80013f6:	4b12      	ldr	r3, [pc, #72]	@ (8001440 <GC9A01_SendData+0x54>)
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80013fe:	2b40      	cmp	r3, #64	@ 0x40
 8001400:	d005      	beq.n	800140e <GC9A01_SendData+0x22>
				// If disabled, I enable it
				SET_BIT(GC9A01_SPI_CMSIS->CR1, SPI_CR1_SPE);	// GC9A01_SPI_CMSIS->CR1 |= SPI_CR1_SPE;
 8001402:	4b0f      	ldr	r3, [pc, #60]	@ (8001440 <GC9A01_SendData+0x54>)
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	4a0e      	ldr	r2, [pc, #56]	@ (8001440 <GC9A01_SendData+0x54>)
 8001408:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800140c:	6013      	str	r3, [r2, #0]
			}

			// Ждем, пока не освободится буфер передатчика
			// TXE(Transmit buffer empty) – устанавливается когда буфер передачи(регистр SPI_DR) пуст, очищается при загрузке данных
			while( (GC9A01_SPI_CMSIS->SR & SPI_SR_TXE) == RESET ){};
 800140e:	bf00      	nop
 8001410:	4b0b      	ldr	r3, [pc, #44]	@ (8001440 <GC9A01_SendData+0x54>)
 8001412:	689b      	ldr	r3, [r3, #8]
 8001414:	f003 0302 	and.w	r3, r3, #2
 8001418:	2b00      	cmp	r3, #0
 800141a:	d0f9      	beq.n	8001410 <GC9A01_SendData+0x24>
		
			// передаем 1 байт информации--------------
			*((__IO uint8_t *)&GC9A01_SPI_CMSIS->DR) = Data;
 800141c:	4a09      	ldr	r2, [pc, #36]	@ (8001444 <GC9A01_SendData+0x58>)
 800141e:	79fb      	ldrb	r3, [r7, #7]
 8001420:	7013      	strb	r3, [r2, #0]

			// TXE(Transmit buffer empty) – устанавливается когда буфер передачи(регистр SPI_DR) пуст, очищается при загрузке данных
			while( (GC9A01_SPI_CMSIS->SR & (SPI_SR_TXE | SPI_SR_BSY)) != SPI_SR_TXE ){};
 8001422:	bf00      	nop
 8001424:	4b06      	ldr	r3, [pc, #24]	@ (8001440 <GC9A01_SendData+0x54>)
 8001426:	689b      	ldr	r3, [r3, #8]
 8001428:	f003 0382 	and.w	r3, r3, #130	@ 0x82
 800142c:	2b02      	cmp	r3, #2
 800142e:	d1f9      	bne.n	8001424 <GC9A01_SendData+0x38>
*/		//================================================================================
		
	#endif
	//-----------------------------------------------------------------------------------

}
 8001430:	bf00      	nop
 8001432:	bf00      	nop
 8001434:	370c      	adds	r7, #12
 8001436:	46bd      	mov	sp, r7
 8001438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800143c:	4770      	bx	lr
 800143e:	bf00      	nop
 8001440:	40013000 	.word	0x40013000
 8001444:	4001300c 	.word	0x4001300c

08001448 <GC9A01_SendDataMASS>:


//==============================================================================
// Процедура отправки данных (параметров) в дисплей MASS
//==============================================================================
__inline static void GC9A01_SendDataMASS(uint8_t* buff, size_t buff_size){
 8001448:	b480      	push	{r7}
 800144a:	b083      	sub	sp, #12
 800144c:	af00      	add	r7, sp, #0
 800144e:	6078      	str	r0, [r7, #4]
 8001450:	6039      	str	r1, [r7, #0]
		//======  FOR F-SERIES ===========================================================
			
			// Disable SPI	
			//CLEAR_BIT(GC9A01_SPI_CMSIS->CR1, SPI_CR1_SPE);	// GC9A01_SPI_CMSIS->CR1 &= ~SPI_CR1_SPE;
			// Enable SPI
			if((GC9A01_SPI_CMSIS->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE){
 8001452:	4b17      	ldr	r3, [pc, #92]	@ (80014b0 <GC9A01_SendDataMASS+0x68>)
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800145a:	2b40      	cmp	r3, #64	@ 0x40
 800145c:	d016      	beq.n	800148c <GC9A01_SendDataMASS+0x44>
				// If disabled, I enable it
				SET_BIT(GC9A01_SPI_CMSIS->CR1, SPI_CR1_SPE);	// GC9A01_SPI_CMSIS->CR1 |= SPI_CR1_SPE;
 800145e:	4b14      	ldr	r3, [pc, #80]	@ (80014b0 <GC9A01_SendDataMASS+0x68>)
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	4a13      	ldr	r2, [pc, #76]	@ (80014b0 <GC9A01_SendDataMASS+0x68>)
 8001464:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001468:	6013      	str	r3, [r2, #0]
			}
			
			while( buff_size ){
 800146a:	e00f      	b.n	800148c <GC9A01_SendDataMASS+0x44>
				
			// Ждем, пока не освободится буфер передатчика
			// TXE(Transmit buffer empty) – устанавливается когда буфер передачи(регистр SPI_DR) пуст, очищается при загрузке данных
			while( (GC9A01_SPI_CMSIS->SR & SPI_SR_TXE) == RESET ){};
 800146c:	bf00      	nop
 800146e:	4b10      	ldr	r3, [pc, #64]	@ (80014b0 <GC9A01_SendDataMASS+0x68>)
 8001470:	689b      	ldr	r3, [r3, #8]
 8001472:	f003 0302 	and.w	r3, r3, #2
 8001476:	2b00      	cmp	r3, #0
 8001478:	d0f9      	beq.n	800146e <GC9A01_SendDataMASS+0x26>
					
				// передаем 1 байт информации--------------
				*((__IO uint8_t *)&GC9A01_SPI_CMSIS->DR) = *buff++;
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	1c5a      	adds	r2, r3, #1
 800147e:	607a      	str	r2, [r7, #4]
 8001480:	4a0c      	ldr	r2, [pc, #48]	@ (80014b4 <GC9A01_SendDataMASS+0x6c>)
 8001482:	781b      	ldrb	r3, [r3, #0]
 8001484:	7013      	strb	r3, [r2, #0]

				buff_size--;
 8001486:	683b      	ldr	r3, [r7, #0]
 8001488:	3b01      	subs	r3, #1
 800148a:	603b      	str	r3, [r7, #0]
			while( buff_size ){
 800148c:	683b      	ldr	r3, [r7, #0]
 800148e:	2b00      	cmp	r3, #0
 8001490:	d1ec      	bne.n	800146c <GC9A01_SendDataMASS+0x24>
			}
			
			// TXE(Transmit buffer empty) – устанавливается когда буфер передачи(регистр SPI_DR) пуст, очищается при загрузке данных
			while( (GC9A01_SPI_CMSIS->SR & (SPI_SR_TXE | SPI_SR_BSY)) != SPI_SR_TXE ){};
 8001492:	bf00      	nop
 8001494:	4b06      	ldr	r3, [pc, #24]	@ (80014b0 <GC9A01_SendDataMASS+0x68>)
 8001496:	689b      	ldr	r3, [r3, #8]
 8001498:	f003 0382 	and.w	r3, r3, #130	@ 0x82
 800149c:	2b02      	cmp	r3, #2
 800149e:	d1f9      	bne.n	8001494 <GC9A01_SendDataMASS+0x4c>
*/		//================================================================================
		
	#endif
	//-----------------------------------------------------------------------------------

}
 80014a0:	bf00      	nop
 80014a2:	bf00      	nop
 80014a4:	370c      	adds	r7, #12
 80014a6:	46bd      	mov	sp, r7
 80014a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ac:	4770      	bx	lr
 80014ae:	bf00      	nop
 80014b0:	40013000 	.word	0x40013000
 80014b4:	4001300c 	.word	0x4001300c

080014b8 <GC9A01_FillRect>:


//==============================================================================
// Процедура заполнения прямоугольника цветом color
//==============================================================================
void GC9A01_FillRect(int16_t x, int16_t y, int16_t w, int16_t h, uint16_t color){
 80014b8:	b590      	push	{r4, r7, lr}
 80014ba:	b083      	sub	sp, #12
 80014bc:	af00      	add	r7, sp, #0
 80014be:	4604      	mov	r4, r0
 80014c0:	4608      	mov	r0, r1
 80014c2:	4611      	mov	r1, r2
 80014c4:	461a      	mov	r2, r3
 80014c6:	4623      	mov	r3, r4
 80014c8:	80fb      	strh	r3, [r7, #6]
 80014ca:	4603      	mov	r3, r0
 80014cc:	80bb      	strh	r3, [r7, #4]
 80014ce:	460b      	mov	r3, r1
 80014d0:	807b      	strh	r3, [r7, #2]
 80014d2:	4613      	mov	r3, r2
 80014d4:	803b      	strh	r3, [r7, #0]
	
  if ((x >= GC9A01_Width) || (y >= GC9A01_Height)){
 80014d6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80014da:	4a24      	ldr	r2, [pc, #144]	@ (800156c <GC9A01_FillRect+0xb4>)
 80014dc:	8812      	ldrh	r2, [r2, #0]
 80014de:	4293      	cmp	r3, r2
 80014e0:	da40      	bge.n	8001564 <GC9A01_FillRect+0xac>
 80014e2:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80014e6:	4a22      	ldr	r2, [pc, #136]	@ (8001570 <GC9A01_FillRect+0xb8>)
 80014e8:	8812      	ldrh	r2, [r2, #0]
 80014ea:	4293      	cmp	r3, r2
 80014ec:	da3a      	bge.n	8001564 <GC9A01_FillRect+0xac>
	  return;
  }
  
  if ((x + w) > GC9A01_Width){	  
 80014ee:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80014f2:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80014f6:	4413      	add	r3, r2
 80014f8:	4a1c      	ldr	r2, [pc, #112]	@ (800156c <GC9A01_FillRect+0xb4>)
 80014fa:	8812      	ldrh	r2, [r2, #0]
 80014fc:	4293      	cmp	r3, r2
 80014fe:	dd05      	ble.n	800150c <GC9A01_FillRect+0x54>
	  w = GC9A01_Width - x;
 8001500:	4b1a      	ldr	r3, [pc, #104]	@ (800156c <GC9A01_FillRect+0xb4>)
 8001502:	881a      	ldrh	r2, [r3, #0]
 8001504:	88fb      	ldrh	r3, [r7, #6]
 8001506:	1ad3      	subs	r3, r2, r3
 8001508:	b29b      	uxth	r3, r3
 800150a:	807b      	strh	r3, [r7, #2]
  }
  
  if ((y + h) > GC9A01_Height){
 800150c:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001510:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001514:	4413      	add	r3, r2
 8001516:	4a16      	ldr	r2, [pc, #88]	@ (8001570 <GC9A01_FillRect+0xb8>)
 8001518:	8812      	ldrh	r2, [r2, #0]
 800151a:	4293      	cmp	r3, r2
 800151c:	dd05      	ble.n	800152a <GC9A01_FillRect+0x72>
	  h = GC9A01_Height - y;
 800151e:	4b14      	ldr	r3, [pc, #80]	@ (8001570 <GC9A01_FillRect+0xb8>)
 8001520:	881a      	ldrh	r2, [r3, #0]
 8001522:	88bb      	ldrh	r3, [r7, #4]
 8001524:	1ad3      	subs	r3, r2, r3
 8001526:	b29b      	uxth	r3, r3
 8001528:	803b      	strh	r3, [r7, #0]
		for( uint16_t j = 0; j < w; j++ ){
			buff_frame[( y + i ) * GC9A01_Width + x + j] = ((color & 0xFF)<<8) | (color >> 8 );
		}
	}
#else	//если попиксельный вывод
	GC9A01_SetWindow(x, y, x + w - 1, y + h - 1);
 800152a:	88f8      	ldrh	r0, [r7, #6]
 800152c:	88b9      	ldrh	r1, [r7, #4]
 800152e:	88fa      	ldrh	r2, [r7, #6]
 8001530:	887b      	ldrh	r3, [r7, #2]
 8001532:	4413      	add	r3, r2
 8001534:	b29b      	uxth	r3, r3
 8001536:	3b01      	subs	r3, #1
 8001538:	b29c      	uxth	r4, r3
 800153a:	88ba      	ldrh	r2, [r7, #4]
 800153c:	883b      	ldrh	r3, [r7, #0]
 800153e:	4413      	add	r3, r2
 8001540:	b29b      	uxth	r3, r3
 8001542:	3b01      	subs	r3, #1
 8001544:	b29b      	uxth	r3, r3
 8001546:	4622      	mov	r2, r4
 8001548:	f000 f814 	bl	8001574 <GC9A01_SetWindow>
 	
  GC9A01_RamWrite(&color, (h * w)); 
 800154c:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001550:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8001554:	fb02 f303 	mul.w	r3, r2, r3
 8001558:	4619      	mov	r1, r3
 800155a:	f107 0018 	add.w	r0, r7, #24
 800155e:	f000 f82f 	bl	80015c0 <GC9A01_RamWrite>
 8001562:	e000      	b.n	8001566 <GC9A01_FillRect+0xae>
	  return;
 8001564:	bf00      	nop
#endif
	

}
 8001566:	370c      	adds	r7, #12
 8001568:	46bd      	mov	sp, r7
 800156a:	bd90      	pop	{r4, r7, pc}
 800156c:	2000003c 	.word	0x2000003c
 8001570:	2000003e 	.word	0x2000003e

08001574 <GC9A01_SetWindow>:


//==============================================================================
// Процедура установка границ экрана для заполнения
//==============================================================================
static void GC9A01_SetWindow(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1){
 8001574:	b590      	push	{r4, r7, lr}
 8001576:	b083      	sub	sp, #12
 8001578:	af00      	add	r7, sp, #0
 800157a:	4604      	mov	r4, r0
 800157c:	4608      	mov	r0, r1
 800157e:	4611      	mov	r1, r2
 8001580:	461a      	mov	r2, r3
 8001582:	4623      	mov	r3, r4
 8001584:	80fb      	strh	r3, [r7, #6]
 8001586:	4603      	mov	r3, r0
 8001588:	80bb      	strh	r3, [r7, #4]
 800158a:	460b      	mov	r3, r1
 800158c:	807b      	strh	r3, [r7, #2]
 800158e:	4613      	mov	r3, r2
 8001590:	803b      	strh	r3, [r7, #0]
	
	GC9A01_Select();
 8001592:	f7ff fec5 	bl	8001320 <GC9A01_Select>
	
	GC9A01_ColumnSet(x0, x1);
 8001596:	887a      	ldrh	r2, [r7, #2]
 8001598:	88fb      	ldrh	r3, [r7, #6]
 800159a:	4611      	mov	r1, r2
 800159c:	4618      	mov	r0, r3
 800159e:	f000 f833 	bl	8001608 <GC9A01_ColumnSet>
	GC9A01_RowSet(y0, y1);
 80015a2:	883a      	ldrh	r2, [r7, #0]
 80015a4:	88bb      	ldrh	r3, [r7, #4]
 80015a6:	4611      	mov	r1, r2
 80015a8:	4618      	mov	r0, r3
 80015aa:	f000 f86f 	bl	800168c <GC9A01_RowSet>
	
	// write to RAM
	GC9A01_SendCmd(GC9A01_RAMWR);
 80015ae:	202c      	movs	r0, #44	@ 0x2c
 80015b0:	f7ff fee6 	bl	8001380 <GC9A01_SendCmd>
	
	GC9A01_Unselect();
 80015b4:	f7ff fec2 	bl	800133c <GC9A01_Unselect>
	
}
 80015b8:	bf00      	nop
 80015ba:	370c      	adds	r7, #12
 80015bc:	46bd      	mov	sp, r7
 80015be:	bd90      	pop	{r4, r7, pc}

080015c0 <GC9A01_RamWrite>:


//==============================================================================
// Процедура записи данных в дисплей
//==============================================================================
static void GC9A01_RamWrite(uint16_t *pBuff, uint32_t Len){
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b084      	sub	sp, #16
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	6078      	str	r0, [r7, #4]
 80015c8:	6039      	str	r1, [r7, #0]
	
  GC9A01_Select();
 80015ca:	f7ff fea9 	bl	8001320 <GC9A01_Select>
	
  uint8_t buff[2];
  buff[0] = *pBuff >> 8;
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	881b      	ldrh	r3, [r3, #0]
 80015d2:	0a1b      	lsrs	r3, r3, #8
 80015d4:	b29b      	uxth	r3, r3
 80015d6:	b2db      	uxtb	r3, r3
 80015d8:	733b      	strb	r3, [r7, #12]
  buff[1] = *pBuff & 0xFF;
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	881b      	ldrh	r3, [r3, #0]
 80015de:	b2db      	uxtb	r3, r3
 80015e0:	737b      	strb	r3, [r7, #13]
	
  while (Len--){
 80015e2:	e005      	b.n	80015f0 <GC9A01_RamWrite+0x30>
	  GC9A01_SendDataMASS( (uint8_t*)buff, 2);
 80015e4:	f107 030c 	add.w	r3, r7, #12
 80015e8:	2102      	movs	r1, #2
 80015ea:	4618      	mov	r0, r3
 80015ec:	f7ff ff2c 	bl	8001448 <GC9A01_SendDataMASS>
  while (Len--){
 80015f0:	683b      	ldr	r3, [r7, #0]
 80015f2:	1e5a      	subs	r2, r3, #1
 80015f4:	603a      	str	r2, [r7, #0]
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d1f4      	bne.n	80015e4 <GC9A01_RamWrite+0x24>
  } 
	
  GC9A01_Unselect();
 80015fa:	f7ff fe9f 	bl	800133c <GC9A01_Unselect>
}
 80015fe:	bf00      	nop
 8001600:	3710      	adds	r7, #16
 8001602:	46bd      	mov	sp, r7
 8001604:	bd80      	pop	{r7, pc}
	...

08001608 <GC9A01_ColumnSet>:


//==============================================================================
// Процедура установки начального и конечного адресов колонок
//==============================================================================
static void GC9A01_ColumnSet(uint16_t ColumnStart, uint16_t ColumnEnd){
 8001608:	b580      	push	{r7, lr}
 800160a:	b082      	sub	sp, #8
 800160c:	af00      	add	r7, sp, #0
 800160e:	4603      	mov	r3, r0
 8001610:	460a      	mov	r2, r1
 8001612:	80fb      	strh	r3, [r7, #6]
 8001614:	4613      	mov	r3, r2
 8001616:	80bb      	strh	r3, [r7, #4]
	
  if (ColumnStart > ColumnEnd){
 8001618:	88fa      	ldrh	r2, [r7, #6]
 800161a:	88bb      	ldrh	r3, [r7, #4]
 800161c:	429a      	cmp	r2, r3
 800161e:	d82a      	bhi.n	8001676 <GC9A01_ColumnSet+0x6e>
    return;
  }
  
  if (ColumnEnd > GC9A01_Width){
 8001620:	4b18      	ldr	r3, [pc, #96]	@ (8001684 <GC9A01_ColumnSet+0x7c>)
 8001622:	881b      	ldrh	r3, [r3, #0]
 8001624:	88ba      	ldrh	r2, [r7, #4]
 8001626:	429a      	cmp	r2, r3
 8001628:	d827      	bhi.n	800167a <GC9A01_ColumnSet+0x72>
    return;
  }
  
  ColumnStart += GC9A01_X_Start;
 800162a:	4b17      	ldr	r3, [pc, #92]	@ (8001688 <GC9A01_ColumnSet+0x80>)
 800162c:	881a      	ldrh	r2, [r3, #0]
 800162e:	88fb      	ldrh	r3, [r7, #6]
 8001630:	4413      	add	r3, r2
 8001632:	80fb      	strh	r3, [r7, #6]
  ColumnEnd += GC9A01_X_Start;
 8001634:	4b14      	ldr	r3, [pc, #80]	@ (8001688 <GC9A01_ColumnSet+0x80>)
 8001636:	881a      	ldrh	r2, [r3, #0]
 8001638:	88bb      	ldrh	r3, [r7, #4]
 800163a:	4413      	add	r3, r2
 800163c:	80bb      	strh	r3, [r7, #4]
  
  GC9A01_SendCmd(GC9A01_CASET);
 800163e:	202a      	movs	r0, #42	@ 0x2a
 8001640:	f7ff fe9e 	bl	8001380 <GC9A01_SendCmd>
  GC9A01_SendData(ColumnStart >> 8);  
 8001644:	88fb      	ldrh	r3, [r7, #6]
 8001646:	0a1b      	lsrs	r3, r3, #8
 8001648:	b29b      	uxth	r3, r3
 800164a:	b2db      	uxtb	r3, r3
 800164c:	4618      	mov	r0, r3
 800164e:	f7ff fecd 	bl	80013ec <GC9A01_SendData>
  GC9A01_SendData(ColumnStart & 0xFF);  
 8001652:	88fb      	ldrh	r3, [r7, #6]
 8001654:	b2db      	uxtb	r3, r3
 8001656:	4618      	mov	r0, r3
 8001658:	f7ff fec8 	bl	80013ec <GC9A01_SendData>
  GC9A01_SendData(ColumnEnd >> 8);  
 800165c:	88bb      	ldrh	r3, [r7, #4]
 800165e:	0a1b      	lsrs	r3, r3, #8
 8001660:	b29b      	uxth	r3, r3
 8001662:	b2db      	uxtb	r3, r3
 8001664:	4618      	mov	r0, r3
 8001666:	f7ff fec1 	bl	80013ec <GC9A01_SendData>
  GC9A01_SendData(ColumnEnd & 0xFF);  
 800166a:	88bb      	ldrh	r3, [r7, #4]
 800166c:	b2db      	uxtb	r3, r3
 800166e:	4618      	mov	r0, r3
 8001670:	f7ff febc 	bl	80013ec <GC9A01_SendData>
 8001674:	e002      	b.n	800167c <GC9A01_ColumnSet+0x74>
    return;
 8001676:	bf00      	nop
 8001678:	e000      	b.n	800167c <GC9A01_ColumnSet+0x74>
    return;
 800167a:	bf00      	nop
  
}
 800167c:	3708      	adds	r7, #8
 800167e:	46bd      	mov	sp, r7
 8001680:	bd80      	pop	{r7, pc}
 8001682:	bf00      	nop
 8001684:	2000003c 	.word	0x2000003c
 8001688:	20000038 	.word	0x20000038

0800168c <GC9A01_RowSet>:


//==============================================================================
// Процедура установки начального и конечного адресов строк
//==============================================================================
static void GC9A01_RowSet(uint16_t RowStart, uint16_t RowEnd){
 800168c:	b580      	push	{r7, lr}
 800168e:	b082      	sub	sp, #8
 8001690:	af00      	add	r7, sp, #0
 8001692:	4603      	mov	r3, r0
 8001694:	460a      	mov	r2, r1
 8001696:	80fb      	strh	r3, [r7, #6]
 8001698:	4613      	mov	r3, r2
 800169a:	80bb      	strh	r3, [r7, #4]
	
  if (RowStart > RowEnd){
 800169c:	88fa      	ldrh	r2, [r7, #6]
 800169e:	88bb      	ldrh	r3, [r7, #4]
 80016a0:	429a      	cmp	r2, r3
 80016a2:	d82a      	bhi.n	80016fa <GC9A01_RowSet+0x6e>
    return;
  }
  
  if (RowEnd > GC9A01_Height){
 80016a4:	4b18      	ldr	r3, [pc, #96]	@ (8001708 <GC9A01_RowSet+0x7c>)
 80016a6:	881b      	ldrh	r3, [r3, #0]
 80016a8:	88ba      	ldrh	r2, [r7, #4]
 80016aa:	429a      	cmp	r2, r3
 80016ac:	d827      	bhi.n	80016fe <GC9A01_RowSet+0x72>
    return;
  }
  
  RowStart += GC9A01_Y_Start;
 80016ae:	4b17      	ldr	r3, [pc, #92]	@ (800170c <GC9A01_RowSet+0x80>)
 80016b0:	881a      	ldrh	r2, [r3, #0]
 80016b2:	88fb      	ldrh	r3, [r7, #6]
 80016b4:	4413      	add	r3, r2
 80016b6:	80fb      	strh	r3, [r7, #6]
  RowEnd += GC9A01_Y_Start;
 80016b8:	4b14      	ldr	r3, [pc, #80]	@ (800170c <GC9A01_RowSet+0x80>)
 80016ba:	881a      	ldrh	r2, [r3, #0]
 80016bc:	88bb      	ldrh	r3, [r7, #4]
 80016be:	4413      	add	r3, r2
 80016c0:	80bb      	strh	r3, [r7, #4]
 
  GC9A01_SendCmd(GC9A01_RASET);
 80016c2:	202b      	movs	r0, #43	@ 0x2b
 80016c4:	f7ff fe5c 	bl	8001380 <GC9A01_SendCmd>
  GC9A01_SendData(RowStart >> 8);  
 80016c8:	88fb      	ldrh	r3, [r7, #6]
 80016ca:	0a1b      	lsrs	r3, r3, #8
 80016cc:	b29b      	uxth	r3, r3
 80016ce:	b2db      	uxtb	r3, r3
 80016d0:	4618      	mov	r0, r3
 80016d2:	f7ff fe8b 	bl	80013ec <GC9A01_SendData>
  GC9A01_SendData(RowStart & 0xFF);  
 80016d6:	88fb      	ldrh	r3, [r7, #6]
 80016d8:	b2db      	uxtb	r3, r3
 80016da:	4618      	mov	r0, r3
 80016dc:	f7ff fe86 	bl	80013ec <GC9A01_SendData>
  GC9A01_SendData(RowEnd >> 8);  
 80016e0:	88bb      	ldrh	r3, [r7, #4]
 80016e2:	0a1b      	lsrs	r3, r3, #8
 80016e4:	b29b      	uxth	r3, r3
 80016e6:	b2db      	uxtb	r3, r3
 80016e8:	4618      	mov	r0, r3
 80016ea:	f7ff fe7f 	bl	80013ec <GC9A01_SendData>
  GC9A01_SendData(RowEnd & 0xFF);  
 80016ee:	88bb      	ldrh	r3, [r7, #4]
 80016f0:	b2db      	uxtb	r3, r3
 80016f2:	4618      	mov	r0, r3
 80016f4:	f7ff fe7a 	bl	80013ec <GC9A01_SendData>
 80016f8:	e002      	b.n	8001700 <GC9A01_RowSet+0x74>
    return;
 80016fa:	bf00      	nop
 80016fc:	e000      	b.n	8001700 <GC9A01_RowSet+0x74>
    return;
 80016fe:	bf00      	nop

}
 8001700:	3708      	adds	r7, #8
 8001702:	46bd      	mov	sp, r7
 8001704:	bd80      	pop	{r7, pc}
 8001706:	bf00      	nop
 8001708:	2000003e 	.word	0x2000003e
 800170c:	2000003a 	.word	0x2000003a

08001710 <GC9A01_DrawLine_Slow>:


//==============================================================================
// Процедура вспомогательная для --- Процедура рисования линии
//==============================================================================
static void GC9A01_DrawLine_Slow(int16_t x1, int16_t y1, int16_t x2, int16_t y2, uint16_t color) {
 8001710:	b590      	push	{r4, r7, lr}
 8001712:	b087      	sub	sp, #28
 8001714:	af00      	add	r7, sp, #0
 8001716:	4604      	mov	r4, r0
 8001718:	4608      	mov	r0, r1
 800171a:	4611      	mov	r1, r2
 800171c:	461a      	mov	r2, r3
 800171e:	4623      	mov	r3, r4
 8001720:	80fb      	strh	r3, [r7, #6]
 8001722:	4603      	mov	r3, r0
 8001724:	80bb      	strh	r3, [r7, #4]
 8001726:	460b      	mov	r3, r1
 8001728:	807b      	strh	r3, [r7, #2]
 800172a:	4613      	mov	r3, r2
 800172c:	803b      	strh	r3, [r7, #0]
	
  const int16_t deltaX = abs(x2 - x1);
 800172e:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8001732:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001736:	1ad3      	subs	r3, r2, r3
 8001738:	2b00      	cmp	r3, #0
 800173a:	bfb8      	it	lt
 800173c:	425b      	neglt	r3, r3
 800173e:	82bb      	strh	r3, [r7, #20]
  const int16_t deltaY = abs(y2 - y1);
 8001740:	f9b7 2000 	ldrsh.w	r2, [r7]
 8001744:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001748:	1ad3      	subs	r3, r2, r3
 800174a:	2b00      	cmp	r3, #0
 800174c:	bfb8      	it	lt
 800174e:	425b      	neglt	r3, r3
 8001750:	827b      	strh	r3, [r7, #18]
  const int16_t signX = x1 < x2 ? 1 : -1;
 8001752:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001756:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800175a:	429a      	cmp	r2, r3
 800175c:	da01      	bge.n	8001762 <GC9A01_DrawLine_Slow+0x52>
 800175e:	2301      	movs	r3, #1
 8001760:	e001      	b.n	8001766 <GC9A01_DrawLine_Slow+0x56>
 8001762:	f04f 33ff 	mov.w	r3, #4294967295
 8001766:	823b      	strh	r3, [r7, #16]
  const int16_t signY = y1 < y2 ? 1 : -1;
 8001768:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 800176c:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001770:	429a      	cmp	r2, r3
 8001772:	da01      	bge.n	8001778 <GC9A01_DrawLine_Slow+0x68>
 8001774:	2301      	movs	r3, #1
 8001776:	e001      	b.n	800177c <GC9A01_DrawLine_Slow+0x6c>
 8001778:	f04f 33ff 	mov.w	r3, #4294967295
 800177c:	81fb      	strh	r3, [r7, #14]

  int16_t error = deltaX - deltaY;
 800177e:	8aba      	ldrh	r2, [r7, #20]
 8001780:	8a7b      	ldrh	r3, [r7, #18]
 8001782:	1ad3      	subs	r3, r2, r3
 8001784:	b29b      	uxth	r3, r3
 8001786:	82fb      	strh	r3, [r7, #22]

  GC9A01_DrawPixel(x2, y2, color);
 8001788:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800178a:	f9b7 1000 	ldrsh.w	r1, [r7]
 800178e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001792:	4618      	mov	r0, r3
 8001794:	f000 f8bc 	bl	8001910 <GC9A01_DrawPixel>

  while (x1 != x2 || y1 != y2) {
 8001798:	e02c      	b.n	80017f4 <GC9A01_DrawLine_Slow+0xe4>
	  
    GC9A01_DrawPixel(x1, y1, color);
 800179a:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800179c:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 80017a0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80017a4:	4618      	mov	r0, r3
 80017a6:	f000 f8b3 	bl	8001910 <GC9A01_DrawPixel>
    const int16_t error2 = error * 2;
 80017aa:	8afb      	ldrh	r3, [r7, #22]
 80017ac:	005b      	lsls	r3, r3, #1
 80017ae:	b29b      	uxth	r3, r3
 80017b0:	81bb      	strh	r3, [r7, #12]
 
    if (error2 > -deltaY) {
 80017b2:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 80017b6:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80017ba:	425b      	negs	r3, r3
 80017bc:	429a      	cmp	r2, r3
 80017be:	dd09      	ble.n	80017d4 <GC9A01_DrawLine_Slow+0xc4>
		
      error -= deltaY;
 80017c0:	8afa      	ldrh	r2, [r7, #22]
 80017c2:	8a7b      	ldrh	r3, [r7, #18]
 80017c4:	1ad3      	subs	r3, r2, r3
 80017c6:	b29b      	uxth	r3, r3
 80017c8:	82fb      	strh	r3, [r7, #22]
      x1 += signX;
 80017ca:	88fa      	ldrh	r2, [r7, #6]
 80017cc:	8a3b      	ldrh	r3, [r7, #16]
 80017ce:	4413      	add	r3, r2
 80017d0:	b29b      	uxth	r3, r3
 80017d2:	80fb      	strh	r3, [r7, #6]
    }
    if (error2 < deltaX){
 80017d4:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 80017d8:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80017dc:	429a      	cmp	r2, r3
 80017de:	da09      	bge.n	80017f4 <GC9A01_DrawLine_Slow+0xe4>
		
      error += deltaX;
 80017e0:	8afa      	ldrh	r2, [r7, #22]
 80017e2:	8abb      	ldrh	r3, [r7, #20]
 80017e4:	4413      	add	r3, r2
 80017e6:	b29b      	uxth	r3, r3
 80017e8:	82fb      	strh	r3, [r7, #22]
      y1 += signY;
 80017ea:	88ba      	ldrh	r2, [r7, #4]
 80017ec:	89fb      	ldrh	r3, [r7, #14]
 80017ee:	4413      	add	r3, r2
 80017f0:	b29b      	uxth	r3, r3
 80017f2:	80bb      	strh	r3, [r7, #4]
  while (x1 != x2 || y1 != y2) {
 80017f4:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80017f8:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80017fc:	429a      	cmp	r2, r3
 80017fe:	d1cc      	bne.n	800179a <GC9A01_DrawLine_Slow+0x8a>
 8001800:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001804:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001808:	429a      	cmp	r2, r3
 800180a:	d1c6      	bne.n	800179a <GC9A01_DrawLine_Slow+0x8a>
    }
  }
}
 800180c:	bf00      	nop
 800180e:	bf00      	nop
 8001810:	371c      	adds	r7, #28
 8001812:	46bd      	mov	sp, r7
 8001814:	bd90      	pop	{r4, r7, pc}

08001816 <GC9A01_DrawLine>:


//==============================================================================
// Процедура рисования линии
//==============================================================================
void GC9A01_DrawLine(int16_t x1, int16_t y1, int16_t x2, int16_t y2, uint16_t color) {
 8001816:	b590      	push	{r4, r7, lr}
 8001818:	b085      	sub	sp, #20
 800181a:	af02      	add	r7, sp, #8
 800181c:	4604      	mov	r4, r0
 800181e:	4608      	mov	r0, r1
 8001820:	4611      	mov	r1, r2
 8001822:	461a      	mov	r2, r3
 8001824:	4623      	mov	r3, r4
 8001826:	80fb      	strh	r3, [r7, #6]
 8001828:	4603      	mov	r3, r0
 800182a:	80bb      	strh	r3, [r7, #4]
 800182c:	460b      	mov	r3, r1
 800182e:	807b      	strh	r3, [r7, #2]
 8001830:	4613      	mov	r3, r2
 8001832:	803b      	strh	r3, [r7, #0]

  if (x1 == x2){
 8001834:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001838:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800183c:	429a      	cmp	r2, r3
 800183e:	d129      	bne.n	8001894 <GC9A01_DrawLine+0x7e>

    if (y1 > y2){
 8001840:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001844:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001848:	429a      	cmp	r2, r3
 800184a:	dd11      	ble.n	8001870 <GC9A01_DrawLine+0x5a>
      GC9A01_FillRect(x1, y2, 1, y1 - y2 + 1, color);
 800184c:	88ba      	ldrh	r2, [r7, #4]
 800184e:	883b      	ldrh	r3, [r7, #0]
 8001850:	1ad3      	subs	r3, r2, r3
 8001852:	b29b      	uxth	r3, r3
 8001854:	3301      	adds	r3, #1
 8001856:	b29b      	uxth	r3, r3
 8001858:	b21a      	sxth	r2, r3
 800185a:	f9b7 1000 	ldrsh.w	r1, [r7]
 800185e:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8001862:	8b3b      	ldrh	r3, [r7, #24]
 8001864:	9300      	str	r3, [sp, #0]
 8001866:	4613      	mov	r3, r2
 8001868:	2201      	movs	r2, #1
 800186a:	f7ff fe25 	bl	80014b8 <GC9A01_FillRect>
	}
    else{
      GC9A01_FillRect(x1, y1, 1, y2 - y1 + 1, color);
	}
	
    return;
 800186e:	e04c      	b.n	800190a <GC9A01_DrawLine+0xf4>
      GC9A01_FillRect(x1, y1, 1, y2 - y1 + 1, color);
 8001870:	883a      	ldrh	r2, [r7, #0]
 8001872:	88bb      	ldrh	r3, [r7, #4]
 8001874:	1ad3      	subs	r3, r2, r3
 8001876:	b29b      	uxth	r3, r3
 8001878:	3301      	adds	r3, #1
 800187a:	b29b      	uxth	r3, r3
 800187c:	b21a      	sxth	r2, r3
 800187e:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8001882:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8001886:	8b3b      	ldrh	r3, [r7, #24]
 8001888:	9300      	str	r3, [sp, #0]
 800188a:	4613      	mov	r3, r2
 800188c:	2201      	movs	r2, #1
 800188e:	f7ff fe13 	bl	80014b8 <GC9A01_FillRect>
    return;
 8001892:	e03a      	b.n	800190a <GC9A01_DrawLine+0xf4>
  }
  
  if (y1 == y2){
 8001894:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001898:	f9b7 3000 	ldrsh.w	r3, [r7]
 800189c:	429a      	cmp	r2, r3
 800189e:	d127      	bne.n	80018f0 <GC9A01_DrawLine+0xda>
    
    if (x1 > x2){
 80018a0:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80018a4:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80018a8:	429a      	cmp	r2, r3
 80018aa:	dd10      	ble.n	80018ce <GC9A01_DrawLine+0xb8>
      GC9A01_FillRect(x2, y1, x1 - x2 + 1, 1, color);
 80018ac:	88fa      	ldrh	r2, [r7, #6]
 80018ae:	887b      	ldrh	r3, [r7, #2]
 80018b0:	1ad3      	subs	r3, r2, r3
 80018b2:	b29b      	uxth	r3, r3
 80018b4:	3301      	adds	r3, #1
 80018b6:	b29b      	uxth	r3, r3
 80018b8:	b21a      	sxth	r2, r3
 80018ba:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 80018be:	f9b7 0002 	ldrsh.w	r0, [r7, #2]
 80018c2:	8b3b      	ldrh	r3, [r7, #24]
 80018c4:	9300      	str	r3, [sp, #0]
 80018c6:	2301      	movs	r3, #1
 80018c8:	f7ff fdf6 	bl	80014b8 <GC9A01_FillRect>
	}
    else{
      GC9A01_FillRect(x1, y1, x2 - x1 + 1, 1, color);
	}
	
    return;
 80018cc:	e01d      	b.n	800190a <GC9A01_DrawLine+0xf4>
      GC9A01_FillRect(x1, y1, x2 - x1 + 1, 1, color);
 80018ce:	887a      	ldrh	r2, [r7, #2]
 80018d0:	88fb      	ldrh	r3, [r7, #6]
 80018d2:	1ad3      	subs	r3, r2, r3
 80018d4:	b29b      	uxth	r3, r3
 80018d6:	3301      	adds	r3, #1
 80018d8:	b29b      	uxth	r3, r3
 80018da:	b21a      	sxth	r2, r3
 80018dc:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 80018e0:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 80018e4:	8b3b      	ldrh	r3, [r7, #24]
 80018e6:	9300      	str	r3, [sp, #0]
 80018e8:	2301      	movs	r3, #1
 80018ea:	f7ff fde5 	bl	80014b8 <GC9A01_FillRect>
    return;
 80018ee:	e00c      	b.n	800190a <GC9A01_DrawLine+0xf4>
  }
  
  GC9A01_DrawLine_Slow(x1, y1, x2, y2, color);
 80018f0:	f9b7 4000 	ldrsh.w	r4, [r7]
 80018f4:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 80018f8:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 80018fc:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8001900:	8b3b      	ldrh	r3, [r7, #24]
 8001902:	9300      	str	r3, [sp, #0]
 8001904:	4623      	mov	r3, r4
 8001906:	f7ff ff03 	bl	8001710 <GC9A01_DrawLine_Slow>
}
 800190a:	370c      	adds	r7, #12
 800190c:	46bd      	mov	sp, r7
 800190e:	bd90      	pop	{r4, r7, pc}

08001910 <GC9A01_DrawPixel>:


//==============================================================================
// Процедура окрашивает 1 пиксель дисплея
//==============================================================================
void GC9A01_DrawPixel(int16_t x, int16_t y, uint16_t color){
 8001910:	b580      	push	{r7, lr}
 8001912:	b082      	sub	sp, #8
 8001914:	af00      	add	r7, sp, #0
 8001916:	4603      	mov	r3, r0
 8001918:	80fb      	strh	r3, [r7, #6]
 800191a:	460b      	mov	r3, r1
 800191c:	80bb      	strh	r3, [r7, #4]
 800191e:	4613      	mov	r3, r2
 8001920:	807b      	strh	r3, [r7, #2]
	
  if ((x < 0) ||(x >= GC9A01_Width) || (y < 0) || (y >= GC9A01_Height)){
 8001922:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001926:	2b00      	cmp	r3, #0
 8001928:	db1b      	blt.n	8001962 <GC9A01_DrawPixel+0x52>
 800192a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800192e:	4a0f      	ldr	r2, [pc, #60]	@ (800196c <GC9A01_DrawPixel+0x5c>)
 8001930:	8812      	ldrh	r2, [r2, #0]
 8001932:	4293      	cmp	r3, r2
 8001934:	da15      	bge.n	8001962 <GC9A01_DrawPixel+0x52>
 8001936:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800193a:	2b00      	cmp	r3, #0
 800193c:	db11      	blt.n	8001962 <GC9A01_DrawPixel+0x52>
 800193e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001942:	4a0b      	ldr	r2, [pc, #44]	@ (8001970 <GC9A01_DrawPixel+0x60>)
 8001944:	8812      	ldrh	r2, [r2, #0]
 8001946:	4293      	cmp	r3, r2
 8001948:	da0b      	bge.n	8001962 <GC9A01_DrawPixel+0x52>
  }
	
#if FRAME_BUFFER	// если включен буфер кадра
	buff_frame[y * GC9A01_Width + x] = ((color & 0xFF)<<8) | (color >> 8 );
#else	//если попиксельный вывод
	GC9A01_SetWindow(x, y, x, y);
 800194a:	88f8      	ldrh	r0, [r7, #6]
 800194c:	88b9      	ldrh	r1, [r7, #4]
 800194e:	88fa      	ldrh	r2, [r7, #6]
 8001950:	88bb      	ldrh	r3, [r7, #4]
 8001952:	f7ff fe0f 	bl	8001574 <GC9A01_SetWindow>
  GC9A01_RamWrite(&color, 1);
 8001956:	1cbb      	adds	r3, r7, #2
 8001958:	2101      	movs	r1, #1
 800195a:	4618      	mov	r0, r3
 800195c:	f7ff fe30 	bl	80015c0 <GC9A01_RamWrite>
 8001960:	e000      	b.n	8001964 <GC9A01_DrawPixel+0x54>
    return;
 8001962:	bf00      	nop
#endif
}
 8001964:	3708      	adds	r7, #8
 8001966:	46bd      	mov	sp, r7
 8001968:	bd80      	pop	{r7, pc}
 800196a:	bf00      	nop
 800196c:	2000003c 	.word	0x2000003c
 8001970:	2000003e 	.word	0x2000003e

08001974 <GC9A01_DrawCircleFilled>:


//==============================================================================
// Процедура рисования круг ( заполненый )
//==============================================================================
void GC9A01_DrawCircleFilled(int16_t x0, int16_t y0, int16_t radius, uint16_t fillcolor) {
 8001974:	b590      	push	{r4, r7, lr}
 8001976:	b089      	sub	sp, #36	@ 0x24
 8001978:	af02      	add	r7, sp, #8
 800197a:	4604      	mov	r4, r0
 800197c:	4608      	mov	r0, r1
 800197e:	4611      	mov	r1, r2
 8001980:	461a      	mov	r2, r3
 8001982:	4623      	mov	r3, r4
 8001984:	80fb      	strh	r3, [r7, #6]
 8001986:	4603      	mov	r3, r0
 8001988:	80bb      	strh	r3, [r7, #4]
 800198a:	460b      	mov	r3, r1
 800198c:	807b      	strh	r3, [r7, #2]
 800198e:	4613      	mov	r3, r2
 8001990:	803b      	strh	r3, [r7, #0]
	
  int x = 0;
 8001992:	2300      	movs	r3, #0
 8001994:	617b      	str	r3, [r7, #20]
  int y = radius;
 8001996:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800199a:	613b      	str	r3, [r7, #16]
  int delta = 1 - 2 * radius;
 800199c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80019a0:	005b      	lsls	r3, r3, #1
 80019a2:	f1c3 0301 	rsb	r3, r3, #1
 80019a6:	60fb      	str	r3, [r7, #12]
  int error = 0;
 80019a8:	2300      	movs	r3, #0
 80019aa:	60bb      	str	r3, [r7, #8]

  while (y >= 0){
 80019ac:	e075      	b.n	8001a9a <GC9A01_DrawCircleFilled+0x126>
	  
    GC9A01_DrawLine(x0 + x, y0 - y, x0 + x, y0 + y, fillcolor);
 80019ae:	697b      	ldr	r3, [r7, #20]
 80019b0:	b29a      	uxth	r2, r3
 80019b2:	88fb      	ldrh	r3, [r7, #6]
 80019b4:	4413      	add	r3, r2
 80019b6:	b29b      	uxth	r3, r3
 80019b8:	b218      	sxth	r0, r3
 80019ba:	88ba      	ldrh	r2, [r7, #4]
 80019bc:	693b      	ldr	r3, [r7, #16]
 80019be:	b29b      	uxth	r3, r3
 80019c0:	1ad3      	subs	r3, r2, r3
 80019c2:	b29b      	uxth	r3, r3
 80019c4:	b219      	sxth	r1, r3
 80019c6:	697b      	ldr	r3, [r7, #20]
 80019c8:	b29a      	uxth	r2, r3
 80019ca:	88fb      	ldrh	r3, [r7, #6]
 80019cc:	4413      	add	r3, r2
 80019ce:	b29b      	uxth	r3, r3
 80019d0:	b21c      	sxth	r4, r3
 80019d2:	693b      	ldr	r3, [r7, #16]
 80019d4:	b29a      	uxth	r2, r3
 80019d6:	88bb      	ldrh	r3, [r7, #4]
 80019d8:	4413      	add	r3, r2
 80019da:	b29b      	uxth	r3, r3
 80019dc:	b21a      	sxth	r2, r3
 80019de:	883b      	ldrh	r3, [r7, #0]
 80019e0:	9300      	str	r3, [sp, #0]
 80019e2:	4613      	mov	r3, r2
 80019e4:	4622      	mov	r2, r4
 80019e6:	f7ff ff16 	bl	8001816 <GC9A01_DrawLine>
    GC9A01_DrawLine(x0 - x, y0 - y, x0 - x, y0 + y, fillcolor);
 80019ea:	88fa      	ldrh	r2, [r7, #6]
 80019ec:	697b      	ldr	r3, [r7, #20]
 80019ee:	b29b      	uxth	r3, r3
 80019f0:	1ad3      	subs	r3, r2, r3
 80019f2:	b29b      	uxth	r3, r3
 80019f4:	b218      	sxth	r0, r3
 80019f6:	88ba      	ldrh	r2, [r7, #4]
 80019f8:	693b      	ldr	r3, [r7, #16]
 80019fa:	b29b      	uxth	r3, r3
 80019fc:	1ad3      	subs	r3, r2, r3
 80019fe:	b29b      	uxth	r3, r3
 8001a00:	b219      	sxth	r1, r3
 8001a02:	88fa      	ldrh	r2, [r7, #6]
 8001a04:	697b      	ldr	r3, [r7, #20]
 8001a06:	b29b      	uxth	r3, r3
 8001a08:	1ad3      	subs	r3, r2, r3
 8001a0a:	b29b      	uxth	r3, r3
 8001a0c:	b21c      	sxth	r4, r3
 8001a0e:	693b      	ldr	r3, [r7, #16]
 8001a10:	b29a      	uxth	r2, r3
 8001a12:	88bb      	ldrh	r3, [r7, #4]
 8001a14:	4413      	add	r3, r2
 8001a16:	b29b      	uxth	r3, r3
 8001a18:	b21a      	sxth	r2, r3
 8001a1a:	883b      	ldrh	r3, [r7, #0]
 8001a1c:	9300      	str	r3, [sp, #0]
 8001a1e:	4613      	mov	r3, r2
 8001a20:	4622      	mov	r2, r4
 8001a22:	f7ff fef8 	bl	8001816 <GC9A01_DrawLine>
    error = 2 * (delta + y) - 1;
 8001a26:	68fa      	ldr	r2, [r7, #12]
 8001a28:	693b      	ldr	r3, [r7, #16]
 8001a2a:	4413      	add	r3, r2
 8001a2c:	005b      	lsls	r3, r3, #1
 8001a2e:	3b01      	subs	r3, #1
 8001a30:	60bb      	str	r3, [r7, #8]

    if (delta < 0 && error <= 0) {
 8001a32:	68fb      	ldr	r3, [r7, #12]
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	da0c      	bge.n	8001a52 <GC9A01_DrawCircleFilled+0xde>
 8001a38:	68bb      	ldr	r3, [r7, #8]
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	dc09      	bgt.n	8001a52 <GC9A01_DrawCircleFilled+0xde>
		
      ++x;
 8001a3e:	697b      	ldr	r3, [r7, #20]
 8001a40:	3301      	adds	r3, #1
 8001a42:	617b      	str	r3, [r7, #20]
      delta += 2 * x + 1;
 8001a44:	697b      	ldr	r3, [r7, #20]
 8001a46:	005b      	lsls	r3, r3, #1
 8001a48:	3301      	adds	r3, #1
 8001a4a:	68fa      	ldr	r2, [r7, #12]
 8001a4c:	4413      	add	r3, r2
 8001a4e:	60fb      	str	r3, [r7, #12]
      continue;
 8001a50:	e023      	b.n	8001a9a <GC9A01_DrawCircleFilled+0x126>
    }
	
    error = 2 * (delta - x) - 1;
 8001a52:	68fa      	ldr	r2, [r7, #12]
 8001a54:	697b      	ldr	r3, [r7, #20]
 8001a56:	1ad3      	subs	r3, r2, r3
 8001a58:	005b      	lsls	r3, r3, #1
 8001a5a:	3b01      	subs	r3, #1
 8001a5c:	60bb      	str	r3, [r7, #8]
		
    if (delta > 0 && error > 0) {
 8001a5e:	68fb      	ldr	r3, [r7, #12]
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	dd0d      	ble.n	8001a80 <GC9A01_DrawCircleFilled+0x10c>
 8001a64:	68bb      	ldr	r3, [r7, #8]
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	dd0a      	ble.n	8001a80 <GC9A01_DrawCircleFilled+0x10c>
		
      --y;
 8001a6a:	693b      	ldr	r3, [r7, #16]
 8001a6c:	3b01      	subs	r3, #1
 8001a6e:	613b      	str	r3, [r7, #16]
      delta += 1 - 2 * y;
 8001a70:	693b      	ldr	r3, [r7, #16]
 8001a72:	005b      	lsls	r3, r3, #1
 8001a74:	f1c3 0301 	rsb	r3, r3, #1
 8001a78:	68fa      	ldr	r2, [r7, #12]
 8001a7a:	4413      	add	r3, r2
 8001a7c:	60fb      	str	r3, [r7, #12]
      continue;
 8001a7e:	e00c      	b.n	8001a9a <GC9A01_DrawCircleFilled+0x126>
    }
	
    ++x;
 8001a80:	697b      	ldr	r3, [r7, #20]
 8001a82:	3301      	adds	r3, #1
 8001a84:	617b      	str	r3, [r7, #20]
    delta += 2 * (x - y);
 8001a86:	697a      	ldr	r2, [r7, #20]
 8001a88:	693b      	ldr	r3, [r7, #16]
 8001a8a:	1ad3      	subs	r3, r2, r3
 8001a8c:	005b      	lsls	r3, r3, #1
 8001a8e:	68fa      	ldr	r2, [r7, #12]
 8001a90:	4413      	add	r3, r2
 8001a92:	60fb      	str	r3, [r7, #12]
    --y;
 8001a94:	693b      	ldr	r3, [r7, #16]
 8001a96:	3b01      	subs	r3, #1
 8001a98:	613b      	str	r3, [r7, #16]
  while (y >= 0){
 8001a9a:	693b      	ldr	r3, [r7, #16]
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	da86      	bge.n	80019ae <GC9A01_DrawCircleFilled+0x3a>
  }
}
 8001aa0:	bf00      	nop
 8001aa2:	bf00      	nop
 8001aa4:	371c      	adds	r7, #28
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	bd90      	pop	{r4, r7, pc}
	...

08001aac <GC9A01_DrawChar>:


//==============================================================================
// Процедура рисования символа ( 1 буква или знак )
//==============================================================================
void GC9A01_DrawChar(uint16_t x, uint16_t y, uint16_t TextColor, uint16_t BgColor, uint8_t TransparentBg, FontDef_t* Font, uint8_t multiplier, unsigned char ch){
 8001aac:	b590      	push	{r4, r7, lr}
 8001aae:	b089      	sub	sp, #36	@ 0x24
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	4604      	mov	r4, r0
 8001ab4:	4608      	mov	r0, r1
 8001ab6:	4611      	mov	r1, r2
 8001ab8:	461a      	mov	r2, r3
 8001aba:	4623      	mov	r3, r4
 8001abc:	80fb      	strh	r3, [r7, #6]
 8001abe:	4603      	mov	r3, r0
 8001ac0:	80bb      	strh	r3, [r7, #4]
 8001ac2:	460b      	mov	r3, r1
 8001ac4:	807b      	strh	r3, [r7, #2]
 8001ac6:	4613      	mov	r3, r2
 8001ac8:	803b      	strh	r3, [r7, #0]
	
	uint32_t i, b, j;
	
	uint32_t X = x, Y = y;
 8001aca:	88fb      	ldrh	r3, [r7, #6]
 8001acc:	613b      	str	r3, [r7, #16]
 8001ace:	88bb      	ldrh	r3, [r7, #4]
 8001ad0:	60fb      	str	r3, [r7, #12]
	
	uint8_t xx, yy;
	
	if( multiplier < 1 ){
 8001ad2:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d102      	bne.n	8001ae0 <GC9A01_DrawChar+0x34>
		multiplier = 1;
 8001ada:	2301      	movs	r3, #1
 8001adc:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
	}

	/* Check available space in LCD */
	if (GC9A01_Width >= ( x + Font->FontWidth) || GC9A01_Height >= ( y + Font->FontHeight)){
 8001ae0:	4b90      	ldr	r3, [pc, #576]	@ (8001d24 <GC9A01_DrawChar+0x278>)
 8001ae2:	881b      	ldrh	r3, [r3, #0]
 8001ae4:	4619      	mov	r1, r3
 8001ae6:	88fb      	ldrh	r3, [r7, #6]
 8001ae8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001aea:	7812      	ldrb	r2, [r2, #0]
 8001aec:	4413      	add	r3, r2
 8001aee:	4299      	cmp	r1, r3
 8001af0:	da09      	bge.n	8001b06 <GC9A01_DrawChar+0x5a>
 8001af2:	4b8d      	ldr	r3, [pc, #564]	@ (8001d28 <GC9A01_DrawChar+0x27c>)
 8001af4:	881b      	ldrh	r3, [r3, #0]
 8001af6:	4619      	mov	r1, r3
 8001af8:	88bb      	ldrh	r3, [r7, #4]
 8001afa:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001afc:	7852      	ldrb	r2, [r2, #1]
 8001afe:	4413      	add	r3, r2
 8001b00:	4299      	cmp	r1, r3
 8001b02:	f2c0 8154 	blt.w	8001dae <GC9A01_DrawChar+0x302>

	
			/* Go through font */
			for (i = 0; i < Font->FontHeight; i++) {		
 8001b06:	2300      	movs	r3, #0
 8001b08:	61fb      	str	r3, [r7, #28]
 8001b0a:	e149      	b.n	8001da0 <GC9A01_DrawChar+0x2f4>
				
				if( ch < 127 ){			
 8001b0c:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8001b10:	2b7e      	cmp	r3, #126	@ 0x7e
 8001b12:	d810      	bhi.n	8001b36 <GC9A01_DrawChar+0x8a>
					b = Font->data[(ch - 32) * Font->FontHeight + i];
 8001b14:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001b16:	685a      	ldr	r2, [r3, #4]
 8001b18:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8001b1c:	3b20      	subs	r3, #32
 8001b1e:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8001b20:	7849      	ldrb	r1, [r1, #1]
 8001b22:	fb01 f303 	mul.w	r3, r1, r3
 8001b26:	4619      	mov	r1, r3
 8001b28:	69fb      	ldr	r3, [r7, #28]
 8001b2a:	440b      	add	r3, r1
 8001b2c:	005b      	lsls	r3, r3, #1
 8001b2e:	4413      	add	r3, r2
 8001b30:	881b      	ldrh	r3, [r3, #0]
 8001b32:	61bb      	str	r3, [r7, #24]
 8001b34:	e0b8      	b.n	8001ca8 <GC9A01_DrawChar+0x1fc>
				}
				
				else if( (uint8_t) ch > 191 ){
 8001b36:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8001b3a:	2bbf      	cmp	r3, #191	@ 0xbf
 8001b3c:	d910      	bls.n	8001b60 <GC9A01_DrawChar+0xb4>
					// +96 это так как латинские символы и знаки в шрифтах занимают 96 позиций
					// и если в шрифте который содержит сперва латиницу и спец символы и потом 
					// только кирилицу то нужно добавлять 95 если шрифт 
					// содержит только кирилицу то +96 не нужно
					b = Font->data[((ch - 192) + 96) * Font->FontHeight + i];
 8001b3e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001b40:	685a      	ldr	r2, [r3, #4]
 8001b42:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8001b46:	3b60      	subs	r3, #96	@ 0x60
 8001b48:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8001b4a:	7849      	ldrb	r1, [r1, #1]
 8001b4c:	fb01 f303 	mul.w	r3, r1, r3
 8001b50:	4619      	mov	r1, r3
 8001b52:	69fb      	ldr	r3, [r7, #28]
 8001b54:	440b      	add	r3, r1
 8001b56:	005b      	lsls	r3, r3, #1
 8001b58:	4413      	add	r3, r2
 8001b5a:	881b      	ldrh	r3, [r3, #0]
 8001b5c:	61bb      	str	r3, [r7, #24]
 8001b5e:	e0a3      	b.n	8001ca8 <GC9A01_DrawChar+0x1fc>
				}
				
				else if( (uint8_t) ch == 168 ){	// 168 символ по ASCII - Ё
 8001b60:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8001b64:	2ba8      	cmp	r3, #168	@ 0xa8
 8001b66:	d110      	bne.n	8001b8a <GC9A01_DrawChar+0xde>
					// 160 эллемент ( символ Ё ) 
					b = Font->data[( 160 ) * Font->FontHeight + i];
 8001b68:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001b6a:	685a      	ldr	r2, [r3, #4]
 8001b6c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001b6e:	785b      	ldrb	r3, [r3, #1]
 8001b70:	4619      	mov	r1, r3
 8001b72:	460b      	mov	r3, r1
 8001b74:	009b      	lsls	r3, r3, #2
 8001b76:	440b      	add	r3, r1
 8001b78:	015b      	lsls	r3, r3, #5
 8001b7a:	4619      	mov	r1, r3
 8001b7c:	69fb      	ldr	r3, [r7, #28]
 8001b7e:	440b      	add	r3, r1
 8001b80:	005b      	lsls	r3, r3, #1
 8001b82:	4413      	add	r3, r2
 8001b84:	881b      	ldrh	r3, [r3, #0]
 8001b86:	61bb      	str	r3, [r7, #24]
 8001b88:	e08e      	b.n	8001ca8 <GC9A01_DrawChar+0x1fc>
				}
				
				else if( (uint8_t) ch == 184 ){	// 184 символ по ASCII - ё
 8001b8a:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8001b8e:	2bb8      	cmp	r3, #184	@ 0xb8
 8001b90:	d111      	bne.n	8001bb6 <GC9A01_DrawChar+0x10a>
					// 161 эллемент  ( символ ё ) 
					b = Font->data[( 161 ) * Font->FontHeight + i];
 8001b92:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001b94:	6859      	ldr	r1, [r3, #4]
 8001b96:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001b98:	785b      	ldrb	r3, [r3, #1]
 8001b9a:	461a      	mov	r2, r3
 8001b9c:	4613      	mov	r3, r2
 8001b9e:	009b      	lsls	r3, r3, #2
 8001ba0:	4413      	add	r3, r2
 8001ba2:	015b      	lsls	r3, r3, #5
 8001ba4:	4413      	add	r3, r2
 8001ba6:	461a      	mov	r2, r3
 8001ba8:	69fb      	ldr	r3, [r7, #28]
 8001baa:	4413      	add	r3, r2
 8001bac:	005b      	lsls	r3, r3, #1
 8001bae:	440b      	add	r3, r1
 8001bb0:	881b      	ldrh	r3, [r3, #0]
 8001bb2:	61bb      	str	r3, [r7, #24]
 8001bb4:	e078      	b.n	8001ca8 <GC9A01_DrawChar+0x1fc>
				}
				//-------------------------------------------------------------------
				
				//----  Украинская раскладка ----------------------------------------------------
				else if( (uint8_t) ch == 170 ){	// 168 символ по ASCII - Є
 8001bb6:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8001bba:	2baa      	cmp	r3, #170	@ 0xaa
 8001bbc:	d10f      	bne.n	8001bde <GC9A01_DrawChar+0x132>
					// 162 эллемент ( символ Є )
					b = Font->data[( 162 ) * Font->FontHeight + i];
 8001bbe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001bc0:	685a      	ldr	r2, [r3, #4]
 8001bc2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001bc4:	785b      	ldrb	r3, [r3, #1]
 8001bc6:	4619      	mov	r1, r3
 8001bc8:	23a2      	movs	r3, #162	@ 0xa2
 8001bca:	fb01 f303 	mul.w	r3, r1, r3
 8001bce:	4619      	mov	r1, r3
 8001bd0:	69fb      	ldr	r3, [r7, #28]
 8001bd2:	440b      	add	r3, r1
 8001bd4:	005b      	lsls	r3, r3, #1
 8001bd6:	4413      	add	r3, r2
 8001bd8:	881b      	ldrh	r3, [r3, #0]
 8001bda:	61bb      	str	r3, [r7, #24]
 8001bdc:	e064      	b.n	8001ca8 <GC9A01_DrawChar+0x1fc>
				}
				else if( (uint8_t) ch == 175 ){	// 184 символ по ASCII - Ї
 8001bde:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8001be2:	2baf      	cmp	r3, #175	@ 0xaf
 8001be4:	d10f      	bne.n	8001c06 <GC9A01_DrawChar+0x15a>
					// 163 эллемент  ( символ Ї )
					b = Font->data[( 163 ) * Font->FontHeight + i];
 8001be6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001be8:	685a      	ldr	r2, [r3, #4]
 8001bea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001bec:	785b      	ldrb	r3, [r3, #1]
 8001bee:	4619      	mov	r1, r3
 8001bf0:	23a3      	movs	r3, #163	@ 0xa3
 8001bf2:	fb01 f303 	mul.w	r3, r1, r3
 8001bf6:	4619      	mov	r1, r3
 8001bf8:	69fb      	ldr	r3, [r7, #28]
 8001bfa:	440b      	add	r3, r1
 8001bfc:	005b      	lsls	r3, r3, #1
 8001bfe:	4413      	add	r3, r2
 8001c00:	881b      	ldrh	r3, [r3, #0]
 8001c02:	61bb      	str	r3, [r7, #24]
 8001c04:	e050      	b.n	8001ca8 <GC9A01_DrawChar+0x1fc>
				}
				else if( (uint8_t) ch == 178 ){	// 168 символ по ASCII - І
 8001c06:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8001c0a:	2bb2      	cmp	r3, #178	@ 0xb2
 8001c0c:	d10f      	bne.n	8001c2e <GC9A01_DrawChar+0x182>
					// 164 эллемент ( символ І )
					b = Font->data[( 164 ) * Font->FontHeight + i];
 8001c0e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001c10:	685a      	ldr	r2, [r3, #4]
 8001c12:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001c14:	785b      	ldrb	r3, [r3, #1]
 8001c16:	4619      	mov	r1, r3
 8001c18:	23a4      	movs	r3, #164	@ 0xa4
 8001c1a:	fb01 f303 	mul.w	r3, r1, r3
 8001c1e:	4619      	mov	r1, r3
 8001c20:	69fb      	ldr	r3, [r7, #28]
 8001c22:	440b      	add	r3, r1
 8001c24:	005b      	lsls	r3, r3, #1
 8001c26:	4413      	add	r3, r2
 8001c28:	881b      	ldrh	r3, [r3, #0]
 8001c2a:	61bb      	str	r3, [r7, #24]
 8001c2c:	e03c      	b.n	8001ca8 <GC9A01_DrawChar+0x1fc>
				}
				else if( (uint8_t) ch == 179 ){	// 184 символ по ASCII - і
 8001c2e:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8001c32:	2bb3      	cmp	r3, #179	@ 0xb3
 8001c34:	d111      	bne.n	8001c5a <GC9A01_DrawChar+0x1ae>
					// 165 эллемент  ( символ і )
					b = Font->data[( 165 ) * Font->FontHeight + i];
 8001c36:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001c38:	685a      	ldr	r2, [r3, #4]
 8001c3a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001c3c:	785b      	ldrb	r3, [r3, #1]
 8001c3e:	4619      	mov	r1, r3
 8001c40:	460b      	mov	r3, r1
 8001c42:	009b      	lsls	r3, r3, #2
 8001c44:	440b      	add	r3, r1
 8001c46:	0159      	lsls	r1, r3, #5
 8001c48:	440b      	add	r3, r1
 8001c4a:	4619      	mov	r1, r3
 8001c4c:	69fb      	ldr	r3, [r7, #28]
 8001c4e:	440b      	add	r3, r1
 8001c50:	005b      	lsls	r3, r3, #1
 8001c52:	4413      	add	r3, r2
 8001c54:	881b      	ldrh	r3, [r3, #0]
 8001c56:	61bb      	str	r3, [r7, #24]
 8001c58:	e026      	b.n	8001ca8 <GC9A01_DrawChar+0x1fc>
				}
				else if( (uint8_t) ch == 186 ){	// 184 символ по ASCII - є
 8001c5a:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8001c5e:	2bba      	cmp	r3, #186	@ 0xba
 8001c60:	d10f      	bne.n	8001c82 <GC9A01_DrawChar+0x1d6>
					// 166 эллемент  ( символ є )
					b = Font->data[( 166 ) * Font->FontHeight + i];
 8001c62:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001c64:	685a      	ldr	r2, [r3, #4]
 8001c66:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001c68:	785b      	ldrb	r3, [r3, #1]
 8001c6a:	4619      	mov	r1, r3
 8001c6c:	23a6      	movs	r3, #166	@ 0xa6
 8001c6e:	fb01 f303 	mul.w	r3, r1, r3
 8001c72:	4619      	mov	r1, r3
 8001c74:	69fb      	ldr	r3, [r7, #28]
 8001c76:	440b      	add	r3, r1
 8001c78:	005b      	lsls	r3, r3, #1
 8001c7a:	4413      	add	r3, r2
 8001c7c:	881b      	ldrh	r3, [r3, #0]
 8001c7e:	61bb      	str	r3, [r7, #24]
 8001c80:	e012      	b.n	8001ca8 <GC9A01_DrawChar+0x1fc>
				}
				else if( (uint8_t) ch == 191 ){	// 168 символ по ASCII - ї
 8001c82:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8001c86:	2bbf      	cmp	r3, #191	@ 0xbf
 8001c88:	d10e      	bne.n	8001ca8 <GC9A01_DrawChar+0x1fc>
					// 167 эллемент ( символ ї )
					b = Font->data[( 167 ) * Font->FontHeight + i];
 8001c8a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001c8c:	685a      	ldr	r2, [r3, #4]
 8001c8e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001c90:	785b      	ldrb	r3, [r3, #1]
 8001c92:	4619      	mov	r1, r3
 8001c94:	23a7      	movs	r3, #167	@ 0xa7
 8001c96:	fb01 f303 	mul.w	r3, r1, r3
 8001c9a:	4619      	mov	r1, r3
 8001c9c:	69fb      	ldr	r3, [r7, #28]
 8001c9e:	440b      	add	r3, r1
 8001ca0:	005b      	lsls	r3, r3, #1
 8001ca2:	4413      	add	r3, r2
 8001ca4:	881b      	ldrh	r3, [r3, #0]
 8001ca6:	61bb      	str	r3, [r7, #24]
				}
				//-----------------------------------------------------------------------------
			
				for (j = 0; j < Font->FontWidth; j++) {
 8001ca8:	2300      	movs	r3, #0
 8001caa:	617b      	str	r3, [r7, #20]
 8001cac:	e068      	b.n	8001d80 <GC9A01_DrawChar+0x2d4>
					
					if ((b << j) & 0x8000) {
 8001cae:	69ba      	ldr	r2, [r7, #24]
 8001cb0:	697b      	ldr	r3, [r7, #20]
 8001cb2:	fa02 f303 	lsl.w	r3, r2, r3
 8001cb6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d028      	beq.n	8001d10 <GC9A01_DrawChar+0x264>
						
						for (yy = 0; yy < multiplier; yy++){
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	72bb      	strb	r3, [r7, #10]
 8001cc2:	e01f      	b.n	8001d04 <GC9A01_DrawChar+0x258>
							for (xx = 0; xx < multiplier; xx++){
 8001cc4:	2300      	movs	r3, #0
 8001cc6:	72fb      	strb	r3, [r7, #11]
 8001cc8:	e014      	b.n	8001cf4 <GC9A01_DrawChar+0x248>
									GC9A01_DrawPixel(X+xx, Y+yy, TextColor);
 8001cca:	7afb      	ldrb	r3, [r7, #11]
 8001ccc:	b29a      	uxth	r2, r3
 8001cce:	693b      	ldr	r3, [r7, #16]
 8001cd0:	b29b      	uxth	r3, r3
 8001cd2:	4413      	add	r3, r2
 8001cd4:	b29b      	uxth	r3, r3
 8001cd6:	b218      	sxth	r0, r3
 8001cd8:	7abb      	ldrb	r3, [r7, #10]
 8001cda:	b29a      	uxth	r2, r3
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	b29b      	uxth	r3, r3
 8001ce0:	4413      	add	r3, r2
 8001ce2:	b29b      	uxth	r3, r3
 8001ce4:	b21b      	sxth	r3, r3
 8001ce6:	887a      	ldrh	r2, [r7, #2]
 8001ce8:	4619      	mov	r1, r3
 8001cea:	f7ff fe11 	bl	8001910 <GC9A01_DrawPixel>
							for (xx = 0; xx < multiplier; xx++){
 8001cee:	7afb      	ldrb	r3, [r7, #11]
 8001cf0:	3301      	adds	r3, #1
 8001cf2:	72fb      	strb	r3, [r7, #11]
 8001cf4:	7afa      	ldrb	r2, [r7, #11]
 8001cf6:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 8001cfa:	429a      	cmp	r2, r3
 8001cfc:	d3e5      	bcc.n	8001cca <GC9A01_DrawChar+0x21e>
						for (yy = 0; yy < multiplier; yy++){
 8001cfe:	7abb      	ldrb	r3, [r7, #10]
 8001d00:	3301      	adds	r3, #1
 8001d02:	72bb      	strb	r3, [r7, #10]
 8001d04:	7aba      	ldrb	r2, [r7, #10]
 8001d06:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 8001d0a:	429a      	cmp	r2, r3
 8001d0c:	d3da      	bcc.n	8001cc4 <GC9A01_DrawChar+0x218>
 8001d0e:	e02f      	b.n	8001d70 <GC9A01_DrawChar+0x2c4>
							}
						}
						
					} 
					else if( TransparentBg ){
 8001d10:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d02b      	beq.n	8001d70 <GC9A01_DrawChar+0x2c4>
						
						for (yy = 0; yy < multiplier; yy++){
 8001d18:	2300      	movs	r3, #0
 8001d1a:	72bb      	strb	r3, [r7, #10]
 8001d1c:	e023      	b.n	8001d66 <GC9A01_DrawChar+0x2ba>
							for (xx = 0; xx < multiplier; xx++){
 8001d1e:	2300      	movs	r3, #0
 8001d20:	72fb      	strb	r3, [r7, #11]
 8001d22:	e018      	b.n	8001d56 <GC9A01_DrawChar+0x2aa>
 8001d24:	2000003c 	.word	0x2000003c
 8001d28:	2000003e 	.word	0x2000003e
									GC9A01_DrawPixel(X+xx, Y+yy, BgColor);
 8001d2c:	7afb      	ldrb	r3, [r7, #11]
 8001d2e:	b29a      	uxth	r2, r3
 8001d30:	693b      	ldr	r3, [r7, #16]
 8001d32:	b29b      	uxth	r3, r3
 8001d34:	4413      	add	r3, r2
 8001d36:	b29b      	uxth	r3, r3
 8001d38:	b218      	sxth	r0, r3
 8001d3a:	7abb      	ldrb	r3, [r7, #10]
 8001d3c:	b29a      	uxth	r2, r3
 8001d3e:	68fb      	ldr	r3, [r7, #12]
 8001d40:	b29b      	uxth	r3, r3
 8001d42:	4413      	add	r3, r2
 8001d44:	b29b      	uxth	r3, r3
 8001d46:	b21b      	sxth	r3, r3
 8001d48:	883a      	ldrh	r2, [r7, #0]
 8001d4a:	4619      	mov	r1, r3
 8001d4c:	f7ff fde0 	bl	8001910 <GC9A01_DrawPixel>
							for (xx = 0; xx < multiplier; xx++){
 8001d50:	7afb      	ldrb	r3, [r7, #11]
 8001d52:	3301      	adds	r3, #1
 8001d54:	72fb      	strb	r3, [r7, #11]
 8001d56:	7afa      	ldrb	r2, [r7, #11]
 8001d58:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 8001d5c:	429a      	cmp	r2, r3
 8001d5e:	d3e5      	bcc.n	8001d2c <GC9A01_DrawChar+0x280>
						for (yy = 0; yy < multiplier; yy++){
 8001d60:	7abb      	ldrb	r3, [r7, #10]
 8001d62:	3301      	adds	r3, #1
 8001d64:	72bb      	strb	r3, [r7, #10]
 8001d66:	7aba      	ldrb	r2, [r7, #10]
 8001d68:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 8001d6c:	429a      	cmp	r2, r3
 8001d6e:	d3d6      	bcc.n	8001d1e <GC9A01_DrawChar+0x272>
							}
						}
						
					}
					X = X + multiplier;
 8001d70:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 8001d74:	693a      	ldr	r2, [r7, #16]
 8001d76:	4413      	add	r3, r2
 8001d78:	613b      	str	r3, [r7, #16]
				for (j = 0; j < Font->FontWidth; j++) {
 8001d7a:	697b      	ldr	r3, [r7, #20]
 8001d7c:	3301      	adds	r3, #1
 8001d7e:	617b      	str	r3, [r7, #20]
 8001d80:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001d82:	781b      	ldrb	r3, [r3, #0]
 8001d84:	461a      	mov	r2, r3
 8001d86:	697b      	ldr	r3, [r7, #20]
 8001d88:	4293      	cmp	r3, r2
 8001d8a:	d390      	bcc.n	8001cae <GC9A01_DrawChar+0x202>
				}
				X = x;
 8001d8c:	88fb      	ldrh	r3, [r7, #6]
 8001d8e:	613b      	str	r3, [r7, #16]
				Y = Y + multiplier;
 8001d90:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 8001d94:	68fa      	ldr	r2, [r7, #12]
 8001d96:	4413      	add	r3, r2
 8001d98:	60fb      	str	r3, [r7, #12]
			for (i = 0; i < Font->FontHeight; i++) {		
 8001d9a:	69fb      	ldr	r3, [r7, #28]
 8001d9c:	3301      	adds	r3, #1
 8001d9e:	61fb      	str	r3, [r7, #28]
 8001da0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001da2:	785b      	ldrb	r3, [r3, #1]
 8001da4:	461a      	mov	r2, r3
 8001da6:	69fb      	ldr	r3, [r7, #28]
 8001da8:	4293      	cmp	r3, r2
 8001daa:	f4ff aeaf 	bcc.w	8001b0c <GC9A01_DrawChar+0x60>
			}
	}
}
 8001dae:	bf00      	nop
 8001db0:	3724      	adds	r7, #36	@ 0x24
 8001db2:	46bd      	mov	sp, r7
 8001db4:	bd90      	pop	{r4, r7, pc}
 8001db6:	bf00      	nop

08001db8 <GC9A01_print>:


//==============================================================================
// Процедура рисования строки
//==============================================================================
void GC9A01_print(uint16_t x, uint16_t y, uint16_t TextColor, uint16_t BgColor, uint8_t TransparentBg, FontDef_t* Font, uint8_t multiplier, char *str){	
 8001db8:	b590      	push	{r4, r7, lr}
 8001dba:	b089      	sub	sp, #36	@ 0x24
 8001dbc:	af04      	add	r7, sp, #16
 8001dbe:	4604      	mov	r4, r0
 8001dc0:	4608      	mov	r0, r1
 8001dc2:	4611      	mov	r1, r2
 8001dc4:	461a      	mov	r2, r3
 8001dc6:	4623      	mov	r3, r4
 8001dc8:	80fb      	strh	r3, [r7, #6]
 8001dca:	4603      	mov	r3, r0
 8001dcc:	80bb      	strh	r3, [r7, #4]
 8001dce:	460b      	mov	r3, r1
 8001dd0:	807b      	strh	r3, [r7, #2]
 8001dd2:	4613      	mov	r3, r2
 8001dd4:	803b      	strh	r3, [r7, #0]
	
	if( multiplier < 1 ){
 8001dd6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d102      	bne.n	8001de4 <GC9A01_print+0x2c>
		multiplier = 1;
 8001dde:	2301      	movs	r3, #1
 8001de0:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
	}
	
	unsigned char buff_char;
	
	uint16_t len = strlen(str);
 8001de4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8001de6:	f7fe f9f7 	bl	80001d8 <strlen>
 8001dea:	4603      	mov	r3, r0
 8001dec:	81bb      	strh	r3, [r7, #12]
	
	while (len--) {
 8001dee:	e09c      	b.n	8001f2a <GC9A01_print+0x172>
		//---------------------------------------------------------------------
		// проверка на кириллицу UTF-8, если латиница то пропускаем if
		// Расширенные символы ASCII Win-1251 кириллица (код символа 128-255)
		// проверяем первый байт из двух ( так как UTF-8 ето два байта )
		// если он больше либо равен 0xC0 ( первый байт в кириллеце будет равен 0xD0 либо 0xD1 именно в алфавите )
		if ( (uint8_t)*str >= 0xC0 ){	// код 0xC0 соответствует символу кириллица 'A' по ASCII Win-1251
 8001df0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001df2:	781b      	ldrb	r3, [r3, #0]
 8001df4:	2bbf      	cmp	r3, #191	@ 0xbf
 8001df6:	d977      	bls.n	8001ee8 <GC9A01_print+0x130>
			
			// проверяем какой именно байт первый 0xD0 либо 0xD1---------------------------------------------
			switch ((uint8_t)*str) {
 8001df8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001dfa:	781b      	ldrb	r3, [r3, #0]
 8001dfc:	2bd0      	cmp	r3, #208	@ 0xd0
 8001dfe:	d002      	beq.n	8001e06 <GC9A01_print+0x4e>
 8001e00:	2bd1      	cmp	r3, #209	@ 0xd1
 8001e02:	d02c      	beq.n	8001e5e <GC9A01_print+0xa6>
 8001e04:	e05b      	b.n	8001ebe <GC9A01_print+0x106>
				case 0xD0: {
					// увеличиваем массив так как нам нужен второй байт
					str++;
 8001e06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e08:	3301      	adds	r3, #1
 8001e0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
					// проверяем второй байт там сам символ
					if ((uint8_t)*str >= 0x90 && (uint8_t)*str <= 0xBF){ buff_char = (*str) + 0x30; }	// байт символов А...Я а...п  делаем здвиг на +48
 8001e0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e0e:	781b      	ldrb	r3, [r3, #0]
 8001e10:	2b8f      	cmp	r3, #143	@ 0x8f
 8001e12:	d908      	bls.n	8001e26 <GC9A01_print+0x6e>
 8001e14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e16:	781b      	ldrb	r3, [r3, #0]
 8001e18:	2bbf      	cmp	r3, #191	@ 0xbf
 8001e1a:	d804      	bhi.n	8001e26 <GC9A01_print+0x6e>
 8001e1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e1e:	781b      	ldrb	r3, [r3, #0]
 8001e20:	3330      	adds	r3, #48	@ 0x30
 8001e22:	73fb      	strb	r3, [r7, #15]
					else if ((uint8_t)*str == 0x81) { buff_char = 0xA8; break; }		// байт символа Ё ( если нужнф еще символы добавляем тут и в функции DrawChar() )
					else if ((uint8_t)*str == 0x84) { buff_char = 0xAA; break; }		// байт символа Є ( если нужнф еще символы добавляем тут и в функции DrawChar() )
					else if ((uint8_t)*str == 0x86) { buff_char = 0xB2; break; }		// байт символа І ( если нужнф еще символы добавляем тут и в функции DrawChar() )
					else if ((uint8_t)*str == 0x87) { buff_char = 0xAF; break; }		// байт символа Ї ( если нужнф еще символы добавляем тут и в функции DrawChar() )
					break;
 8001e24:	e048      	b.n	8001eb8 <GC9A01_print+0x100>
					else if ((uint8_t)*str == 0x81) { buff_char = 0xA8; break; }		// байт символа Ё ( если нужнф еще символы добавляем тут и в функции DrawChar() )
 8001e26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e28:	781b      	ldrb	r3, [r3, #0]
 8001e2a:	2b81      	cmp	r3, #129	@ 0x81
 8001e2c:	d102      	bne.n	8001e34 <GC9A01_print+0x7c>
 8001e2e:	23a8      	movs	r3, #168	@ 0xa8
 8001e30:	73fb      	strb	r3, [r7, #15]
 8001e32:	e044      	b.n	8001ebe <GC9A01_print+0x106>
					else if ((uint8_t)*str == 0x84) { buff_char = 0xAA; break; }		// байт символа Є ( если нужнф еще символы добавляем тут и в функции DrawChar() )
 8001e34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e36:	781b      	ldrb	r3, [r3, #0]
 8001e38:	2b84      	cmp	r3, #132	@ 0x84
 8001e3a:	d102      	bne.n	8001e42 <GC9A01_print+0x8a>
 8001e3c:	23aa      	movs	r3, #170	@ 0xaa
 8001e3e:	73fb      	strb	r3, [r7, #15]
 8001e40:	e03d      	b.n	8001ebe <GC9A01_print+0x106>
					else if ((uint8_t)*str == 0x86) { buff_char = 0xB2; break; }		// байт символа І ( если нужнф еще символы добавляем тут и в функции DrawChar() )
 8001e42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e44:	781b      	ldrb	r3, [r3, #0]
 8001e46:	2b86      	cmp	r3, #134	@ 0x86
 8001e48:	d102      	bne.n	8001e50 <GC9A01_print+0x98>
 8001e4a:	23b2      	movs	r3, #178	@ 0xb2
 8001e4c:	73fb      	strb	r3, [r7, #15]
 8001e4e:	e036      	b.n	8001ebe <GC9A01_print+0x106>
					else if ((uint8_t)*str == 0x87) { buff_char = 0xAF; break; }		// байт символа Ї ( если нужнф еще символы добавляем тут и в функции DrawChar() )
 8001e50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e52:	781b      	ldrb	r3, [r3, #0]
 8001e54:	2b87      	cmp	r3, #135	@ 0x87
 8001e56:	d12f      	bne.n	8001eb8 <GC9A01_print+0x100>
 8001e58:	23af      	movs	r3, #175	@ 0xaf
 8001e5a:	73fb      	strb	r3, [r7, #15]
 8001e5c:	e02f      	b.n	8001ebe <GC9A01_print+0x106>
				}
				case 0xD1: {
					// увеличиваем массив так как нам нужен второй байт
					str++;
 8001e5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e60:	3301      	adds	r3, #1
 8001e62:	62fb      	str	r3, [r7, #44]	@ 0x2c
					// проверяем второй байт там сам символ
					if ((uint8_t)*str >= 0x80 && (uint8_t)*str <= 0x8F){ buff_char = (*str) + 0x70; }	// байт символов п...я	елаем здвиг на +112
 8001e64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e66:	781b      	ldrb	r3, [r3, #0]
 8001e68:	b25b      	sxtb	r3, r3
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	da08      	bge.n	8001e80 <GC9A01_print+0xc8>
 8001e6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e70:	781b      	ldrb	r3, [r3, #0]
 8001e72:	2b8f      	cmp	r3, #143	@ 0x8f
 8001e74:	d804      	bhi.n	8001e80 <GC9A01_print+0xc8>
 8001e76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e78:	781b      	ldrb	r3, [r3, #0]
 8001e7a:	3370      	adds	r3, #112	@ 0x70
 8001e7c:	73fb      	strb	r3, [r7, #15]
					else if ((uint8_t)*str == 0x91) { buff_char = 0xB8; break; }		// байт символа ё ( если нужнф еще символы добавляем тут и в функции DrawChar() )
					else if ((uint8_t)*str == 0x94) { buff_char = 0xBA; break; }		// байт символа є ( если нужнф еще символы добавляем тут и в функции DrawChar() )
					else if ((uint8_t)*str == 0x96) { buff_char = 0xB3; break; }		// байт символа і ( если нужнф еще символы добавляем тут и в функции DrawChar() )
					else if ((uint8_t)*str == 0x97) { buff_char = 0xBF; break; }		// байт символа ї ( если нужнф еще символы добавляем тут и в функции DrawChar() )
					break;
 8001e7e:	e01d      	b.n	8001ebc <GC9A01_print+0x104>
					else if ((uint8_t)*str == 0x91) { buff_char = 0xB8; break; }		// байт символа ё ( если нужнф еще символы добавляем тут и в функции DrawChar() )
 8001e80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e82:	781b      	ldrb	r3, [r3, #0]
 8001e84:	2b91      	cmp	r3, #145	@ 0x91
 8001e86:	d102      	bne.n	8001e8e <GC9A01_print+0xd6>
 8001e88:	23b8      	movs	r3, #184	@ 0xb8
 8001e8a:	73fb      	strb	r3, [r7, #15]
 8001e8c:	e017      	b.n	8001ebe <GC9A01_print+0x106>
					else if ((uint8_t)*str == 0x94) { buff_char = 0xBA; break; }		// байт символа є ( если нужнф еще символы добавляем тут и в функции DrawChar() )
 8001e8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e90:	781b      	ldrb	r3, [r3, #0]
 8001e92:	2b94      	cmp	r3, #148	@ 0x94
 8001e94:	d102      	bne.n	8001e9c <GC9A01_print+0xe4>
 8001e96:	23ba      	movs	r3, #186	@ 0xba
 8001e98:	73fb      	strb	r3, [r7, #15]
 8001e9a:	e010      	b.n	8001ebe <GC9A01_print+0x106>
					else if ((uint8_t)*str == 0x96) { buff_char = 0xB3; break; }		// байт символа і ( если нужнф еще символы добавляем тут и в функции DrawChar() )
 8001e9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e9e:	781b      	ldrb	r3, [r3, #0]
 8001ea0:	2b96      	cmp	r3, #150	@ 0x96
 8001ea2:	d102      	bne.n	8001eaa <GC9A01_print+0xf2>
 8001ea4:	23b3      	movs	r3, #179	@ 0xb3
 8001ea6:	73fb      	strb	r3, [r7, #15]
 8001ea8:	e009      	b.n	8001ebe <GC9A01_print+0x106>
					else if ((uint8_t)*str == 0x97) { buff_char = 0xBF; break; }		// байт символа ї ( если нужнф еще символы добавляем тут и в функции DrawChar() )
 8001eaa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001eac:	781b      	ldrb	r3, [r3, #0]
 8001eae:	2b97      	cmp	r3, #151	@ 0x97
 8001eb0:	d104      	bne.n	8001ebc <GC9A01_print+0x104>
 8001eb2:	23bf      	movs	r3, #191	@ 0xbf
 8001eb4:	73fb      	strb	r3, [r7, #15]
 8001eb6:	e002      	b.n	8001ebe <GC9A01_print+0x106>
					break;
 8001eb8:	bf00      	nop
 8001eba:	e000      	b.n	8001ebe <GC9A01_print+0x106>
					break;
 8001ebc:	bf00      	nop
				}
			}
			//------------------------------------------------------------------------------------------------
			// уменьшаем еще переменную так как израсходывали 2 байта для кириллицы
			len--;
 8001ebe:	89bb      	ldrh	r3, [r7, #12]
 8001ec0:	3b01      	subs	r3, #1
 8001ec2:	81bb      	strh	r3, [r7, #12]
			
			GC9A01_DrawChar(x, y, TextColor, BgColor, TransparentBg, Font, multiplier, buff_char);
 8001ec4:	883c      	ldrh	r4, [r7, #0]
 8001ec6:	887a      	ldrh	r2, [r7, #2]
 8001ec8:	88b9      	ldrh	r1, [r7, #4]
 8001eca:	88f8      	ldrh	r0, [r7, #6]
 8001ecc:	7bfb      	ldrb	r3, [r7, #15]
 8001ece:	9303      	str	r3, [sp, #12]
 8001ed0:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001ed4:	9302      	str	r3, [sp, #8]
 8001ed6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ed8:	9301      	str	r3, [sp, #4]
 8001eda:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001ede:	9300      	str	r3, [sp, #0]
 8001ee0:	4623      	mov	r3, r4
 8001ee2:	f7ff fde3 	bl	8001aac <GC9A01_DrawChar>
 8001ee6:	e011      	b.n	8001f0c <GC9A01_print+0x154>
		}
		//---------------------------------------------------------------------
		else{
			GC9A01_DrawChar(x, y, TextColor, BgColor, TransparentBg, Font, multiplier, *str);
 8001ee8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001eea:	781b      	ldrb	r3, [r3, #0]
 8001eec:	883c      	ldrh	r4, [r7, #0]
 8001eee:	887a      	ldrh	r2, [r7, #2]
 8001ef0:	88b9      	ldrh	r1, [r7, #4]
 8001ef2:	88f8      	ldrh	r0, [r7, #6]
 8001ef4:	9303      	str	r3, [sp, #12]
 8001ef6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001efa:	9302      	str	r3, [sp, #8]
 8001efc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001efe:	9301      	str	r3, [sp, #4]
 8001f00:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001f04:	9300      	str	r3, [sp, #0]
 8001f06:	4623      	mov	r3, r4
 8001f08:	f7ff fdd0 	bl	8001aac <GC9A01_DrawChar>
		}
		
		x = x + (Font->FontWidth * multiplier);
 8001f0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f0e:	781b      	ldrb	r3, [r3, #0]
 8001f10:	461a      	mov	r2, r3
 8001f12:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001f16:	b29b      	uxth	r3, r3
 8001f18:	fb12 f303 	smulbb	r3, r2, r3
 8001f1c:	b29a      	uxth	r2, r3
 8001f1e:	88fb      	ldrh	r3, [r7, #6]
 8001f20:	4413      	add	r3, r2
 8001f22:	80fb      	strh	r3, [r7, #6]
		/* Increase string pointer */
		str++;
 8001f24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f26:	3301      	adds	r3, #1
 8001f28:	62fb      	str	r3, [r7, #44]	@ 0x2c
	while (len--) {
 8001f2a:	89bb      	ldrh	r3, [r7, #12]
 8001f2c:	1e5a      	subs	r2, r3, #1
 8001f2e:	81ba      	strh	r2, [r7, #12]
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	f47f af5d 	bne.w	8001df0 <GC9A01_print+0x38>
	}
}
 8001f36:	bf00      	nop
 8001f38:	bf00      	nop
 8001f3a:	3714      	adds	r7, #20
 8001f3c:	46bd      	mov	sp, r7
 8001f3e:	bd90      	pop	{r4, r7, pc}

08001f40 <GC9A01_DrawLineThick>:
//==============================================================================

//==============================================================================
// Процедура рисования линия толстая ( последний параметр толщина )
//==============================================================================
void GC9A01_DrawLineThick(int16_t x1, int16_t y1, int16_t x2, int16_t y2, uint16_t color, uint8_t thick) {
 8001f40:	b590      	push	{r4, r7, lr}
 8001f42:	b087      	sub	sp, #28
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	4604      	mov	r4, r0
 8001f48:	4608      	mov	r0, r1
 8001f4a:	4611      	mov	r1, r2
 8001f4c:	461a      	mov	r2, r3
 8001f4e:	4623      	mov	r3, r4
 8001f50:	80fb      	strh	r3, [r7, #6]
 8001f52:	4603      	mov	r3, r0
 8001f54:	80bb      	strh	r3, [r7, #4]
 8001f56:	460b      	mov	r3, r1
 8001f58:	807b      	strh	r3, [r7, #2]
 8001f5a:	4613      	mov	r3, r2
 8001f5c:	803b      	strh	r3, [r7, #0]
	const int16_t deltaX = abs(x2 - x1);
 8001f5e:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8001f62:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001f66:	1ad3      	subs	r3, r2, r3
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	bfb8      	it	lt
 8001f6c:	425b      	neglt	r3, r3
 8001f6e:	82bb      	strh	r3, [r7, #20]
	const int16_t deltaY = abs(y2 - y1);
 8001f70:	f9b7 2000 	ldrsh.w	r2, [r7]
 8001f74:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001f78:	1ad3      	subs	r3, r2, r3
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	bfb8      	it	lt
 8001f7e:	425b      	neglt	r3, r3
 8001f80:	827b      	strh	r3, [r7, #18]
	const int16_t signX = x1 < x2 ? 1 : -1;
 8001f82:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001f86:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001f8a:	429a      	cmp	r2, r3
 8001f8c:	da01      	bge.n	8001f92 <GC9A01_DrawLineThick+0x52>
 8001f8e:	2301      	movs	r3, #1
 8001f90:	e001      	b.n	8001f96 <GC9A01_DrawLineThick+0x56>
 8001f92:	f04f 33ff 	mov.w	r3, #4294967295
 8001f96:	823b      	strh	r3, [r7, #16]
	const int16_t signY = y1 < y2 ? 1 : -1;
 8001f98:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001f9c:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001fa0:	429a      	cmp	r2, r3
 8001fa2:	da01      	bge.n	8001fa8 <GC9A01_DrawLineThick+0x68>
 8001fa4:	2301      	movs	r3, #1
 8001fa6:	e001      	b.n	8001fac <GC9A01_DrawLineThick+0x6c>
 8001fa8:	f04f 33ff 	mov.w	r3, #4294967295
 8001fac:	81fb      	strh	r3, [r7, #14]

	int16_t error = deltaX - deltaY;
 8001fae:	8aba      	ldrh	r2, [r7, #20]
 8001fb0:	8a7b      	ldrh	r3, [r7, #18]
 8001fb2:	1ad3      	subs	r3, r2, r3
 8001fb4:	b29b      	uxth	r3, r3
 8001fb6:	82fb      	strh	r3, [r7, #22]

	if (thick > 1){
 8001fb8:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001fbc:	2b01      	cmp	r3, #1
 8001fbe:	d90c      	bls.n	8001fda <GC9A01_DrawLineThick+0x9a>
		GC9A01_DrawCircleFilled(x2, y2, thick >> 1, color);
 8001fc0:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001fc4:	085b      	lsrs	r3, r3, #1
 8001fc6:	b2db      	uxtb	r3, r3
 8001fc8:	b21a      	sxth	r2, r3
 8001fca:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001fcc:	f9b7 1000 	ldrsh.w	r1, [r7]
 8001fd0:	f9b7 0002 	ldrsh.w	r0, [r7, #2]
 8001fd4:	f7ff fcce 	bl	8001974 <GC9A01_DrawCircleFilled>
 8001fd8:	e046      	b.n	8002068 <GC9A01_DrawLineThick+0x128>
	}
	else{
		GC9A01_DrawPixel(x2, y2, color);
 8001fda:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8001fdc:	f9b7 1000 	ldrsh.w	r1, [r7]
 8001fe0:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001fe4:	4618      	mov	r0, r3
 8001fe6:	f7ff fc93 	bl	8001910 <GC9A01_DrawPixel>
	}

	while (x1 != x2 || y1 != y2) {
 8001fea:	e03d      	b.n	8002068 <GC9A01_DrawLineThick+0x128>
		if (thick > 1){
 8001fec:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001ff0:	2b01      	cmp	r3, #1
 8001ff2:	d90c      	bls.n	800200e <GC9A01_DrawLineThick+0xce>
			GC9A01_DrawCircleFilled(x1, y1, thick >> 1, color);
 8001ff4:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001ff8:	085b      	lsrs	r3, r3, #1
 8001ffa:	b2db      	uxtb	r3, r3
 8001ffc:	b21a      	sxth	r2, r3
 8001ffe:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8002000:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8002004:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8002008:	f7ff fcb4 	bl	8001974 <GC9A01_DrawCircleFilled>
 800200c:	e007      	b.n	800201e <GC9A01_DrawLineThick+0xde>
		}
		else{
			GC9A01_DrawPixel(x1, y1, color);
 800200e:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8002010:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8002014:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002018:	4618      	mov	r0, r3
 800201a:	f7ff fc79 	bl	8001910 <GC9A01_DrawPixel>
		}

		const int16_t error2 = error * 2;
 800201e:	8afb      	ldrh	r3, [r7, #22]
 8002020:	005b      	lsls	r3, r3, #1
 8002022:	b29b      	uxth	r3, r3
 8002024:	81bb      	strh	r3, [r7, #12]
		if (error2 > -deltaY) {
 8002026:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 800202a:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800202e:	425b      	negs	r3, r3
 8002030:	429a      	cmp	r2, r3
 8002032:	dd09      	ble.n	8002048 <GC9A01_DrawLineThick+0x108>
			error -= deltaY;
 8002034:	8afa      	ldrh	r2, [r7, #22]
 8002036:	8a7b      	ldrh	r3, [r7, #18]
 8002038:	1ad3      	subs	r3, r2, r3
 800203a:	b29b      	uxth	r3, r3
 800203c:	82fb      	strh	r3, [r7, #22]
			x1 += signX;
 800203e:	88fa      	ldrh	r2, [r7, #6]
 8002040:	8a3b      	ldrh	r3, [r7, #16]
 8002042:	4413      	add	r3, r2
 8002044:	b29b      	uxth	r3, r3
 8002046:	80fb      	strh	r3, [r7, #6]
		}
		if (error2 < deltaX) {
 8002048:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 800204c:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8002050:	429a      	cmp	r2, r3
 8002052:	da09      	bge.n	8002068 <GC9A01_DrawLineThick+0x128>
			error += deltaX;
 8002054:	8afa      	ldrh	r2, [r7, #22]
 8002056:	8abb      	ldrh	r3, [r7, #20]
 8002058:	4413      	add	r3, r2
 800205a:	b29b      	uxth	r3, r3
 800205c:	82fb      	strh	r3, [r7, #22]
			y1 += signY;
 800205e:	88ba      	ldrh	r2, [r7, #4]
 8002060:	89fb      	ldrh	r3, [r7, #14]
 8002062:	4413      	add	r3, r2
 8002064:	b29b      	uxth	r3, r3
 8002066:	80bb      	strh	r3, [r7, #4]
	while (x1 != x2 || y1 != y2) {
 8002068:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800206c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8002070:	429a      	cmp	r2, r3
 8002072:	d1bb      	bne.n	8001fec <GC9A01_DrawLineThick+0xac>
 8002074:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8002078:	f9b7 3000 	ldrsh.w	r3, [r7]
 800207c:	429a      	cmp	r2, r3
 800207e:	d1b5      	bne.n	8001fec <GC9A01_DrawLineThick+0xac>
		}
	}
}
 8002080:	bf00      	nop
 8002082:	bf00      	nop
 8002084:	371c      	adds	r7, #28
 8002086:	46bd      	mov	sp, r7
 8002088:	bd90      	pop	{r4, r7, pc}
 800208a:	0000      	movs	r0, r0
 800208c:	0000      	movs	r0, r0
	...

08002090 <GC9A01_DrawArc>:
//==============================================================================		

//==============================================================================
// Процедура рисования дуга толстая ( часть круга )
//==============================================================================
void GC9A01_DrawArc(int16_t x0, int16_t y0, int16_t radius, int16_t startAngle, int16_t endAngle, uint16_t color, uint8_t thick) {
 8002090:	b5b0      	push	{r4, r5, r7, lr}
 8002092:	b08a      	sub	sp, #40	@ 0x28
 8002094:	af02      	add	r7, sp, #8
 8002096:	4604      	mov	r4, r0
 8002098:	4608      	mov	r0, r1
 800209a:	4611      	mov	r1, r2
 800209c:	461a      	mov	r2, r3
 800209e:	4623      	mov	r3, r4
 80020a0:	80fb      	strh	r3, [r7, #6]
 80020a2:	4603      	mov	r3, r0
 80020a4:	80bb      	strh	r3, [r7, #4]
 80020a6:	460b      	mov	r3, r1
 80020a8:	807b      	strh	r3, [r7, #2]
 80020aa:	4613      	mov	r3, r2
 80020ac:	803b      	strh	r3, [r7, #0]
	
	int16_t xLast = -1, yLast = -1;
 80020ae:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80020b2:	83fb      	strh	r3, [r7, #30]
 80020b4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80020b8:	83bb      	strh	r3, [r7, #28]
	startAngle -= 90;
 80020ba:	883b      	ldrh	r3, [r7, #0]
 80020bc:	3b5a      	subs	r3, #90	@ 0x5a
 80020be:	b29b      	uxth	r3, r3
 80020c0:	803b      	strh	r3, [r7, #0]
	endAngle -= 90;
 80020c2:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80020c4:	3b5a      	subs	r3, #90	@ 0x5a
 80020c6:	b29b      	uxth	r3, r3
 80020c8:	863b      	strh	r3, [r7, #48]	@ 0x30

	for (int16_t angle = startAngle; angle <= endAngle; angle += 2) {
 80020ca:	883b      	ldrh	r3, [r7, #0]
 80020cc:	837b      	strh	r3, [r7, #26]
 80020ce:	e0b2      	b.n	8002236 <GC9A01_DrawArc+0x1a6>
		float angleRad = (float) angle * PI / 180;
 80020d0:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80020d4:	ee07 3a90 	vmov	s15, r3
 80020d8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80020dc:	ee17 0a90 	vmov	r0, s15
 80020e0:	f7fe f9e6 	bl	80004b0 <__aeabi_f2d>
 80020e4:	a35b      	add	r3, pc, #364	@ (adr r3, 8002254 <GC9A01_DrawArc+0x1c4>)
 80020e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020ea:	f7fe fa39 	bl	8000560 <__aeabi_dmul>
 80020ee:	4602      	mov	r2, r0
 80020f0:	460b      	mov	r3, r1
 80020f2:	4610      	mov	r0, r2
 80020f4:	4619      	mov	r1, r3
 80020f6:	f04f 0200 	mov.w	r2, #0
 80020fa:	4b55      	ldr	r3, [pc, #340]	@ (8002250 <GC9A01_DrawArc+0x1c0>)
 80020fc:	f7fe fb5a 	bl	80007b4 <__aeabi_ddiv>
 8002100:	4602      	mov	r2, r0
 8002102:	460b      	mov	r3, r1
 8002104:	4610      	mov	r0, r2
 8002106:	4619      	mov	r1, r3
 8002108:	f7fe fcec 	bl	8000ae4 <__aeabi_d2f>
 800210c:	4603      	mov	r3, r0
 800210e:	617b      	str	r3, [r7, #20]
		int x = cos(angleRad) * radius + x0;
 8002110:	6978      	ldr	r0, [r7, #20]
 8002112:	f7fe f9cd 	bl	80004b0 <__aeabi_f2d>
 8002116:	4602      	mov	r2, r0
 8002118:	460b      	mov	r3, r1
 800211a:	ec43 2b10 	vmov	d0, r2, r3
 800211e:	f003 faaf 	bl	8005680 <cos>
 8002122:	ec55 4b10 	vmov	r4, r5, d0
 8002126:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800212a:	4618      	mov	r0, r3
 800212c:	f7fe f9ae 	bl	800048c <__aeabi_i2d>
 8002130:	4602      	mov	r2, r0
 8002132:	460b      	mov	r3, r1
 8002134:	4620      	mov	r0, r4
 8002136:	4629      	mov	r1, r5
 8002138:	f7fe fa12 	bl	8000560 <__aeabi_dmul>
 800213c:	4602      	mov	r2, r0
 800213e:	460b      	mov	r3, r1
 8002140:	4614      	mov	r4, r2
 8002142:	461d      	mov	r5, r3
 8002144:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002148:	4618      	mov	r0, r3
 800214a:	f7fe f99f 	bl	800048c <__aeabi_i2d>
 800214e:	4602      	mov	r2, r0
 8002150:	460b      	mov	r3, r1
 8002152:	4620      	mov	r0, r4
 8002154:	4629      	mov	r1, r5
 8002156:	f7fe f84d 	bl	80001f4 <__adddf3>
 800215a:	4602      	mov	r2, r0
 800215c:	460b      	mov	r3, r1
 800215e:	4610      	mov	r0, r2
 8002160:	4619      	mov	r1, r3
 8002162:	f7fe fc97 	bl	8000a94 <__aeabi_d2iz>
 8002166:	4603      	mov	r3, r0
 8002168:	613b      	str	r3, [r7, #16]
		int y = sin(angleRad) * radius + y0;
 800216a:	6978      	ldr	r0, [r7, #20]
 800216c:	f7fe f9a0 	bl	80004b0 <__aeabi_f2d>
 8002170:	4602      	mov	r2, r0
 8002172:	460b      	mov	r3, r1
 8002174:	ec43 2b10 	vmov	d0, r2, r3
 8002178:	f003 fad6 	bl	8005728 <sin>
 800217c:	ec55 4b10 	vmov	r4, r5, d0
 8002180:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8002184:	4618      	mov	r0, r3
 8002186:	f7fe f981 	bl	800048c <__aeabi_i2d>
 800218a:	4602      	mov	r2, r0
 800218c:	460b      	mov	r3, r1
 800218e:	4620      	mov	r0, r4
 8002190:	4629      	mov	r1, r5
 8002192:	f7fe f9e5 	bl	8000560 <__aeabi_dmul>
 8002196:	4602      	mov	r2, r0
 8002198:	460b      	mov	r3, r1
 800219a:	4614      	mov	r4, r2
 800219c:	461d      	mov	r5, r3
 800219e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80021a2:	4618      	mov	r0, r3
 80021a4:	f7fe f972 	bl	800048c <__aeabi_i2d>
 80021a8:	4602      	mov	r2, r0
 80021aa:	460b      	mov	r3, r1
 80021ac:	4620      	mov	r0, r4
 80021ae:	4629      	mov	r1, r5
 80021b0:	f7fe f820 	bl	80001f4 <__adddf3>
 80021b4:	4602      	mov	r2, r0
 80021b6:	460b      	mov	r3, r1
 80021b8:	4610      	mov	r0, r2
 80021ba:	4619      	mov	r1, r3
 80021bc:	f7fe fc6a 	bl	8000a94 <__aeabi_d2iz>
 80021c0:	4603      	mov	r3, r0
 80021c2:	60fb      	str	r3, [r7, #12]

		if (xLast == -1 || yLast == -1) {
 80021c4:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80021c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80021cc:	d004      	beq.n	80021d8 <GC9A01_DrawArc+0x148>
 80021ce:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 80021d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80021d6:	d104      	bne.n	80021e2 <GC9A01_DrawArc+0x152>
			xLast = x;
 80021d8:	693b      	ldr	r3, [r7, #16]
 80021da:	83fb      	strh	r3, [r7, #30]
			yLast = y;
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	83bb      	strh	r3, [r7, #28]
			continue;
 80021e0:	e025      	b.n	800222e <GC9A01_DrawArc+0x19e>
		}

		if (thick > 1){
 80021e2:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 80021e6:	2b01      	cmp	r3, #1
 80021e8:	d910      	bls.n	800220c <GC9A01_DrawArc+0x17c>
			GC9A01_DrawLineThick(xLast, yLast, x, y, color, thick);
 80021ea:	693b      	ldr	r3, [r7, #16]
 80021ec:	b21a      	sxth	r2, r3
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	b21c      	sxth	r4, r3
 80021f2:	f9b7 101c 	ldrsh.w	r1, [r7, #28]
 80021f6:	f9b7 001e 	ldrsh.w	r0, [r7, #30]
 80021fa:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 80021fe:	9301      	str	r3, [sp, #4]
 8002200:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8002202:	9300      	str	r3, [sp, #0]
 8002204:	4623      	mov	r3, r4
 8002206:	f7ff fe9b 	bl	8001f40 <GC9A01_DrawLineThick>
 800220a:	e00c      	b.n	8002226 <GC9A01_DrawArc+0x196>
		}
		else{
			GC9A01_DrawLine(xLast, yLast, x, y, color);
 800220c:	693b      	ldr	r3, [r7, #16]
 800220e:	b21a      	sxth	r2, r3
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	b21c      	sxth	r4, r3
 8002214:	f9b7 101c 	ldrsh.w	r1, [r7, #28]
 8002218:	f9b7 001e 	ldrsh.w	r0, [r7, #30]
 800221c:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 800221e:	9300      	str	r3, [sp, #0]
 8002220:	4623      	mov	r3, r4
 8002222:	f7ff faf8 	bl	8001816 <GC9A01_DrawLine>
		}

		xLast = x;
 8002226:	693b      	ldr	r3, [r7, #16]
 8002228:	83fb      	strh	r3, [r7, #30]
		yLast = y;
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	83bb      	strh	r3, [r7, #28]
	for (int16_t angle = startAngle; angle <= endAngle; angle += 2) {
 800222e:	8b7b      	ldrh	r3, [r7, #26]
 8002230:	3302      	adds	r3, #2
 8002232:	b29b      	uxth	r3, r3
 8002234:	837b      	strh	r3, [r7, #26]
 8002236:	f9b7 201a 	ldrsh.w	r2, [r7, #26]
 800223a:	f9b7 3030 	ldrsh.w	r3, [r7, #48]	@ 0x30
 800223e:	429a      	cmp	r2, r3
 8002240:	f77f af46 	ble.w	80020d0 <GC9A01_DrawArc+0x40>
	}
}
 8002244:	bf00      	nop
 8002246:	bf00      	nop
 8002248:	3720      	adds	r7, #32
 800224a:	46bd      	mov	sp, r7
 800224c:	bdb0      	pop	{r4, r5, r7, pc}
 800224e:	bf00      	nop
 8002250:	40668000 	.word	0x40668000
 8002254:	53c8d4f1 	.word	0x53c8d4f1
 8002258:	400921fb 	.word	0x400921fb

0800225c <SPI_Write>:

/************************ (C) COPYRIGHT GKP *****END OF FILE****/


	HAL_StatusTypeDef SPI_Write(uint8_t* pbuff, uint16_t size)
	{
 800225c:	b580      	push	{r7, lr}
 800225e:	b084      	sub	sp, #16
 8002260:	af00      	add	r7, sp, #0
 8002262:	6078      	str	r0, [r7, #4]
 8002264:	460b      	mov	r3, r1
 8002266:	807b      	strh	r3, [r7, #2]
		//DMA, use HAL_SPI_Transmit_DMA() function
	    HAL_StatusTypeDef status =  HAL_SPI_Transmit_DMA(&hspi1, pbuff, size);
 8002268:	887b      	ldrh	r3, [r7, #2]
 800226a:	461a      	mov	r2, r3
 800226c:	6879      	ldr	r1, [r7, #4]
 800226e:	4808      	ldr	r0, [pc, #32]	@ (8002290 <SPI_Write+0x34>)
 8002270:	f002 ff9e 	bl	80051b0 <HAL_SPI_Transmit_DMA>
 8002274:	4603      	mov	r3, r0
 8002276:	73fb      	strb	r3, [r7, #15]
	    while(HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY){;}
 8002278:	bf00      	nop
 800227a:	4805      	ldr	r0, [pc, #20]	@ (8002290 <SPI_Write+0x34>)
 800227c:	f003 f868 	bl	8005350 <HAL_SPI_GetState>
 8002280:	4603      	mov	r3, r0
 8002282:	2b01      	cmp	r3, #1
 8002284:	d1f9      	bne.n	800227a <SPI_Write+0x1e>
	    return status;
 8002286:	7bfb      	ldrb	r3, [r7, #15]

	    //no DMA, use HAL_SPI_Transmit() function
	    //return HAL_SPI_Transmit(&hspi1, pbuff, size, 100);
	}
 8002288:	4618      	mov	r0, r3
 800228a:	3710      	adds	r7, #16
 800228c:	46bd      	mov	sp, r7
 800228e:	bd80      	pop	{r7, pc}
 8002290:	20000064 	.word	0x20000064

08002294 <Write_Cmd_Data>:

	void  Write_Cmd_Data (unsigned char CMDP)
	{
 8002294:	b580      	push	{r7, lr}
 8002296:	b082      	sub	sp, #8
 8002298:	af00      	add	r7, sp, #0
 800229a:	4603      	mov	r3, r0
 800229c:	71fb      	strb	r3, [r7, #7]
	    LCD_CS_0;
 800229e:	2200      	movs	r2, #0
 80022a0:	2101      	movs	r1, #1
 80022a2:	480b      	ldr	r0, [pc, #44]	@ (80022d0 <Write_Cmd_Data+0x3c>)
 80022a4:	f001 fec2 	bl	800402c <HAL_GPIO_WritePin>
	   	LCD_DC_1;
 80022a8:	2201      	movs	r2, #1
 80022aa:	2104      	movs	r1, #4
 80022ac:	4808      	ldr	r0, [pc, #32]	@ (80022d0 <Write_Cmd_Data+0x3c>)
 80022ae:	f001 febd 	bl	800402c <HAL_GPIO_WritePin>

	   	SPI_Write(&CMDP, 1);
 80022b2:	1dfb      	adds	r3, r7, #7
 80022b4:	2101      	movs	r1, #1
 80022b6:	4618      	mov	r0, r3
 80022b8:	f7ff ffd0 	bl	800225c <SPI_Write>

	   	LCD_CS_1;
 80022bc:	2201      	movs	r2, #1
 80022be:	2101      	movs	r1, #1
 80022c0:	4803      	ldr	r0, [pc, #12]	@ (80022d0 <Write_Cmd_Data+0x3c>)
 80022c2:	f001 feb3 	bl	800402c <HAL_GPIO_WritePin>
	}
 80022c6:	bf00      	nop
 80022c8:	3708      	adds	r7, #8
 80022ca:	46bd      	mov	sp, r7
 80022cc:	bd80      	pop	{r7, pc}
 80022ce:	bf00      	nop
 80022d0:	40020400 	.word	0x40020400

080022d4 <Write_Cmd>:

	//=============================================================
	//write command

	void Write_Cmd(unsigned char CMD)
	{
 80022d4:	b580      	push	{r7, lr}
 80022d6:	b082      	sub	sp, #8
 80022d8:	af00      	add	r7, sp, #0
 80022da:	4603      	mov	r3, r0
 80022dc:	71fb      	strb	r3, [r7, #7]
	    LCD_CS_0;
 80022de:	2200      	movs	r2, #0
 80022e0:	2101      	movs	r1, #1
 80022e2:	480b      	ldr	r0, [pc, #44]	@ (8002310 <Write_Cmd+0x3c>)
 80022e4:	f001 fea2 	bl	800402c <HAL_GPIO_WritePin>
	   	LCD_DC_0;
 80022e8:	2200      	movs	r2, #0
 80022ea:	2104      	movs	r1, #4
 80022ec:	4808      	ldr	r0, [pc, #32]	@ (8002310 <Write_Cmd+0x3c>)
 80022ee:	f001 fe9d 	bl	800402c <HAL_GPIO_WritePin>

	   	SPI_Write(&CMD, 1);
 80022f2:	1dfb      	adds	r3, r7, #7
 80022f4:	2101      	movs	r1, #1
 80022f6:	4618      	mov	r0, r3
 80022f8:	f7ff ffb0 	bl	800225c <SPI_Write>

	   	LCD_CS_1;
 80022fc:	2201      	movs	r2, #1
 80022fe:	2101      	movs	r1, #1
 8002300:	4803      	ldr	r0, [pc, #12]	@ (8002310 <Write_Cmd+0x3c>)
 8002302:	f001 fe93 	bl	800402c <HAL_GPIO_WritePin>
	}
 8002306:	bf00      	nop
 8002308:	3708      	adds	r7, #8
 800230a:	46bd      	mov	sp, r7
 800230c:	bd80      	pop	{r7, pc}
 800230e:	bf00      	nop
 8002310:	40020400 	.word	0x40020400

08002314 <LCD_SetPos>:



	 void LCD_SetPos(unsigned int Xstart,unsigned int Ystart,unsigned int Xend,unsigned int Yend)
	{
 8002314:	b580      	push	{r7, lr}
 8002316:	b084      	sub	sp, #16
 8002318:	af00      	add	r7, sp, #0
 800231a:	60f8      	str	r0, [r7, #12]
 800231c:	60b9      	str	r1, [r7, #8]
 800231e:	607a      	str	r2, [r7, #4]
 8002320:	603b      	str	r3, [r7, #0]
		Write_Cmd(0x2a);
 8002322:	202a      	movs	r0, #42	@ 0x2a
 8002324:	f7ff ffd6 	bl	80022d4 <Write_Cmd>
		Write_Cmd_Data(Xstart>>8);
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	0a1b      	lsrs	r3, r3, #8
 800232c:	b2db      	uxtb	r3, r3
 800232e:	4618      	mov	r0, r3
 8002330:	f7ff ffb0 	bl	8002294 <Write_Cmd_Data>
		Write_Cmd_Data(Xstart);
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	b2db      	uxtb	r3, r3
 8002338:	4618      	mov	r0, r3
 800233a:	f7ff ffab 	bl	8002294 <Write_Cmd_Data>
	 	Write_Cmd_Data(Xend>>8);
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	0a1b      	lsrs	r3, r3, #8
 8002342:	b2db      	uxtb	r3, r3
 8002344:	4618      	mov	r0, r3
 8002346:	f7ff ffa5 	bl	8002294 <Write_Cmd_Data>
		Write_Cmd_Data(Xend);
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	b2db      	uxtb	r3, r3
 800234e:	4618      	mov	r0, r3
 8002350:	f7ff ffa0 	bl	8002294 <Write_Cmd_Data>

		Write_Cmd(0x2b);
 8002354:	202b      	movs	r0, #43	@ 0x2b
 8002356:	f7ff ffbd 	bl	80022d4 <Write_Cmd>
		Write_Cmd_Data(Ystart>>8);
 800235a:	68bb      	ldr	r3, [r7, #8]
 800235c:	0a1b      	lsrs	r3, r3, #8
 800235e:	b2db      	uxtb	r3, r3
 8002360:	4618      	mov	r0, r3
 8002362:	f7ff ff97 	bl	8002294 <Write_Cmd_Data>
		Write_Cmd_Data(Ystart);
 8002366:	68bb      	ldr	r3, [r7, #8]
 8002368:	b2db      	uxtb	r3, r3
 800236a:	4618      	mov	r0, r3
 800236c:	f7ff ff92 	bl	8002294 <Write_Cmd_Data>
		Write_Cmd_Data(Yend>>8);
 8002370:	683b      	ldr	r3, [r7, #0]
 8002372:	0a1b      	lsrs	r3, r3, #8
 8002374:	b2db      	uxtb	r3, r3
 8002376:	4618      	mov	r0, r3
 8002378:	f7ff ff8c 	bl	8002294 <Write_Cmd_Data>
		Write_Cmd_Data(Yend);
 800237c:	683b      	ldr	r3, [r7, #0]
 800237e:	b2db      	uxtb	r3, r3
 8002380:	4618      	mov	r0, r3
 8002382:	f7ff ff87 	bl	8002294 <Write_Cmd_Data>

	  	Write_Cmd(0x2c);//LCD_WriteCMD(GRAMWR);
 8002386:	202c      	movs	r0, #44	@ 0x2c
 8002388:	f7ff ffa4 	bl	80022d4 <Write_Cmd>
	}
 800238c:	bf00      	nop
 800238e:	3710      	adds	r7, #16
 8002390:	46bd      	mov	sp, r7
 8002392:	bd80      	pop	{r7, pc}

08002394 <Write_Bytes>:



	void Write_Bytes(unsigned char * pbuff, unsigned short size)
	{
 8002394:	b580      	push	{r7, lr}
 8002396:	b082      	sub	sp, #8
 8002398:	af00      	add	r7, sp, #0
 800239a:	6078      	str	r0, [r7, #4]
 800239c:	460b      	mov	r3, r1
 800239e:	807b      	strh	r3, [r7, #2]
	    LCD_CS_0;
 80023a0:	2200      	movs	r2, #0
 80023a2:	2101      	movs	r1, #1
 80023a4:	480a      	ldr	r0, [pc, #40]	@ (80023d0 <Write_Bytes+0x3c>)
 80023a6:	f001 fe41 	bl	800402c <HAL_GPIO_WritePin>
	   	LCD_DC_1;
 80023aa:	2201      	movs	r2, #1
 80023ac:	2104      	movs	r1, #4
 80023ae:	4808      	ldr	r0, [pc, #32]	@ (80023d0 <Write_Bytes+0x3c>)
 80023b0:	f001 fe3c 	bl	800402c <HAL_GPIO_WritePin>

	   	SPI_Write(pbuff, size);
 80023b4:	887b      	ldrh	r3, [r7, #2]
 80023b6:	4619      	mov	r1, r3
 80023b8:	6878      	ldr	r0, [r7, #4]
 80023ba:	f7ff ff4f 	bl	800225c <SPI_Write>

	   	LCD_CS_1;
 80023be:	2201      	movs	r2, #1
 80023c0:	2101      	movs	r1, #1
 80023c2:	4803      	ldr	r0, [pc, #12]	@ (80023d0 <Write_Bytes+0x3c>)
 80023c4:	f001 fe32 	bl	800402c <HAL_GPIO_WritePin>
	}
 80023c8:	bf00      	nop
 80023ca:	3708      	adds	r7, #8
 80023cc:	46bd      	mov	sp, r7
 80023ce:	bd80      	pop	{r7, pc}
 80023d0:	40020400 	.word	0x40020400

080023d4 <ClearWindow>:


	void ClearWindow(unsigned int startX, unsigned int startY, unsigned int endX, unsigned int endY, unsigned int bColor)
	{
 80023d4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80023d8:	b08f      	sub	sp, #60	@ 0x3c
 80023da:	af00      	add	r7, sp, #0
 80023dc:	60f8      	str	r0, [r7, #12]
 80023de:	60b9      	str	r1, [r7, #8]
 80023e0:	607a      	str	r2, [r7, #4]
 80023e2:	603b      	str	r3, [r7, #0]
 80023e4:	466b      	mov	r3, sp
 80023e6:	461e      	mov	r6, r3
	 unsigned int i;

	 //Exchange high 8bit and low 8bit of bColor for DMA batch transmit
	 unsigned char hb = (bColor&0xFFFF) >> 8;
 80023e8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80023ea:	0a1b      	lsrs	r3, r3, #8
 80023ec:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
	 unsigned char lb = bColor & 0xFF;
 80023f0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80023f2:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
	 unsigned short tempColor = lb * 256 + hb;
 80023f6:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 80023fa:	b29b      	uxth	r3, r3
 80023fc:	021b      	lsls	r3, r3, #8
 80023fe:	b29a      	uxth	r2, r3
 8002400:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002404:	b29b      	uxth	r3, r3
 8002406:	4413      	add	r3, r2
 8002408:	863b      	strh	r3, [r7, #48]	@ 0x30

	 unsigned int totalSize = (endX-startX) * (endY - startY) * 2; // total clear window data size
 800240a:	687a      	ldr	r2, [r7, #4]
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	1ad3      	subs	r3, r2, r3
 8002410:	6839      	ldr	r1, [r7, #0]
 8002412:	68ba      	ldr	r2, [r7, #8]
 8002414:	1a8a      	subs	r2, r1, r2
 8002416:	fb02 f303 	mul.w	r3, r2, r3
 800241a:	005b      	lsls	r3, r3, #1
 800241c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	 unsigned int bufSize = 512;  // define bufSize, need less than DMA transmit size
 800241e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002422:	62bb      	str	r3, [r7, #40]	@ 0x28

	 unsigned int loopNum = (totalSize - (totalSize % bufSize)) / bufSize; // transmit loop times
 8002424:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002426:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002428:	fbb3 f2f2 	udiv	r2, r3, r2
 800242c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800242e:	fb01 f202 	mul.w	r2, r1, r2
 8002432:	1a9b      	subs	r3, r3, r2
 8002434:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002436:	1ad2      	subs	r2, r2, r3
 8002438:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800243a:	fbb2 f3f3 	udiv	r3, r2, r3
 800243e:	627b      	str	r3, [r7, #36]	@ 0x24
	 unsigned int modNum = totalSize % bufSize;  // remainder data bytes
 8002440:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002442:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002444:	fbb3 f2f2 	udiv	r2, r3, r2
 8002448:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800244a:	fb01 f202 	mul.w	r2, r1, r2
 800244e:	1a9b      	subs	r3, r3, r2
 8002450:	623b      	str	r3, [r7, #32]


	 //use a tempBuf to initial bColor data, bufSize < DMA transmit size
	 unsigned short tempBuf[bufSize];
 8002452:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002454:	460b      	mov	r3, r1
 8002456:	3b01      	subs	r3, #1
 8002458:	61fb      	str	r3, [r7, #28]
 800245a:	2300      	movs	r3, #0
 800245c:	4688      	mov	r8, r1
 800245e:	4699      	mov	r9, r3
 8002460:	f04f 0200 	mov.w	r2, #0
 8002464:	f04f 0300 	mov.w	r3, #0
 8002468:	ea4f 1309 	mov.w	r3, r9, lsl #4
 800246c:	ea43 7318 	orr.w	r3, r3, r8, lsr #28
 8002470:	ea4f 1208 	mov.w	r2, r8, lsl #4
 8002474:	2300      	movs	r3, #0
 8002476:	460c      	mov	r4, r1
 8002478:	461d      	mov	r5, r3
 800247a:	f04f 0200 	mov.w	r2, #0
 800247e:	f04f 0300 	mov.w	r3, #0
 8002482:	012b      	lsls	r3, r5, #4
 8002484:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 8002488:	0122      	lsls	r2, r4, #4
 800248a:	004b      	lsls	r3, r1, #1
 800248c:	3307      	adds	r3, #7
 800248e:	08db      	lsrs	r3, r3, #3
 8002490:	00db      	lsls	r3, r3, #3
 8002492:	ebad 0d03 	sub.w	sp, sp, r3
 8002496:	466b      	mov	r3, sp
 8002498:	3301      	adds	r3, #1
 800249a:	085b      	lsrs	r3, r3, #1
 800249c:	005b      	lsls	r3, r3, #1
 800249e:	61bb      	str	r3, [r7, #24]
	 unsigned char * ptempBuf;

	 //init tempBuf data to tempColor( Exchange high 8bit and low 8bit of bColor )
	 for(i=0; i<bufSize; i++){
 80024a0:	2300      	movs	r3, #0
 80024a2:	637b      	str	r3, [r7, #52]	@ 0x34
 80024a4:	e007      	b.n	80024b6 <ClearWindow+0xe2>
		 tempBuf[i] = tempColor;
 80024a6:	69bb      	ldr	r3, [r7, #24]
 80024a8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80024aa:	8e39      	ldrh	r1, [r7, #48]	@ 0x30
 80024ac:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	 for(i=0; i<bufSize; i++){
 80024b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80024b2:	3301      	adds	r3, #1
 80024b4:	637b      	str	r3, [r7, #52]	@ 0x34
 80024b6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80024b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80024ba:	429a      	cmp	r2, r3
 80024bc:	d3f3      	bcc.n	80024a6 <ClearWindow+0xd2>
	 }

	 // Clear window size: from (startX, startY) to (endX, endY)
	 LCD_SetPos(startX,startY,endX-1,endY-1);// (endX-startX) * (endY - startY)
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	1e5a      	subs	r2, r3, #1
 80024c2:	683b      	ldr	r3, [r7, #0]
 80024c4:	3b01      	subs	r3, #1
 80024c6:	68b9      	ldr	r1, [r7, #8]
 80024c8:	68f8      	ldr	r0, [r7, #12]
 80024ca:	f7ff ff23 	bl	8002314 <LCD_SetPos>

	 // transmit bufSize byte one time, loopNum loops
	 ptempBuf = (unsigned char *)tempBuf;
 80024ce:	69bb      	ldr	r3, [r7, #24]
 80024d0:	617b      	str	r3, [r7, #20]
	 for(i=0; i<loopNum; i++){
 80024d2:	2300      	movs	r3, #0
 80024d4:	637b      	str	r3, [r7, #52]	@ 0x34
 80024d6:	e008      	b.n	80024ea <ClearWindow+0x116>
		 Write_Bytes(ptempBuf, bufSize);
 80024d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80024da:	b29b      	uxth	r3, r3
 80024dc:	4619      	mov	r1, r3
 80024de:	6978      	ldr	r0, [r7, #20]
 80024e0:	f7ff ff58 	bl	8002394 <Write_Bytes>
	 for(i=0; i<loopNum; i++){
 80024e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80024e6:	3301      	adds	r3, #1
 80024e8:	637b      	str	r3, [r7, #52]	@ 0x34
 80024ea:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80024ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024ee:	429a      	cmp	r2, r3
 80024f0:	d3f2      	bcc.n	80024d8 <ClearWindow+0x104>
	 }

	 // transmit remainder data, modNum bytes
	 Write_Bytes(ptempBuf, modNum);
 80024f2:	6a3b      	ldr	r3, [r7, #32]
 80024f4:	b29b      	uxth	r3, r3
 80024f6:	4619      	mov	r1, r3
 80024f8:	6978      	ldr	r0, [r7, #20]
 80024fa:	f7ff ff4b 	bl	8002394 <Write_Bytes>
 80024fe:	46b5      	mov	sp, r6

	}
 8002500:	bf00      	nop
 8002502:	373c      	adds	r7, #60	@ 0x3c
 8002504:	46bd      	mov	sp, r7
 8002506:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0800250a <ClearScreen2>:


	void ClearScreen2(unsigned int bColor)
	{
 800250a:	b580      	push	{r7, lr}
 800250c:	b084      	sub	sp, #16
 800250e:	af02      	add	r7, sp, #8
 8002510:	6078      	str	r0, [r7, #4]
		ClearWindow(0,0,GC9A01_TFTWIDTH,GC9A01_TFTHEIGHT,bColor);
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	9300      	str	r3, [sp, #0]
 8002516:	23f0      	movs	r3, #240	@ 0xf0
 8002518:	22f0      	movs	r2, #240	@ 0xf0
 800251a:	2100      	movs	r1, #0
 800251c:	2000      	movs	r0, #0
 800251e:	f7ff ff59 	bl	80023d4 <ClearWindow>
	}
 8002522:	bf00      	nop
 8002524:	3708      	adds	r7, #8
 8002526:	46bd      	mov	sp, r7
 8002528:	bd80      	pop	{r7, pc}
 800252a:	0000      	movs	r0, r0
 800252c:	0000      	movs	r0, r0
	...

08002530 <DrawArrow>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
static void DrawArrow(int16_t angle, uint8_t lineLen, uint8_t thick, uint16_t color) {
 8002530:	b5b0      	push	{r4, r5, r7, lr}
 8002532:	b088      	sub	sp, #32
 8002534:	af02      	add	r7, sp, #8
 8002536:	4604      	mov	r4, r0
 8002538:	4608      	mov	r0, r1
 800253a:	4611      	mov	r1, r2
 800253c:	461a      	mov	r2, r3
 800253e:	4623      	mov	r3, r4
 8002540:	80fb      	strh	r3, [r7, #6]
 8002542:	4603      	mov	r3, r0
 8002544:	717b      	strb	r3, [r7, #5]
 8002546:	460b      	mov	r3, r1
 8002548:	713b      	strb	r3, [r7, #4]
 800254a:	4613      	mov	r3, r2
 800254c:	807b      	strh	r3, [r7, #2]

	angle -= 90;
 800254e:	88fb      	ldrh	r3, [r7, #6]
 8002550:	3b5a      	subs	r3, #90	@ 0x5a
 8002552:	b29b      	uxth	r3, r3
 8002554:	80fb      	strh	r3, [r7, #6]
	float angleRad = (float) angle * PI / 180;
 8002556:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800255a:	ee07 3a90 	vmov	s15, r3
 800255e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002562:	ee17 0a90 	vmov	r0, s15
 8002566:	f7fd ffa3 	bl	80004b0 <__aeabi_f2d>
 800256a:	a33b      	add	r3, pc, #236	@ (adr r3, 8002658 <DrawArrow+0x128>)
 800256c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002570:	f7fd fff6 	bl	8000560 <__aeabi_dmul>
 8002574:	4602      	mov	r2, r0
 8002576:	460b      	mov	r3, r1
 8002578:	4610      	mov	r0, r2
 800257a:	4619      	mov	r1, r3
 800257c:	f04f 0200 	mov.w	r2, #0
 8002580:	4b33      	ldr	r3, [pc, #204]	@ (8002650 <DrawArrow+0x120>)
 8002582:	f7fe f917 	bl	80007b4 <__aeabi_ddiv>
 8002586:	4602      	mov	r2, r0
 8002588:	460b      	mov	r3, r1
 800258a:	4610      	mov	r0, r2
 800258c:	4619      	mov	r1, r3
 800258e:	f7fe faa9 	bl	8000ae4 <__aeabi_d2f>
 8002592:	4603      	mov	r3, r0
 8002594:	617b      	str	r3, [r7, #20]
	int x = cos(angleRad) * lineLen + xC;
 8002596:	6978      	ldr	r0, [r7, #20]
 8002598:	f7fd ff8a 	bl	80004b0 <__aeabi_f2d>
 800259c:	4602      	mov	r2, r0
 800259e:	460b      	mov	r3, r1
 80025a0:	ec43 2b10 	vmov	d0, r2, r3
 80025a4:	f003 f86c 	bl	8005680 <cos>
 80025a8:	ec55 4b10 	vmov	r4, r5, d0
 80025ac:	797b      	ldrb	r3, [r7, #5]
 80025ae:	4618      	mov	r0, r3
 80025b0:	f7fd ff6c 	bl	800048c <__aeabi_i2d>
 80025b4:	4602      	mov	r2, r0
 80025b6:	460b      	mov	r3, r1
 80025b8:	4620      	mov	r0, r4
 80025ba:	4629      	mov	r1, r5
 80025bc:	f7fd ffd0 	bl	8000560 <__aeabi_dmul>
 80025c0:	4602      	mov	r2, r0
 80025c2:	460b      	mov	r3, r1
 80025c4:	4610      	mov	r0, r2
 80025c6:	4619      	mov	r1, r3
 80025c8:	f04f 0200 	mov.w	r2, #0
 80025cc:	4b21      	ldr	r3, [pc, #132]	@ (8002654 <DrawArrow+0x124>)
 80025ce:	f7fd fe11 	bl	80001f4 <__adddf3>
 80025d2:	4602      	mov	r2, r0
 80025d4:	460b      	mov	r3, r1
 80025d6:	4610      	mov	r0, r2
 80025d8:	4619      	mov	r1, r3
 80025da:	f7fe fa5b 	bl	8000a94 <__aeabi_d2iz>
 80025de:	4603      	mov	r3, r0
 80025e0:	613b      	str	r3, [r7, #16]
	int y = sin(angleRad) * lineLen + yC;
 80025e2:	6978      	ldr	r0, [r7, #20]
 80025e4:	f7fd ff64 	bl	80004b0 <__aeabi_f2d>
 80025e8:	4602      	mov	r2, r0
 80025ea:	460b      	mov	r3, r1
 80025ec:	ec43 2b10 	vmov	d0, r2, r3
 80025f0:	f003 f89a 	bl	8005728 <sin>
 80025f4:	ec55 4b10 	vmov	r4, r5, d0
 80025f8:	797b      	ldrb	r3, [r7, #5]
 80025fa:	4618      	mov	r0, r3
 80025fc:	f7fd ff46 	bl	800048c <__aeabi_i2d>
 8002600:	4602      	mov	r2, r0
 8002602:	460b      	mov	r3, r1
 8002604:	4620      	mov	r0, r4
 8002606:	4629      	mov	r1, r5
 8002608:	f7fd ffaa 	bl	8000560 <__aeabi_dmul>
 800260c:	4602      	mov	r2, r0
 800260e:	460b      	mov	r3, r1
 8002610:	4610      	mov	r0, r2
 8002612:	4619      	mov	r1, r3
 8002614:	f04f 0200 	mov.w	r2, #0
 8002618:	4b0e      	ldr	r3, [pc, #56]	@ (8002654 <DrawArrow+0x124>)
 800261a:	f7fd fdeb 	bl	80001f4 <__adddf3>
 800261e:	4602      	mov	r2, r0
 8002620:	460b      	mov	r3, r1
 8002622:	4610      	mov	r0, r2
 8002624:	4619      	mov	r1, r3
 8002626:	f7fe fa35 	bl	8000a94 <__aeabi_d2iz>
 800262a:	4603      	mov	r3, r0
 800262c:	60fb      	str	r3, [r7, #12]

	GC9A01_DrawLineThick(xC, yC, x, y, color, thick);
 800262e:	693b      	ldr	r3, [r7, #16]
 8002630:	b21a      	sxth	r2, r3
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	b219      	sxth	r1, r3
 8002636:	793b      	ldrb	r3, [r7, #4]
 8002638:	9301      	str	r3, [sp, #4]
 800263a:	887b      	ldrh	r3, [r7, #2]
 800263c:	9300      	str	r3, [sp, #0]
 800263e:	460b      	mov	r3, r1
 8002640:	2178      	movs	r1, #120	@ 0x78
 8002642:	2078      	movs	r0, #120	@ 0x78
 8002644:	f7ff fc7c 	bl	8001f40 <GC9A01_DrawLineThick>
}
 8002648:	bf00      	nop
 800264a:	3718      	adds	r7, #24
 800264c:	46bd      	mov	sp, r7
 800264e:	bdb0      	pop	{r4, r5, r7, pc}
 8002650:	40668000 	.word	0x40668000
 8002654:	405e0000 	.word	0x405e0000
 8002658:	53c8d4f1 	.word	0x53c8d4f1
 800265c:	400921fb 	.word	0x400921fb

08002660 <DrawClock>:

void DrawClock(uint8_t hour, uint8_t min, uint8_t sec, uint8_t light, uint8_t secBubbles) {
 8002660:	b5b0      	push	{r4, r5, r7, lr}
 8002662:	b096      	sub	sp, #88	@ 0x58
 8002664:	af04      	add	r7, sp, #16
 8002666:	4604      	mov	r4, r0
 8002668:	4608      	mov	r0, r1
 800266a:	4611      	mov	r1, r2
 800266c:	461a      	mov	r2, r3
 800266e:	4623      	mov	r3, r4
 8002670:	71fb      	strb	r3, [r7, #7]
 8002672:	4603      	mov	r3, r0
 8002674:	71bb      	strb	r3, [r7, #6]
 8002676:	460b      	mov	r3, r1
 8002678:	717b      	strb	r3, [r7, #5]
 800267a:	4613      	mov	r3, r2
 800267c:	713b      	strb	r3, [r7, #4]

	uint16_t bgColor, riskColor, digitColor, arrowColor, secArcColor;

	if (light) {
 800267e:	793b      	ldrb	r3, [r7, #4]
 8002680:	2b00      	cmp	r3, #0
 8002682:	d012      	beq.n	80026aa <DrawClock+0x4a>
		bgColor = GC9A01_WHITE;
 8002684:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002688:	873b      	strh	r3, [r7, #56]	@ 0x38
		riskColor = digitColor = arrowColor = GC9A01_BLACK;
 800268a:	2300      	movs	r3, #0
 800268c:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 8002690:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8002694:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 8002698:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800269c:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
		secArcColor = GC9A01_MAGENTA;
 80026a0:	f64f 031f 	movw	r3, #63519	@ 0xf81f
 80026a4:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
 80026a8:	e011      	b.n	80026ce <DrawClock+0x6e>
	} else {
		bgColor = GC9A01_BLACK;
 80026aa:	2300      	movs	r3, #0
 80026ac:	873b      	strh	r3, [r7, #56]	@ 0x38
		riskColor = digitColor = arrowColor = GC9A01_WHITE;
 80026ae:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80026b2:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 80026b6:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80026ba:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 80026be:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 80026c2:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
		secArcColor = GC9A01_GREEN;
 80026c6:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 80026ca:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
	}

//	GC9A01_FillScreen(bgColor);   //NO DMA
	ClearScreen2(GC9A01_BLACK);   //DMA
 80026ce:	2000      	movs	r0, #0
 80026d0:	f7ff ff1b 	bl	800250a <ClearScreen2>


	uint8_t radius1 = 119;
 80026d4:	2377      	movs	r3, #119	@ 0x77
 80026d6:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	for (uint16_t angle = 0; angle <= 360; angle += 6) {
 80026da:	2300      	movs	r3, #0
 80026dc:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 80026de:	e0fb      	b.n	80028d8 <DrawClock+0x278>
		uint8_t riskSize;
		if (!(angle % 90))
 80026e0:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80026e2:	085a      	lsrs	r2, r3, #1
 80026e4:	490f      	ldr	r1, [pc, #60]	@ (8002724 <DrawClock+0xc4>)
 80026e6:	fba1 1202 	umull	r1, r2, r1, r2
 80026ea:	0952      	lsrs	r2, r2, #5
 80026ec:	215a      	movs	r1, #90	@ 0x5a
 80026ee:	fb01 f202 	mul.w	r2, r1, r2
 80026f2:	1a9b      	subs	r3, r3, r2
 80026f4:	b29b      	uxth	r3, r3
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d103      	bne.n	8002702 <DrawClock+0xa2>
			riskSize = 13;
 80026fa:	230d      	movs	r3, #13
 80026fc:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
 8002700:	e017      	b.n	8002732 <DrawClock+0xd2>
		else if (!(angle % 30))
 8002702:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8002704:	4b08      	ldr	r3, [pc, #32]	@ (8002728 <DrawClock+0xc8>)
 8002706:	fba3 1302 	umull	r1, r3, r3, r2
 800270a:	0919      	lsrs	r1, r3, #4
 800270c:	460b      	mov	r3, r1
 800270e:	011b      	lsls	r3, r3, #4
 8002710:	1a5b      	subs	r3, r3, r1
 8002712:	005b      	lsls	r3, r3, #1
 8002714:	1ad3      	subs	r3, r2, r3
 8002716:	b29b      	uxth	r3, r3
 8002718:	2b00      	cmp	r3, #0
 800271a:	d107      	bne.n	800272c <DrawClock+0xcc>
			riskSize = 10;
 800271c:	230a      	movs	r3, #10
 800271e:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
 8002722:	e006      	b.n	8002732 <DrawClock+0xd2>
 8002724:	b60b60b7 	.word	0xb60b60b7
 8002728:	88888889 	.word	0x88888889
		else
			riskSize = 6;
 800272c:	2306      	movs	r3, #6
 800272e:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d

		uint8_t radius2 = radius1 - riskSize;
 8002732:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 8002736:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 800273a:	1ad3      	subs	r3, r2, r3
 800273c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
		float angleRad = (float) angle * PI / 180;
 8002740:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8002742:	ee07 3a90 	vmov	s15, r3
 8002746:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800274a:	ee17 0a90 	vmov	r0, s15
 800274e:	f7fd feaf 	bl	80004b0 <__aeabi_f2d>
 8002752:	a3de      	add	r3, pc, #888	@ (adr r3, 8002acc <DrawClock+0x46c>)
 8002754:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002758:	f7fd ff02 	bl	8000560 <__aeabi_dmul>
 800275c:	4602      	mov	r2, r0
 800275e:	460b      	mov	r3, r1
 8002760:	4610      	mov	r0, r2
 8002762:	4619      	mov	r1, r3
 8002764:	f04f 0200 	mov.w	r2, #0
 8002768:	4bc7      	ldr	r3, [pc, #796]	@ (8002a88 <DrawClock+0x428>)
 800276a:	f7fe f823 	bl	80007b4 <__aeabi_ddiv>
 800276e:	4602      	mov	r2, r0
 8002770:	460b      	mov	r3, r1
 8002772:	4610      	mov	r0, r2
 8002774:	4619      	mov	r1, r3
 8002776:	f7fe f9b5 	bl	8000ae4 <__aeabi_d2f>
 800277a:	4603      	mov	r3, r0
 800277c:	61fb      	str	r3, [r7, #28]
		int x1 = cos(angleRad) * radius1 + xC;
 800277e:	69f8      	ldr	r0, [r7, #28]
 8002780:	f7fd fe96 	bl	80004b0 <__aeabi_f2d>
 8002784:	4602      	mov	r2, r0
 8002786:	460b      	mov	r3, r1
 8002788:	ec43 2b10 	vmov	d0, r2, r3
 800278c:	f002 ff78 	bl	8005680 <cos>
 8002790:	ec55 4b10 	vmov	r4, r5, d0
 8002794:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8002798:	4618      	mov	r0, r3
 800279a:	f7fd fe77 	bl	800048c <__aeabi_i2d>
 800279e:	4602      	mov	r2, r0
 80027a0:	460b      	mov	r3, r1
 80027a2:	4620      	mov	r0, r4
 80027a4:	4629      	mov	r1, r5
 80027a6:	f7fd fedb 	bl	8000560 <__aeabi_dmul>
 80027aa:	4602      	mov	r2, r0
 80027ac:	460b      	mov	r3, r1
 80027ae:	4610      	mov	r0, r2
 80027b0:	4619      	mov	r1, r3
 80027b2:	f04f 0200 	mov.w	r2, #0
 80027b6:	4bb5      	ldr	r3, [pc, #724]	@ (8002a8c <DrawClock+0x42c>)
 80027b8:	f7fd fd1c 	bl	80001f4 <__adddf3>
 80027bc:	4602      	mov	r2, r0
 80027be:	460b      	mov	r3, r1
 80027c0:	4610      	mov	r0, r2
 80027c2:	4619      	mov	r1, r3
 80027c4:	f7fe f966 	bl	8000a94 <__aeabi_d2iz>
 80027c8:	4603      	mov	r3, r0
 80027ca:	61bb      	str	r3, [r7, #24]
		int y1 = sin(angleRad) * radius1 + yC;
 80027cc:	69f8      	ldr	r0, [r7, #28]
 80027ce:	f7fd fe6f 	bl	80004b0 <__aeabi_f2d>
 80027d2:	4602      	mov	r2, r0
 80027d4:	460b      	mov	r3, r1
 80027d6:	ec43 2b10 	vmov	d0, r2, r3
 80027da:	f002 ffa5 	bl	8005728 <sin>
 80027de:	ec55 4b10 	vmov	r4, r5, d0
 80027e2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80027e6:	4618      	mov	r0, r3
 80027e8:	f7fd fe50 	bl	800048c <__aeabi_i2d>
 80027ec:	4602      	mov	r2, r0
 80027ee:	460b      	mov	r3, r1
 80027f0:	4620      	mov	r0, r4
 80027f2:	4629      	mov	r1, r5
 80027f4:	f7fd feb4 	bl	8000560 <__aeabi_dmul>
 80027f8:	4602      	mov	r2, r0
 80027fa:	460b      	mov	r3, r1
 80027fc:	4610      	mov	r0, r2
 80027fe:	4619      	mov	r1, r3
 8002800:	f04f 0200 	mov.w	r2, #0
 8002804:	4ba1      	ldr	r3, [pc, #644]	@ (8002a8c <DrawClock+0x42c>)
 8002806:	f7fd fcf5 	bl	80001f4 <__adddf3>
 800280a:	4602      	mov	r2, r0
 800280c:	460b      	mov	r3, r1
 800280e:	4610      	mov	r0, r2
 8002810:	4619      	mov	r1, r3
 8002812:	f7fe f93f 	bl	8000a94 <__aeabi_d2iz>
 8002816:	4603      	mov	r3, r0
 8002818:	617b      	str	r3, [r7, #20]
		int x2 = cos(angleRad) * radius2 + xC;
 800281a:	69f8      	ldr	r0, [r7, #28]
 800281c:	f7fd fe48 	bl	80004b0 <__aeabi_f2d>
 8002820:	4602      	mov	r2, r0
 8002822:	460b      	mov	r3, r1
 8002824:	ec43 2b10 	vmov	d0, r2, r3
 8002828:	f002 ff2a 	bl	8005680 <cos>
 800282c:	ec55 4b10 	vmov	r4, r5, d0
 8002830:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8002834:	4618      	mov	r0, r3
 8002836:	f7fd fe29 	bl	800048c <__aeabi_i2d>
 800283a:	4602      	mov	r2, r0
 800283c:	460b      	mov	r3, r1
 800283e:	4620      	mov	r0, r4
 8002840:	4629      	mov	r1, r5
 8002842:	f7fd fe8d 	bl	8000560 <__aeabi_dmul>
 8002846:	4602      	mov	r2, r0
 8002848:	460b      	mov	r3, r1
 800284a:	4610      	mov	r0, r2
 800284c:	4619      	mov	r1, r3
 800284e:	f04f 0200 	mov.w	r2, #0
 8002852:	4b8e      	ldr	r3, [pc, #568]	@ (8002a8c <DrawClock+0x42c>)
 8002854:	f7fd fcce 	bl	80001f4 <__adddf3>
 8002858:	4602      	mov	r2, r0
 800285a:	460b      	mov	r3, r1
 800285c:	4610      	mov	r0, r2
 800285e:	4619      	mov	r1, r3
 8002860:	f7fe f918 	bl	8000a94 <__aeabi_d2iz>
 8002864:	4603      	mov	r3, r0
 8002866:	613b      	str	r3, [r7, #16]
		int y2 = sin(angleRad) * radius2 + yC;
 8002868:	69f8      	ldr	r0, [r7, #28]
 800286a:	f7fd fe21 	bl	80004b0 <__aeabi_f2d>
 800286e:	4602      	mov	r2, r0
 8002870:	460b      	mov	r3, r1
 8002872:	ec43 2b10 	vmov	d0, r2, r3
 8002876:	f002 ff57 	bl	8005728 <sin>
 800287a:	ec55 4b10 	vmov	r4, r5, d0
 800287e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8002882:	4618      	mov	r0, r3
 8002884:	f7fd fe02 	bl	800048c <__aeabi_i2d>
 8002888:	4602      	mov	r2, r0
 800288a:	460b      	mov	r3, r1
 800288c:	4620      	mov	r0, r4
 800288e:	4629      	mov	r1, r5
 8002890:	f7fd fe66 	bl	8000560 <__aeabi_dmul>
 8002894:	4602      	mov	r2, r0
 8002896:	460b      	mov	r3, r1
 8002898:	4610      	mov	r0, r2
 800289a:	4619      	mov	r1, r3
 800289c:	f04f 0200 	mov.w	r2, #0
 80028a0:	4b7a      	ldr	r3, [pc, #488]	@ (8002a8c <DrawClock+0x42c>)
 80028a2:	f7fd fca7 	bl	80001f4 <__adddf3>
 80028a6:	4602      	mov	r2, r0
 80028a8:	460b      	mov	r3, r1
 80028aa:	4610      	mov	r0, r2
 80028ac:	4619      	mov	r1, r3
 80028ae:	f7fe f8f1 	bl	8000a94 <__aeabi_d2iz>
 80028b2:	4603      	mov	r3, r0
 80028b4:	60fb      	str	r3, [r7, #12]

		GC9A01_DrawLine(x1, y1, x2, y2, riskColor);
 80028b6:	69bb      	ldr	r3, [r7, #24]
 80028b8:	b218      	sxth	r0, r3
 80028ba:	697b      	ldr	r3, [r7, #20]
 80028bc:	b219      	sxth	r1, r3
 80028be:	693b      	ldr	r3, [r7, #16]
 80028c0:	b21a      	sxth	r2, r3
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	b21c      	sxth	r4, r3
 80028c6:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80028ca:	9300      	str	r3, [sp, #0]
 80028cc:	4623      	mov	r3, r4
 80028ce:	f7fe ffa2 	bl	8001816 <GC9A01_DrawLine>
	for (uint16_t angle = 0; angle <= 360; angle += 6) {
 80028d2:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80028d4:	3306      	adds	r3, #6
 80028d6:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 80028d8:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80028da:	f5b3 7fb4 	cmp.w	r3, #360	@ 0x168
 80028de:	f67f aeff 	bls.w	80026e0 <DrawClock+0x80>
	}


	GC9A01_print( 165, 30, digitColor , RGB565(0, 10, 100) , 0, &Font_11x18, 1, "1" );
 80028e2:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 80028e6:	4b6a      	ldr	r3, [pc, #424]	@ (8002a90 <DrawClock+0x430>)
 80028e8:	9303      	str	r3, [sp, #12]
 80028ea:	2301      	movs	r3, #1
 80028ec:	9302      	str	r3, [sp, #8]
 80028ee:	4b69      	ldr	r3, [pc, #420]	@ (8002a94 <DrawClock+0x434>)
 80028f0:	9301      	str	r3, [sp, #4]
 80028f2:	2300      	movs	r3, #0
 80028f4:	9300      	str	r3, [sp, #0]
 80028f6:	234c      	movs	r3, #76	@ 0x4c
 80028f8:	211e      	movs	r1, #30
 80028fa:	20a5      	movs	r0, #165	@ 0xa5
 80028fc:	f7ff fa5c 	bl	8001db8 <GC9A01_print>
	GC9A01_print( 200, 63, digitColor , RGB565(0, 10, 100) , 0, &Font_11x18, 1, "2" );
 8002900:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 8002904:	4b64      	ldr	r3, [pc, #400]	@ (8002a98 <DrawClock+0x438>)
 8002906:	9303      	str	r3, [sp, #12]
 8002908:	2301      	movs	r3, #1
 800290a:	9302      	str	r3, [sp, #8]
 800290c:	4b61      	ldr	r3, [pc, #388]	@ (8002a94 <DrawClock+0x434>)
 800290e:	9301      	str	r3, [sp, #4]
 8002910:	2300      	movs	r3, #0
 8002912:	9300      	str	r3, [sp, #0]
 8002914:	234c      	movs	r3, #76	@ 0x4c
 8002916:	213f      	movs	r1, #63	@ 0x3f
 8002918:	20c8      	movs	r0, #200	@ 0xc8
 800291a:	f7ff fa4d 	bl	8001db8 <GC9A01_print>
	GC9A01_print( 207, 110, digitColor , RGB565(0, 10, 100) , 0, &Font_16x26, 1, "3" );
 800291e:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 8002922:	4b5e      	ldr	r3, [pc, #376]	@ (8002a9c <DrawClock+0x43c>)
 8002924:	9303      	str	r3, [sp, #12]
 8002926:	2301      	movs	r3, #1
 8002928:	9302      	str	r3, [sp, #8]
 800292a:	4b5d      	ldr	r3, [pc, #372]	@ (8002aa0 <DrawClock+0x440>)
 800292c:	9301      	str	r3, [sp, #4]
 800292e:	2300      	movs	r3, #0
 8002930:	9300      	str	r3, [sp, #0]
 8002932:	234c      	movs	r3, #76	@ 0x4c
 8002934:	216e      	movs	r1, #110	@ 0x6e
 8002936:	20cf      	movs	r0, #207	@ 0xcf
 8002938:	f7ff fa3e 	bl	8001db8 <GC9A01_print>
	GC9A01_print( 200, 160, digitColor , RGB565(0, 10, 100) , 0, &Font_11x18, 1, "4" );
 800293c:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 8002940:	4b58      	ldr	r3, [pc, #352]	@ (8002aa4 <DrawClock+0x444>)
 8002942:	9303      	str	r3, [sp, #12]
 8002944:	2301      	movs	r3, #1
 8002946:	9302      	str	r3, [sp, #8]
 8002948:	4b52      	ldr	r3, [pc, #328]	@ (8002a94 <DrawClock+0x434>)
 800294a:	9301      	str	r3, [sp, #4]
 800294c:	2300      	movs	r3, #0
 800294e:	9300      	str	r3, [sp, #0]
 8002950:	234c      	movs	r3, #76	@ 0x4c
 8002952:	21a0      	movs	r1, #160	@ 0xa0
 8002954:	20c8      	movs	r0, #200	@ 0xc8
 8002956:	f7ff fa2f 	bl	8001db8 <GC9A01_print>
	GC9A01_print( 165, 193, digitColor , RGB565(0, 10, 100) , 0, &Font_11x18, 1, "5" );
 800295a:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 800295e:	4b52      	ldr	r3, [pc, #328]	@ (8002aa8 <DrawClock+0x448>)
 8002960:	9303      	str	r3, [sp, #12]
 8002962:	2301      	movs	r3, #1
 8002964:	9302      	str	r3, [sp, #8]
 8002966:	4b4b      	ldr	r3, [pc, #300]	@ (8002a94 <DrawClock+0x434>)
 8002968:	9301      	str	r3, [sp, #4]
 800296a:	2300      	movs	r3, #0
 800296c:	9300      	str	r3, [sp, #0]
 800296e:	234c      	movs	r3, #76	@ 0x4c
 8002970:	21c1      	movs	r1, #193	@ 0xc1
 8002972:	20a5      	movs	r0, #165	@ 0xa5
 8002974:	f7ff fa20 	bl	8001db8 <GC9A01_print>
	GC9A01_print( 110, 200, digitColor , RGB565(0, 10, 100) , 0, &Font_16x26, 1, "6" );
 8002978:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 800297c:	4b4b      	ldr	r3, [pc, #300]	@ (8002aac <DrawClock+0x44c>)
 800297e:	9303      	str	r3, [sp, #12]
 8002980:	2301      	movs	r3, #1
 8002982:	9302      	str	r3, [sp, #8]
 8002984:	4b46      	ldr	r3, [pc, #280]	@ (8002aa0 <DrawClock+0x440>)
 8002986:	9301      	str	r3, [sp, #4]
 8002988:	2300      	movs	r3, #0
 800298a:	9300      	str	r3, [sp, #0]
 800298c:	234c      	movs	r3, #76	@ 0x4c
 800298e:	21c8      	movs	r1, #200	@ 0xc8
 8002990:	206e      	movs	r0, #110	@ 0x6e
 8002992:	f7ff fa11 	bl	8001db8 <GC9A01_print>
	GC9A01_print( 65, 193, digitColor , RGB565(0, 10, 100) , 0, &Font_11x18, 1, "7" );
 8002996:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 800299a:	4b45      	ldr	r3, [pc, #276]	@ (8002ab0 <DrawClock+0x450>)
 800299c:	9303      	str	r3, [sp, #12]
 800299e:	2301      	movs	r3, #1
 80029a0:	9302      	str	r3, [sp, #8]
 80029a2:	4b3c      	ldr	r3, [pc, #240]	@ (8002a94 <DrawClock+0x434>)
 80029a4:	9301      	str	r3, [sp, #4]
 80029a6:	2300      	movs	r3, #0
 80029a8:	9300      	str	r3, [sp, #0]
 80029aa:	234c      	movs	r3, #76	@ 0x4c
 80029ac:	21c1      	movs	r1, #193	@ 0xc1
 80029ae:	2041      	movs	r0, #65	@ 0x41
 80029b0:	f7ff fa02 	bl	8001db8 <GC9A01_print>
	GC9A01_print( 32, 160, digitColor , RGB565(0, 10, 100) , 0, &Font_11x18, 1, "8" );
 80029b4:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 80029b8:	4b3e      	ldr	r3, [pc, #248]	@ (8002ab4 <DrawClock+0x454>)
 80029ba:	9303      	str	r3, [sp, #12]
 80029bc:	2301      	movs	r3, #1
 80029be:	9302      	str	r3, [sp, #8]
 80029c0:	4b34      	ldr	r3, [pc, #208]	@ (8002a94 <DrawClock+0x434>)
 80029c2:	9301      	str	r3, [sp, #4]
 80029c4:	2300      	movs	r3, #0
 80029c6:	9300      	str	r3, [sp, #0]
 80029c8:	234c      	movs	r3, #76	@ 0x4c
 80029ca:	21a0      	movs	r1, #160	@ 0xa0
 80029cc:	2020      	movs	r0, #32
 80029ce:	f7ff f9f3 	bl	8001db8 <GC9A01_print>
	GC9A01_print( 19, 110, digitColor , RGB565(0, 10, 100) , 0, &Font_16x26, 1, "9" );
 80029d2:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 80029d6:	4b38      	ldr	r3, [pc, #224]	@ (8002ab8 <DrawClock+0x458>)
 80029d8:	9303      	str	r3, [sp, #12]
 80029da:	2301      	movs	r3, #1
 80029dc:	9302      	str	r3, [sp, #8]
 80029de:	4b30      	ldr	r3, [pc, #192]	@ (8002aa0 <DrawClock+0x440>)
 80029e0:	9301      	str	r3, [sp, #4]
 80029e2:	2300      	movs	r3, #0
 80029e4:	9300      	str	r3, [sp, #0]
 80029e6:	234c      	movs	r3, #76	@ 0x4c
 80029e8:	216e      	movs	r1, #110	@ 0x6e
 80029ea:	2013      	movs	r0, #19
 80029ec:	f7ff f9e4 	bl	8001db8 <GC9A01_print>
	GC9A01_print( 32, 63, digitColor , RGB565(0, 10, 100) , 0, &Font_11x18, 1, "10" );
 80029f0:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 80029f4:	4b31      	ldr	r3, [pc, #196]	@ (8002abc <DrawClock+0x45c>)
 80029f6:	9303      	str	r3, [sp, #12]
 80029f8:	2301      	movs	r3, #1
 80029fa:	9302      	str	r3, [sp, #8]
 80029fc:	4b25      	ldr	r3, [pc, #148]	@ (8002a94 <DrawClock+0x434>)
 80029fe:	9301      	str	r3, [sp, #4]
 8002a00:	2300      	movs	r3, #0
 8002a02:	9300      	str	r3, [sp, #0]
 8002a04:	234c      	movs	r3, #76	@ 0x4c
 8002a06:	213f      	movs	r1, #63	@ 0x3f
 8002a08:	2020      	movs	r0, #32
 8002a0a:	f7ff f9d5 	bl	8001db8 <GC9A01_print>
	GC9A01_print( 65, 30, digitColor , RGB565(0, 10, 100) , 0, &Font_11x18, 1, "11" );
 8002a0e:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 8002a12:	4b2b      	ldr	r3, [pc, #172]	@ (8002ac0 <DrawClock+0x460>)
 8002a14:	9303      	str	r3, [sp, #12]
 8002a16:	2301      	movs	r3, #1
 8002a18:	9302      	str	r3, [sp, #8]
 8002a1a:	4b1e      	ldr	r3, [pc, #120]	@ (8002a94 <DrawClock+0x434>)
 8002a1c:	9301      	str	r3, [sp, #4]
 8002a1e:	2300      	movs	r3, #0
 8002a20:	9300      	str	r3, [sp, #0]
 8002a22:	234c      	movs	r3, #76	@ 0x4c
 8002a24:	211e      	movs	r1, #30
 8002a26:	2041      	movs	r0, #65	@ 0x41
 8002a28:	f7ff f9c6 	bl	8001db8 <GC9A01_print>
	GC9A01_print( 106, 20, digitColor , RGB565(0, 10, 100) , 0, &Font_16x26, 1, "12" );
 8002a2c:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 8002a30:	4b24      	ldr	r3, [pc, #144]	@ (8002ac4 <DrawClock+0x464>)
 8002a32:	9303      	str	r3, [sp, #12]
 8002a34:	2301      	movs	r3, #1
 8002a36:	9302      	str	r3, [sp, #8]
 8002a38:	4b19      	ldr	r3, [pc, #100]	@ (8002aa0 <DrawClock+0x440>)
 8002a3a:	9301      	str	r3, [sp, #4]
 8002a3c:	2300      	movs	r3, #0
 8002a3e:	9300      	str	r3, [sp, #0]
 8002a40:	234c      	movs	r3, #76	@ 0x4c
 8002a42:	2114      	movs	r1, #20
 8002a44:	206a      	movs	r0, #106	@ 0x6a
 8002a46:	f7ff f9b7 	bl	8001db8 <GC9A01_print>

	DrawArrow(min * 6 + sec / 10, 80, 2, arrowColor);
 8002a4a:	79bb      	ldrb	r3, [r7, #6]
 8002a4c:	b29b      	uxth	r3, r3
 8002a4e:	461a      	mov	r2, r3
 8002a50:	0052      	lsls	r2, r2, #1
 8002a52:	4413      	add	r3, r2
 8002a54:	005b      	lsls	r3, r3, #1
 8002a56:	b29b      	uxth	r3, r3
 8002a58:	797a      	ldrb	r2, [r7, #5]
 8002a5a:	491b      	ldr	r1, [pc, #108]	@ (8002ac8 <DrawClock+0x468>)
 8002a5c:	fba1 1202 	umull	r1, r2, r1, r2
 8002a60:	08d2      	lsrs	r2, r2, #3
 8002a62:	b2d2      	uxtb	r2, r2
 8002a64:	4413      	add	r3, r2
 8002a66:	b29b      	uxth	r3, r3
 8002a68:	b218      	sxth	r0, r3
 8002a6a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8002a6e:	2202      	movs	r2, #2
 8002a70:	2150      	movs	r1, #80	@ 0x50
 8002a72:	f7ff fd5d 	bl	8002530 <DrawArrow>

	DrawArrow(hour * 30 + min / 2, 50, 4, arrowColor);
 8002a76:	79fb      	ldrb	r3, [r7, #7]
 8002a78:	b29b      	uxth	r3, r3
 8002a7a:	461a      	mov	r2, r3
 8002a7c:	0112      	lsls	r2, r2, #4
 8002a7e:	1ad3      	subs	r3, r2, r3
 8002a80:	e028      	b.n	8002ad4 <DrawClock+0x474>
 8002a82:	bf00      	nop
 8002a84:	f3af 8000 	nop.w
 8002a88:	40668000 	.word	0x40668000
 8002a8c:	405e0000 	.word	0x405e0000
 8002a90:	080067a0 	.word	0x080067a0
 8002a94:	20000000 	.word	0x20000000
 8002a98:	080067a4 	.word	0x080067a4
 8002a9c:	080067a8 	.word	0x080067a8
 8002aa0:	20000008 	.word	0x20000008
 8002aa4:	080067ac 	.word	0x080067ac
 8002aa8:	080067b0 	.word	0x080067b0
 8002aac:	080067b4 	.word	0x080067b4
 8002ab0:	080067b8 	.word	0x080067b8
 8002ab4:	080067bc 	.word	0x080067bc
 8002ab8:	080067c0 	.word	0x080067c0
 8002abc:	080067c4 	.word	0x080067c4
 8002ac0:	080067c8 	.word	0x080067c8
 8002ac4:	080067cc 	.word	0x080067cc
 8002ac8:	cccccccd 	.word	0xcccccccd
 8002acc:	53c8d4f1 	.word	0x53c8d4f1
 8002ad0:	400921fb 	.word	0x400921fb
 8002ad4:	005b      	lsls	r3, r3, #1
 8002ad6:	b29b      	uxth	r3, r3
 8002ad8:	79ba      	ldrb	r2, [r7, #6]
 8002ada:	0852      	lsrs	r2, r2, #1
 8002adc:	b2d2      	uxtb	r2, r2
 8002ade:	4413      	add	r3, r2
 8002ae0:	b29b      	uxth	r3, r3
 8002ae2:	b218      	sxth	r0, r3
 8002ae4:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8002ae8:	2204      	movs	r2, #4
 8002aea:	2132      	movs	r1, #50	@ 0x32
 8002aec:	f7ff fd20 	bl	8002530 <DrawArrow>

	if (!sec)
 8002af0:	797b      	ldrb	r3, [r7, #5]
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d101      	bne.n	8002afa <DrawClock+0x49a>
		sec = 60;
 8002af6:	233c      	movs	r3, #60	@ 0x3c
 8002af8:	717b      	strb	r3, [r7, #5]
	if (secBubbles) {
 8002afa:	f897 3058 	ldrb.w	r3, [r7, #88]	@ 0x58
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	f000 8097 	beq.w	8002c32 <DrawClock+0x5d2>
		int16_t startAngle = -90;
 8002b04:	f64f 73a6 	movw	r3, #65446	@ 0xffa6
 8002b08:	86bb      	strh	r3, [r7, #52]	@ 0x34
		int16_t endAngle = sec * 6 - 90;
 8002b0a:	797b      	ldrb	r3, [r7, #5]
 8002b0c:	b29b      	uxth	r3, r3
 8002b0e:	461a      	mov	r2, r3
 8002b10:	0052      	lsls	r2, r2, #1
 8002b12:	4413      	add	r3, r2
 8002b14:	005b      	lsls	r3, r3, #1
 8002b16:	b29b      	uxth	r3, r3
 8002b18:	3b5a      	subs	r3, #90	@ 0x5a
 8002b1a:	b29b      	uxth	r3, r3
 8002b1c:	867b      	strh	r3, [r7, #50]	@ 0x32

		for (int16_t angle = startAngle; angle <= endAngle; angle += 6) {
 8002b1e:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8002b20:	877b      	strh	r3, [r7, #58]	@ 0x3a
 8002b22:	e07e      	b.n	8002c22 <DrawClock+0x5c2>
			float angleRad = (float) angle * PI / 180;
 8002b24:	f9b7 303a 	ldrsh.w	r3, [r7, #58]	@ 0x3a
 8002b28:	ee07 3a90 	vmov	s15, r3
 8002b2c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002b30:	ee17 0a90 	vmov	r0, s15
 8002b34:	f7fd fcbc 	bl	80004b0 <__aeabi_f2d>
 8002b38:	a34f      	add	r3, pc, #316	@ (adr r3, 8002c78 <DrawClock+0x618>)
 8002b3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b3e:	f7fd fd0f 	bl	8000560 <__aeabi_dmul>
 8002b42:	4602      	mov	r2, r0
 8002b44:	460b      	mov	r3, r1
 8002b46:	4610      	mov	r0, r2
 8002b48:	4619      	mov	r1, r3
 8002b4a:	f04f 0200 	mov.w	r2, #0
 8002b4e:	4b48      	ldr	r3, [pc, #288]	@ (8002c70 <DrawClock+0x610>)
 8002b50:	f7fd fe30 	bl	80007b4 <__aeabi_ddiv>
 8002b54:	4602      	mov	r2, r0
 8002b56:	460b      	mov	r3, r1
 8002b58:	4610      	mov	r0, r2
 8002b5a:	4619      	mov	r1, r3
 8002b5c:	f7fd ffc2 	bl	8000ae4 <__aeabi_d2f>
 8002b60:	4603      	mov	r3, r0
 8002b62:	62fb      	str	r3, [r7, #44]	@ 0x2c
			int x = cos(angleRad) * 119 + xC;
 8002b64:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8002b66:	f7fd fca3 	bl	80004b0 <__aeabi_f2d>
 8002b6a:	4602      	mov	r2, r0
 8002b6c:	460b      	mov	r3, r1
 8002b6e:	ec43 2b10 	vmov	d0, r2, r3
 8002b72:	f002 fd85 	bl	8005680 <cos>
 8002b76:	ec51 0b10 	vmov	r0, r1, d0
 8002b7a:	a33b      	add	r3, pc, #236	@ (adr r3, 8002c68 <DrawClock+0x608>)
 8002b7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b80:	f7fd fcee 	bl	8000560 <__aeabi_dmul>
 8002b84:	4602      	mov	r2, r0
 8002b86:	460b      	mov	r3, r1
 8002b88:	4610      	mov	r0, r2
 8002b8a:	4619      	mov	r1, r3
 8002b8c:	f04f 0200 	mov.w	r2, #0
 8002b90:	4b38      	ldr	r3, [pc, #224]	@ (8002c74 <DrawClock+0x614>)
 8002b92:	f7fd fb2f 	bl	80001f4 <__adddf3>
 8002b96:	4602      	mov	r2, r0
 8002b98:	460b      	mov	r3, r1
 8002b9a:	4610      	mov	r0, r2
 8002b9c:	4619      	mov	r1, r3
 8002b9e:	f7fd ff79 	bl	8000a94 <__aeabi_d2iz>
 8002ba2:	4603      	mov	r3, r0
 8002ba4:	62bb      	str	r3, [r7, #40]	@ 0x28
			int y = sin(angleRad) * 119 + yC;
 8002ba6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8002ba8:	f7fd fc82 	bl	80004b0 <__aeabi_f2d>
 8002bac:	4602      	mov	r2, r0
 8002bae:	460b      	mov	r3, r1
 8002bb0:	ec43 2b10 	vmov	d0, r2, r3
 8002bb4:	f002 fdb8 	bl	8005728 <sin>
 8002bb8:	ec51 0b10 	vmov	r0, r1, d0
 8002bbc:	a32a      	add	r3, pc, #168	@ (adr r3, 8002c68 <DrawClock+0x608>)
 8002bbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002bc2:	f7fd fccd 	bl	8000560 <__aeabi_dmul>
 8002bc6:	4602      	mov	r2, r0
 8002bc8:	460b      	mov	r3, r1
 8002bca:	4610      	mov	r0, r2
 8002bcc:	4619      	mov	r1, r3
 8002bce:	f04f 0200 	mov.w	r2, #0
 8002bd2:	4b28      	ldr	r3, [pc, #160]	@ (8002c74 <DrawClock+0x614>)
 8002bd4:	f7fd fb0e 	bl	80001f4 <__adddf3>
 8002bd8:	4602      	mov	r2, r0
 8002bda:	460b      	mov	r3, r1
 8002bdc:	4610      	mov	r0, r2
 8002bde:	4619      	mov	r1, r3
 8002be0:	f7fd ff58 	bl	8000a94 <__aeabi_d2iz>
 8002be4:	4603      	mov	r3, r0
 8002be6:	627b      	str	r3, [r7, #36]	@ 0x24

			if (angle == endAngle)
 8002be8:	f9b7 203a 	ldrsh.w	r2, [r7, #58]	@ 0x3a
 8002bec:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	@ 0x32
 8002bf0:	429a      	cmp	r2, r3
 8002bf2:	d109      	bne.n	8002c08 <DrawClock+0x5a8>
				GC9A01_DrawCircleFilled(x, y, 4, secArcColor);
 8002bf4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002bf6:	b218      	sxth	r0, r3
 8002bf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bfa:	b219      	sxth	r1, r3
 8002bfc:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8002c00:	2204      	movs	r2, #4
 8002c02:	f7fe feb7 	bl	8001974 <GC9A01_DrawCircleFilled>
 8002c06:	e008      	b.n	8002c1a <DrawClock+0x5ba>
			else
				GC9A01_DrawCircleFilled(x, y, 2, secArcColor);
 8002c08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c0a:	b218      	sxth	r0, r3
 8002c0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c0e:	b219      	sxth	r1, r3
 8002c10:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8002c14:	2202      	movs	r2, #2
 8002c16:	f7fe fead 	bl	8001974 <GC9A01_DrawCircleFilled>
		for (int16_t angle = startAngle; angle <= endAngle; angle += 6) {
 8002c1a:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8002c1c:	3306      	adds	r3, #6
 8002c1e:	b29b      	uxth	r3, r3
 8002c20:	877b      	strh	r3, [r7, #58]	@ 0x3a
 8002c22:	f9b7 203a 	ldrsh.w	r2, [r7, #58]	@ 0x3a
 8002c26:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	@ 0x32
 8002c2a:	429a      	cmp	r2, r3
 8002c2c:	f77f af7a 	ble.w	8002b24 <DrawClock+0x4c4>
	} else
		GC9A01_DrawArc(xC, yC, 119, 0, sec * 6, secArcColor, 2);


	//HAL_Delay(50);
}
 8002c30:	e013      	b.n	8002c5a <DrawClock+0x5fa>
		GC9A01_DrawArc(xC, yC, 119, 0, sec * 6, secArcColor, 2);
 8002c32:	797b      	ldrb	r3, [r7, #5]
 8002c34:	b29b      	uxth	r3, r3
 8002c36:	461a      	mov	r2, r3
 8002c38:	0052      	lsls	r2, r2, #1
 8002c3a:	4413      	add	r3, r2
 8002c3c:	005b      	lsls	r3, r3, #1
 8002c3e:	b29b      	uxth	r3, r3
 8002c40:	b21b      	sxth	r3, r3
 8002c42:	2202      	movs	r2, #2
 8002c44:	9202      	str	r2, [sp, #8]
 8002c46:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 8002c4a:	9201      	str	r2, [sp, #4]
 8002c4c:	9300      	str	r3, [sp, #0]
 8002c4e:	2300      	movs	r3, #0
 8002c50:	2277      	movs	r2, #119	@ 0x77
 8002c52:	2178      	movs	r1, #120	@ 0x78
 8002c54:	2078      	movs	r0, #120	@ 0x78
 8002c56:	f7ff fa1b 	bl	8002090 <GC9A01_DrawArc>
}
 8002c5a:	bf00      	nop
 8002c5c:	3748      	adds	r7, #72	@ 0x48
 8002c5e:	46bd      	mov	sp, r7
 8002c60:	bdb0      	pop	{r4, r5, r7, pc}
 8002c62:	bf00      	nop
 8002c64:	f3af 8000 	nop.w
 8002c68:	00000000 	.word	0x00000000
 8002c6c:	405dc000 	.word	0x405dc000
 8002c70:	40668000 	.word	0x40668000
 8002c74:	405e0000 	.word	0x405e0000
 8002c78:	53c8d4f1 	.word	0x53c8d4f1
 8002c7c:	400921fb 	.word	0x400921fb

08002c80 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002c80:	b580      	push	{r7, lr}
 8002c82:	b088      	sub	sp, #32
 8002c84:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002c86:	f000 fb35 	bl	80032f4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002c8a:	f000 f839 	bl	8002d00 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002c8e:	f000 f95b 	bl	8002f48 <MX_GPIO_Init>
  MX_DMA_Init();
 8002c92:	f000 f931 	bl	8002ef8 <MX_DMA_Init>
  MX_SPI1_Init();
 8002c96:	f000 f8f9 	bl	8002e8c <MX_SPI1_Init>
  MX_RTC_Init();
 8002c9a:	f000 f89d 	bl	8002dd8 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
  GC9A01_Init();
 8002c9e:	f7fe f8e9 	bl	8000e74 <GC9A01_Init>
  {

		RTC_DateTypeDef gDate;
		RTC_TimeTypeDef gTime;

		  HAL_RTC_GetTime(&hrtc, &gTime, RTC_FORMAT_BIN);
 8002ca2:	463b      	mov	r3, r7
 8002ca4:	2200      	movs	r2, #0
 8002ca6:	4619      	mov	r1, r3
 8002ca8:	4811      	ldr	r0, [pc, #68]	@ (8002cf0 <main+0x70>)
 8002caa:	f002 f808 	bl	8004cbe <HAL_RTC_GetTime>
		  /* Get the RTC current Date */
		  HAL_RTC_GetDate(&hrtc, &gDate, RTC_FORMAT_BIN);
 8002cae:	f107 0314 	add.w	r3, r7, #20
 8002cb2:	2200      	movs	r2, #0
 8002cb4:	4619      	mov	r1, r3
 8002cb6:	480e      	ldr	r0, [pc, #56]	@ (8002cf0 <main+0x70>)
 8002cb8:	f002 f8e3 	bl	8004e82 <HAL_RTC_GetDate>

		    ss=gTime.Seconds;
 8002cbc:	78ba      	ldrb	r2, [r7, #2]
 8002cbe:	4b0d      	ldr	r3, [pc, #52]	@ (8002cf4 <main+0x74>)
 8002cc0:	701a      	strb	r2, [r3, #0]
		    mm=gTime.Minutes;
 8002cc2:	787a      	ldrb	r2, [r7, #1]
 8002cc4:	4b0c      	ldr	r3, [pc, #48]	@ (8002cf8 <main+0x78>)
 8002cc6:	701a      	strb	r2, [r3, #0]
		    hh=gTime.Hours;
 8002cc8:	783a      	ldrb	r2, [r7, #0]
 8002cca:	4b0c      	ldr	r3, [pc, #48]	@ (8002cfc <main+0x7c>)
 8002ccc:	701a      	strb	r2, [r3, #0]

//		for( uint8_t i = 0; i < 60; i++ ){
			DrawClock(hh, mm, ss, 0, 0);
 8002cce:	4b0b      	ldr	r3, [pc, #44]	@ (8002cfc <main+0x7c>)
 8002cd0:	7818      	ldrb	r0, [r3, #0]
 8002cd2:	4b09      	ldr	r3, [pc, #36]	@ (8002cf8 <main+0x78>)
 8002cd4:	7819      	ldrb	r1, [r3, #0]
 8002cd6:	4b07      	ldr	r3, [pc, #28]	@ (8002cf4 <main+0x74>)
 8002cd8:	781a      	ldrb	r2, [r3, #0]
 8002cda:	2300      	movs	r3, #0
 8002cdc:	9300      	str	r3, [sp, #0]
 8002cde:	2300      	movs	r3, #0
 8002ce0:	f7ff fcbe 	bl	8002660 <DrawClock>
			HAL_Delay(100);
 8002ce4:	2064      	movs	r0, #100	@ 0x64
 8002ce6:	f000 fb77 	bl	80033d8 <HAL_Delay>
  {
 8002cea:	bf00      	nop
 8002cec:	e7d9      	b.n	8002ca2 <main+0x22>
 8002cee:	bf00      	nop
 8002cf0:	20000044 	.word	0x20000044
 8002cf4:	20000042 	.word	0x20000042
 8002cf8:	20000041 	.word	0x20000041
 8002cfc:	20000040 	.word	0x20000040

08002d00 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002d00:	b580      	push	{r7, lr}
 8002d02:	b094      	sub	sp, #80	@ 0x50
 8002d04:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002d06:	f107 0320 	add.w	r3, r7, #32
 8002d0a:	2230      	movs	r2, #48	@ 0x30
 8002d0c:	2100      	movs	r1, #0
 8002d0e:	4618      	mov	r0, r3
 8002d10:	f002 fc8a 	bl	8005628 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002d14:	f107 030c 	add.w	r3, r7, #12
 8002d18:	2200      	movs	r2, #0
 8002d1a:	601a      	str	r2, [r3, #0]
 8002d1c:	605a      	str	r2, [r3, #4]
 8002d1e:	609a      	str	r2, [r3, #8]
 8002d20:	60da      	str	r2, [r3, #12]
 8002d22:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002d24:	2300      	movs	r3, #0
 8002d26:	60bb      	str	r3, [r7, #8]
 8002d28:	4b29      	ldr	r3, [pc, #164]	@ (8002dd0 <SystemClock_Config+0xd0>)
 8002d2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d2c:	4a28      	ldr	r2, [pc, #160]	@ (8002dd0 <SystemClock_Config+0xd0>)
 8002d2e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002d32:	6413      	str	r3, [r2, #64]	@ 0x40
 8002d34:	4b26      	ldr	r3, [pc, #152]	@ (8002dd0 <SystemClock_Config+0xd0>)
 8002d36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d38:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d3c:	60bb      	str	r3, [r7, #8]
 8002d3e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8002d40:	2300      	movs	r3, #0
 8002d42:	607b      	str	r3, [r7, #4]
 8002d44:	4b23      	ldr	r3, [pc, #140]	@ (8002dd4 <SystemClock_Config+0xd4>)
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8002d4c:	4a21      	ldr	r2, [pc, #132]	@ (8002dd4 <SystemClock_Config+0xd4>)
 8002d4e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002d52:	6013      	str	r3, [r2, #0]
 8002d54:	4b1f      	ldr	r3, [pc, #124]	@ (8002dd4 <SystemClock_Config+0xd4>)
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8002d5c:	607b      	str	r3, [r7, #4]
 8002d5e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8002d60:	2309      	movs	r3, #9
 8002d62:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002d64:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002d68:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8002d6a:	2301      	movs	r3, #1
 8002d6c:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002d6e:	2302      	movs	r3, #2
 8002d70:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002d72:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002d76:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8002d78:	2319      	movs	r3, #25
 8002d7a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8002d7c:	23a8      	movs	r3, #168	@ 0xa8
 8002d7e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002d80:	2302      	movs	r3, #2
 8002d82:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002d84:	2304      	movs	r3, #4
 8002d86:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002d88:	f107 0320 	add.w	r3, r7, #32
 8002d8c:	4618      	mov	r0, r3
 8002d8e:	f001 f967 	bl	8004060 <HAL_RCC_OscConfig>
 8002d92:	4603      	mov	r3, r0
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d001      	beq.n	8002d9c <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8002d98:	f000 f926 	bl	8002fe8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002d9c:	230f      	movs	r3, #15
 8002d9e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002da0:	2302      	movs	r3, #2
 8002da2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002da4:	2300      	movs	r3, #0
 8002da6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002da8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002dac:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002dae:	2300      	movs	r3, #0
 8002db0:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002db2:	f107 030c 	add.w	r3, r7, #12
 8002db6:	2102      	movs	r1, #2
 8002db8:	4618      	mov	r0, r3
 8002dba:	f001 fbc9 	bl	8004550 <HAL_RCC_ClockConfig>
 8002dbe:	4603      	mov	r3, r0
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d001      	beq.n	8002dc8 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 8002dc4:	f000 f910 	bl	8002fe8 <Error_Handler>
  }
}
 8002dc8:	bf00      	nop
 8002dca:	3750      	adds	r7, #80	@ 0x50
 8002dcc:	46bd      	mov	sp, r7
 8002dce:	bd80      	pop	{r7, pc}
 8002dd0:	40023800 	.word	0x40023800
 8002dd4:	40007000 	.word	0x40007000

08002dd8 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8002dd8:	b580      	push	{r7, lr}
 8002dda:	b086      	sub	sp, #24
 8002ddc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8002dde:	1d3b      	adds	r3, r7, #4
 8002de0:	2200      	movs	r2, #0
 8002de2:	601a      	str	r2, [r3, #0]
 8002de4:	605a      	str	r2, [r3, #4]
 8002de6:	609a      	str	r2, [r3, #8]
 8002de8:	60da      	str	r2, [r3, #12]
 8002dea:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8002dec:	2300      	movs	r3, #0
 8002dee:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8002df0:	4b24      	ldr	r3, [pc, #144]	@ (8002e84 <MX_RTC_Init+0xac>)
 8002df2:	4a25      	ldr	r2, [pc, #148]	@ (8002e88 <MX_RTC_Init+0xb0>)
 8002df4:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8002df6:	4b23      	ldr	r3, [pc, #140]	@ (8002e84 <MX_RTC_Init+0xac>)
 8002df8:	2200      	movs	r2, #0
 8002dfa:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8002dfc:	4b21      	ldr	r3, [pc, #132]	@ (8002e84 <MX_RTC_Init+0xac>)
 8002dfe:	227f      	movs	r2, #127	@ 0x7f
 8002e00:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8002e02:	4b20      	ldr	r3, [pc, #128]	@ (8002e84 <MX_RTC_Init+0xac>)
 8002e04:	22ff      	movs	r2, #255	@ 0xff
 8002e06:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8002e08:	4b1e      	ldr	r3, [pc, #120]	@ (8002e84 <MX_RTC_Init+0xac>)
 8002e0a:	2200      	movs	r2, #0
 8002e0c:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8002e0e:	4b1d      	ldr	r3, [pc, #116]	@ (8002e84 <MX_RTC_Init+0xac>)
 8002e10:	2200      	movs	r2, #0
 8002e12:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8002e14:	4b1b      	ldr	r3, [pc, #108]	@ (8002e84 <MX_RTC_Init+0xac>)
 8002e16:	2200      	movs	r2, #0
 8002e18:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8002e1a:	481a      	ldr	r0, [pc, #104]	@ (8002e84 <MX_RTC_Init+0xac>)
 8002e1c:	f001 fe32 	bl	8004a84 <HAL_RTC_Init>
 8002e20:	4603      	mov	r3, r0
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d001      	beq.n	8002e2a <MX_RTC_Init+0x52>
  {
    Error_Handler();
 8002e26:	f000 f8df 	bl	8002fe8 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x12;
 8002e2a:	2312      	movs	r3, #18
 8002e2c:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x15;
 8002e2e:	2315      	movs	r3, #21
 8002e30:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 8002e32:	2300      	movs	r3, #0
 8002e34:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8002e36:	2300      	movs	r3, #0
 8002e38:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8002e3a:	2300      	movs	r3, #0
 8002e3c:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8002e3e:	1d3b      	adds	r3, r7, #4
 8002e40:	2201      	movs	r2, #1
 8002e42:	4619      	mov	r1, r3
 8002e44:	480f      	ldr	r0, [pc, #60]	@ (8002e84 <MX_RTC_Init+0xac>)
 8002e46:	f001 fea0 	bl	8004b8a <HAL_RTC_SetTime>
 8002e4a:	4603      	mov	r3, r0
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d001      	beq.n	8002e54 <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 8002e50:	f000 f8ca 	bl	8002fe8 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8002e54:	2301      	movs	r3, #1
 8002e56:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8002e58:	2301      	movs	r3, #1
 8002e5a:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x1;
 8002e5c:	2301      	movs	r3, #1
 8002e5e:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x0;
 8002e60:	2300      	movs	r3, #0
 8002e62:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8002e64:	463b      	mov	r3, r7
 8002e66:	2201      	movs	r2, #1
 8002e68:	4619      	mov	r1, r3
 8002e6a:	4806      	ldr	r0, [pc, #24]	@ (8002e84 <MX_RTC_Init+0xac>)
 8002e6c:	f001 ff85 	bl	8004d7a <HAL_RTC_SetDate>
 8002e70:	4603      	mov	r3, r0
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d001      	beq.n	8002e7a <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 8002e76:	f000 f8b7 	bl	8002fe8 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8002e7a:	bf00      	nop
 8002e7c:	3718      	adds	r7, #24
 8002e7e:	46bd      	mov	sp, r7
 8002e80:	bd80      	pop	{r7, pc}
 8002e82:	bf00      	nop
 8002e84:	20000044 	.word	0x20000044
 8002e88:	40002800 	.word	0x40002800

08002e8c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002e8c:	b580      	push	{r7, lr}
 8002e8e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002e90:	4b17      	ldr	r3, [pc, #92]	@ (8002ef0 <MX_SPI1_Init+0x64>)
 8002e92:	4a18      	ldr	r2, [pc, #96]	@ (8002ef4 <MX_SPI1_Init+0x68>)
 8002e94:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002e96:	4b16      	ldr	r3, [pc, #88]	@ (8002ef0 <MX_SPI1_Init+0x64>)
 8002e98:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002e9c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002e9e:	4b14      	ldr	r3, [pc, #80]	@ (8002ef0 <MX_SPI1_Init+0x64>)
 8002ea0:	2200      	movs	r2, #0
 8002ea2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002ea4:	4b12      	ldr	r3, [pc, #72]	@ (8002ef0 <MX_SPI1_Init+0x64>)
 8002ea6:	2200      	movs	r2, #0
 8002ea8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002eaa:	4b11      	ldr	r3, [pc, #68]	@ (8002ef0 <MX_SPI1_Init+0x64>)
 8002eac:	2200      	movs	r2, #0
 8002eae:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002eb0:	4b0f      	ldr	r3, [pc, #60]	@ (8002ef0 <MX_SPI1_Init+0x64>)
 8002eb2:	2200      	movs	r2, #0
 8002eb4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002eb6:	4b0e      	ldr	r3, [pc, #56]	@ (8002ef0 <MX_SPI1_Init+0x64>)
 8002eb8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002ebc:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002ebe:	4b0c      	ldr	r3, [pc, #48]	@ (8002ef0 <MX_SPI1_Init+0x64>)
 8002ec0:	2200      	movs	r2, #0
 8002ec2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002ec4:	4b0a      	ldr	r3, [pc, #40]	@ (8002ef0 <MX_SPI1_Init+0x64>)
 8002ec6:	2200      	movs	r2, #0
 8002ec8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002eca:	4b09      	ldr	r3, [pc, #36]	@ (8002ef0 <MX_SPI1_Init+0x64>)
 8002ecc:	2200      	movs	r2, #0
 8002ece:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002ed0:	4b07      	ldr	r3, [pc, #28]	@ (8002ef0 <MX_SPI1_Init+0x64>)
 8002ed2:	2200      	movs	r2, #0
 8002ed4:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002ed6:	4b06      	ldr	r3, [pc, #24]	@ (8002ef0 <MX_SPI1_Init+0x64>)
 8002ed8:	220a      	movs	r2, #10
 8002eda:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002edc:	4804      	ldr	r0, [pc, #16]	@ (8002ef0 <MX_SPI1_Init+0x64>)
 8002ede:	f002 f8dd 	bl	800509c <HAL_SPI_Init>
 8002ee2:	4603      	mov	r3, r0
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d001      	beq.n	8002eec <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002ee8:	f000 f87e 	bl	8002fe8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002eec:	bf00      	nop
 8002eee:	bd80      	pop	{r7, pc}
 8002ef0:	20000064 	.word	0x20000064
 8002ef4:	40013000 	.word	0x40013000

08002ef8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002ef8:	b580      	push	{r7, lr}
 8002efa:	b082      	sub	sp, #8
 8002efc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002efe:	2300      	movs	r3, #0
 8002f00:	607b      	str	r3, [r7, #4]
 8002f02:	4b10      	ldr	r3, [pc, #64]	@ (8002f44 <MX_DMA_Init+0x4c>)
 8002f04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f06:	4a0f      	ldr	r2, [pc, #60]	@ (8002f44 <MX_DMA_Init+0x4c>)
 8002f08:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002f0c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002f0e:	4b0d      	ldr	r3, [pc, #52]	@ (8002f44 <MX_DMA_Init+0x4c>)
 8002f10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f12:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002f16:	607b      	str	r3, [r7, #4]
 8002f18:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8002f1a:	2200      	movs	r2, #0
 8002f1c:	2100      	movs	r1, #0
 8002f1e:	2038      	movs	r0, #56	@ 0x38
 8002f20:	f000 fb59 	bl	80035d6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8002f24:	2038      	movs	r0, #56	@ 0x38
 8002f26:	f000 fb72 	bl	800360e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 8002f2a:	2200      	movs	r2, #0
 8002f2c:	2100      	movs	r1, #0
 8002f2e:	203b      	movs	r0, #59	@ 0x3b
 8002f30:	f000 fb51 	bl	80035d6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8002f34:	203b      	movs	r0, #59	@ 0x3b
 8002f36:	f000 fb6a 	bl	800360e <HAL_NVIC_EnableIRQ>

}
 8002f3a:	bf00      	nop
 8002f3c:	3708      	adds	r7, #8
 8002f3e:	46bd      	mov	sp, r7
 8002f40:	bd80      	pop	{r7, pc}
 8002f42:	bf00      	nop
 8002f44:	40023800 	.word	0x40023800

08002f48 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002f48:	b580      	push	{r7, lr}
 8002f4a:	b088      	sub	sp, #32
 8002f4c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f4e:	f107 030c 	add.w	r3, r7, #12
 8002f52:	2200      	movs	r2, #0
 8002f54:	601a      	str	r2, [r3, #0]
 8002f56:	605a      	str	r2, [r3, #4]
 8002f58:	609a      	str	r2, [r3, #8]
 8002f5a:	60da      	str	r2, [r3, #12]
 8002f5c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002f5e:	2300      	movs	r3, #0
 8002f60:	60bb      	str	r3, [r7, #8]
 8002f62:	4b1f      	ldr	r3, [pc, #124]	@ (8002fe0 <MX_GPIO_Init+0x98>)
 8002f64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f66:	4a1e      	ldr	r2, [pc, #120]	@ (8002fe0 <MX_GPIO_Init+0x98>)
 8002f68:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002f6c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002f6e:	4b1c      	ldr	r3, [pc, #112]	@ (8002fe0 <MX_GPIO_Init+0x98>)
 8002f70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f72:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f76:	60bb      	str	r3, [r7, #8]
 8002f78:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f7a:	2300      	movs	r3, #0
 8002f7c:	607b      	str	r3, [r7, #4]
 8002f7e:	4b18      	ldr	r3, [pc, #96]	@ (8002fe0 <MX_GPIO_Init+0x98>)
 8002f80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f82:	4a17      	ldr	r2, [pc, #92]	@ (8002fe0 <MX_GPIO_Init+0x98>)
 8002f84:	f043 0301 	orr.w	r3, r3, #1
 8002f88:	6313      	str	r3, [r2, #48]	@ 0x30
 8002f8a:	4b15      	ldr	r3, [pc, #84]	@ (8002fe0 <MX_GPIO_Init+0x98>)
 8002f8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f8e:	f003 0301 	and.w	r3, r3, #1
 8002f92:	607b      	str	r3, [r7, #4]
 8002f94:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f96:	2300      	movs	r3, #0
 8002f98:	603b      	str	r3, [r7, #0]
 8002f9a:	4b11      	ldr	r3, [pc, #68]	@ (8002fe0 <MX_GPIO_Init+0x98>)
 8002f9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f9e:	4a10      	ldr	r2, [pc, #64]	@ (8002fe0 <MX_GPIO_Init+0x98>)
 8002fa0:	f043 0302 	orr.w	r3, r3, #2
 8002fa4:	6313      	str	r3, [r2, #48]	@ 0x30
 8002fa6:	4b0e      	ldr	r3, [pc, #56]	@ (8002fe0 <MX_GPIO_Init+0x98>)
 8002fa8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002faa:	f003 0302 	and.w	r3, r3, #2
 8002fae:	603b      	str	r3, [r7, #0]
 8002fb0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LCD_CS_Pin|LCD_RST_Pin|LCD_DC_Pin, GPIO_PIN_RESET);
 8002fb2:	2200      	movs	r2, #0
 8002fb4:	2107      	movs	r1, #7
 8002fb6:	480b      	ldr	r0, [pc, #44]	@ (8002fe4 <MX_GPIO_Init+0x9c>)
 8002fb8:	f001 f838 	bl	800402c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LCD_CS_Pin LCD_RST_Pin LCD_DC_Pin */
  GPIO_InitStruct.Pin = LCD_CS_Pin|LCD_RST_Pin|LCD_DC_Pin;
 8002fbc:	2307      	movs	r3, #7
 8002fbe:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002fc0:	2301      	movs	r3, #1
 8002fc2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fc4:	2300      	movs	r3, #0
 8002fc6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002fc8:	2303      	movs	r3, #3
 8002fca:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002fcc:	f107 030c 	add.w	r3, r7, #12
 8002fd0:	4619      	mov	r1, r3
 8002fd2:	4804      	ldr	r0, [pc, #16]	@ (8002fe4 <MX_GPIO_Init+0x9c>)
 8002fd4:	f000 fea6 	bl	8003d24 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002fd8:	bf00      	nop
 8002fda:	3720      	adds	r7, #32
 8002fdc:	46bd      	mov	sp, r7
 8002fde:	bd80      	pop	{r7, pc}
 8002fe0:	40023800 	.word	0x40023800
 8002fe4:	40020400 	.word	0x40020400

08002fe8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002fe8:	b480      	push	{r7}
 8002fea:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002fec:	b672      	cpsid	i
}
 8002fee:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002ff0:	bf00      	nop
 8002ff2:	e7fd      	b.n	8002ff0 <Error_Handler+0x8>

08002ff4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002ff4:	b480      	push	{r7}
 8002ff6:	b083      	sub	sp, #12
 8002ff8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002ffa:	2300      	movs	r3, #0
 8002ffc:	607b      	str	r3, [r7, #4]
 8002ffe:	4b10      	ldr	r3, [pc, #64]	@ (8003040 <HAL_MspInit+0x4c>)
 8003000:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003002:	4a0f      	ldr	r2, [pc, #60]	@ (8003040 <HAL_MspInit+0x4c>)
 8003004:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003008:	6453      	str	r3, [r2, #68]	@ 0x44
 800300a:	4b0d      	ldr	r3, [pc, #52]	@ (8003040 <HAL_MspInit+0x4c>)
 800300c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800300e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003012:	607b      	str	r3, [r7, #4]
 8003014:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003016:	2300      	movs	r3, #0
 8003018:	603b      	str	r3, [r7, #0]
 800301a:	4b09      	ldr	r3, [pc, #36]	@ (8003040 <HAL_MspInit+0x4c>)
 800301c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800301e:	4a08      	ldr	r2, [pc, #32]	@ (8003040 <HAL_MspInit+0x4c>)
 8003020:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003024:	6413      	str	r3, [r2, #64]	@ 0x40
 8003026:	4b06      	ldr	r3, [pc, #24]	@ (8003040 <HAL_MspInit+0x4c>)
 8003028:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800302a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800302e:	603b      	str	r3, [r7, #0]
 8003030:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003032:	bf00      	nop
 8003034:	370c      	adds	r7, #12
 8003036:	46bd      	mov	sp, r7
 8003038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800303c:	4770      	bx	lr
 800303e:	bf00      	nop
 8003040:	40023800 	.word	0x40023800

08003044 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8003044:	b580      	push	{r7, lr}
 8003046:	b088      	sub	sp, #32
 8003048:	af00      	add	r7, sp, #0
 800304a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800304c:	f107 030c 	add.w	r3, r7, #12
 8003050:	2200      	movs	r2, #0
 8003052:	601a      	str	r2, [r3, #0]
 8003054:	605a      	str	r2, [r3, #4]
 8003056:	609a      	str	r2, [r3, #8]
 8003058:	60da      	str	r2, [r3, #12]
 800305a:	611a      	str	r2, [r3, #16]
  if(hrtc->Instance==RTC)
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	4a0c      	ldr	r2, [pc, #48]	@ (8003094 <HAL_RTC_MspInit+0x50>)
 8003062:	4293      	cmp	r3, r2
 8003064:	d111      	bne.n	800308a <HAL_RTC_MspInit+0x46>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8003066:	2302      	movs	r3, #2
 8003068:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 800306a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800306e:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003070:	f107 030c 	add.w	r3, r7, #12
 8003074:	4618      	mov	r0, r3
 8003076:	f001 fc17 	bl	80048a8 <HAL_RCCEx_PeriphCLKConfig>
 800307a:	4603      	mov	r3, r0
 800307c:	2b00      	cmp	r3, #0
 800307e:	d001      	beq.n	8003084 <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 8003080:	f7ff ffb2 	bl	8002fe8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8003084:	4b04      	ldr	r3, [pc, #16]	@ (8003098 <HAL_RTC_MspInit+0x54>)
 8003086:	2201      	movs	r2, #1
 8003088:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 800308a:	bf00      	nop
 800308c:	3720      	adds	r7, #32
 800308e:	46bd      	mov	sp, r7
 8003090:	bd80      	pop	{r7, pc}
 8003092:	bf00      	nop
 8003094:	40002800 	.word	0x40002800
 8003098:	42470e3c 	.word	0x42470e3c

0800309c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800309c:	b580      	push	{r7, lr}
 800309e:	b08a      	sub	sp, #40	@ 0x28
 80030a0:	af00      	add	r7, sp, #0
 80030a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80030a4:	f107 0314 	add.w	r3, r7, #20
 80030a8:	2200      	movs	r2, #0
 80030aa:	601a      	str	r2, [r3, #0]
 80030ac:	605a      	str	r2, [r3, #4]
 80030ae:	609a      	str	r2, [r3, #8]
 80030b0:	60da      	str	r2, [r3, #12]
 80030b2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	4a47      	ldr	r2, [pc, #284]	@ (80031d8 <HAL_SPI_MspInit+0x13c>)
 80030ba:	4293      	cmp	r3, r2
 80030bc:	f040 8088 	bne.w	80031d0 <HAL_SPI_MspInit+0x134>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80030c0:	2300      	movs	r3, #0
 80030c2:	613b      	str	r3, [r7, #16]
 80030c4:	4b45      	ldr	r3, [pc, #276]	@ (80031dc <HAL_SPI_MspInit+0x140>)
 80030c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030c8:	4a44      	ldr	r2, [pc, #272]	@ (80031dc <HAL_SPI_MspInit+0x140>)
 80030ca:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80030ce:	6453      	str	r3, [r2, #68]	@ 0x44
 80030d0:	4b42      	ldr	r3, [pc, #264]	@ (80031dc <HAL_SPI_MspInit+0x140>)
 80030d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030d4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80030d8:	613b      	str	r3, [r7, #16]
 80030da:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80030dc:	2300      	movs	r3, #0
 80030de:	60fb      	str	r3, [r7, #12]
 80030e0:	4b3e      	ldr	r3, [pc, #248]	@ (80031dc <HAL_SPI_MspInit+0x140>)
 80030e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030e4:	4a3d      	ldr	r2, [pc, #244]	@ (80031dc <HAL_SPI_MspInit+0x140>)
 80030e6:	f043 0301 	orr.w	r3, r3, #1
 80030ea:	6313      	str	r3, [r2, #48]	@ 0x30
 80030ec:	4b3b      	ldr	r3, [pc, #236]	@ (80031dc <HAL_SPI_MspInit+0x140>)
 80030ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030f0:	f003 0301 	and.w	r3, r3, #1
 80030f4:	60fb      	str	r3, [r7, #12]
 80030f6:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80030f8:	23e0      	movs	r3, #224	@ 0xe0
 80030fa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030fc:	2302      	movs	r3, #2
 80030fe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003100:	2300      	movs	r3, #0
 8003102:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003104:	2303      	movs	r3, #3
 8003106:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003108:	2305      	movs	r3, #5
 800310a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800310c:	f107 0314 	add.w	r3, r7, #20
 8003110:	4619      	mov	r1, r3
 8003112:	4833      	ldr	r0, [pc, #204]	@ (80031e0 <HAL_SPI_MspInit+0x144>)
 8003114:	f000 fe06 	bl	8003d24 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA2_Stream0;
 8003118:	4b32      	ldr	r3, [pc, #200]	@ (80031e4 <HAL_SPI_MspInit+0x148>)
 800311a:	4a33      	ldr	r2, [pc, #204]	@ (80031e8 <HAL_SPI_MspInit+0x14c>)
 800311c:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
 800311e:	4b31      	ldr	r3, [pc, #196]	@ (80031e4 <HAL_SPI_MspInit+0x148>)
 8003120:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8003124:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003126:	4b2f      	ldr	r3, [pc, #188]	@ (80031e4 <HAL_SPI_MspInit+0x148>)
 8003128:	2200      	movs	r2, #0
 800312a:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800312c:	4b2d      	ldr	r3, [pc, #180]	@ (80031e4 <HAL_SPI_MspInit+0x148>)
 800312e:	2200      	movs	r2, #0
 8003130:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003132:	4b2c      	ldr	r3, [pc, #176]	@ (80031e4 <HAL_SPI_MspInit+0x148>)
 8003134:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003138:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800313a:	4b2a      	ldr	r3, [pc, #168]	@ (80031e4 <HAL_SPI_MspInit+0x148>)
 800313c:	2200      	movs	r2, #0
 800313e:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003140:	4b28      	ldr	r3, [pc, #160]	@ (80031e4 <HAL_SPI_MspInit+0x148>)
 8003142:	2200      	movs	r2, #0
 8003144:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 8003146:	4b27      	ldr	r3, [pc, #156]	@ (80031e4 <HAL_SPI_MspInit+0x148>)
 8003148:	2200      	movs	r2, #0
 800314a:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800314c:	4b25      	ldr	r3, [pc, #148]	@ (80031e4 <HAL_SPI_MspInit+0x148>)
 800314e:	2200      	movs	r2, #0
 8003150:	621a      	str	r2, [r3, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003152:	4b24      	ldr	r3, [pc, #144]	@ (80031e4 <HAL_SPI_MspInit+0x148>)
 8003154:	2200      	movs	r2, #0
 8003156:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8003158:	4822      	ldr	r0, [pc, #136]	@ (80031e4 <HAL_SPI_MspInit+0x148>)
 800315a:	f000 fa73 	bl	8003644 <HAL_DMA_Init>
 800315e:	4603      	mov	r3, r0
 8003160:	2b00      	cmp	r3, #0
 8003162:	d001      	beq.n	8003168 <HAL_SPI_MspInit+0xcc>
    {
      Error_Handler();
 8003164:	f7ff ff40 	bl	8002fe8 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	4a1e      	ldr	r2, [pc, #120]	@ (80031e4 <HAL_SPI_MspInit+0x148>)
 800316c:	64da      	str	r2, [r3, #76]	@ 0x4c
 800316e:	4a1d      	ldr	r2, [pc, #116]	@ (80031e4 <HAL_SPI_MspInit+0x148>)
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream3;
 8003174:	4b1d      	ldr	r3, [pc, #116]	@ (80031ec <HAL_SPI_MspInit+0x150>)
 8003176:	4a1e      	ldr	r2, [pc, #120]	@ (80031f0 <HAL_SPI_MspInit+0x154>)
 8003178:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 800317a:	4b1c      	ldr	r3, [pc, #112]	@ (80031ec <HAL_SPI_MspInit+0x150>)
 800317c:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8003180:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003182:	4b1a      	ldr	r3, [pc, #104]	@ (80031ec <HAL_SPI_MspInit+0x150>)
 8003184:	2240      	movs	r2, #64	@ 0x40
 8003186:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003188:	4b18      	ldr	r3, [pc, #96]	@ (80031ec <HAL_SPI_MspInit+0x150>)
 800318a:	2200      	movs	r2, #0
 800318c:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800318e:	4b17      	ldr	r3, [pc, #92]	@ (80031ec <HAL_SPI_MspInit+0x150>)
 8003190:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003194:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003196:	4b15      	ldr	r3, [pc, #84]	@ (80031ec <HAL_SPI_MspInit+0x150>)
 8003198:	2200      	movs	r2, #0
 800319a:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800319c:	4b13      	ldr	r3, [pc, #76]	@ (80031ec <HAL_SPI_MspInit+0x150>)
 800319e:	2200      	movs	r2, #0
 80031a0:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 80031a2:	4b12      	ldr	r3, [pc, #72]	@ (80031ec <HAL_SPI_MspInit+0x150>)
 80031a4:	2200      	movs	r2, #0
 80031a6:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80031a8:	4b10      	ldr	r3, [pc, #64]	@ (80031ec <HAL_SPI_MspInit+0x150>)
 80031aa:	2200      	movs	r2, #0
 80031ac:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80031ae:	4b0f      	ldr	r3, [pc, #60]	@ (80031ec <HAL_SPI_MspInit+0x150>)
 80031b0:	2200      	movs	r2, #0
 80031b2:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 80031b4:	480d      	ldr	r0, [pc, #52]	@ (80031ec <HAL_SPI_MspInit+0x150>)
 80031b6:	f000 fa45 	bl	8003644 <HAL_DMA_Init>
 80031ba:	4603      	mov	r3, r0
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d001      	beq.n	80031c4 <HAL_SPI_MspInit+0x128>
    {
      Error_Handler();
 80031c0:	f7ff ff12 	bl	8002fe8 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	4a09      	ldr	r2, [pc, #36]	@ (80031ec <HAL_SPI_MspInit+0x150>)
 80031c8:	649a      	str	r2, [r3, #72]	@ 0x48
 80031ca:	4a08      	ldr	r2, [pc, #32]	@ (80031ec <HAL_SPI_MspInit+0x150>)
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	6393      	str	r3, [r2, #56]	@ 0x38
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80031d0:	bf00      	nop
 80031d2:	3728      	adds	r7, #40	@ 0x28
 80031d4:	46bd      	mov	sp, r7
 80031d6:	bd80      	pop	{r7, pc}
 80031d8:	40013000 	.word	0x40013000
 80031dc:	40023800 	.word	0x40023800
 80031e0:	40020000 	.word	0x40020000
 80031e4:	200000bc 	.word	0x200000bc
 80031e8:	40026410 	.word	0x40026410
 80031ec:	2000011c 	.word	0x2000011c
 80031f0:	40026458 	.word	0x40026458

080031f4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80031f4:	b480      	push	{r7}
 80031f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80031f8:	bf00      	nop
 80031fa:	e7fd      	b.n	80031f8 <NMI_Handler+0x4>

080031fc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80031fc:	b480      	push	{r7}
 80031fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003200:	bf00      	nop
 8003202:	e7fd      	b.n	8003200 <HardFault_Handler+0x4>

08003204 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003204:	b480      	push	{r7}
 8003206:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003208:	bf00      	nop
 800320a:	e7fd      	b.n	8003208 <MemManage_Handler+0x4>

0800320c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800320c:	b480      	push	{r7}
 800320e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003210:	bf00      	nop
 8003212:	e7fd      	b.n	8003210 <BusFault_Handler+0x4>

08003214 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003214:	b480      	push	{r7}
 8003216:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003218:	bf00      	nop
 800321a:	e7fd      	b.n	8003218 <UsageFault_Handler+0x4>

0800321c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800321c:	b480      	push	{r7}
 800321e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003220:	bf00      	nop
 8003222:	46bd      	mov	sp, r7
 8003224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003228:	4770      	bx	lr

0800322a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800322a:	b480      	push	{r7}
 800322c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800322e:	bf00      	nop
 8003230:	46bd      	mov	sp, r7
 8003232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003236:	4770      	bx	lr

08003238 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003238:	b480      	push	{r7}
 800323a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800323c:	bf00      	nop
 800323e:	46bd      	mov	sp, r7
 8003240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003244:	4770      	bx	lr

08003246 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003246:	b580      	push	{r7, lr}
 8003248:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800324a:	f000 f8a5 	bl	8003398 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800324e:	bf00      	nop
 8003250:	bd80      	pop	{r7, pc}
	...

08003254 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8003254:	b580      	push	{r7, lr}
 8003256:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8003258:	4802      	ldr	r0, [pc, #8]	@ (8003264 <DMA2_Stream0_IRQHandler+0x10>)
 800325a:	f000 faf9 	bl	8003850 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800325e:	bf00      	nop
 8003260:	bd80      	pop	{r7, pc}
 8003262:	bf00      	nop
 8003264:	200000bc 	.word	0x200000bc

08003268 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8003268:	b580      	push	{r7, lr}
 800326a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 800326c:	4802      	ldr	r0, [pc, #8]	@ (8003278 <DMA2_Stream3_IRQHandler+0x10>)
 800326e:	f000 faef 	bl	8003850 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8003272:	bf00      	nop
 8003274:	bd80      	pop	{r7, pc}
 8003276:	bf00      	nop
 8003278:	2000011c 	.word	0x2000011c

0800327c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800327c:	b480      	push	{r7}
 800327e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003280:	4b06      	ldr	r3, [pc, #24]	@ (800329c <SystemInit+0x20>)
 8003282:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003286:	4a05      	ldr	r2, [pc, #20]	@ (800329c <SystemInit+0x20>)
 8003288:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800328c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003290:	bf00      	nop
 8003292:	46bd      	mov	sp, r7
 8003294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003298:	4770      	bx	lr
 800329a:	bf00      	nop
 800329c:	e000ed00 	.word	0xe000ed00

080032a0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80032a0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80032d8 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80032a4:	f7ff ffea 	bl	800327c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80032a8:	480c      	ldr	r0, [pc, #48]	@ (80032dc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80032aa:	490d      	ldr	r1, [pc, #52]	@ (80032e0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80032ac:	4a0d      	ldr	r2, [pc, #52]	@ (80032e4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80032ae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80032b0:	e002      	b.n	80032b8 <LoopCopyDataInit>

080032b2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80032b2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80032b4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80032b6:	3304      	adds	r3, #4

080032b8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80032b8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80032ba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80032bc:	d3f9      	bcc.n	80032b2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80032be:	4a0a      	ldr	r2, [pc, #40]	@ (80032e8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80032c0:	4c0a      	ldr	r4, [pc, #40]	@ (80032ec <LoopFillZerobss+0x22>)
  movs r3, #0
 80032c2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80032c4:	e001      	b.n	80032ca <LoopFillZerobss>

080032c6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80032c6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80032c8:	3204      	adds	r2, #4

080032ca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80032ca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80032cc:	d3fb      	bcc.n	80032c6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80032ce:	f002 f9b3 	bl	8005638 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80032d2:	f7ff fcd5 	bl	8002c80 <main>
  bx  lr    
 80032d6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80032d8:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 80032dc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80032e0:	2000001c 	.word	0x2000001c
  ldr r2, =_sidata
 80032e4:	0800a390 	.word	0x0800a390
  ldr r2, =_sbss
 80032e8:	2000001c 	.word	0x2000001c
  ldr r4, =_ebss
 80032ec:	20000180 	.word	0x20000180

080032f0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80032f0:	e7fe      	b.n	80032f0 <ADC_IRQHandler>
	...

080032f4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80032f4:	b580      	push	{r7, lr}
 80032f6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80032f8:	4b0e      	ldr	r3, [pc, #56]	@ (8003334 <HAL_Init+0x40>)
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	4a0d      	ldr	r2, [pc, #52]	@ (8003334 <HAL_Init+0x40>)
 80032fe:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003302:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003304:	4b0b      	ldr	r3, [pc, #44]	@ (8003334 <HAL_Init+0x40>)
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	4a0a      	ldr	r2, [pc, #40]	@ (8003334 <HAL_Init+0x40>)
 800330a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800330e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003310:	4b08      	ldr	r3, [pc, #32]	@ (8003334 <HAL_Init+0x40>)
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	4a07      	ldr	r2, [pc, #28]	@ (8003334 <HAL_Init+0x40>)
 8003316:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800331a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800331c:	2003      	movs	r0, #3
 800331e:	f000 f94f 	bl	80035c0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003322:	200f      	movs	r0, #15
 8003324:	f000 f808 	bl	8003338 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003328:	f7ff fe64 	bl	8002ff4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800332c:	2300      	movs	r3, #0
}
 800332e:	4618      	mov	r0, r3
 8003330:	bd80      	pop	{r7, pc}
 8003332:	bf00      	nop
 8003334:	40023c00 	.word	0x40023c00

08003338 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003338:	b580      	push	{r7, lr}
 800333a:	b082      	sub	sp, #8
 800333c:	af00      	add	r7, sp, #0
 800333e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003340:	4b12      	ldr	r3, [pc, #72]	@ (800338c <HAL_InitTick+0x54>)
 8003342:	681a      	ldr	r2, [r3, #0]
 8003344:	4b12      	ldr	r3, [pc, #72]	@ (8003390 <HAL_InitTick+0x58>)
 8003346:	781b      	ldrb	r3, [r3, #0]
 8003348:	4619      	mov	r1, r3
 800334a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800334e:	fbb3 f3f1 	udiv	r3, r3, r1
 8003352:	fbb2 f3f3 	udiv	r3, r2, r3
 8003356:	4618      	mov	r0, r3
 8003358:	f000 f967 	bl	800362a <HAL_SYSTICK_Config>
 800335c:	4603      	mov	r3, r0
 800335e:	2b00      	cmp	r3, #0
 8003360:	d001      	beq.n	8003366 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003362:	2301      	movs	r3, #1
 8003364:	e00e      	b.n	8003384 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	2b0f      	cmp	r3, #15
 800336a:	d80a      	bhi.n	8003382 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800336c:	2200      	movs	r2, #0
 800336e:	6879      	ldr	r1, [r7, #4]
 8003370:	f04f 30ff 	mov.w	r0, #4294967295
 8003374:	f000 f92f 	bl	80035d6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003378:	4a06      	ldr	r2, [pc, #24]	@ (8003394 <HAL_InitTick+0x5c>)
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800337e:	2300      	movs	r3, #0
 8003380:	e000      	b.n	8003384 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003382:	2301      	movs	r3, #1
}
 8003384:	4618      	mov	r0, r3
 8003386:	3708      	adds	r7, #8
 8003388:	46bd      	mov	sp, r7
 800338a:	bd80      	pop	{r7, pc}
 800338c:	20000010 	.word	0x20000010
 8003390:	20000018 	.word	0x20000018
 8003394:	20000014 	.word	0x20000014

08003398 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003398:	b480      	push	{r7}
 800339a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800339c:	4b06      	ldr	r3, [pc, #24]	@ (80033b8 <HAL_IncTick+0x20>)
 800339e:	781b      	ldrb	r3, [r3, #0]
 80033a0:	461a      	mov	r2, r3
 80033a2:	4b06      	ldr	r3, [pc, #24]	@ (80033bc <HAL_IncTick+0x24>)
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	4413      	add	r3, r2
 80033a8:	4a04      	ldr	r2, [pc, #16]	@ (80033bc <HAL_IncTick+0x24>)
 80033aa:	6013      	str	r3, [r2, #0]
}
 80033ac:	bf00      	nop
 80033ae:	46bd      	mov	sp, r7
 80033b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b4:	4770      	bx	lr
 80033b6:	bf00      	nop
 80033b8:	20000018 	.word	0x20000018
 80033bc:	2000017c 	.word	0x2000017c

080033c0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80033c0:	b480      	push	{r7}
 80033c2:	af00      	add	r7, sp, #0
  return uwTick;
 80033c4:	4b03      	ldr	r3, [pc, #12]	@ (80033d4 <HAL_GetTick+0x14>)
 80033c6:	681b      	ldr	r3, [r3, #0]
}
 80033c8:	4618      	mov	r0, r3
 80033ca:	46bd      	mov	sp, r7
 80033cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d0:	4770      	bx	lr
 80033d2:	bf00      	nop
 80033d4:	2000017c 	.word	0x2000017c

080033d8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80033d8:	b580      	push	{r7, lr}
 80033da:	b084      	sub	sp, #16
 80033dc:	af00      	add	r7, sp, #0
 80033de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80033e0:	f7ff ffee 	bl	80033c0 <HAL_GetTick>
 80033e4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033f0:	d005      	beq.n	80033fe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80033f2:	4b0a      	ldr	r3, [pc, #40]	@ (800341c <HAL_Delay+0x44>)
 80033f4:	781b      	ldrb	r3, [r3, #0]
 80033f6:	461a      	mov	r2, r3
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	4413      	add	r3, r2
 80033fc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80033fe:	bf00      	nop
 8003400:	f7ff ffde 	bl	80033c0 <HAL_GetTick>
 8003404:	4602      	mov	r2, r0
 8003406:	68bb      	ldr	r3, [r7, #8]
 8003408:	1ad3      	subs	r3, r2, r3
 800340a:	68fa      	ldr	r2, [r7, #12]
 800340c:	429a      	cmp	r2, r3
 800340e:	d8f7      	bhi.n	8003400 <HAL_Delay+0x28>
  {
  }
}
 8003410:	bf00      	nop
 8003412:	bf00      	nop
 8003414:	3710      	adds	r7, #16
 8003416:	46bd      	mov	sp, r7
 8003418:	bd80      	pop	{r7, pc}
 800341a:	bf00      	nop
 800341c:	20000018 	.word	0x20000018

08003420 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003420:	b480      	push	{r7}
 8003422:	b085      	sub	sp, #20
 8003424:	af00      	add	r7, sp, #0
 8003426:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	f003 0307 	and.w	r3, r3, #7
 800342e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003430:	4b0c      	ldr	r3, [pc, #48]	@ (8003464 <__NVIC_SetPriorityGrouping+0x44>)
 8003432:	68db      	ldr	r3, [r3, #12]
 8003434:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003436:	68ba      	ldr	r2, [r7, #8]
 8003438:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800343c:	4013      	ands	r3, r2
 800343e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003444:	68bb      	ldr	r3, [r7, #8]
 8003446:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003448:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800344c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003450:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003452:	4a04      	ldr	r2, [pc, #16]	@ (8003464 <__NVIC_SetPriorityGrouping+0x44>)
 8003454:	68bb      	ldr	r3, [r7, #8]
 8003456:	60d3      	str	r3, [r2, #12]
}
 8003458:	bf00      	nop
 800345a:	3714      	adds	r7, #20
 800345c:	46bd      	mov	sp, r7
 800345e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003462:	4770      	bx	lr
 8003464:	e000ed00 	.word	0xe000ed00

08003468 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003468:	b480      	push	{r7}
 800346a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800346c:	4b04      	ldr	r3, [pc, #16]	@ (8003480 <__NVIC_GetPriorityGrouping+0x18>)
 800346e:	68db      	ldr	r3, [r3, #12]
 8003470:	0a1b      	lsrs	r3, r3, #8
 8003472:	f003 0307 	and.w	r3, r3, #7
}
 8003476:	4618      	mov	r0, r3
 8003478:	46bd      	mov	sp, r7
 800347a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800347e:	4770      	bx	lr
 8003480:	e000ed00 	.word	0xe000ed00

08003484 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003484:	b480      	push	{r7}
 8003486:	b083      	sub	sp, #12
 8003488:	af00      	add	r7, sp, #0
 800348a:	4603      	mov	r3, r0
 800348c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800348e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003492:	2b00      	cmp	r3, #0
 8003494:	db0b      	blt.n	80034ae <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003496:	79fb      	ldrb	r3, [r7, #7]
 8003498:	f003 021f 	and.w	r2, r3, #31
 800349c:	4907      	ldr	r1, [pc, #28]	@ (80034bc <__NVIC_EnableIRQ+0x38>)
 800349e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034a2:	095b      	lsrs	r3, r3, #5
 80034a4:	2001      	movs	r0, #1
 80034a6:	fa00 f202 	lsl.w	r2, r0, r2
 80034aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80034ae:	bf00      	nop
 80034b0:	370c      	adds	r7, #12
 80034b2:	46bd      	mov	sp, r7
 80034b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b8:	4770      	bx	lr
 80034ba:	bf00      	nop
 80034bc:	e000e100 	.word	0xe000e100

080034c0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80034c0:	b480      	push	{r7}
 80034c2:	b083      	sub	sp, #12
 80034c4:	af00      	add	r7, sp, #0
 80034c6:	4603      	mov	r3, r0
 80034c8:	6039      	str	r1, [r7, #0]
 80034ca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80034cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	db0a      	blt.n	80034ea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80034d4:	683b      	ldr	r3, [r7, #0]
 80034d6:	b2da      	uxtb	r2, r3
 80034d8:	490c      	ldr	r1, [pc, #48]	@ (800350c <__NVIC_SetPriority+0x4c>)
 80034da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034de:	0112      	lsls	r2, r2, #4
 80034e0:	b2d2      	uxtb	r2, r2
 80034e2:	440b      	add	r3, r1
 80034e4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80034e8:	e00a      	b.n	8003500 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80034ea:	683b      	ldr	r3, [r7, #0]
 80034ec:	b2da      	uxtb	r2, r3
 80034ee:	4908      	ldr	r1, [pc, #32]	@ (8003510 <__NVIC_SetPriority+0x50>)
 80034f0:	79fb      	ldrb	r3, [r7, #7]
 80034f2:	f003 030f 	and.w	r3, r3, #15
 80034f6:	3b04      	subs	r3, #4
 80034f8:	0112      	lsls	r2, r2, #4
 80034fa:	b2d2      	uxtb	r2, r2
 80034fc:	440b      	add	r3, r1
 80034fe:	761a      	strb	r2, [r3, #24]
}
 8003500:	bf00      	nop
 8003502:	370c      	adds	r7, #12
 8003504:	46bd      	mov	sp, r7
 8003506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800350a:	4770      	bx	lr
 800350c:	e000e100 	.word	0xe000e100
 8003510:	e000ed00 	.word	0xe000ed00

08003514 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003514:	b480      	push	{r7}
 8003516:	b089      	sub	sp, #36	@ 0x24
 8003518:	af00      	add	r7, sp, #0
 800351a:	60f8      	str	r0, [r7, #12]
 800351c:	60b9      	str	r1, [r7, #8]
 800351e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	f003 0307 	and.w	r3, r3, #7
 8003526:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003528:	69fb      	ldr	r3, [r7, #28]
 800352a:	f1c3 0307 	rsb	r3, r3, #7
 800352e:	2b04      	cmp	r3, #4
 8003530:	bf28      	it	cs
 8003532:	2304      	movcs	r3, #4
 8003534:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003536:	69fb      	ldr	r3, [r7, #28]
 8003538:	3304      	adds	r3, #4
 800353a:	2b06      	cmp	r3, #6
 800353c:	d902      	bls.n	8003544 <NVIC_EncodePriority+0x30>
 800353e:	69fb      	ldr	r3, [r7, #28]
 8003540:	3b03      	subs	r3, #3
 8003542:	e000      	b.n	8003546 <NVIC_EncodePriority+0x32>
 8003544:	2300      	movs	r3, #0
 8003546:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003548:	f04f 32ff 	mov.w	r2, #4294967295
 800354c:	69bb      	ldr	r3, [r7, #24]
 800354e:	fa02 f303 	lsl.w	r3, r2, r3
 8003552:	43da      	mvns	r2, r3
 8003554:	68bb      	ldr	r3, [r7, #8]
 8003556:	401a      	ands	r2, r3
 8003558:	697b      	ldr	r3, [r7, #20]
 800355a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800355c:	f04f 31ff 	mov.w	r1, #4294967295
 8003560:	697b      	ldr	r3, [r7, #20]
 8003562:	fa01 f303 	lsl.w	r3, r1, r3
 8003566:	43d9      	mvns	r1, r3
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800356c:	4313      	orrs	r3, r2
         );
}
 800356e:	4618      	mov	r0, r3
 8003570:	3724      	adds	r7, #36	@ 0x24
 8003572:	46bd      	mov	sp, r7
 8003574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003578:	4770      	bx	lr
	...

0800357c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800357c:	b580      	push	{r7, lr}
 800357e:	b082      	sub	sp, #8
 8003580:	af00      	add	r7, sp, #0
 8003582:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	3b01      	subs	r3, #1
 8003588:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800358c:	d301      	bcc.n	8003592 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800358e:	2301      	movs	r3, #1
 8003590:	e00f      	b.n	80035b2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003592:	4a0a      	ldr	r2, [pc, #40]	@ (80035bc <SysTick_Config+0x40>)
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	3b01      	subs	r3, #1
 8003598:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800359a:	210f      	movs	r1, #15
 800359c:	f04f 30ff 	mov.w	r0, #4294967295
 80035a0:	f7ff ff8e 	bl	80034c0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80035a4:	4b05      	ldr	r3, [pc, #20]	@ (80035bc <SysTick_Config+0x40>)
 80035a6:	2200      	movs	r2, #0
 80035a8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80035aa:	4b04      	ldr	r3, [pc, #16]	@ (80035bc <SysTick_Config+0x40>)
 80035ac:	2207      	movs	r2, #7
 80035ae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80035b0:	2300      	movs	r3, #0
}
 80035b2:	4618      	mov	r0, r3
 80035b4:	3708      	adds	r7, #8
 80035b6:	46bd      	mov	sp, r7
 80035b8:	bd80      	pop	{r7, pc}
 80035ba:	bf00      	nop
 80035bc:	e000e010 	.word	0xe000e010

080035c0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80035c0:	b580      	push	{r7, lr}
 80035c2:	b082      	sub	sp, #8
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80035c8:	6878      	ldr	r0, [r7, #4]
 80035ca:	f7ff ff29 	bl	8003420 <__NVIC_SetPriorityGrouping>
}
 80035ce:	bf00      	nop
 80035d0:	3708      	adds	r7, #8
 80035d2:	46bd      	mov	sp, r7
 80035d4:	bd80      	pop	{r7, pc}

080035d6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80035d6:	b580      	push	{r7, lr}
 80035d8:	b086      	sub	sp, #24
 80035da:	af00      	add	r7, sp, #0
 80035dc:	4603      	mov	r3, r0
 80035de:	60b9      	str	r1, [r7, #8]
 80035e0:	607a      	str	r2, [r7, #4]
 80035e2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80035e4:	2300      	movs	r3, #0
 80035e6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80035e8:	f7ff ff3e 	bl	8003468 <__NVIC_GetPriorityGrouping>
 80035ec:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80035ee:	687a      	ldr	r2, [r7, #4]
 80035f0:	68b9      	ldr	r1, [r7, #8]
 80035f2:	6978      	ldr	r0, [r7, #20]
 80035f4:	f7ff ff8e 	bl	8003514 <NVIC_EncodePriority>
 80035f8:	4602      	mov	r2, r0
 80035fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80035fe:	4611      	mov	r1, r2
 8003600:	4618      	mov	r0, r3
 8003602:	f7ff ff5d 	bl	80034c0 <__NVIC_SetPriority>
}
 8003606:	bf00      	nop
 8003608:	3718      	adds	r7, #24
 800360a:	46bd      	mov	sp, r7
 800360c:	bd80      	pop	{r7, pc}

0800360e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800360e:	b580      	push	{r7, lr}
 8003610:	b082      	sub	sp, #8
 8003612:	af00      	add	r7, sp, #0
 8003614:	4603      	mov	r3, r0
 8003616:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003618:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800361c:	4618      	mov	r0, r3
 800361e:	f7ff ff31 	bl	8003484 <__NVIC_EnableIRQ>
}
 8003622:	bf00      	nop
 8003624:	3708      	adds	r7, #8
 8003626:	46bd      	mov	sp, r7
 8003628:	bd80      	pop	{r7, pc}

0800362a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800362a:	b580      	push	{r7, lr}
 800362c:	b082      	sub	sp, #8
 800362e:	af00      	add	r7, sp, #0
 8003630:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003632:	6878      	ldr	r0, [r7, #4]
 8003634:	f7ff ffa2 	bl	800357c <SysTick_Config>
 8003638:	4603      	mov	r3, r0
}
 800363a:	4618      	mov	r0, r3
 800363c:	3708      	adds	r7, #8
 800363e:	46bd      	mov	sp, r7
 8003640:	bd80      	pop	{r7, pc}
	...

08003644 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003644:	b580      	push	{r7, lr}
 8003646:	b086      	sub	sp, #24
 8003648:	af00      	add	r7, sp, #0
 800364a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800364c:	2300      	movs	r3, #0
 800364e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003650:	f7ff feb6 	bl	80033c0 <HAL_GetTick>
 8003654:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	2b00      	cmp	r3, #0
 800365a:	d101      	bne.n	8003660 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800365c:	2301      	movs	r3, #1
 800365e:	e099      	b.n	8003794 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	2202      	movs	r2, #2
 8003664:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	2200      	movs	r2, #0
 800366c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	681a      	ldr	r2, [r3, #0]
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	f022 0201 	bic.w	r2, r2, #1
 800367e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003680:	e00f      	b.n	80036a2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003682:	f7ff fe9d 	bl	80033c0 <HAL_GetTick>
 8003686:	4602      	mov	r2, r0
 8003688:	693b      	ldr	r3, [r7, #16]
 800368a:	1ad3      	subs	r3, r2, r3
 800368c:	2b05      	cmp	r3, #5
 800368e:	d908      	bls.n	80036a2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	2220      	movs	r2, #32
 8003694:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	2203      	movs	r2, #3
 800369a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800369e:	2303      	movs	r3, #3
 80036a0:	e078      	b.n	8003794 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	f003 0301 	and.w	r3, r3, #1
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d1e8      	bne.n	8003682 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80036b8:	697a      	ldr	r2, [r7, #20]
 80036ba:	4b38      	ldr	r3, [pc, #224]	@ (800379c <HAL_DMA_Init+0x158>)
 80036bc:	4013      	ands	r3, r2
 80036be:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	685a      	ldr	r2, [r3, #4]
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	689b      	ldr	r3, [r3, #8]
 80036c8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80036ce:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	691b      	ldr	r3, [r3, #16]
 80036d4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80036da:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	699b      	ldr	r3, [r3, #24]
 80036e0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80036e6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	6a1b      	ldr	r3, [r3, #32]
 80036ec:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80036ee:	697a      	ldr	r2, [r7, #20]
 80036f0:	4313      	orrs	r3, r2
 80036f2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036f8:	2b04      	cmp	r3, #4
 80036fa:	d107      	bne.n	800370c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003704:	4313      	orrs	r3, r2
 8003706:	697a      	ldr	r2, [r7, #20]
 8003708:	4313      	orrs	r3, r2
 800370a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	697a      	ldr	r2, [r7, #20]
 8003712:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	695b      	ldr	r3, [r3, #20]
 800371a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800371c:	697b      	ldr	r3, [r7, #20]
 800371e:	f023 0307 	bic.w	r3, r3, #7
 8003722:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003728:	697a      	ldr	r2, [r7, #20]
 800372a:	4313      	orrs	r3, r2
 800372c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003732:	2b04      	cmp	r3, #4
 8003734:	d117      	bne.n	8003766 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800373a:	697a      	ldr	r2, [r7, #20]
 800373c:	4313      	orrs	r3, r2
 800373e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003744:	2b00      	cmp	r3, #0
 8003746:	d00e      	beq.n	8003766 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003748:	6878      	ldr	r0, [r7, #4]
 800374a:	f000 fa6f 	bl	8003c2c <DMA_CheckFifoParam>
 800374e:	4603      	mov	r3, r0
 8003750:	2b00      	cmp	r3, #0
 8003752:	d008      	beq.n	8003766 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	2240      	movs	r2, #64	@ 0x40
 8003758:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	2201      	movs	r2, #1
 800375e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8003762:	2301      	movs	r3, #1
 8003764:	e016      	b.n	8003794 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	697a      	ldr	r2, [r7, #20]
 800376c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800376e:	6878      	ldr	r0, [r7, #4]
 8003770:	f000 fa26 	bl	8003bc0 <DMA_CalcBaseAndBitshift>
 8003774:	4603      	mov	r3, r0
 8003776:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800377c:	223f      	movs	r2, #63	@ 0x3f
 800377e:	409a      	lsls	r2, r3
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	2200      	movs	r2, #0
 8003788:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	2201      	movs	r2, #1
 800378e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8003792:	2300      	movs	r3, #0
}
 8003794:	4618      	mov	r0, r3
 8003796:	3718      	adds	r7, #24
 8003798:	46bd      	mov	sp, r7
 800379a:	bd80      	pop	{r7, pc}
 800379c:	f010803f 	.word	0xf010803f

080037a0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80037a0:	b580      	push	{r7, lr}
 80037a2:	b086      	sub	sp, #24
 80037a4:	af00      	add	r7, sp, #0
 80037a6:	60f8      	str	r0, [r7, #12]
 80037a8:	60b9      	str	r1, [r7, #8]
 80037aa:	607a      	str	r2, [r7, #4]
 80037ac:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80037ae:	2300      	movs	r3, #0
 80037b0:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037b6:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80037be:	2b01      	cmp	r3, #1
 80037c0:	d101      	bne.n	80037c6 <HAL_DMA_Start_IT+0x26>
 80037c2:	2302      	movs	r3, #2
 80037c4:	e040      	b.n	8003848 <HAL_DMA_Start_IT+0xa8>
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	2201      	movs	r2, #1
 80037ca:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80037d4:	b2db      	uxtb	r3, r3
 80037d6:	2b01      	cmp	r3, #1
 80037d8:	d12f      	bne.n	800383a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	2202      	movs	r2, #2
 80037de:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	2200      	movs	r2, #0
 80037e6:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80037e8:	683b      	ldr	r3, [r7, #0]
 80037ea:	687a      	ldr	r2, [r7, #4]
 80037ec:	68b9      	ldr	r1, [r7, #8]
 80037ee:	68f8      	ldr	r0, [r7, #12]
 80037f0:	f000 f9b8 	bl	8003b64 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037f8:	223f      	movs	r2, #63	@ 0x3f
 80037fa:	409a      	lsls	r2, r3
 80037fc:	693b      	ldr	r3, [r7, #16]
 80037fe:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	681a      	ldr	r2, [r3, #0]
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	f042 0216 	orr.w	r2, r2, #22
 800380e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003814:	2b00      	cmp	r3, #0
 8003816:	d007      	beq.n	8003828 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	681a      	ldr	r2, [r3, #0]
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	f042 0208 	orr.w	r2, r2, #8
 8003826:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	681a      	ldr	r2, [r3, #0]
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	f042 0201 	orr.w	r2, r2, #1
 8003836:	601a      	str	r2, [r3, #0]
 8003838:	e005      	b.n	8003846 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	2200      	movs	r2, #0
 800383e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003842:	2302      	movs	r3, #2
 8003844:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003846:	7dfb      	ldrb	r3, [r7, #23]
}
 8003848:	4618      	mov	r0, r3
 800384a:	3718      	adds	r7, #24
 800384c:	46bd      	mov	sp, r7
 800384e:	bd80      	pop	{r7, pc}

08003850 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003850:	b580      	push	{r7, lr}
 8003852:	b086      	sub	sp, #24
 8003854:	af00      	add	r7, sp, #0
 8003856:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003858:	2300      	movs	r3, #0
 800385a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800385c:	4b8e      	ldr	r3, [pc, #568]	@ (8003a98 <HAL_DMA_IRQHandler+0x248>)
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	4a8e      	ldr	r2, [pc, #568]	@ (8003a9c <HAL_DMA_IRQHandler+0x24c>)
 8003862:	fba2 2303 	umull	r2, r3, r2, r3
 8003866:	0a9b      	lsrs	r3, r3, #10
 8003868:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800386e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003870:	693b      	ldr	r3, [r7, #16]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800387a:	2208      	movs	r2, #8
 800387c:	409a      	lsls	r2, r3
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	4013      	ands	r3, r2
 8003882:	2b00      	cmp	r3, #0
 8003884:	d01a      	beq.n	80038bc <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	f003 0304 	and.w	r3, r3, #4
 8003890:	2b00      	cmp	r3, #0
 8003892:	d013      	beq.n	80038bc <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	681a      	ldr	r2, [r3, #0]
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	f022 0204 	bic.w	r2, r2, #4
 80038a2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038a8:	2208      	movs	r2, #8
 80038aa:	409a      	lsls	r2, r3
 80038ac:	693b      	ldr	r3, [r7, #16]
 80038ae:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80038b4:	f043 0201 	orr.w	r2, r3, #1
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038c0:	2201      	movs	r2, #1
 80038c2:	409a      	lsls	r2, r3
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	4013      	ands	r3, r2
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d012      	beq.n	80038f2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	695b      	ldr	r3, [r3, #20]
 80038d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d00b      	beq.n	80038f2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038de:	2201      	movs	r2, #1
 80038e0:	409a      	lsls	r2, r3
 80038e2:	693b      	ldr	r3, [r7, #16]
 80038e4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80038ea:	f043 0202 	orr.w	r2, r3, #2
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038f6:	2204      	movs	r2, #4
 80038f8:	409a      	lsls	r2, r3
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	4013      	ands	r3, r2
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d012      	beq.n	8003928 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	f003 0302 	and.w	r3, r3, #2
 800390c:	2b00      	cmp	r3, #0
 800390e:	d00b      	beq.n	8003928 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003914:	2204      	movs	r2, #4
 8003916:	409a      	lsls	r2, r3
 8003918:	693b      	ldr	r3, [r7, #16]
 800391a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003920:	f043 0204 	orr.w	r2, r3, #4
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800392c:	2210      	movs	r2, #16
 800392e:	409a      	lsls	r2, r3
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	4013      	ands	r3, r2
 8003934:	2b00      	cmp	r3, #0
 8003936:	d043      	beq.n	80039c0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	f003 0308 	and.w	r3, r3, #8
 8003942:	2b00      	cmp	r3, #0
 8003944:	d03c      	beq.n	80039c0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800394a:	2210      	movs	r2, #16
 800394c:	409a      	lsls	r2, r3
 800394e:	693b      	ldr	r3, [r7, #16]
 8003950:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800395c:	2b00      	cmp	r3, #0
 800395e:	d018      	beq.n	8003992 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800396a:	2b00      	cmp	r3, #0
 800396c:	d108      	bne.n	8003980 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003972:	2b00      	cmp	r3, #0
 8003974:	d024      	beq.n	80039c0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800397a:	6878      	ldr	r0, [r7, #4]
 800397c:	4798      	blx	r3
 800397e:	e01f      	b.n	80039c0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003984:	2b00      	cmp	r3, #0
 8003986:	d01b      	beq.n	80039c0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800398c:	6878      	ldr	r0, [r7, #4]
 800398e:	4798      	blx	r3
 8003990:	e016      	b.n	80039c0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800399c:	2b00      	cmp	r3, #0
 800399e:	d107      	bne.n	80039b0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	681a      	ldr	r2, [r3, #0]
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	f022 0208 	bic.w	r2, r2, #8
 80039ae:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d003      	beq.n	80039c0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039bc:	6878      	ldr	r0, [r7, #4]
 80039be:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039c4:	2220      	movs	r2, #32
 80039c6:	409a      	lsls	r2, r3
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	4013      	ands	r3, r2
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	f000 808f 	beq.w	8003af0 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	f003 0310 	and.w	r3, r3, #16
 80039dc:	2b00      	cmp	r3, #0
 80039de:	f000 8087 	beq.w	8003af0 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039e6:	2220      	movs	r2, #32
 80039e8:	409a      	lsls	r2, r3
 80039ea:	693b      	ldr	r3, [r7, #16]
 80039ec:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80039f4:	b2db      	uxtb	r3, r3
 80039f6:	2b05      	cmp	r3, #5
 80039f8:	d136      	bne.n	8003a68 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	681a      	ldr	r2, [r3, #0]
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	f022 0216 	bic.w	r2, r2, #22
 8003a08:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	695a      	ldr	r2, [r3, #20]
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003a18:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d103      	bne.n	8003a2a <HAL_DMA_IRQHandler+0x1da>
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d007      	beq.n	8003a3a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	681a      	ldr	r2, [r3, #0]
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	f022 0208 	bic.w	r2, r2, #8
 8003a38:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a3e:	223f      	movs	r2, #63	@ 0x3f
 8003a40:	409a      	lsls	r2, r3
 8003a42:	693b      	ldr	r3, [r7, #16]
 8003a44:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	2201      	movs	r2, #1
 8003a4a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	2200      	movs	r2, #0
 8003a52:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d07e      	beq.n	8003b5c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003a62:	6878      	ldr	r0, [r7, #4]
 8003a64:	4798      	blx	r3
        }
        return;
 8003a66:	e079      	b.n	8003b5c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d01d      	beq.n	8003ab2 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d10d      	bne.n	8003aa0 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d031      	beq.n	8003af0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a90:	6878      	ldr	r0, [r7, #4]
 8003a92:	4798      	blx	r3
 8003a94:	e02c      	b.n	8003af0 <HAL_DMA_IRQHandler+0x2a0>
 8003a96:	bf00      	nop
 8003a98:	20000010 	.word	0x20000010
 8003a9c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d023      	beq.n	8003af0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003aac:	6878      	ldr	r0, [r7, #4]
 8003aae:	4798      	blx	r3
 8003ab0:	e01e      	b.n	8003af0 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d10f      	bne.n	8003ae0 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	681a      	ldr	r2, [r3, #0]
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	f022 0210 	bic.w	r2, r2, #16
 8003ace:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	2201      	movs	r2, #1
 8003ad4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	2200      	movs	r2, #0
 8003adc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d003      	beq.n	8003af0 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003aec:	6878      	ldr	r0, [r7, #4]
 8003aee:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d032      	beq.n	8003b5e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003afc:	f003 0301 	and.w	r3, r3, #1
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d022      	beq.n	8003b4a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	2205      	movs	r2, #5
 8003b08:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	681a      	ldr	r2, [r3, #0]
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	f022 0201 	bic.w	r2, r2, #1
 8003b1a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003b1c:	68bb      	ldr	r3, [r7, #8]
 8003b1e:	3301      	adds	r3, #1
 8003b20:	60bb      	str	r3, [r7, #8]
 8003b22:	697a      	ldr	r2, [r7, #20]
 8003b24:	429a      	cmp	r2, r3
 8003b26:	d307      	bcc.n	8003b38 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	f003 0301 	and.w	r3, r3, #1
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d1f2      	bne.n	8003b1c <HAL_DMA_IRQHandler+0x2cc>
 8003b36:	e000      	b.n	8003b3a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003b38:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	2201      	movs	r2, #1
 8003b3e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	2200      	movs	r2, #0
 8003b46:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d005      	beq.n	8003b5e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b56:	6878      	ldr	r0, [r7, #4]
 8003b58:	4798      	blx	r3
 8003b5a:	e000      	b.n	8003b5e <HAL_DMA_IRQHandler+0x30e>
        return;
 8003b5c:	bf00      	nop
    }
  }
}
 8003b5e:	3718      	adds	r7, #24
 8003b60:	46bd      	mov	sp, r7
 8003b62:	bd80      	pop	{r7, pc}

08003b64 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003b64:	b480      	push	{r7}
 8003b66:	b085      	sub	sp, #20
 8003b68:	af00      	add	r7, sp, #0
 8003b6a:	60f8      	str	r0, [r7, #12]
 8003b6c:	60b9      	str	r1, [r7, #8]
 8003b6e:	607a      	str	r2, [r7, #4]
 8003b70:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	681a      	ldr	r2, [r3, #0]
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003b80:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	683a      	ldr	r2, [r7, #0]
 8003b88:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	689b      	ldr	r3, [r3, #8]
 8003b8e:	2b40      	cmp	r3, #64	@ 0x40
 8003b90:	d108      	bne.n	8003ba4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	687a      	ldr	r2, [r7, #4]
 8003b98:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	68ba      	ldr	r2, [r7, #8]
 8003ba0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003ba2:	e007      	b.n	8003bb4 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	68ba      	ldr	r2, [r7, #8]
 8003baa:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	687a      	ldr	r2, [r7, #4]
 8003bb2:	60da      	str	r2, [r3, #12]
}
 8003bb4:	bf00      	nop
 8003bb6:	3714      	adds	r7, #20
 8003bb8:	46bd      	mov	sp, r7
 8003bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bbe:	4770      	bx	lr

08003bc0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003bc0:	b480      	push	{r7}
 8003bc2:	b085      	sub	sp, #20
 8003bc4:	af00      	add	r7, sp, #0
 8003bc6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	b2db      	uxtb	r3, r3
 8003bce:	3b10      	subs	r3, #16
 8003bd0:	4a14      	ldr	r2, [pc, #80]	@ (8003c24 <DMA_CalcBaseAndBitshift+0x64>)
 8003bd2:	fba2 2303 	umull	r2, r3, r2, r3
 8003bd6:	091b      	lsrs	r3, r3, #4
 8003bd8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003bda:	4a13      	ldr	r2, [pc, #76]	@ (8003c28 <DMA_CalcBaseAndBitshift+0x68>)
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	4413      	add	r3, r2
 8003be0:	781b      	ldrb	r3, [r3, #0]
 8003be2:	461a      	mov	r2, r3
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	2b03      	cmp	r3, #3
 8003bec:	d909      	bls.n	8003c02 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003bf6:	f023 0303 	bic.w	r3, r3, #3
 8003bfa:	1d1a      	adds	r2, r3, #4
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	659a      	str	r2, [r3, #88]	@ 0x58
 8003c00:	e007      	b.n	8003c12 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003c0a:	f023 0303 	bic.w	r3, r3, #3
 8003c0e:	687a      	ldr	r2, [r7, #4]
 8003c10:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003c16:	4618      	mov	r0, r3
 8003c18:	3714      	adds	r7, #20
 8003c1a:	46bd      	mov	sp, r7
 8003c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c20:	4770      	bx	lr
 8003c22:	bf00      	nop
 8003c24:	aaaaaaab 	.word	0xaaaaaaab
 8003c28:	0800a1a0 	.word	0x0800a1a0

08003c2c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003c2c:	b480      	push	{r7}
 8003c2e:	b085      	sub	sp, #20
 8003c30:	af00      	add	r7, sp, #0
 8003c32:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003c34:	2300      	movs	r3, #0
 8003c36:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c3c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	699b      	ldr	r3, [r3, #24]
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d11f      	bne.n	8003c86 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003c46:	68bb      	ldr	r3, [r7, #8]
 8003c48:	2b03      	cmp	r3, #3
 8003c4a:	d856      	bhi.n	8003cfa <DMA_CheckFifoParam+0xce>
 8003c4c:	a201      	add	r2, pc, #4	@ (adr r2, 8003c54 <DMA_CheckFifoParam+0x28>)
 8003c4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c52:	bf00      	nop
 8003c54:	08003c65 	.word	0x08003c65
 8003c58:	08003c77 	.word	0x08003c77
 8003c5c:	08003c65 	.word	0x08003c65
 8003c60:	08003cfb 	.word	0x08003cfb
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c68:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d046      	beq.n	8003cfe <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003c70:	2301      	movs	r3, #1
 8003c72:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003c74:	e043      	b.n	8003cfe <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c7a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003c7e:	d140      	bne.n	8003d02 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003c80:	2301      	movs	r3, #1
 8003c82:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003c84:	e03d      	b.n	8003d02 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	699b      	ldr	r3, [r3, #24]
 8003c8a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003c8e:	d121      	bne.n	8003cd4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003c90:	68bb      	ldr	r3, [r7, #8]
 8003c92:	2b03      	cmp	r3, #3
 8003c94:	d837      	bhi.n	8003d06 <DMA_CheckFifoParam+0xda>
 8003c96:	a201      	add	r2, pc, #4	@ (adr r2, 8003c9c <DMA_CheckFifoParam+0x70>)
 8003c98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c9c:	08003cad 	.word	0x08003cad
 8003ca0:	08003cb3 	.word	0x08003cb3
 8003ca4:	08003cad 	.word	0x08003cad
 8003ca8:	08003cc5 	.word	0x08003cc5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003cac:	2301      	movs	r3, #1
 8003cae:	73fb      	strb	r3, [r7, #15]
      break;
 8003cb0:	e030      	b.n	8003d14 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cb6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d025      	beq.n	8003d0a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003cbe:	2301      	movs	r3, #1
 8003cc0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003cc2:	e022      	b.n	8003d0a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cc8:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003ccc:	d11f      	bne.n	8003d0e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003cce:	2301      	movs	r3, #1
 8003cd0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003cd2:	e01c      	b.n	8003d0e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003cd4:	68bb      	ldr	r3, [r7, #8]
 8003cd6:	2b02      	cmp	r3, #2
 8003cd8:	d903      	bls.n	8003ce2 <DMA_CheckFifoParam+0xb6>
 8003cda:	68bb      	ldr	r3, [r7, #8]
 8003cdc:	2b03      	cmp	r3, #3
 8003cde:	d003      	beq.n	8003ce8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003ce0:	e018      	b.n	8003d14 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003ce2:	2301      	movs	r3, #1
 8003ce4:	73fb      	strb	r3, [r7, #15]
      break;
 8003ce6:	e015      	b.n	8003d14 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cec:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d00e      	beq.n	8003d12 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003cf4:	2301      	movs	r3, #1
 8003cf6:	73fb      	strb	r3, [r7, #15]
      break;
 8003cf8:	e00b      	b.n	8003d12 <DMA_CheckFifoParam+0xe6>
      break;
 8003cfa:	bf00      	nop
 8003cfc:	e00a      	b.n	8003d14 <DMA_CheckFifoParam+0xe8>
      break;
 8003cfe:	bf00      	nop
 8003d00:	e008      	b.n	8003d14 <DMA_CheckFifoParam+0xe8>
      break;
 8003d02:	bf00      	nop
 8003d04:	e006      	b.n	8003d14 <DMA_CheckFifoParam+0xe8>
      break;
 8003d06:	bf00      	nop
 8003d08:	e004      	b.n	8003d14 <DMA_CheckFifoParam+0xe8>
      break;
 8003d0a:	bf00      	nop
 8003d0c:	e002      	b.n	8003d14 <DMA_CheckFifoParam+0xe8>
      break;   
 8003d0e:	bf00      	nop
 8003d10:	e000      	b.n	8003d14 <DMA_CheckFifoParam+0xe8>
      break;
 8003d12:	bf00      	nop
    }
  } 
  
  return status; 
 8003d14:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d16:	4618      	mov	r0, r3
 8003d18:	3714      	adds	r7, #20
 8003d1a:	46bd      	mov	sp, r7
 8003d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d20:	4770      	bx	lr
 8003d22:	bf00      	nop

08003d24 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003d24:	b480      	push	{r7}
 8003d26:	b089      	sub	sp, #36	@ 0x24
 8003d28:	af00      	add	r7, sp, #0
 8003d2a:	6078      	str	r0, [r7, #4]
 8003d2c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003d2e:	2300      	movs	r3, #0
 8003d30:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003d32:	2300      	movs	r3, #0
 8003d34:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003d36:	2300      	movs	r3, #0
 8003d38:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003d3a:	2300      	movs	r3, #0
 8003d3c:	61fb      	str	r3, [r7, #28]
 8003d3e:	e159      	b.n	8003ff4 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003d40:	2201      	movs	r2, #1
 8003d42:	69fb      	ldr	r3, [r7, #28]
 8003d44:	fa02 f303 	lsl.w	r3, r2, r3
 8003d48:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003d4a:	683b      	ldr	r3, [r7, #0]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	697a      	ldr	r2, [r7, #20]
 8003d50:	4013      	ands	r3, r2
 8003d52:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003d54:	693a      	ldr	r2, [r7, #16]
 8003d56:	697b      	ldr	r3, [r7, #20]
 8003d58:	429a      	cmp	r2, r3
 8003d5a:	f040 8148 	bne.w	8003fee <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003d5e:	683b      	ldr	r3, [r7, #0]
 8003d60:	685b      	ldr	r3, [r3, #4]
 8003d62:	f003 0303 	and.w	r3, r3, #3
 8003d66:	2b01      	cmp	r3, #1
 8003d68:	d005      	beq.n	8003d76 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003d6a:	683b      	ldr	r3, [r7, #0]
 8003d6c:	685b      	ldr	r3, [r3, #4]
 8003d6e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003d72:	2b02      	cmp	r3, #2
 8003d74:	d130      	bne.n	8003dd8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	689b      	ldr	r3, [r3, #8]
 8003d7a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003d7c:	69fb      	ldr	r3, [r7, #28]
 8003d7e:	005b      	lsls	r3, r3, #1
 8003d80:	2203      	movs	r2, #3
 8003d82:	fa02 f303 	lsl.w	r3, r2, r3
 8003d86:	43db      	mvns	r3, r3
 8003d88:	69ba      	ldr	r2, [r7, #24]
 8003d8a:	4013      	ands	r3, r2
 8003d8c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003d8e:	683b      	ldr	r3, [r7, #0]
 8003d90:	68da      	ldr	r2, [r3, #12]
 8003d92:	69fb      	ldr	r3, [r7, #28]
 8003d94:	005b      	lsls	r3, r3, #1
 8003d96:	fa02 f303 	lsl.w	r3, r2, r3
 8003d9a:	69ba      	ldr	r2, [r7, #24]
 8003d9c:	4313      	orrs	r3, r2
 8003d9e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	69ba      	ldr	r2, [r7, #24]
 8003da4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	685b      	ldr	r3, [r3, #4]
 8003daa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003dac:	2201      	movs	r2, #1
 8003dae:	69fb      	ldr	r3, [r7, #28]
 8003db0:	fa02 f303 	lsl.w	r3, r2, r3
 8003db4:	43db      	mvns	r3, r3
 8003db6:	69ba      	ldr	r2, [r7, #24]
 8003db8:	4013      	ands	r3, r2
 8003dba:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003dbc:	683b      	ldr	r3, [r7, #0]
 8003dbe:	685b      	ldr	r3, [r3, #4]
 8003dc0:	091b      	lsrs	r3, r3, #4
 8003dc2:	f003 0201 	and.w	r2, r3, #1
 8003dc6:	69fb      	ldr	r3, [r7, #28]
 8003dc8:	fa02 f303 	lsl.w	r3, r2, r3
 8003dcc:	69ba      	ldr	r2, [r7, #24]
 8003dce:	4313      	orrs	r3, r2
 8003dd0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	69ba      	ldr	r2, [r7, #24]
 8003dd6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003dd8:	683b      	ldr	r3, [r7, #0]
 8003dda:	685b      	ldr	r3, [r3, #4]
 8003ddc:	f003 0303 	and.w	r3, r3, #3
 8003de0:	2b03      	cmp	r3, #3
 8003de2:	d017      	beq.n	8003e14 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	68db      	ldr	r3, [r3, #12]
 8003de8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003dea:	69fb      	ldr	r3, [r7, #28]
 8003dec:	005b      	lsls	r3, r3, #1
 8003dee:	2203      	movs	r2, #3
 8003df0:	fa02 f303 	lsl.w	r3, r2, r3
 8003df4:	43db      	mvns	r3, r3
 8003df6:	69ba      	ldr	r2, [r7, #24]
 8003df8:	4013      	ands	r3, r2
 8003dfa:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003dfc:	683b      	ldr	r3, [r7, #0]
 8003dfe:	689a      	ldr	r2, [r3, #8]
 8003e00:	69fb      	ldr	r3, [r7, #28]
 8003e02:	005b      	lsls	r3, r3, #1
 8003e04:	fa02 f303 	lsl.w	r3, r2, r3
 8003e08:	69ba      	ldr	r2, [r7, #24]
 8003e0a:	4313      	orrs	r3, r2
 8003e0c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	69ba      	ldr	r2, [r7, #24]
 8003e12:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003e14:	683b      	ldr	r3, [r7, #0]
 8003e16:	685b      	ldr	r3, [r3, #4]
 8003e18:	f003 0303 	and.w	r3, r3, #3
 8003e1c:	2b02      	cmp	r3, #2
 8003e1e:	d123      	bne.n	8003e68 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003e20:	69fb      	ldr	r3, [r7, #28]
 8003e22:	08da      	lsrs	r2, r3, #3
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	3208      	adds	r2, #8
 8003e28:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003e2c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003e2e:	69fb      	ldr	r3, [r7, #28]
 8003e30:	f003 0307 	and.w	r3, r3, #7
 8003e34:	009b      	lsls	r3, r3, #2
 8003e36:	220f      	movs	r2, #15
 8003e38:	fa02 f303 	lsl.w	r3, r2, r3
 8003e3c:	43db      	mvns	r3, r3
 8003e3e:	69ba      	ldr	r2, [r7, #24]
 8003e40:	4013      	ands	r3, r2
 8003e42:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003e44:	683b      	ldr	r3, [r7, #0]
 8003e46:	691a      	ldr	r2, [r3, #16]
 8003e48:	69fb      	ldr	r3, [r7, #28]
 8003e4a:	f003 0307 	and.w	r3, r3, #7
 8003e4e:	009b      	lsls	r3, r3, #2
 8003e50:	fa02 f303 	lsl.w	r3, r2, r3
 8003e54:	69ba      	ldr	r2, [r7, #24]
 8003e56:	4313      	orrs	r3, r2
 8003e58:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003e5a:	69fb      	ldr	r3, [r7, #28]
 8003e5c:	08da      	lsrs	r2, r3, #3
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	3208      	adds	r2, #8
 8003e62:	69b9      	ldr	r1, [r7, #24]
 8003e64:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003e6e:	69fb      	ldr	r3, [r7, #28]
 8003e70:	005b      	lsls	r3, r3, #1
 8003e72:	2203      	movs	r2, #3
 8003e74:	fa02 f303 	lsl.w	r3, r2, r3
 8003e78:	43db      	mvns	r3, r3
 8003e7a:	69ba      	ldr	r2, [r7, #24]
 8003e7c:	4013      	ands	r3, r2
 8003e7e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003e80:	683b      	ldr	r3, [r7, #0]
 8003e82:	685b      	ldr	r3, [r3, #4]
 8003e84:	f003 0203 	and.w	r2, r3, #3
 8003e88:	69fb      	ldr	r3, [r7, #28]
 8003e8a:	005b      	lsls	r3, r3, #1
 8003e8c:	fa02 f303 	lsl.w	r3, r2, r3
 8003e90:	69ba      	ldr	r2, [r7, #24]
 8003e92:	4313      	orrs	r3, r2
 8003e94:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	69ba      	ldr	r2, [r7, #24]
 8003e9a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003e9c:	683b      	ldr	r3, [r7, #0]
 8003e9e:	685b      	ldr	r3, [r3, #4]
 8003ea0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	f000 80a2 	beq.w	8003fee <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003eaa:	2300      	movs	r3, #0
 8003eac:	60fb      	str	r3, [r7, #12]
 8003eae:	4b57      	ldr	r3, [pc, #348]	@ (800400c <HAL_GPIO_Init+0x2e8>)
 8003eb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003eb2:	4a56      	ldr	r2, [pc, #344]	@ (800400c <HAL_GPIO_Init+0x2e8>)
 8003eb4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003eb8:	6453      	str	r3, [r2, #68]	@ 0x44
 8003eba:	4b54      	ldr	r3, [pc, #336]	@ (800400c <HAL_GPIO_Init+0x2e8>)
 8003ebc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ebe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003ec2:	60fb      	str	r3, [r7, #12]
 8003ec4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003ec6:	4a52      	ldr	r2, [pc, #328]	@ (8004010 <HAL_GPIO_Init+0x2ec>)
 8003ec8:	69fb      	ldr	r3, [r7, #28]
 8003eca:	089b      	lsrs	r3, r3, #2
 8003ecc:	3302      	adds	r3, #2
 8003ece:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003ed2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003ed4:	69fb      	ldr	r3, [r7, #28]
 8003ed6:	f003 0303 	and.w	r3, r3, #3
 8003eda:	009b      	lsls	r3, r3, #2
 8003edc:	220f      	movs	r2, #15
 8003ede:	fa02 f303 	lsl.w	r3, r2, r3
 8003ee2:	43db      	mvns	r3, r3
 8003ee4:	69ba      	ldr	r2, [r7, #24]
 8003ee6:	4013      	ands	r3, r2
 8003ee8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	4a49      	ldr	r2, [pc, #292]	@ (8004014 <HAL_GPIO_Init+0x2f0>)
 8003eee:	4293      	cmp	r3, r2
 8003ef0:	d019      	beq.n	8003f26 <HAL_GPIO_Init+0x202>
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	4a48      	ldr	r2, [pc, #288]	@ (8004018 <HAL_GPIO_Init+0x2f4>)
 8003ef6:	4293      	cmp	r3, r2
 8003ef8:	d013      	beq.n	8003f22 <HAL_GPIO_Init+0x1fe>
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	4a47      	ldr	r2, [pc, #284]	@ (800401c <HAL_GPIO_Init+0x2f8>)
 8003efe:	4293      	cmp	r3, r2
 8003f00:	d00d      	beq.n	8003f1e <HAL_GPIO_Init+0x1fa>
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	4a46      	ldr	r2, [pc, #280]	@ (8004020 <HAL_GPIO_Init+0x2fc>)
 8003f06:	4293      	cmp	r3, r2
 8003f08:	d007      	beq.n	8003f1a <HAL_GPIO_Init+0x1f6>
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	4a45      	ldr	r2, [pc, #276]	@ (8004024 <HAL_GPIO_Init+0x300>)
 8003f0e:	4293      	cmp	r3, r2
 8003f10:	d101      	bne.n	8003f16 <HAL_GPIO_Init+0x1f2>
 8003f12:	2304      	movs	r3, #4
 8003f14:	e008      	b.n	8003f28 <HAL_GPIO_Init+0x204>
 8003f16:	2307      	movs	r3, #7
 8003f18:	e006      	b.n	8003f28 <HAL_GPIO_Init+0x204>
 8003f1a:	2303      	movs	r3, #3
 8003f1c:	e004      	b.n	8003f28 <HAL_GPIO_Init+0x204>
 8003f1e:	2302      	movs	r3, #2
 8003f20:	e002      	b.n	8003f28 <HAL_GPIO_Init+0x204>
 8003f22:	2301      	movs	r3, #1
 8003f24:	e000      	b.n	8003f28 <HAL_GPIO_Init+0x204>
 8003f26:	2300      	movs	r3, #0
 8003f28:	69fa      	ldr	r2, [r7, #28]
 8003f2a:	f002 0203 	and.w	r2, r2, #3
 8003f2e:	0092      	lsls	r2, r2, #2
 8003f30:	4093      	lsls	r3, r2
 8003f32:	69ba      	ldr	r2, [r7, #24]
 8003f34:	4313      	orrs	r3, r2
 8003f36:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003f38:	4935      	ldr	r1, [pc, #212]	@ (8004010 <HAL_GPIO_Init+0x2ec>)
 8003f3a:	69fb      	ldr	r3, [r7, #28]
 8003f3c:	089b      	lsrs	r3, r3, #2
 8003f3e:	3302      	adds	r3, #2
 8003f40:	69ba      	ldr	r2, [r7, #24]
 8003f42:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003f46:	4b38      	ldr	r3, [pc, #224]	@ (8004028 <HAL_GPIO_Init+0x304>)
 8003f48:	689b      	ldr	r3, [r3, #8]
 8003f4a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003f4c:	693b      	ldr	r3, [r7, #16]
 8003f4e:	43db      	mvns	r3, r3
 8003f50:	69ba      	ldr	r2, [r7, #24]
 8003f52:	4013      	ands	r3, r2
 8003f54:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003f56:	683b      	ldr	r3, [r7, #0]
 8003f58:	685b      	ldr	r3, [r3, #4]
 8003f5a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d003      	beq.n	8003f6a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003f62:	69ba      	ldr	r2, [r7, #24]
 8003f64:	693b      	ldr	r3, [r7, #16]
 8003f66:	4313      	orrs	r3, r2
 8003f68:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003f6a:	4a2f      	ldr	r2, [pc, #188]	@ (8004028 <HAL_GPIO_Init+0x304>)
 8003f6c:	69bb      	ldr	r3, [r7, #24]
 8003f6e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003f70:	4b2d      	ldr	r3, [pc, #180]	@ (8004028 <HAL_GPIO_Init+0x304>)
 8003f72:	68db      	ldr	r3, [r3, #12]
 8003f74:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003f76:	693b      	ldr	r3, [r7, #16]
 8003f78:	43db      	mvns	r3, r3
 8003f7a:	69ba      	ldr	r2, [r7, #24]
 8003f7c:	4013      	ands	r3, r2
 8003f7e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003f80:	683b      	ldr	r3, [r7, #0]
 8003f82:	685b      	ldr	r3, [r3, #4]
 8003f84:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d003      	beq.n	8003f94 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003f8c:	69ba      	ldr	r2, [r7, #24]
 8003f8e:	693b      	ldr	r3, [r7, #16]
 8003f90:	4313      	orrs	r3, r2
 8003f92:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003f94:	4a24      	ldr	r2, [pc, #144]	@ (8004028 <HAL_GPIO_Init+0x304>)
 8003f96:	69bb      	ldr	r3, [r7, #24]
 8003f98:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003f9a:	4b23      	ldr	r3, [pc, #140]	@ (8004028 <HAL_GPIO_Init+0x304>)
 8003f9c:	685b      	ldr	r3, [r3, #4]
 8003f9e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003fa0:	693b      	ldr	r3, [r7, #16]
 8003fa2:	43db      	mvns	r3, r3
 8003fa4:	69ba      	ldr	r2, [r7, #24]
 8003fa6:	4013      	ands	r3, r2
 8003fa8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003faa:	683b      	ldr	r3, [r7, #0]
 8003fac:	685b      	ldr	r3, [r3, #4]
 8003fae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d003      	beq.n	8003fbe <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003fb6:	69ba      	ldr	r2, [r7, #24]
 8003fb8:	693b      	ldr	r3, [r7, #16]
 8003fba:	4313      	orrs	r3, r2
 8003fbc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003fbe:	4a1a      	ldr	r2, [pc, #104]	@ (8004028 <HAL_GPIO_Init+0x304>)
 8003fc0:	69bb      	ldr	r3, [r7, #24]
 8003fc2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003fc4:	4b18      	ldr	r3, [pc, #96]	@ (8004028 <HAL_GPIO_Init+0x304>)
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003fca:	693b      	ldr	r3, [r7, #16]
 8003fcc:	43db      	mvns	r3, r3
 8003fce:	69ba      	ldr	r2, [r7, #24]
 8003fd0:	4013      	ands	r3, r2
 8003fd2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003fd4:	683b      	ldr	r3, [r7, #0]
 8003fd6:	685b      	ldr	r3, [r3, #4]
 8003fd8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d003      	beq.n	8003fe8 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003fe0:	69ba      	ldr	r2, [r7, #24]
 8003fe2:	693b      	ldr	r3, [r7, #16]
 8003fe4:	4313      	orrs	r3, r2
 8003fe6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003fe8:	4a0f      	ldr	r2, [pc, #60]	@ (8004028 <HAL_GPIO_Init+0x304>)
 8003fea:	69bb      	ldr	r3, [r7, #24]
 8003fec:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003fee:	69fb      	ldr	r3, [r7, #28]
 8003ff0:	3301      	adds	r3, #1
 8003ff2:	61fb      	str	r3, [r7, #28]
 8003ff4:	69fb      	ldr	r3, [r7, #28]
 8003ff6:	2b0f      	cmp	r3, #15
 8003ff8:	f67f aea2 	bls.w	8003d40 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003ffc:	bf00      	nop
 8003ffe:	bf00      	nop
 8004000:	3724      	adds	r7, #36	@ 0x24
 8004002:	46bd      	mov	sp, r7
 8004004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004008:	4770      	bx	lr
 800400a:	bf00      	nop
 800400c:	40023800 	.word	0x40023800
 8004010:	40013800 	.word	0x40013800
 8004014:	40020000 	.word	0x40020000
 8004018:	40020400 	.word	0x40020400
 800401c:	40020800 	.word	0x40020800
 8004020:	40020c00 	.word	0x40020c00
 8004024:	40021000 	.word	0x40021000
 8004028:	40013c00 	.word	0x40013c00

0800402c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800402c:	b480      	push	{r7}
 800402e:	b083      	sub	sp, #12
 8004030:	af00      	add	r7, sp, #0
 8004032:	6078      	str	r0, [r7, #4]
 8004034:	460b      	mov	r3, r1
 8004036:	807b      	strh	r3, [r7, #2]
 8004038:	4613      	mov	r3, r2
 800403a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800403c:	787b      	ldrb	r3, [r7, #1]
 800403e:	2b00      	cmp	r3, #0
 8004040:	d003      	beq.n	800404a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004042:	887a      	ldrh	r2, [r7, #2]
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004048:	e003      	b.n	8004052 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800404a:	887b      	ldrh	r3, [r7, #2]
 800404c:	041a      	lsls	r2, r3, #16
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	619a      	str	r2, [r3, #24]
}
 8004052:	bf00      	nop
 8004054:	370c      	adds	r7, #12
 8004056:	46bd      	mov	sp, r7
 8004058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800405c:	4770      	bx	lr
	...

08004060 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004060:	b580      	push	{r7, lr}
 8004062:	b086      	sub	sp, #24
 8004064:	af00      	add	r7, sp, #0
 8004066:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	2b00      	cmp	r3, #0
 800406c:	d101      	bne.n	8004072 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800406e:	2301      	movs	r3, #1
 8004070:	e267      	b.n	8004542 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	f003 0301 	and.w	r3, r3, #1
 800407a:	2b00      	cmp	r3, #0
 800407c:	d075      	beq.n	800416a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800407e:	4b88      	ldr	r3, [pc, #544]	@ (80042a0 <HAL_RCC_OscConfig+0x240>)
 8004080:	689b      	ldr	r3, [r3, #8]
 8004082:	f003 030c 	and.w	r3, r3, #12
 8004086:	2b04      	cmp	r3, #4
 8004088:	d00c      	beq.n	80040a4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800408a:	4b85      	ldr	r3, [pc, #532]	@ (80042a0 <HAL_RCC_OscConfig+0x240>)
 800408c:	689b      	ldr	r3, [r3, #8]
 800408e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004092:	2b08      	cmp	r3, #8
 8004094:	d112      	bne.n	80040bc <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004096:	4b82      	ldr	r3, [pc, #520]	@ (80042a0 <HAL_RCC_OscConfig+0x240>)
 8004098:	685b      	ldr	r3, [r3, #4]
 800409a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800409e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80040a2:	d10b      	bne.n	80040bc <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80040a4:	4b7e      	ldr	r3, [pc, #504]	@ (80042a0 <HAL_RCC_OscConfig+0x240>)
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d05b      	beq.n	8004168 <HAL_RCC_OscConfig+0x108>
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	685b      	ldr	r3, [r3, #4]
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d157      	bne.n	8004168 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80040b8:	2301      	movs	r3, #1
 80040ba:	e242      	b.n	8004542 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	685b      	ldr	r3, [r3, #4]
 80040c0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80040c4:	d106      	bne.n	80040d4 <HAL_RCC_OscConfig+0x74>
 80040c6:	4b76      	ldr	r3, [pc, #472]	@ (80042a0 <HAL_RCC_OscConfig+0x240>)
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	4a75      	ldr	r2, [pc, #468]	@ (80042a0 <HAL_RCC_OscConfig+0x240>)
 80040cc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80040d0:	6013      	str	r3, [r2, #0]
 80040d2:	e01d      	b.n	8004110 <HAL_RCC_OscConfig+0xb0>
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	685b      	ldr	r3, [r3, #4]
 80040d8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80040dc:	d10c      	bne.n	80040f8 <HAL_RCC_OscConfig+0x98>
 80040de:	4b70      	ldr	r3, [pc, #448]	@ (80042a0 <HAL_RCC_OscConfig+0x240>)
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	4a6f      	ldr	r2, [pc, #444]	@ (80042a0 <HAL_RCC_OscConfig+0x240>)
 80040e4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80040e8:	6013      	str	r3, [r2, #0]
 80040ea:	4b6d      	ldr	r3, [pc, #436]	@ (80042a0 <HAL_RCC_OscConfig+0x240>)
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	4a6c      	ldr	r2, [pc, #432]	@ (80042a0 <HAL_RCC_OscConfig+0x240>)
 80040f0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80040f4:	6013      	str	r3, [r2, #0]
 80040f6:	e00b      	b.n	8004110 <HAL_RCC_OscConfig+0xb0>
 80040f8:	4b69      	ldr	r3, [pc, #420]	@ (80042a0 <HAL_RCC_OscConfig+0x240>)
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	4a68      	ldr	r2, [pc, #416]	@ (80042a0 <HAL_RCC_OscConfig+0x240>)
 80040fe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004102:	6013      	str	r3, [r2, #0]
 8004104:	4b66      	ldr	r3, [pc, #408]	@ (80042a0 <HAL_RCC_OscConfig+0x240>)
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	4a65      	ldr	r2, [pc, #404]	@ (80042a0 <HAL_RCC_OscConfig+0x240>)
 800410a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800410e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	685b      	ldr	r3, [r3, #4]
 8004114:	2b00      	cmp	r3, #0
 8004116:	d013      	beq.n	8004140 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004118:	f7ff f952 	bl	80033c0 <HAL_GetTick>
 800411c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800411e:	e008      	b.n	8004132 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004120:	f7ff f94e 	bl	80033c0 <HAL_GetTick>
 8004124:	4602      	mov	r2, r0
 8004126:	693b      	ldr	r3, [r7, #16]
 8004128:	1ad3      	subs	r3, r2, r3
 800412a:	2b64      	cmp	r3, #100	@ 0x64
 800412c:	d901      	bls.n	8004132 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800412e:	2303      	movs	r3, #3
 8004130:	e207      	b.n	8004542 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004132:	4b5b      	ldr	r3, [pc, #364]	@ (80042a0 <HAL_RCC_OscConfig+0x240>)
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800413a:	2b00      	cmp	r3, #0
 800413c:	d0f0      	beq.n	8004120 <HAL_RCC_OscConfig+0xc0>
 800413e:	e014      	b.n	800416a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004140:	f7ff f93e 	bl	80033c0 <HAL_GetTick>
 8004144:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004146:	e008      	b.n	800415a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004148:	f7ff f93a 	bl	80033c0 <HAL_GetTick>
 800414c:	4602      	mov	r2, r0
 800414e:	693b      	ldr	r3, [r7, #16]
 8004150:	1ad3      	subs	r3, r2, r3
 8004152:	2b64      	cmp	r3, #100	@ 0x64
 8004154:	d901      	bls.n	800415a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004156:	2303      	movs	r3, #3
 8004158:	e1f3      	b.n	8004542 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800415a:	4b51      	ldr	r3, [pc, #324]	@ (80042a0 <HAL_RCC_OscConfig+0x240>)
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004162:	2b00      	cmp	r3, #0
 8004164:	d1f0      	bne.n	8004148 <HAL_RCC_OscConfig+0xe8>
 8004166:	e000      	b.n	800416a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004168:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	f003 0302 	and.w	r3, r3, #2
 8004172:	2b00      	cmp	r3, #0
 8004174:	d063      	beq.n	800423e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004176:	4b4a      	ldr	r3, [pc, #296]	@ (80042a0 <HAL_RCC_OscConfig+0x240>)
 8004178:	689b      	ldr	r3, [r3, #8]
 800417a:	f003 030c 	and.w	r3, r3, #12
 800417e:	2b00      	cmp	r3, #0
 8004180:	d00b      	beq.n	800419a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004182:	4b47      	ldr	r3, [pc, #284]	@ (80042a0 <HAL_RCC_OscConfig+0x240>)
 8004184:	689b      	ldr	r3, [r3, #8]
 8004186:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800418a:	2b08      	cmp	r3, #8
 800418c:	d11c      	bne.n	80041c8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800418e:	4b44      	ldr	r3, [pc, #272]	@ (80042a0 <HAL_RCC_OscConfig+0x240>)
 8004190:	685b      	ldr	r3, [r3, #4]
 8004192:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004196:	2b00      	cmp	r3, #0
 8004198:	d116      	bne.n	80041c8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800419a:	4b41      	ldr	r3, [pc, #260]	@ (80042a0 <HAL_RCC_OscConfig+0x240>)
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	f003 0302 	and.w	r3, r3, #2
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d005      	beq.n	80041b2 <HAL_RCC_OscConfig+0x152>
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	68db      	ldr	r3, [r3, #12]
 80041aa:	2b01      	cmp	r3, #1
 80041ac:	d001      	beq.n	80041b2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80041ae:	2301      	movs	r3, #1
 80041b0:	e1c7      	b.n	8004542 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80041b2:	4b3b      	ldr	r3, [pc, #236]	@ (80042a0 <HAL_RCC_OscConfig+0x240>)
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	691b      	ldr	r3, [r3, #16]
 80041be:	00db      	lsls	r3, r3, #3
 80041c0:	4937      	ldr	r1, [pc, #220]	@ (80042a0 <HAL_RCC_OscConfig+0x240>)
 80041c2:	4313      	orrs	r3, r2
 80041c4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80041c6:	e03a      	b.n	800423e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	68db      	ldr	r3, [r3, #12]
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d020      	beq.n	8004212 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80041d0:	4b34      	ldr	r3, [pc, #208]	@ (80042a4 <HAL_RCC_OscConfig+0x244>)
 80041d2:	2201      	movs	r2, #1
 80041d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041d6:	f7ff f8f3 	bl	80033c0 <HAL_GetTick>
 80041da:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80041dc:	e008      	b.n	80041f0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80041de:	f7ff f8ef 	bl	80033c0 <HAL_GetTick>
 80041e2:	4602      	mov	r2, r0
 80041e4:	693b      	ldr	r3, [r7, #16]
 80041e6:	1ad3      	subs	r3, r2, r3
 80041e8:	2b02      	cmp	r3, #2
 80041ea:	d901      	bls.n	80041f0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80041ec:	2303      	movs	r3, #3
 80041ee:	e1a8      	b.n	8004542 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80041f0:	4b2b      	ldr	r3, [pc, #172]	@ (80042a0 <HAL_RCC_OscConfig+0x240>)
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	f003 0302 	and.w	r3, r3, #2
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d0f0      	beq.n	80041de <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80041fc:	4b28      	ldr	r3, [pc, #160]	@ (80042a0 <HAL_RCC_OscConfig+0x240>)
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	691b      	ldr	r3, [r3, #16]
 8004208:	00db      	lsls	r3, r3, #3
 800420a:	4925      	ldr	r1, [pc, #148]	@ (80042a0 <HAL_RCC_OscConfig+0x240>)
 800420c:	4313      	orrs	r3, r2
 800420e:	600b      	str	r3, [r1, #0]
 8004210:	e015      	b.n	800423e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004212:	4b24      	ldr	r3, [pc, #144]	@ (80042a4 <HAL_RCC_OscConfig+0x244>)
 8004214:	2200      	movs	r2, #0
 8004216:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004218:	f7ff f8d2 	bl	80033c0 <HAL_GetTick>
 800421c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800421e:	e008      	b.n	8004232 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004220:	f7ff f8ce 	bl	80033c0 <HAL_GetTick>
 8004224:	4602      	mov	r2, r0
 8004226:	693b      	ldr	r3, [r7, #16]
 8004228:	1ad3      	subs	r3, r2, r3
 800422a:	2b02      	cmp	r3, #2
 800422c:	d901      	bls.n	8004232 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800422e:	2303      	movs	r3, #3
 8004230:	e187      	b.n	8004542 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004232:	4b1b      	ldr	r3, [pc, #108]	@ (80042a0 <HAL_RCC_OscConfig+0x240>)
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	f003 0302 	and.w	r3, r3, #2
 800423a:	2b00      	cmp	r3, #0
 800423c:	d1f0      	bne.n	8004220 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	f003 0308 	and.w	r3, r3, #8
 8004246:	2b00      	cmp	r3, #0
 8004248:	d036      	beq.n	80042b8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	695b      	ldr	r3, [r3, #20]
 800424e:	2b00      	cmp	r3, #0
 8004250:	d016      	beq.n	8004280 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004252:	4b15      	ldr	r3, [pc, #84]	@ (80042a8 <HAL_RCC_OscConfig+0x248>)
 8004254:	2201      	movs	r2, #1
 8004256:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004258:	f7ff f8b2 	bl	80033c0 <HAL_GetTick>
 800425c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800425e:	e008      	b.n	8004272 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004260:	f7ff f8ae 	bl	80033c0 <HAL_GetTick>
 8004264:	4602      	mov	r2, r0
 8004266:	693b      	ldr	r3, [r7, #16]
 8004268:	1ad3      	subs	r3, r2, r3
 800426a:	2b02      	cmp	r3, #2
 800426c:	d901      	bls.n	8004272 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800426e:	2303      	movs	r3, #3
 8004270:	e167      	b.n	8004542 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004272:	4b0b      	ldr	r3, [pc, #44]	@ (80042a0 <HAL_RCC_OscConfig+0x240>)
 8004274:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004276:	f003 0302 	and.w	r3, r3, #2
 800427a:	2b00      	cmp	r3, #0
 800427c:	d0f0      	beq.n	8004260 <HAL_RCC_OscConfig+0x200>
 800427e:	e01b      	b.n	80042b8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004280:	4b09      	ldr	r3, [pc, #36]	@ (80042a8 <HAL_RCC_OscConfig+0x248>)
 8004282:	2200      	movs	r2, #0
 8004284:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004286:	f7ff f89b 	bl	80033c0 <HAL_GetTick>
 800428a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800428c:	e00e      	b.n	80042ac <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800428e:	f7ff f897 	bl	80033c0 <HAL_GetTick>
 8004292:	4602      	mov	r2, r0
 8004294:	693b      	ldr	r3, [r7, #16]
 8004296:	1ad3      	subs	r3, r2, r3
 8004298:	2b02      	cmp	r3, #2
 800429a:	d907      	bls.n	80042ac <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800429c:	2303      	movs	r3, #3
 800429e:	e150      	b.n	8004542 <HAL_RCC_OscConfig+0x4e2>
 80042a0:	40023800 	.word	0x40023800
 80042a4:	42470000 	.word	0x42470000
 80042a8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80042ac:	4b88      	ldr	r3, [pc, #544]	@ (80044d0 <HAL_RCC_OscConfig+0x470>)
 80042ae:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80042b0:	f003 0302 	and.w	r3, r3, #2
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d1ea      	bne.n	800428e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	f003 0304 	and.w	r3, r3, #4
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	f000 8097 	beq.w	80043f4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80042c6:	2300      	movs	r3, #0
 80042c8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80042ca:	4b81      	ldr	r3, [pc, #516]	@ (80044d0 <HAL_RCC_OscConfig+0x470>)
 80042cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d10f      	bne.n	80042f6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80042d6:	2300      	movs	r3, #0
 80042d8:	60bb      	str	r3, [r7, #8]
 80042da:	4b7d      	ldr	r3, [pc, #500]	@ (80044d0 <HAL_RCC_OscConfig+0x470>)
 80042dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042de:	4a7c      	ldr	r2, [pc, #496]	@ (80044d0 <HAL_RCC_OscConfig+0x470>)
 80042e0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80042e4:	6413      	str	r3, [r2, #64]	@ 0x40
 80042e6:	4b7a      	ldr	r3, [pc, #488]	@ (80044d0 <HAL_RCC_OscConfig+0x470>)
 80042e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80042ee:	60bb      	str	r3, [r7, #8]
 80042f0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80042f2:	2301      	movs	r3, #1
 80042f4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042f6:	4b77      	ldr	r3, [pc, #476]	@ (80044d4 <HAL_RCC_OscConfig+0x474>)
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d118      	bne.n	8004334 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004302:	4b74      	ldr	r3, [pc, #464]	@ (80044d4 <HAL_RCC_OscConfig+0x474>)
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	4a73      	ldr	r2, [pc, #460]	@ (80044d4 <HAL_RCC_OscConfig+0x474>)
 8004308:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800430c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800430e:	f7ff f857 	bl	80033c0 <HAL_GetTick>
 8004312:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004314:	e008      	b.n	8004328 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004316:	f7ff f853 	bl	80033c0 <HAL_GetTick>
 800431a:	4602      	mov	r2, r0
 800431c:	693b      	ldr	r3, [r7, #16]
 800431e:	1ad3      	subs	r3, r2, r3
 8004320:	2b02      	cmp	r3, #2
 8004322:	d901      	bls.n	8004328 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004324:	2303      	movs	r3, #3
 8004326:	e10c      	b.n	8004542 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004328:	4b6a      	ldr	r3, [pc, #424]	@ (80044d4 <HAL_RCC_OscConfig+0x474>)
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004330:	2b00      	cmp	r3, #0
 8004332:	d0f0      	beq.n	8004316 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	689b      	ldr	r3, [r3, #8]
 8004338:	2b01      	cmp	r3, #1
 800433a:	d106      	bne.n	800434a <HAL_RCC_OscConfig+0x2ea>
 800433c:	4b64      	ldr	r3, [pc, #400]	@ (80044d0 <HAL_RCC_OscConfig+0x470>)
 800433e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004340:	4a63      	ldr	r2, [pc, #396]	@ (80044d0 <HAL_RCC_OscConfig+0x470>)
 8004342:	f043 0301 	orr.w	r3, r3, #1
 8004346:	6713      	str	r3, [r2, #112]	@ 0x70
 8004348:	e01c      	b.n	8004384 <HAL_RCC_OscConfig+0x324>
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	689b      	ldr	r3, [r3, #8]
 800434e:	2b05      	cmp	r3, #5
 8004350:	d10c      	bne.n	800436c <HAL_RCC_OscConfig+0x30c>
 8004352:	4b5f      	ldr	r3, [pc, #380]	@ (80044d0 <HAL_RCC_OscConfig+0x470>)
 8004354:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004356:	4a5e      	ldr	r2, [pc, #376]	@ (80044d0 <HAL_RCC_OscConfig+0x470>)
 8004358:	f043 0304 	orr.w	r3, r3, #4
 800435c:	6713      	str	r3, [r2, #112]	@ 0x70
 800435e:	4b5c      	ldr	r3, [pc, #368]	@ (80044d0 <HAL_RCC_OscConfig+0x470>)
 8004360:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004362:	4a5b      	ldr	r2, [pc, #364]	@ (80044d0 <HAL_RCC_OscConfig+0x470>)
 8004364:	f043 0301 	orr.w	r3, r3, #1
 8004368:	6713      	str	r3, [r2, #112]	@ 0x70
 800436a:	e00b      	b.n	8004384 <HAL_RCC_OscConfig+0x324>
 800436c:	4b58      	ldr	r3, [pc, #352]	@ (80044d0 <HAL_RCC_OscConfig+0x470>)
 800436e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004370:	4a57      	ldr	r2, [pc, #348]	@ (80044d0 <HAL_RCC_OscConfig+0x470>)
 8004372:	f023 0301 	bic.w	r3, r3, #1
 8004376:	6713      	str	r3, [r2, #112]	@ 0x70
 8004378:	4b55      	ldr	r3, [pc, #340]	@ (80044d0 <HAL_RCC_OscConfig+0x470>)
 800437a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800437c:	4a54      	ldr	r2, [pc, #336]	@ (80044d0 <HAL_RCC_OscConfig+0x470>)
 800437e:	f023 0304 	bic.w	r3, r3, #4
 8004382:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	689b      	ldr	r3, [r3, #8]
 8004388:	2b00      	cmp	r3, #0
 800438a:	d015      	beq.n	80043b8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800438c:	f7ff f818 	bl	80033c0 <HAL_GetTick>
 8004390:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004392:	e00a      	b.n	80043aa <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004394:	f7ff f814 	bl	80033c0 <HAL_GetTick>
 8004398:	4602      	mov	r2, r0
 800439a:	693b      	ldr	r3, [r7, #16]
 800439c:	1ad3      	subs	r3, r2, r3
 800439e:	f241 3288 	movw	r2, #5000	@ 0x1388
 80043a2:	4293      	cmp	r3, r2
 80043a4:	d901      	bls.n	80043aa <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80043a6:	2303      	movs	r3, #3
 80043a8:	e0cb      	b.n	8004542 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80043aa:	4b49      	ldr	r3, [pc, #292]	@ (80044d0 <HAL_RCC_OscConfig+0x470>)
 80043ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80043ae:	f003 0302 	and.w	r3, r3, #2
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d0ee      	beq.n	8004394 <HAL_RCC_OscConfig+0x334>
 80043b6:	e014      	b.n	80043e2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80043b8:	f7ff f802 	bl	80033c0 <HAL_GetTick>
 80043bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80043be:	e00a      	b.n	80043d6 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80043c0:	f7fe fffe 	bl	80033c0 <HAL_GetTick>
 80043c4:	4602      	mov	r2, r0
 80043c6:	693b      	ldr	r3, [r7, #16]
 80043c8:	1ad3      	subs	r3, r2, r3
 80043ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 80043ce:	4293      	cmp	r3, r2
 80043d0:	d901      	bls.n	80043d6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80043d2:	2303      	movs	r3, #3
 80043d4:	e0b5      	b.n	8004542 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80043d6:	4b3e      	ldr	r3, [pc, #248]	@ (80044d0 <HAL_RCC_OscConfig+0x470>)
 80043d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80043da:	f003 0302 	and.w	r3, r3, #2
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d1ee      	bne.n	80043c0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80043e2:	7dfb      	ldrb	r3, [r7, #23]
 80043e4:	2b01      	cmp	r3, #1
 80043e6:	d105      	bne.n	80043f4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80043e8:	4b39      	ldr	r3, [pc, #228]	@ (80044d0 <HAL_RCC_OscConfig+0x470>)
 80043ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043ec:	4a38      	ldr	r2, [pc, #224]	@ (80044d0 <HAL_RCC_OscConfig+0x470>)
 80043ee:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80043f2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	699b      	ldr	r3, [r3, #24]
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	f000 80a1 	beq.w	8004540 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80043fe:	4b34      	ldr	r3, [pc, #208]	@ (80044d0 <HAL_RCC_OscConfig+0x470>)
 8004400:	689b      	ldr	r3, [r3, #8]
 8004402:	f003 030c 	and.w	r3, r3, #12
 8004406:	2b08      	cmp	r3, #8
 8004408:	d05c      	beq.n	80044c4 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	699b      	ldr	r3, [r3, #24]
 800440e:	2b02      	cmp	r3, #2
 8004410:	d141      	bne.n	8004496 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004412:	4b31      	ldr	r3, [pc, #196]	@ (80044d8 <HAL_RCC_OscConfig+0x478>)
 8004414:	2200      	movs	r2, #0
 8004416:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004418:	f7fe ffd2 	bl	80033c0 <HAL_GetTick>
 800441c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800441e:	e008      	b.n	8004432 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004420:	f7fe ffce 	bl	80033c0 <HAL_GetTick>
 8004424:	4602      	mov	r2, r0
 8004426:	693b      	ldr	r3, [r7, #16]
 8004428:	1ad3      	subs	r3, r2, r3
 800442a:	2b02      	cmp	r3, #2
 800442c:	d901      	bls.n	8004432 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800442e:	2303      	movs	r3, #3
 8004430:	e087      	b.n	8004542 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004432:	4b27      	ldr	r3, [pc, #156]	@ (80044d0 <HAL_RCC_OscConfig+0x470>)
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800443a:	2b00      	cmp	r3, #0
 800443c:	d1f0      	bne.n	8004420 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	69da      	ldr	r2, [r3, #28]
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	6a1b      	ldr	r3, [r3, #32]
 8004446:	431a      	orrs	r2, r3
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800444c:	019b      	lsls	r3, r3, #6
 800444e:	431a      	orrs	r2, r3
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004454:	085b      	lsrs	r3, r3, #1
 8004456:	3b01      	subs	r3, #1
 8004458:	041b      	lsls	r3, r3, #16
 800445a:	431a      	orrs	r2, r3
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004460:	061b      	lsls	r3, r3, #24
 8004462:	491b      	ldr	r1, [pc, #108]	@ (80044d0 <HAL_RCC_OscConfig+0x470>)
 8004464:	4313      	orrs	r3, r2
 8004466:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004468:	4b1b      	ldr	r3, [pc, #108]	@ (80044d8 <HAL_RCC_OscConfig+0x478>)
 800446a:	2201      	movs	r2, #1
 800446c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800446e:	f7fe ffa7 	bl	80033c0 <HAL_GetTick>
 8004472:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004474:	e008      	b.n	8004488 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004476:	f7fe ffa3 	bl	80033c0 <HAL_GetTick>
 800447a:	4602      	mov	r2, r0
 800447c:	693b      	ldr	r3, [r7, #16]
 800447e:	1ad3      	subs	r3, r2, r3
 8004480:	2b02      	cmp	r3, #2
 8004482:	d901      	bls.n	8004488 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004484:	2303      	movs	r3, #3
 8004486:	e05c      	b.n	8004542 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004488:	4b11      	ldr	r3, [pc, #68]	@ (80044d0 <HAL_RCC_OscConfig+0x470>)
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004490:	2b00      	cmp	r3, #0
 8004492:	d0f0      	beq.n	8004476 <HAL_RCC_OscConfig+0x416>
 8004494:	e054      	b.n	8004540 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004496:	4b10      	ldr	r3, [pc, #64]	@ (80044d8 <HAL_RCC_OscConfig+0x478>)
 8004498:	2200      	movs	r2, #0
 800449a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800449c:	f7fe ff90 	bl	80033c0 <HAL_GetTick>
 80044a0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80044a2:	e008      	b.n	80044b6 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80044a4:	f7fe ff8c 	bl	80033c0 <HAL_GetTick>
 80044a8:	4602      	mov	r2, r0
 80044aa:	693b      	ldr	r3, [r7, #16]
 80044ac:	1ad3      	subs	r3, r2, r3
 80044ae:	2b02      	cmp	r3, #2
 80044b0:	d901      	bls.n	80044b6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80044b2:	2303      	movs	r3, #3
 80044b4:	e045      	b.n	8004542 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80044b6:	4b06      	ldr	r3, [pc, #24]	@ (80044d0 <HAL_RCC_OscConfig+0x470>)
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d1f0      	bne.n	80044a4 <HAL_RCC_OscConfig+0x444>
 80044c2:	e03d      	b.n	8004540 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	699b      	ldr	r3, [r3, #24]
 80044c8:	2b01      	cmp	r3, #1
 80044ca:	d107      	bne.n	80044dc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80044cc:	2301      	movs	r3, #1
 80044ce:	e038      	b.n	8004542 <HAL_RCC_OscConfig+0x4e2>
 80044d0:	40023800 	.word	0x40023800
 80044d4:	40007000 	.word	0x40007000
 80044d8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80044dc:	4b1b      	ldr	r3, [pc, #108]	@ (800454c <HAL_RCC_OscConfig+0x4ec>)
 80044de:	685b      	ldr	r3, [r3, #4]
 80044e0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	699b      	ldr	r3, [r3, #24]
 80044e6:	2b01      	cmp	r3, #1
 80044e8:	d028      	beq.n	800453c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80044f4:	429a      	cmp	r2, r3
 80044f6:	d121      	bne.n	800453c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004502:	429a      	cmp	r2, r3
 8004504:	d11a      	bne.n	800453c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004506:	68fa      	ldr	r2, [r7, #12]
 8004508:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800450c:	4013      	ands	r3, r2
 800450e:	687a      	ldr	r2, [r7, #4]
 8004510:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004512:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004514:	4293      	cmp	r3, r2
 8004516:	d111      	bne.n	800453c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004522:	085b      	lsrs	r3, r3, #1
 8004524:	3b01      	subs	r3, #1
 8004526:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004528:	429a      	cmp	r2, r3
 800452a:	d107      	bne.n	800453c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004536:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004538:	429a      	cmp	r2, r3
 800453a:	d001      	beq.n	8004540 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 800453c:	2301      	movs	r3, #1
 800453e:	e000      	b.n	8004542 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004540:	2300      	movs	r3, #0
}
 8004542:	4618      	mov	r0, r3
 8004544:	3718      	adds	r7, #24
 8004546:	46bd      	mov	sp, r7
 8004548:	bd80      	pop	{r7, pc}
 800454a:	bf00      	nop
 800454c:	40023800 	.word	0x40023800

08004550 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004550:	b580      	push	{r7, lr}
 8004552:	b084      	sub	sp, #16
 8004554:	af00      	add	r7, sp, #0
 8004556:	6078      	str	r0, [r7, #4]
 8004558:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	2b00      	cmp	r3, #0
 800455e:	d101      	bne.n	8004564 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004560:	2301      	movs	r3, #1
 8004562:	e0cc      	b.n	80046fe <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004564:	4b68      	ldr	r3, [pc, #416]	@ (8004708 <HAL_RCC_ClockConfig+0x1b8>)
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	f003 0307 	and.w	r3, r3, #7
 800456c:	683a      	ldr	r2, [r7, #0]
 800456e:	429a      	cmp	r2, r3
 8004570:	d90c      	bls.n	800458c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004572:	4b65      	ldr	r3, [pc, #404]	@ (8004708 <HAL_RCC_ClockConfig+0x1b8>)
 8004574:	683a      	ldr	r2, [r7, #0]
 8004576:	b2d2      	uxtb	r2, r2
 8004578:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800457a:	4b63      	ldr	r3, [pc, #396]	@ (8004708 <HAL_RCC_ClockConfig+0x1b8>)
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	f003 0307 	and.w	r3, r3, #7
 8004582:	683a      	ldr	r2, [r7, #0]
 8004584:	429a      	cmp	r2, r3
 8004586:	d001      	beq.n	800458c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004588:	2301      	movs	r3, #1
 800458a:	e0b8      	b.n	80046fe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	f003 0302 	and.w	r3, r3, #2
 8004594:	2b00      	cmp	r3, #0
 8004596:	d020      	beq.n	80045da <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	f003 0304 	and.w	r3, r3, #4
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d005      	beq.n	80045b0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80045a4:	4b59      	ldr	r3, [pc, #356]	@ (800470c <HAL_RCC_ClockConfig+0x1bc>)
 80045a6:	689b      	ldr	r3, [r3, #8]
 80045a8:	4a58      	ldr	r2, [pc, #352]	@ (800470c <HAL_RCC_ClockConfig+0x1bc>)
 80045aa:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80045ae:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	f003 0308 	and.w	r3, r3, #8
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d005      	beq.n	80045c8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80045bc:	4b53      	ldr	r3, [pc, #332]	@ (800470c <HAL_RCC_ClockConfig+0x1bc>)
 80045be:	689b      	ldr	r3, [r3, #8]
 80045c0:	4a52      	ldr	r2, [pc, #328]	@ (800470c <HAL_RCC_ClockConfig+0x1bc>)
 80045c2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80045c6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80045c8:	4b50      	ldr	r3, [pc, #320]	@ (800470c <HAL_RCC_ClockConfig+0x1bc>)
 80045ca:	689b      	ldr	r3, [r3, #8]
 80045cc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	689b      	ldr	r3, [r3, #8]
 80045d4:	494d      	ldr	r1, [pc, #308]	@ (800470c <HAL_RCC_ClockConfig+0x1bc>)
 80045d6:	4313      	orrs	r3, r2
 80045d8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	f003 0301 	and.w	r3, r3, #1
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d044      	beq.n	8004670 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	685b      	ldr	r3, [r3, #4]
 80045ea:	2b01      	cmp	r3, #1
 80045ec:	d107      	bne.n	80045fe <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80045ee:	4b47      	ldr	r3, [pc, #284]	@ (800470c <HAL_RCC_ClockConfig+0x1bc>)
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d119      	bne.n	800462e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80045fa:	2301      	movs	r3, #1
 80045fc:	e07f      	b.n	80046fe <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	685b      	ldr	r3, [r3, #4]
 8004602:	2b02      	cmp	r3, #2
 8004604:	d003      	beq.n	800460e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800460a:	2b03      	cmp	r3, #3
 800460c:	d107      	bne.n	800461e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800460e:	4b3f      	ldr	r3, [pc, #252]	@ (800470c <HAL_RCC_ClockConfig+0x1bc>)
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004616:	2b00      	cmp	r3, #0
 8004618:	d109      	bne.n	800462e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800461a:	2301      	movs	r3, #1
 800461c:	e06f      	b.n	80046fe <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800461e:	4b3b      	ldr	r3, [pc, #236]	@ (800470c <HAL_RCC_ClockConfig+0x1bc>)
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	f003 0302 	and.w	r3, r3, #2
 8004626:	2b00      	cmp	r3, #0
 8004628:	d101      	bne.n	800462e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800462a:	2301      	movs	r3, #1
 800462c:	e067      	b.n	80046fe <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800462e:	4b37      	ldr	r3, [pc, #220]	@ (800470c <HAL_RCC_ClockConfig+0x1bc>)
 8004630:	689b      	ldr	r3, [r3, #8]
 8004632:	f023 0203 	bic.w	r2, r3, #3
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	685b      	ldr	r3, [r3, #4]
 800463a:	4934      	ldr	r1, [pc, #208]	@ (800470c <HAL_RCC_ClockConfig+0x1bc>)
 800463c:	4313      	orrs	r3, r2
 800463e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004640:	f7fe febe 	bl	80033c0 <HAL_GetTick>
 8004644:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004646:	e00a      	b.n	800465e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004648:	f7fe feba 	bl	80033c0 <HAL_GetTick>
 800464c:	4602      	mov	r2, r0
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	1ad3      	subs	r3, r2, r3
 8004652:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004656:	4293      	cmp	r3, r2
 8004658:	d901      	bls.n	800465e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800465a:	2303      	movs	r3, #3
 800465c:	e04f      	b.n	80046fe <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800465e:	4b2b      	ldr	r3, [pc, #172]	@ (800470c <HAL_RCC_ClockConfig+0x1bc>)
 8004660:	689b      	ldr	r3, [r3, #8]
 8004662:	f003 020c 	and.w	r2, r3, #12
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	685b      	ldr	r3, [r3, #4]
 800466a:	009b      	lsls	r3, r3, #2
 800466c:	429a      	cmp	r2, r3
 800466e:	d1eb      	bne.n	8004648 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004670:	4b25      	ldr	r3, [pc, #148]	@ (8004708 <HAL_RCC_ClockConfig+0x1b8>)
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	f003 0307 	and.w	r3, r3, #7
 8004678:	683a      	ldr	r2, [r7, #0]
 800467a:	429a      	cmp	r2, r3
 800467c:	d20c      	bcs.n	8004698 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800467e:	4b22      	ldr	r3, [pc, #136]	@ (8004708 <HAL_RCC_ClockConfig+0x1b8>)
 8004680:	683a      	ldr	r2, [r7, #0]
 8004682:	b2d2      	uxtb	r2, r2
 8004684:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004686:	4b20      	ldr	r3, [pc, #128]	@ (8004708 <HAL_RCC_ClockConfig+0x1b8>)
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	f003 0307 	and.w	r3, r3, #7
 800468e:	683a      	ldr	r2, [r7, #0]
 8004690:	429a      	cmp	r2, r3
 8004692:	d001      	beq.n	8004698 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004694:	2301      	movs	r3, #1
 8004696:	e032      	b.n	80046fe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	f003 0304 	and.w	r3, r3, #4
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d008      	beq.n	80046b6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80046a4:	4b19      	ldr	r3, [pc, #100]	@ (800470c <HAL_RCC_ClockConfig+0x1bc>)
 80046a6:	689b      	ldr	r3, [r3, #8]
 80046a8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	68db      	ldr	r3, [r3, #12]
 80046b0:	4916      	ldr	r1, [pc, #88]	@ (800470c <HAL_RCC_ClockConfig+0x1bc>)
 80046b2:	4313      	orrs	r3, r2
 80046b4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	f003 0308 	and.w	r3, r3, #8
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d009      	beq.n	80046d6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80046c2:	4b12      	ldr	r3, [pc, #72]	@ (800470c <HAL_RCC_ClockConfig+0x1bc>)
 80046c4:	689b      	ldr	r3, [r3, #8]
 80046c6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	691b      	ldr	r3, [r3, #16]
 80046ce:	00db      	lsls	r3, r3, #3
 80046d0:	490e      	ldr	r1, [pc, #56]	@ (800470c <HAL_RCC_ClockConfig+0x1bc>)
 80046d2:	4313      	orrs	r3, r2
 80046d4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80046d6:	f000 f821 	bl	800471c <HAL_RCC_GetSysClockFreq>
 80046da:	4602      	mov	r2, r0
 80046dc:	4b0b      	ldr	r3, [pc, #44]	@ (800470c <HAL_RCC_ClockConfig+0x1bc>)
 80046de:	689b      	ldr	r3, [r3, #8]
 80046e0:	091b      	lsrs	r3, r3, #4
 80046e2:	f003 030f 	and.w	r3, r3, #15
 80046e6:	490a      	ldr	r1, [pc, #40]	@ (8004710 <HAL_RCC_ClockConfig+0x1c0>)
 80046e8:	5ccb      	ldrb	r3, [r1, r3]
 80046ea:	fa22 f303 	lsr.w	r3, r2, r3
 80046ee:	4a09      	ldr	r2, [pc, #36]	@ (8004714 <HAL_RCC_ClockConfig+0x1c4>)
 80046f0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80046f2:	4b09      	ldr	r3, [pc, #36]	@ (8004718 <HAL_RCC_ClockConfig+0x1c8>)
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	4618      	mov	r0, r3
 80046f8:	f7fe fe1e 	bl	8003338 <HAL_InitTick>

  return HAL_OK;
 80046fc:	2300      	movs	r3, #0
}
 80046fe:	4618      	mov	r0, r3
 8004700:	3710      	adds	r7, #16
 8004702:	46bd      	mov	sp, r7
 8004704:	bd80      	pop	{r7, pc}
 8004706:	bf00      	nop
 8004708:	40023c00 	.word	0x40023c00
 800470c:	40023800 	.word	0x40023800
 8004710:	0800a190 	.word	0x0800a190
 8004714:	20000010 	.word	0x20000010
 8004718:	20000014 	.word	0x20000014

0800471c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800471c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004720:	b090      	sub	sp, #64	@ 0x40
 8004722:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004724:	2300      	movs	r3, #0
 8004726:	637b      	str	r3, [r7, #52]	@ 0x34
 8004728:	2300      	movs	r3, #0
 800472a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800472c:	2300      	movs	r3, #0
 800472e:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8004730:	2300      	movs	r3, #0
 8004732:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004734:	4b59      	ldr	r3, [pc, #356]	@ (800489c <HAL_RCC_GetSysClockFreq+0x180>)
 8004736:	689b      	ldr	r3, [r3, #8]
 8004738:	f003 030c 	and.w	r3, r3, #12
 800473c:	2b08      	cmp	r3, #8
 800473e:	d00d      	beq.n	800475c <HAL_RCC_GetSysClockFreq+0x40>
 8004740:	2b08      	cmp	r3, #8
 8004742:	f200 80a1 	bhi.w	8004888 <HAL_RCC_GetSysClockFreq+0x16c>
 8004746:	2b00      	cmp	r3, #0
 8004748:	d002      	beq.n	8004750 <HAL_RCC_GetSysClockFreq+0x34>
 800474a:	2b04      	cmp	r3, #4
 800474c:	d003      	beq.n	8004756 <HAL_RCC_GetSysClockFreq+0x3a>
 800474e:	e09b      	b.n	8004888 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004750:	4b53      	ldr	r3, [pc, #332]	@ (80048a0 <HAL_RCC_GetSysClockFreq+0x184>)
 8004752:	63bb      	str	r3, [r7, #56]	@ 0x38
       break;
 8004754:	e09b      	b.n	800488e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004756:	4b53      	ldr	r3, [pc, #332]	@ (80048a4 <HAL_RCC_GetSysClockFreq+0x188>)
 8004758:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800475a:	e098      	b.n	800488e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800475c:	4b4f      	ldr	r3, [pc, #316]	@ (800489c <HAL_RCC_GetSysClockFreq+0x180>)
 800475e:	685b      	ldr	r3, [r3, #4]
 8004760:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004764:	637b      	str	r3, [r7, #52]	@ 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004766:	4b4d      	ldr	r3, [pc, #308]	@ (800489c <HAL_RCC_GetSysClockFreq+0x180>)
 8004768:	685b      	ldr	r3, [r3, #4]
 800476a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800476e:	2b00      	cmp	r3, #0
 8004770:	d028      	beq.n	80047c4 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004772:	4b4a      	ldr	r3, [pc, #296]	@ (800489c <HAL_RCC_GetSysClockFreq+0x180>)
 8004774:	685b      	ldr	r3, [r3, #4]
 8004776:	099b      	lsrs	r3, r3, #6
 8004778:	2200      	movs	r2, #0
 800477a:	623b      	str	r3, [r7, #32]
 800477c:	627a      	str	r2, [r7, #36]	@ 0x24
 800477e:	6a3b      	ldr	r3, [r7, #32]
 8004780:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8004784:	2100      	movs	r1, #0
 8004786:	4b47      	ldr	r3, [pc, #284]	@ (80048a4 <HAL_RCC_GetSysClockFreq+0x188>)
 8004788:	fb03 f201 	mul.w	r2, r3, r1
 800478c:	2300      	movs	r3, #0
 800478e:	fb00 f303 	mul.w	r3, r0, r3
 8004792:	4413      	add	r3, r2
 8004794:	4a43      	ldr	r2, [pc, #268]	@ (80048a4 <HAL_RCC_GetSysClockFreq+0x188>)
 8004796:	fba0 1202 	umull	r1, r2, r0, r2
 800479a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800479c:	460a      	mov	r2, r1
 800479e:	62ba      	str	r2, [r7, #40]	@ 0x28
 80047a0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80047a2:	4413      	add	r3, r2
 80047a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80047a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80047a8:	2200      	movs	r2, #0
 80047aa:	61bb      	str	r3, [r7, #24]
 80047ac:	61fa      	str	r2, [r7, #28]
 80047ae:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80047b2:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80047b6:	f7fc f9e5 	bl	8000b84 <__aeabi_uldivmod>
 80047ba:	4602      	mov	r2, r0
 80047bc:	460b      	mov	r3, r1
 80047be:	4613      	mov	r3, r2
 80047c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80047c2:	e053      	b.n	800486c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80047c4:	4b35      	ldr	r3, [pc, #212]	@ (800489c <HAL_RCC_GetSysClockFreq+0x180>)
 80047c6:	685b      	ldr	r3, [r3, #4]
 80047c8:	099b      	lsrs	r3, r3, #6
 80047ca:	2200      	movs	r2, #0
 80047cc:	613b      	str	r3, [r7, #16]
 80047ce:	617a      	str	r2, [r7, #20]
 80047d0:	693b      	ldr	r3, [r7, #16]
 80047d2:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80047d6:	f04f 0b00 	mov.w	fp, #0
 80047da:	4652      	mov	r2, sl
 80047dc:	465b      	mov	r3, fp
 80047de:	f04f 0000 	mov.w	r0, #0
 80047e2:	f04f 0100 	mov.w	r1, #0
 80047e6:	0159      	lsls	r1, r3, #5
 80047e8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80047ec:	0150      	lsls	r0, r2, #5
 80047ee:	4602      	mov	r2, r0
 80047f0:	460b      	mov	r3, r1
 80047f2:	ebb2 080a 	subs.w	r8, r2, sl
 80047f6:	eb63 090b 	sbc.w	r9, r3, fp
 80047fa:	f04f 0200 	mov.w	r2, #0
 80047fe:	f04f 0300 	mov.w	r3, #0
 8004802:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8004806:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800480a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800480e:	ebb2 0408 	subs.w	r4, r2, r8
 8004812:	eb63 0509 	sbc.w	r5, r3, r9
 8004816:	f04f 0200 	mov.w	r2, #0
 800481a:	f04f 0300 	mov.w	r3, #0
 800481e:	00eb      	lsls	r3, r5, #3
 8004820:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004824:	00e2      	lsls	r2, r4, #3
 8004826:	4614      	mov	r4, r2
 8004828:	461d      	mov	r5, r3
 800482a:	eb14 030a 	adds.w	r3, r4, sl
 800482e:	603b      	str	r3, [r7, #0]
 8004830:	eb45 030b 	adc.w	r3, r5, fp
 8004834:	607b      	str	r3, [r7, #4]
 8004836:	f04f 0200 	mov.w	r2, #0
 800483a:	f04f 0300 	mov.w	r3, #0
 800483e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004842:	4629      	mov	r1, r5
 8004844:	028b      	lsls	r3, r1, #10
 8004846:	4621      	mov	r1, r4
 8004848:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800484c:	4621      	mov	r1, r4
 800484e:	028a      	lsls	r2, r1, #10
 8004850:	4610      	mov	r0, r2
 8004852:	4619      	mov	r1, r3
 8004854:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004856:	2200      	movs	r2, #0
 8004858:	60bb      	str	r3, [r7, #8]
 800485a:	60fa      	str	r2, [r7, #12]
 800485c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004860:	f7fc f990 	bl	8000b84 <__aeabi_uldivmod>
 8004864:	4602      	mov	r2, r0
 8004866:	460b      	mov	r3, r1
 8004868:	4613      	mov	r3, r2
 800486a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800486c:	4b0b      	ldr	r3, [pc, #44]	@ (800489c <HAL_RCC_GetSysClockFreq+0x180>)
 800486e:	685b      	ldr	r3, [r3, #4]
 8004870:	0c1b      	lsrs	r3, r3, #16
 8004872:	f003 0303 	and.w	r3, r3, #3
 8004876:	3301      	adds	r3, #1
 8004878:	005b      	lsls	r3, r3, #1
 800487a:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco/pllp;
 800487c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800487e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004880:	fbb2 f3f3 	udiv	r3, r2, r3
 8004884:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004886:	e002      	b.n	800488e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004888:	4b05      	ldr	r3, [pc, #20]	@ (80048a0 <HAL_RCC_GetSysClockFreq+0x184>)
 800488a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800488c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800488e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8004890:	4618      	mov	r0, r3
 8004892:	3740      	adds	r7, #64	@ 0x40
 8004894:	46bd      	mov	sp, r7
 8004896:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800489a:	bf00      	nop
 800489c:	40023800 	.word	0x40023800
 80048a0:	00f42400 	.word	0x00f42400
 80048a4:	017d7840 	.word	0x017d7840

080048a8 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80048a8:	b580      	push	{r7, lr}
 80048aa:	b086      	sub	sp, #24
 80048ac:	af00      	add	r7, sp, #0
 80048ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80048b0:	2300      	movs	r3, #0
 80048b2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80048b4:	2300      	movs	r3, #0
 80048b6:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	f003 0301 	and.w	r3, r3, #1
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d105      	bne.n	80048d0 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d035      	beq.n	800493c <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80048d0:	4b67      	ldr	r3, [pc, #412]	@ (8004a70 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 80048d2:	2200      	movs	r2, #0
 80048d4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80048d6:	f7fe fd73 	bl	80033c0 <HAL_GetTick>
 80048da:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80048dc:	e008      	b.n	80048f0 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80048de:	f7fe fd6f 	bl	80033c0 <HAL_GetTick>
 80048e2:	4602      	mov	r2, r0
 80048e4:	697b      	ldr	r3, [r7, #20]
 80048e6:	1ad3      	subs	r3, r2, r3
 80048e8:	2b02      	cmp	r3, #2
 80048ea:	d901      	bls.n	80048f0 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80048ec:	2303      	movs	r3, #3
 80048ee:	e0ba      	b.n	8004a66 <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80048f0:	4b60      	ldr	r3, [pc, #384]	@ (8004a74 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d1f0      	bne.n	80048de <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	685b      	ldr	r3, [r3, #4]
 8004900:	019a      	lsls	r2, r3, #6
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	689b      	ldr	r3, [r3, #8]
 8004906:	071b      	lsls	r3, r3, #28
 8004908:	495a      	ldr	r1, [pc, #360]	@ (8004a74 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800490a:	4313      	orrs	r3, r2
 800490c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004910:	4b57      	ldr	r3, [pc, #348]	@ (8004a70 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8004912:	2201      	movs	r2, #1
 8004914:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004916:	f7fe fd53 	bl	80033c0 <HAL_GetTick>
 800491a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800491c:	e008      	b.n	8004930 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800491e:	f7fe fd4f 	bl	80033c0 <HAL_GetTick>
 8004922:	4602      	mov	r2, r0
 8004924:	697b      	ldr	r3, [r7, #20]
 8004926:	1ad3      	subs	r3, r2, r3
 8004928:	2b02      	cmp	r3, #2
 800492a:	d901      	bls.n	8004930 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800492c:	2303      	movs	r3, #3
 800492e:	e09a      	b.n	8004a66 <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004930:	4b50      	ldr	r3, [pc, #320]	@ (8004a74 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004938:	2b00      	cmp	r3, #0
 800493a:	d0f0      	beq.n	800491e <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	f003 0302 	and.w	r3, r3, #2
 8004944:	2b00      	cmp	r3, #0
 8004946:	f000 8083 	beq.w	8004a50 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800494a:	2300      	movs	r3, #0
 800494c:	60fb      	str	r3, [r7, #12]
 800494e:	4b49      	ldr	r3, [pc, #292]	@ (8004a74 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004950:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004952:	4a48      	ldr	r2, [pc, #288]	@ (8004a74 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004954:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004958:	6413      	str	r3, [r2, #64]	@ 0x40
 800495a:	4b46      	ldr	r3, [pc, #280]	@ (8004a74 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800495c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800495e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004962:	60fb      	str	r3, [r7, #12]
 8004964:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8004966:	4b44      	ldr	r3, [pc, #272]	@ (8004a78 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	4a43      	ldr	r2, [pc, #268]	@ (8004a78 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800496c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004970:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004972:	f7fe fd25 	bl	80033c0 <HAL_GetTick>
 8004976:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004978:	e008      	b.n	800498c <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800497a:	f7fe fd21 	bl	80033c0 <HAL_GetTick>
 800497e:	4602      	mov	r2, r0
 8004980:	697b      	ldr	r3, [r7, #20]
 8004982:	1ad3      	subs	r3, r2, r3
 8004984:	2b02      	cmp	r3, #2
 8004986:	d901      	bls.n	800498c <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8004988:	2303      	movs	r3, #3
 800498a:	e06c      	b.n	8004a66 <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800498c:	4b3a      	ldr	r3, [pc, #232]	@ (8004a78 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004994:	2b00      	cmp	r3, #0
 8004996:	d0f0      	beq.n	800497a <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004998:	4b36      	ldr	r3, [pc, #216]	@ (8004a74 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800499a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800499c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80049a0:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80049a2:	693b      	ldr	r3, [r7, #16]
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d02f      	beq.n	8004a08 <HAL_RCCEx_PeriphCLKConfig+0x160>
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	68db      	ldr	r3, [r3, #12]
 80049ac:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80049b0:	693a      	ldr	r2, [r7, #16]
 80049b2:	429a      	cmp	r2, r3
 80049b4:	d028      	beq.n	8004a08 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80049b6:	4b2f      	ldr	r3, [pc, #188]	@ (8004a74 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80049b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80049ba:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80049be:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80049c0:	4b2e      	ldr	r3, [pc, #184]	@ (8004a7c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80049c2:	2201      	movs	r2, #1
 80049c4:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80049c6:	4b2d      	ldr	r3, [pc, #180]	@ (8004a7c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80049c8:	2200      	movs	r2, #0
 80049ca:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80049cc:	4a29      	ldr	r2, [pc, #164]	@ (8004a74 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80049ce:	693b      	ldr	r3, [r7, #16]
 80049d0:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80049d2:	4b28      	ldr	r3, [pc, #160]	@ (8004a74 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80049d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80049d6:	f003 0301 	and.w	r3, r3, #1
 80049da:	2b01      	cmp	r3, #1
 80049dc:	d114      	bne.n	8004a08 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80049de:	f7fe fcef 	bl	80033c0 <HAL_GetTick>
 80049e2:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80049e4:	e00a      	b.n	80049fc <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80049e6:	f7fe fceb 	bl	80033c0 <HAL_GetTick>
 80049ea:	4602      	mov	r2, r0
 80049ec:	697b      	ldr	r3, [r7, #20]
 80049ee:	1ad3      	subs	r3, r2, r3
 80049f0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80049f4:	4293      	cmp	r3, r2
 80049f6:	d901      	bls.n	80049fc <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 80049f8:	2303      	movs	r3, #3
 80049fa:	e034      	b.n	8004a66 <HAL_RCCEx_PeriphCLKConfig+0x1be>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80049fc:	4b1d      	ldr	r3, [pc, #116]	@ (8004a74 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80049fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004a00:	f003 0302 	and.w	r3, r3, #2
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d0ee      	beq.n	80049e6 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	68db      	ldr	r3, [r3, #12]
 8004a0c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004a10:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004a14:	d10d      	bne.n	8004a32 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8004a16:	4b17      	ldr	r3, [pc, #92]	@ (8004a74 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004a18:	689b      	ldr	r3, [r3, #8]
 8004a1a:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	68db      	ldr	r3, [r3, #12]
 8004a22:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8004a26:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004a2a:	4912      	ldr	r1, [pc, #72]	@ (8004a74 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004a2c:	4313      	orrs	r3, r2
 8004a2e:	608b      	str	r3, [r1, #8]
 8004a30:	e005      	b.n	8004a3e <HAL_RCCEx_PeriphCLKConfig+0x196>
 8004a32:	4b10      	ldr	r3, [pc, #64]	@ (8004a74 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004a34:	689b      	ldr	r3, [r3, #8]
 8004a36:	4a0f      	ldr	r2, [pc, #60]	@ (8004a74 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004a38:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8004a3c:	6093      	str	r3, [r2, #8]
 8004a3e:	4b0d      	ldr	r3, [pc, #52]	@ (8004a74 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004a40:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	68db      	ldr	r3, [r3, #12]
 8004a46:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004a4a:	490a      	ldr	r1, [pc, #40]	@ (8004a74 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004a4c:	4313      	orrs	r3, r2
 8004a4e:	670b      	str	r3, [r1, #112]	@ 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	f003 0308 	and.w	r3, r3, #8
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d003      	beq.n	8004a64 <HAL_RCCEx_PeriphCLKConfig+0x1bc>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	7c1a      	ldrb	r2, [r3, #16]
 8004a60:	4b07      	ldr	r3, [pc, #28]	@ (8004a80 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8004a62:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8004a64:	2300      	movs	r3, #0
}
 8004a66:	4618      	mov	r0, r3
 8004a68:	3718      	adds	r7, #24
 8004a6a:	46bd      	mov	sp, r7
 8004a6c:	bd80      	pop	{r7, pc}
 8004a6e:	bf00      	nop
 8004a70:	42470068 	.word	0x42470068
 8004a74:	40023800 	.word	0x40023800
 8004a78:	40007000 	.word	0x40007000
 8004a7c:	42470e40 	.word	0x42470e40
 8004a80:	424711e0 	.word	0x424711e0

08004a84 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8004a84:	b580      	push	{r7, lr}
 8004a86:	b084      	sub	sp, #16
 8004a88:	af00      	add	r7, sp, #0
 8004a8a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8004a8c:	2301      	movs	r3, #1
 8004a8e:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d101      	bne.n	8004a9a <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8004a96:	2301      	movs	r3, #1
 8004a98:	e073      	b.n	8004b82 <HAL_RTC_Init+0xfe>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	7f5b      	ldrb	r3, [r3, #29]
 8004a9e:	b2db      	uxtb	r3, r3
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d105      	bne.n	8004ab0 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	2200      	movs	r2, #0
 8004aa8:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8004aaa:	6878      	ldr	r0, [r7, #4]
 8004aac:	f7fe faca 	bl	8003044 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	2202      	movs	r2, #2
 8004ab4:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	68db      	ldr	r3, [r3, #12]
 8004abc:	f003 0310 	and.w	r3, r3, #16
 8004ac0:	2b10      	cmp	r3, #16
 8004ac2:	d055      	beq.n	8004b70 <HAL_RTC_Init+0xec>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	22ca      	movs	r2, #202	@ 0xca
 8004aca:	625a      	str	r2, [r3, #36]	@ 0x24
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	2253      	movs	r2, #83	@ 0x53
 8004ad2:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8004ad4:	6878      	ldr	r0, [r7, #4]
 8004ad6:	f000 fa49 	bl	8004f6c <RTC_EnterInitMode>
 8004ada:	4603      	mov	r3, r0
 8004adc:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 8004ade:	7bfb      	ldrb	r3, [r7, #15]
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d12c      	bne.n	8004b3e <HAL_RTC_Init+0xba>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	689b      	ldr	r3, [r3, #8]
 8004aea:	687a      	ldr	r2, [r7, #4]
 8004aec:	6812      	ldr	r2, [r2, #0]
 8004aee:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8004af2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004af6:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	6899      	ldr	r1, [r3, #8]
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	685a      	ldr	r2, [r3, #4]
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	691b      	ldr	r3, [r3, #16]
 8004b06:	431a      	orrs	r2, r3
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	695b      	ldr	r3, [r3, #20]
 8004b0c:	431a      	orrs	r2, r3
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	430a      	orrs	r2, r1
 8004b14:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	687a      	ldr	r2, [r7, #4]
 8004b1c:	68d2      	ldr	r2, [r2, #12]
 8004b1e:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	6919      	ldr	r1, [r3, #16]
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	689b      	ldr	r3, [r3, #8]
 8004b2a:	041a      	lsls	r2, r3, #16
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	430a      	orrs	r2, r1
 8004b32:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8004b34:	6878      	ldr	r0, [r7, #4]
 8004b36:	f000 fa50 	bl	8004fda <RTC_ExitInitMode>
 8004b3a:	4603      	mov	r3, r0
 8004b3c:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8004b3e:	7bfb      	ldrb	r3, [r7, #15]
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d110      	bne.n	8004b66 <HAL_RTC_Init+0xe2>
    {
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004b52:	641a      	str	r2, [r3, #64]	@ 0x40
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	699a      	ldr	r2, [r3, #24]
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	430a      	orrs	r2, r1
 8004b64:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	22ff      	movs	r2, #255	@ 0xff
 8004b6c:	625a      	str	r2, [r3, #36]	@ 0x24
 8004b6e:	e001      	b.n	8004b74 <HAL_RTC_Init+0xf0>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8004b70:	2300      	movs	r3, #0
 8004b72:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8004b74:	7bfb      	ldrb	r3, [r7, #15]
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d102      	bne.n	8004b80 <HAL_RTC_Init+0xfc>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	2201      	movs	r2, #1
 8004b7e:	775a      	strb	r2, [r3, #29]
  }

  return status;
 8004b80:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b82:	4618      	mov	r0, r3
 8004b84:	3710      	adds	r7, #16
 8004b86:	46bd      	mov	sp, r7
 8004b88:	bd80      	pop	{r7, pc}

08004b8a <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8004b8a:	b590      	push	{r4, r7, lr}
 8004b8c:	b087      	sub	sp, #28
 8004b8e:	af00      	add	r7, sp, #0
 8004b90:	60f8      	str	r0, [r7, #12]
 8004b92:	60b9      	str	r1, [r7, #8]
 8004b94:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8004b96:	2300      	movs	r3, #0
 8004b98:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	7f1b      	ldrb	r3, [r3, #28]
 8004b9e:	2b01      	cmp	r3, #1
 8004ba0:	d101      	bne.n	8004ba6 <HAL_RTC_SetTime+0x1c>
 8004ba2:	2302      	movs	r3, #2
 8004ba4:	e087      	b.n	8004cb6 <HAL_RTC_SetTime+0x12c>
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	2201      	movs	r2, #1
 8004baa:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	2202      	movs	r2, #2
 8004bb0:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d126      	bne.n	8004c06 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	689b      	ldr	r3, [r3, #8]
 8004bbe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d102      	bne.n	8004bcc <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8004bc6:	68bb      	ldr	r3, [r7, #8]
 8004bc8:	2200      	movs	r2, #0
 8004bca:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8004bcc:	68bb      	ldr	r3, [r7, #8]
 8004bce:	781b      	ldrb	r3, [r3, #0]
 8004bd0:	4618      	mov	r0, r3
 8004bd2:	f000 fa27 	bl	8005024 <RTC_ByteToBcd2>
 8004bd6:	4603      	mov	r3, r0
 8004bd8:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8004bda:	68bb      	ldr	r3, [r7, #8]
 8004bdc:	785b      	ldrb	r3, [r3, #1]
 8004bde:	4618      	mov	r0, r3
 8004be0:	f000 fa20 	bl	8005024 <RTC_ByteToBcd2>
 8004be4:	4603      	mov	r3, r0
 8004be6:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8004be8:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8004bea:	68bb      	ldr	r3, [r7, #8]
 8004bec:	789b      	ldrb	r3, [r3, #2]
 8004bee:	4618      	mov	r0, r3
 8004bf0:	f000 fa18 	bl	8005024 <RTC_ByteToBcd2>
 8004bf4:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8004bf6:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8004bfa:	68bb      	ldr	r3, [r7, #8]
 8004bfc:	78db      	ldrb	r3, [r3, #3]
 8004bfe:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8004c00:	4313      	orrs	r3, r2
 8004c02:	617b      	str	r3, [r7, #20]
 8004c04:	e018      	b.n	8004c38 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	689b      	ldr	r3, [r3, #8]
 8004c0c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d102      	bne.n	8004c1a <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8004c14:	68bb      	ldr	r3, [r7, #8]
 8004c16:	2200      	movs	r2, #0
 8004c18:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8004c1a:	68bb      	ldr	r3, [r7, #8]
 8004c1c:	781b      	ldrb	r3, [r3, #0]
 8004c1e:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8004c20:	68bb      	ldr	r3, [r7, #8]
 8004c22:	785b      	ldrb	r3, [r3, #1]
 8004c24:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8004c26:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8004c28:	68ba      	ldr	r2, [r7, #8]
 8004c2a:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8004c2c:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8004c2e:	68bb      	ldr	r3, [r7, #8]
 8004c30:	78db      	ldrb	r3, [r3, #3]
 8004c32:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8004c34:	4313      	orrs	r3, r2
 8004c36:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	22ca      	movs	r2, #202	@ 0xca
 8004c3e:	625a      	str	r2, [r3, #36]	@ 0x24
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	2253      	movs	r2, #83	@ 0x53
 8004c46:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8004c48:	68f8      	ldr	r0, [r7, #12]
 8004c4a:	f000 f98f 	bl	8004f6c <RTC_EnterInitMode>
 8004c4e:	4603      	mov	r3, r0
 8004c50:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8004c52:	7cfb      	ldrb	r3, [r7, #19]
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d120      	bne.n	8004c9a <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	681a      	ldr	r2, [r3, #0]
 8004c5c:	697b      	ldr	r3, [r7, #20]
 8004c5e:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8004c62:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8004c66:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	689a      	ldr	r2, [r3, #8]
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004c76:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	6899      	ldr	r1, [r3, #8]
 8004c7e:	68bb      	ldr	r3, [r7, #8]
 8004c80:	68da      	ldr	r2, [r3, #12]
 8004c82:	68bb      	ldr	r3, [r7, #8]
 8004c84:	691b      	ldr	r3, [r3, #16]
 8004c86:	431a      	orrs	r2, r3
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	430a      	orrs	r2, r1
 8004c8e:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8004c90:	68f8      	ldr	r0, [r7, #12]
 8004c92:	f000 f9a2 	bl	8004fda <RTC_ExitInitMode>
 8004c96:	4603      	mov	r3, r0
 8004c98:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8004c9a:	7cfb      	ldrb	r3, [r7, #19]
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d102      	bne.n	8004ca6 <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	2201      	movs	r2, #1
 8004ca4:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	22ff      	movs	r2, #255	@ 0xff
 8004cac:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	2200      	movs	r2, #0
 8004cb2:	771a      	strb	r2, [r3, #28]

  return status;
 8004cb4:	7cfb      	ldrb	r3, [r7, #19]
}
 8004cb6:	4618      	mov	r0, r3
 8004cb8:	371c      	adds	r7, #28
 8004cba:	46bd      	mov	sp, r7
 8004cbc:	bd90      	pop	{r4, r7, pc}

08004cbe <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8004cbe:	b580      	push	{r7, lr}
 8004cc0:	b086      	sub	sp, #24
 8004cc2:	af00      	add	r7, sp, #0
 8004cc4:	60f8      	str	r0, [r7, #12]
 8004cc6:	60b9      	str	r1, [r7, #8]
 8004cc8:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8004cca:	2300      	movs	r3, #0
 8004ccc:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004cd4:	68bb      	ldr	r3, [r7, #8]
 8004cd6:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	691b      	ldr	r3, [r3, #16]
 8004cde:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8004ce2:	68bb      	ldr	r3, [r7, #8]
 8004ce4:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8004cf0:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8004cf4:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 8004cf6:	697b      	ldr	r3, [r7, #20]
 8004cf8:	0c1b      	lsrs	r3, r3, #16
 8004cfa:	b2db      	uxtb	r3, r3
 8004cfc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004d00:	b2da      	uxtb	r2, r3
 8004d02:	68bb      	ldr	r3, [r7, #8]
 8004d04:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8004d06:	697b      	ldr	r3, [r7, #20]
 8004d08:	0a1b      	lsrs	r3, r3, #8
 8004d0a:	b2db      	uxtb	r3, r3
 8004d0c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004d10:	b2da      	uxtb	r2, r3
 8004d12:	68bb      	ldr	r3, [r7, #8]
 8004d14:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 8004d16:	697b      	ldr	r3, [r7, #20]
 8004d18:	b2db      	uxtb	r3, r3
 8004d1a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004d1e:	b2da      	uxtb	r2, r3
 8004d20:	68bb      	ldr	r3, [r7, #8]
 8004d22:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 8004d24:	697b      	ldr	r3, [r7, #20]
 8004d26:	0d9b      	lsrs	r3, r3, #22
 8004d28:	b2db      	uxtb	r3, r3
 8004d2a:	f003 0301 	and.w	r3, r3, #1
 8004d2e:	b2da      	uxtb	r2, r3
 8004d30:	68bb      	ldr	r3, [r7, #8]
 8004d32:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d11a      	bne.n	8004d70 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8004d3a:	68bb      	ldr	r3, [r7, #8]
 8004d3c:	781b      	ldrb	r3, [r3, #0]
 8004d3e:	4618      	mov	r0, r3
 8004d40:	f000 f98e 	bl	8005060 <RTC_Bcd2ToByte>
 8004d44:	4603      	mov	r3, r0
 8004d46:	461a      	mov	r2, r3
 8004d48:	68bb      	ldr	r3, [r7, #8]
 8004d4a:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8004d4c:	68bb      	ldr	r3, [r7, #8]
 8004d4e:	785b      	ldrb	r3, [r3, #1]
 8004d50:	4618      	mov	r0, r3
 8004d52:	f000 f985 	bl	8005060 <RTC_Bcd2ToByte>
 8004d56:	4603      	mov	r3, r0
 8004d58:	461a      	mov	r2, r3
 8004d5a:	68bb      	ldr	r3, [r7, #8]
 8004d5c:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8004d5e:	68bb      	ldr	r3, [r7, #8]
 8004d60:	789b      	ldrb	r3, [r3, #2]
 8004d62:	4618      	mov	r0, r3
 8004d64:	f000 f97c 	bl	8005060 <RTC_Bcd2ToByte>
 8004d68:	4603      	mov	r3, r0
 8004d6a:	461a      	mov	r2, r3
 8004d6c:	68bb      	ldr	r3, [r7, #8]
 8004d6e:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8004d70:	2300      	movs	r3, #0
}
 8004d72:	4618      	mov	r0, r3
 8004d74:	3718      	adds	r7, #24
 8004d76:	46bd      	mov	sp, r7
 8004d78:	bd80      	pop	{r7, pc}

08004d7a <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8004d7a:	b590      	push	{r4, r7, lr}
 8004d7c:	b087      	sub	sp, #28
 8004d7e:	af00      	add	r7, sp, #0
 8004d80:	60f8      	str	r0, [r7, #12]
 8004d82:	60b9      	str	r1, [r7, #8]
 8004d84:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8004d86:	2300      	movs	r3, #0
 8004d88:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	7f1b      	ldrb	r3, [r3, #28]
 8004d8e:	2b01      	cmp	r3, #1
 8004d90:	d101      	bne.n	8004d96 <HAL_RTC_SetDate+0x1c>
 8004d92:	2302      	movs	r3, #2
 8004d94:	e071      	b.n	8004e7a <HAL_RTC_SetDate+0x100>
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	2201      	movs	r2, #1
 8004d9a:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	2202      	movs	r2, #2
 8004da0:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d10e      	bne.n	8004dc6 <HAL_RTC_SetDate+0x4c>
 8004da8:	68bb      	ldr	r3, [r7, #8]
 8004daa:	785b      	ldrb	r3, [r3, #1]
 8004dac:	f003 0310 	and.w	r3, r3, #16
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d008      	beq.n	8004dc6 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8004db4:	68bb      	ldr	r3, [r7, #8]
 8004db6:	785b      	ldrb	r3, [r3, #1]
 8004db8:	f023 0310 	bic.w	r3, r3, #16
 8004dbc:	b2db      	uxtb	r3, r3
 8004dbe:	330a      	adds	r3, #10
 8004dc0:	b2da      	uxtb	r2, r3
 8004dc2:	68bb      	ldr	r3, [r7, #8]
 8004dc4:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d11c      	bne.n	8004e06 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8004dcc:	68bb      	ldr	r3, [r7, #8]
 8004dce:	78db      	ldrb	r3, [r3, #3]
 8004dd0:	4618      	mov	r0, r3
 8004dd2:	f000 f927 	bl	8005024 <RTC_ByteToBcd2>
 8004dd6:	4603      	mov	r3, r0
 8004dd8:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8004dda:	68bb      	ldr	r3, [r7, #8]
 8004ddc:	785b      	ldrb	r3, [r3, #1]
 8004dde:	4618      	mov	r0, r3
 8004de0:	f000 f920 	bl	8005024 <RTC_ByteToBcd2>
 8004de4:	4603      	mov	r3, r0
 8004de6:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8004de8:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8004dea:	68bb      	ldr	r3, [r7, #8]
 8004dec:	789b      	ldrb	r3, [r3, #2]
 8004dee:	4618      	mov	r0, r3
 8004df0:	f000 f918 	bl	8005024 <RTC_ByteToBcd2>
 8004df4:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8004df6:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8004dfa:	68bb      	ldr	r3, [r7, #8]
 8004dfc:	781b      	ldrb	r3, [r3, #0]
 8004dfe:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8004e00:	4313      	orrs	r3, r2
 8004e02:	617b      	str	r3, [r7, #20]
 8004e04:	e00e      	b.n	8004e24 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8004e06:	68bb      	ldr	r3, [r7, #8]
 8004e08:	78db      	ldrb	r3, [r3, #3]
 8004e0a:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8004e0c:	68bb      	ldr	r3, [r7, #8]
 8004e0e:	785b      	ldrb	r3, [r3, #1]
 8004e10:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8004e12:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8004e14:	68ba      	ldr	r2, [r7, #8]
 8004e16:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8004e18:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8004e1a:	68bb      	ldr	r3, [r7, #8]
 8004e1c:	781b      	ldrb	r3, [r3, #0]
 8004e1e:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8004e20:	4313      	orrs	r3, r2
 8004e22:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	22ca      	movs	r2, #202	@ 0xca
 8004e2a:	625a      	str	r2, [r3, #36]	@ 0x24
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	2253      	movs	r2, #83	@ 0x53
 8004e32:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8004e34:	68f8      	ldr	r0, [r7, #12]
 8004e36:	f000 f899 	bl	8004f6c <RTC_EnterInitMode>
 8004e3a:	4603      	mov	r3, r0
 8004e3c:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8004e3e:	7cfb      	ldrb	r3, [r7, #19]
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d10c      	bne.n	8004e5e <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	681a      	ldr	r2, [r3, #0]
 8004e48:	697b      	ldr	r3, [r7, #20]
 8004e4a:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8004e4e:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8004e52:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8004e54:	68f8      	ldr	r0, [r7, #12]
 8004e56:	f000 f8c0 	bl	8004fda <RTC_ExitInitMode>
 8004e5a:	4603      	mov	r3, r0
 8004e5c:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8004e5e:	7cfb      	ldrb	r3, [r7, #19]
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d102      	bne.n	8004e6a <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	2201      	movs	r2, #1
 8004e68:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	22ff      	movs	r2, #255	@ 0xff
 8004e70:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	2200      	movs	r2, #0
 8004e76:	771a      	strb	r2, [r3, #28]

  return status;
 8004e78:	7cfb      	ldrb	r3, [r7, #19]
}
 8004e7a:	4618      	mov	r0, r3
 8004e7c:	371c      	adds	r7, #28
 8004e7e:	46bd      	mov	sp, r7
 8004e80:	bd90      	pop	{r4, r7, pc}

08004e82 <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8004e82:	b580      	push	{r7, lr}
 8004e84:	b086      	sub	sp, #24
 8004e86:	af00      	add	r7, sp, #0
 8004e88:	60f8      	str	r0, [r7, #12]
 8004e8a:	60b9      	str	r1, [r7, #8]
 8004e8c:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8004e8e:	2300      	movs	r3, #0
 8004e90:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	685b      	ldr	r3, [r3, #4]
 8004e98:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8004e9c:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8004ea0:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8004ea2:	697b      	ldr	r3, [r7, #20]
 8004ea4:	0c1b      	lsrs	r3, r3, #16
 8004ea6:	b2da      	uxtb	r2, r3
 8004ea8:	68bb      	ldr	r3, [r7, #8]
 8004eaa:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8004eac:	697b      	ldr	r3, [r7, #20]
 8004eae:	0a1b      	lsrs	r3, r3, #8
 8004eb0:	b2db      	uxtb	r3, r3
 8004eb2:	f003 031f 	and.w	r3, r3, #31
 8004eb6:	b2da      	uxtb	r2, r3
 8004eb8:	68bb      	ldr	r3, [r7, #8]
 8004eba:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8004ebc:	697b      	ldr	r3, [r7, #20]
 8004ebe:	b2db      	uxtb	r3, r3
 8004ec0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004ec4:	b2da      	uxtb	r2, r3
 8004ec6:	68bb      	ldr	r3, [r7, #8]
 8004ec8:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 8004eca:	697b      	ldr	r3, [r7, #20]
 8004ecc:	0b5b      	lsrs	r3, r3, #13
 8004ece:	b2db      	uxtb	r3, r3
 8004ed0:	f003 0307 	and.w	r3, r3, #7
 8004ed4:	b2da      	uxtb	r2, r3
 8004ed6:	68bb      	ldr	r3, [r7, #8]
 8004ed8:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d11a      	bne.n	8004f16 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8004ee0:	68bb      	ldr	r3, [r7, #8]
 8004ee2:	78db      	ldrb	r3, [r3, #3]
 8004ee4:	4618      	mov	r0, r3
 8004ee6:	f000 f8bb 	bl	8005060 <RTC_Bcd2ToByte>
 8004eea:	4603      	mov	r3, r0
 8004eec:	461a      	mov	r2, r3
 8004eee:	68bb      	ldr	r3, [r7, #8]
 8004ef0:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8004ef2:	68bb      	ldr	r3, [r7, #8]
 8004ef4:	785b      	ldrb	r3, [r3, #1]
 8004ef6:	4618      	mov	r0, r3
 8004ef8:	f000 f8b2 	bl	8005060 <RTC_Bcd2ToByte>
 8004efc:	4603      	mov	r3, r0
 8004efe:	461a      	mov	r2, r3
 8004f00:	68bb      	ldr	r3, [r7, #8]
 8004f02:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8004f04:	68bb      	ldr	r3, [r7, #8]
 8004f06:	789b      	ldrb	r3, [r3, #2]
 8004f08:	4618      	mov	r0, r3
 8004f0a:	f000 f8a9 	bl	8005060 <RTC_Bcd2ToByte>
 8004f0e:	4603      	mov	r3, r0
 8004f10:	461a      	mov	r2, r3
 8004f12:	68bb      	ldr	r3, [r7, #8]
 8004f14:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8004f16:	2300      	movs	r3, #0
}
 8004f18:	4618      	mov	r0, r3
 8004f1a:	3718      	adds	r7, #24
 8004f1c:	46bd      	mov	sp, r7
 8004f1e:	bd80      	pop	{r7, pc}

08004f20 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8004f20:	b580      	push	{r7, lr}
 8004f22:	b084      	sub	sp, #16
 8004f24:	af00      	add	r7, sp, #0
 8004f26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004f28:	2300      	movs	r3, #0
 8004f2a:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	4a0d      	ldr	r2, [pc, #52]	@ (8004f68 <HAL_RTC_WaitForSynchro+0x48>)
 8004f32:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004f34:	f7fe fa44 	bl	80033c0 <HAL_GetTick>
 8004f38:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8004f3a:	e009      	b.n	8004f50 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8004f3c:	f7fe fa40 	bl	80033c0 <HAL_GetTick>
 8004f40:	4602      	mov	r2, r0
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	1ad3      	subs	r3, r2, r3
 8004f46:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004f4a:	d901      	bls.n	8004f50 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8004f4c:	2303      	movs	r3, #3
 8004f4e:	e007      	b.n	8004f60 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	68db      	ldr	r3, [r3, #12]
 8004f56:	f003 0320 	and.w	r3, r3, #32
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d0ee      	beq.n	8004f3c <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 8004f5e:	2300      	movs	r3, #0
}
 8004f60:	4618      	mov	r0, r3
 8004f62:	3710      	adds	r7, #16
 8004f64:	46bd      	mov	sp, r7
 8004f66:	bd80      	pop	{r7, pc}
 8004f68:	00013f5f 	.word	0x00013f5f

08004f6c <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8004f6c:	b580      	push	{r7, lr}
 8004f6e:	b084      	sub	sp, #16
 8004f70:	af00      	add	r7, sp, #0
 8004f72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004f74:	2300      	movs	r3, #0
 8004f76:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8004f78:	2300      	movs	r3, #0
 8004f7a:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	68db      	ldr	r3, [r3, #12]
 8004f82:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d122      	bne.n	8004fd0 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	68da      	ldr	r2, [r3, #12]
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8004f98:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004f9a:	f7fe fa11 	bl	80033c0 <HAL_GetTick>
 8004f9e:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8004fa0:	e00c      	b.n	8004fbc <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8004fa2:	f7fe fa0d 	bl	80033c0 <HAL_GetTick>
 8004fa6:	4602      	mov	r2, r0
 8004fa8:	68bb      	ldr	r3, [r7, #8]
 8004faa:	1ad3      	subs	r3, r2, r3
 8004fac:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004fb0:	d904      	bls.n	8004fbc <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	2204      	movs	r2, #4
 8004fb6:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8004fb8:	2301      	movs	r3, #1
 8004fba:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	68db      	ldr	r3, [r3, #12]
 8004fc2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d102      	bne.n	8004fd0 <RTC_EnterInitMode+0x64>
 8004fca:	7bfb      	ldrb	r3, [r7, #15]
 8004fcc:	2b01      	cmp	r3, #1
 8004fce:	d1e8      	bne.n	8004fa2 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8004fd0:	7bfb      	ldrb	r3, [r7, #15]
}
 8004fd2:	4618      	mov	r0, r3
 8004fd4:	3710      	adds	r7, #16
 8004fd6:	46bd      	mov	sp, r7
 8004fd8:	bd80      	pop	{r7, pc}

08004fda <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8004fda:	b580      	push	{r7, lr}
 8004fdc:	b084      	sub	sp, #16
 8004fde:	af00      	add	r7, sp, #0
 8004fe0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004fe2:	2300      	movs	r3, #0
 8004fe4:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	68da      	ldr	r2, [r3, #12]
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004ff4:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	689b      	ldr	r3, [r3, #8]
 8004ffc:	f003 0320 	and.w	r3, r3, #32
 8005000:	2b00      	cmp	r3, #0
 8005002:	d10a      	bne.n	800501a <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005004:	6878      	ldr	r0, [r7, #4]
 8005006:	f7ff ff8b 	bl	8004f20 <HAL_RTC_WaitForSynchro>
 800500a:	4603      	mov	r3, r0
 800500c:	2b00      	cmp	r3, #0
 800500e:	d004      	beq.n	800501a <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	2204      	movs	r2, #4
 8005014:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 8005016:	2301      	movs	r3, #1
 8005018:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800501a:	7bfb      	ldrb	r3, [r7, #15]
}
 800501c:	4618      	mov	r0, r3
 800501e:	3710      	adds	r7, #16
 8005020:	46bd      	mov	sp, r7
 8005022:	bd80      	pop	{r7, pc}

08005024 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8005024:	b480      	push	{r7}
 8005026:	b085      	sub	sp, #20
 8005028:	af00      	add	r7, sp, #0
 800502a:	4603      	mov	r3, r0
 800502c:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800502e:	2300      	movs	r3, #0
 8005030:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 8005032:	e005      	b.n	8005040 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	3301      	adds	r3, #1
 8005038:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 800503a:	79fb      	ldrb	r3, [r7, #7]
 800503c:	3b0a      	subs	r3, #10
 800503e:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 8005040:	79fb      	ldrb	r3, [r7, #7]
 8005042:	2b09      	cmp	r3, #9
 8005044:	d8f6      	bhi.n	8005034 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	b2db      	uxtb	r3, r3
 800504a:	011b      	lsls	r3, r3, #4
 800504c:	b2da      	uxtb	r2, r3
 800504e:	79fb      	ldrb	r3, [r7, #7]
 8005050:	4313      	orrs	r3, r2
 8005052:	b2db      	uxtb	r3, r3
}
 8005054:	4618      	mov	r0, r3
 8005056:	3714      	adds	r7, #20
 8005058:	46bd      	mov	sp, r7
 800505a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800505e:	4770      	bx	lr

08005060 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 8005060:	b480      	push	{r7}
 8005062:	b085      	sub	sp, #20
 8005064:	af00      	add	r7, sp, #0
 8005066:	4603      	mov	r3, r0
 8005068:	71fb      	strb	r3, [r7, #7]
  uint32_t tens = 0U;
 800506a:	2300      	movs	r3, #0
 800506c:	60fb      	str	r3, [r7, #12]
  tens = (((uint32_t)number & 0xF0U) >> 4U) * 10U;
 800506e:	79fb      	ldrb	r3, [r7, #7]
 8005070:	091b      	lsrs	r3, r3, #4
 8005072:	b2db      	uxtb	r3, r3
 8005074:	461a      	mov	r2, r3
 8005076:	4613      	mov	r3, r2
 8005078:	009b      	lsls	r3, r3, #2
 800507a:	4413      	add	r3, r2
 800507c:	005b      	lsls	r3, r3, #1
 800507e:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tens + ((uint32_t)number & 0x0FU));
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	b2da      	uxtb	r2, r3
 8005084:	79fb      	ldrb	r3, [r7, #7]
 8005086:	f003 030f 	and.w	r3, r3, #15
 800508a:	b2db      	uxtb	r3, r3
 800508c:	4413      	add	r3, r2
 800508e:	b2db      	uxtb	r3, r3
}
 8005090:	4618      	mov	r0, r3
 8005092:	3714      	adds	r7, #20
 8005094:	46bd      	mov	sp, r7
 8005096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800509a:	4770      	bx	lr

0800509c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800509c:	b580      	push	{r7, lr}
 800509e:	b082      	sub	sp, #8
 80050a0:	af00      	add	r7, sp, #0
 80050a2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d101      	bne.n	80050ae <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80050aa:	2301      	movs	r3, #1
 80050ac:	e07b      	b.n	80051a6 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d108      	bne.n	80050c8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	685b      	ldr	r3, [r3, #4]
 80050ba:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80050be:	d009      	beq.n	80050d4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	2200      	movs	r2, #0
 80050c4:	61da      	str	r2, [r3, #28]
 80050c6:	e005      	b.n	80050d4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	2200      	movs	r2, #0
 80050cc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	2200      	movs	r2, #0
 80050d2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	2200      	movs	r2, #0
 80050d8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80050e0:	b2db      	uxtb	r3, r3
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d106      	bne.n	80050f4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	2200      	movs	r2, #0
 80050ea:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80050ee:	6878      	ldr	r0, [r7, #4]
 80050f0:	f7fd ffd4 	bl	800309c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	2202      	movs	r2, #2
 80050f8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	681a      	ldr	r2, [r3, #0]
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800510a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	685b      	ldr	r3, [r3, #4]
 8005110:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	689b      	ldr	r3, [r3, #8]
 8005118:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800511c:	431a      	orrs	r2, r3
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	68db      	ldr	r3, [r3, #12]
 8005122:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005126:	431a      	orrs	r2, r3
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	691b      	ldr	r3, [r3, #16]
 800512c:	f003 0302 	and.w	r3, r3, #2
 8005130:	431a      	orrs	r2, r3
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	695b      	ldr	r3, [r3, #20]
 8005136:	f003 0301 	and.w	r3, r3, #1
 800513a:	431a      	orrs	r2, r3
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	699b      	ldr	r3, [r3, #24]
 8005140:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005144:	431a      	orrs	r2, r3
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	69db      	ldr	r3, [r3, #28]
 800514a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800514e:	431a      	orrs	r2, r3
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	6a1b      	ldr	r3, [r3, #32]
 8005154:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005158:	ea42 0103 	orr.w	r1, r2, r3
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005160:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	430a      	orrs	r2, r1
 800516a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	699b      	ldr	r3, [r3, #24]
 8005170:	0c1b      	lsrs	r3, r3, #16
 8005172:	f003 0104 	and.w	r1, r3, #4
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800517a:	f003 0210 	and.w	r2, r3, #16
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	430a      	orrs	r2, r1
 8005184:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	69da      	ldr	r2, [r3, #28]
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005194:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	2200      	movs	r2, #0
 800519a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	2201      	movs	r2, #1
 80051a0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80051a4:	2300      	movs	r3, #0
}
 80051a6:	4618      	mov	r0, r3
 80051a8:	3708      	adds	r7, #8
 80051aa:	46bd      	mov	sp, r7
 80051ac:	bd80      	pop	{r7, pc}
	...

080051b0 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 80051b0:	b580      	push	{r7, lr}
 80051b2:	b086      	sub	sp, #24
 80051b4:	af00      	add	r7, sp, #0
 80051b6:	60f8      	str	r0, [r7, #12]
 80051b8:	60b9      	str	r1, [r7, #8]
 80051ba:	4613      	mov	r3, r2
 80051bc:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 80051be:	2300      	movs	r3, #0
 80051c0:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80051c8:	2b01      	cmp	r3, #1
 80051ca:	d101      	bne.n	80051d0 <HAL_SPI_Transmit_DMA+0x20>
 80051cc:	2302      	movs	r3, #2
 80051ce:	e097      	b.n	8005300 <HAL_SPI_Transmit_DMA+0x150>
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	2201      	movs	r2, #1
 80051d4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->State != HAL_SPI_STATE_READY)
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80051de:	b2db      	uxtb	r3, r3
 80051e0:	2b01      	cmp	r3, #1
 80051e2:	d002      	beq.n	80051ea <HAL_SPI_Transmit_DMA+0x3a>
  {
    errorcode = HAL_BUSY;
 80051e4:	2302      	movs	r3, #2
 80051e6:	75fb      	strb	r3, [r7, #23]
    goto error;
 80051e8:	e085      	b.n	80052f6 <HAL_SPI_Transmit_DMA+0x146>
  }

  if ((pData == NULL) || (Size == 0U))
 80051ea:	68bb      	ldr	r3, [r7, #8]
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d002      	beq.n	80051f6 <HAL_SPI_Transmit_DMA+0x46>
 80051f0:	88fb      	ldrh	r3, [r7, #6]
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d102      	bne.n	80051fc <HAL_SPI_Transmit_DMA+0x4c>
  {
    errorcode = HAL_ERROR;
 80051f6:	2301      	movs	r3, #1
 80051f8:	75fb      	strb	r3, [r7, #23]
    goto error;
 80051fa:	e07c      	b.n	80052f6 <HAL_SPI_Transmit_DMA+0x146>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	2203      	movs	r2, #3
 8005200:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	2200      	movs	r2, #0
 8005208:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	68ba      	ldr	r2, [r7, #8]
 800520e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	88fa      	ldrh	r2, [r7, #6]
 8005214:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	88fa      	ldrh	r2, [r7, #6]
 800521a:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	2200      	movs	r2, #0
 8005220:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxISR       = NULL;
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	2200      	movs	r2, #0
 8005226:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	2200      	movs	r2, #0
 800522c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	2200      	movs	r2, #0
 8005232:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	2200      	movs	r2, #0
 8005238:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	689b      	ldr	r3, [r3, #8]
 800523e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005242:	d10f      	bne.n	8005264 <HAL_SPI_Transmit_DMA+0xb4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	681a      	ldr	r2, [r3, #0]
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005252:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	681a      	ldr	r2, [r3, #0]
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005262:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005268:	4a27      	ldr	r2, [pc, #156]	@ (8005308 <HAL_SPI_Transmit_DMA+0x158>)
 800526a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005270:	4a26      	ldr	r2, [pc, #152]	@ (800530c <HAL_SPI_Transmit_DMA+0x15c>)
 8005272:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005278:	4a25      	ldr	r2, [pc, #148]	@ (8005310 <HAL_SPI_Transmit_DMA+0x160>)
 800527a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005280:	2200      	movs	r2, #0
 8005282:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800528c:	4619      	mov	r1, r3
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	330c      	adds	r3, #12
 8005294:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800529a:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800529c:	f7fe fa80 	bl	80037a0 <HAL_DMA_Start_IT>
 80052a0:	4603      	mov	r3, r0
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d008      	beq.n	80052b8 <HAL_SPI_Transmit_DMA+0x108>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80052aa:	f043 0210 	orr.w	r2, r3, #16
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	655a      	str	r2, [r3, #84]	@ 0x54
    errorcode = HAL_ERROR;
 80052b2:	2301      	movs	r3, #1
 80052b4:	75fb      	strb	r3, [r7, #23]

    goto error;
 80052b6:	e01e      	b.n	80052f6 <HAL_SPI_Transmit_DMA+0x146>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80052c2:	2b40      	cmp	r3, #64	@ 0x40
 80052c4:	d007      	beq.n	80052d6 <HAL_SPI_Transmit_DMA+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	681a      	ldr	r2, [r3, #0]
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80052d4:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	685a      	ldr	r2, [r3, #4]
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	f042 0220 	orr.w	r2, r2, #32
 80052e4:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	685a      	ldr	r2, [r3, #4]
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	f042 0202 	orr.w	r2, r2, #2
 80052f4:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	2200      	movs	r2, #0
 80052fa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 80052fe:	7dfb      	ldrb	r3, [r7, #23]
}
 8005300:	4618      	mov	r0, r3
 8005302:	3718      	adds	r7, #24
 8005304:	46bd      	mov	sp, r7
 8005306:	bd80      	pop	{r7, pc}
 8005308:	08005415 	.word	0x08005415
 800530c:	0800536d 	.word	0x0800536d
 8005310:	08005431 	.word	0x08005431

08005314 <HAL_SPI_TxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8005314:	b480      	push	{r7}
 8005316:	b083      	sub	sp, #12
 8005318:	af00      	add	r7, sp, #0
 800531a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 800531c:	bf00      	nop
 800531e:	370c      	adds	r7, #12
 8005320:	46bd      	mov	sp, r7
 8005322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005326:	4770      	bx	lr

08005328 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8005328:	b480      	push	{r7}
 800532a:	b083      	sub	sp, #12
 800532c:	af00      	add	r7, sp, #0
 800532e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8005330:	bf00      	nop
 8005332:	370c      	adds	r7, #12
 8005334:	46bd      	mov	sp, r7
 8005336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800533a:	4770      	bx	lr

0800533c <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800533c:	b480      	push	{r7}
 800533e:	b083      	sub	sp, #12
 8005340:	af00      	add	r7, sp, #0
 8005342:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8005344:	bf00      	nop
 8005346:	370c      	adds	r7, #12
 8005348:	46bd      	mov	sp, r7
 800534a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800534e:	4770      	bx	lr

08005350 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8005350:	b480      	push	{r7}
 8005352:	b083      	sub	sp, #12
 8005354:	af00      	add	r7, sp, #0
 8005356:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800535e:	b2db      	uxtb	r3, r3
}
 8005360:	4618      	mov	r0, r3
 8005362:	370c      	adds	r7, #12
 8005364:	46bd      	mov	sp, r7
 8005366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800536a:	4770      	bx	lr

0800536c <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800536c:	b580      	push	{r7, lr}
 800536e:	b086      	sub	sp, #24
 8005370:	af00      	add	r7, sp, #0
 8005372:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005378:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800537a:	f7fe f821 	bl	80033c0 <HAL_GetTick>
 800537e:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800538a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800538e:	d03b      	beq.n	8005408 <SPI_DMATransmitCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8005390:	697b      	ldr	r3, [r7, #20]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	685a      	ldr	r2, [r3, #4]
 8005396:	697b      	ldr	r3, [r7, #20]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	f022 0220 	bic.w	r2, r2, #32
 800539e:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80053a0:	697b      	ldr	r3, [r7, #20]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	685a      	ldr	r2, [r3, #4]
 80053a6:	697b      	ldr	r3, [r7, #20]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	f022 0202 	bic.w	r2, r2, #2
 80053ae:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80053b0:	693a      	ldr	r2, [r7, #16]
 80053b2:	2164      	movs	r1, #100	@ 0x64
 80053b4:	6978      	ldr	r0, [r7, #20]
 80053b6:	f000 f8e3 	bl	8005580 <SPI_EndRxTxTransaction>
 80053ba:	4603      	mov	r3, r0
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d005      	beq.n	80053cc <SPI_DMATransmitCplt+0x60>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80053c0:	697b      	ldr	r3, [r7, #20]
 80053c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053c4:	f043 0220 	orr.w	r2, r3, #32
 80053c8:	697b      	ldr	r3, [r7, #20]
 80053ca:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80053cc:	697b      	ldr	r3, [r7, #20]
 80053ce:	689b      	ldr	r3, [r3, #8]
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d10a      	bne.n	80053ea <SPI_DMATransmitCplt+0x7e>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80053d4:	2300      	movs	r3, #0
 80053d6:	60fb      	str	r3, [r7, #12]
 80053d8:	697b      	ldr	r3, [r7, #20]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	68db      	ldr	r3, [r3, #12]
 80053de:	60fb      	str	r3, [r7, #12]
 80053e0:	697b      	ldr	r3, [r7, #20]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	689b      	ldr	r3, [r3, #8]
 80053e6:	60fb      	str	r3, [r7, #12]
 80053e8:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 80053ea:	697b      	ldr	r3, [r7, #20]
 80053ec:	2200      	movs	r2, #0
 80053ee:	86da      	strh	r2, [r3, #54]	@ 0x36
    hspi->State = HAL_SPI_STATE_READY;
 80053f0:	697b      	ldr	r3, [r7, #20]
 80053f2:	2201      	movs	r2, #1
 80053f4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80053f8:	697b      	ldr	r3, [r7, #20]
 80053fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d003      	beq.n	8005408 <SPI_DMATransmitCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8005400:	6978      	ldr	r0, [r7, #20]
 8005402:	f7ff ff9b 	bl	800533c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8005406:	e002      	b.n	800540e <SPI_DMATransmitCplt+0xa2>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 8005408:	6978      	ldr	r0, [r7, #20]
 800540a:	f7ff ff83 	bl	8005314 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800540e:	3718      	adds	r7, #24
 8005410:	46bd      	mov	sp, r7
 8005412:	bd80      	pop	{r7, pc}

08005414 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8005414:	b580      	push	{r7, lr}
 8005416:	b084      	sub	sp, #16
 8005418:	af00      	add	r7, sp, #0
 800541a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005420:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 8005422:	68f8      	ldr	r0, [r7, #12]
 8005424:	f7ff ff80 	bl	8005328 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005428:	bf00      	nop
 800542a:	3710      	adds	r7, #16
 800542c:	46bd      	mov	sp, r7
 800542e:	bd80      	pop	{r7, pc}

08005430 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8005430:	b580      	push	{r7, lr}
 8005432:	b084      	sub	sp, #16
 8005434:	af00      	add	r7, sp, #0
 8005436:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800543c:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	685a      	ldr	r2, [r3, #4]
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	f022 0203 	bic.w	r2, r2, #3
 800544c:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005452:	f043 0210 	orr.w	r2, r3, #16
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_READY;
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	2201      	movs	r2, #1
 800545e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8005462:	68f8      	ldr	r0, [r7, #12]
 8005464:	f7ff ff6a 	bl	800533c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005468:	bf00      	nop
 800546a:	3710      	adds	r7, #16
 800546c:	46bd      	mov	sp, r7
 800546e:	bd80      	pop	{r7, pc}

08005470 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005470:	b580      	push	{r7, lr}
 8005472:	b088      	sub	sp, #32
 8005474:	af00      	add	r7, sp, #0
 8005476:	60f8      	str	r0, [r7, #12]
 8005478:	60b9      	str	r1, [r7, #8]
 800547a:	603b      	str	r3, [r7, #0]
 800547c:	4613      	mov	r3, r2
 800547e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005480:	f7fd ff9e 	bl	80033c0 <HAL_GetTick>
 8005484:	4602      	mov	r2, r0
 8005486:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005488:	1a9b      	subs	r3, r3, r2
 800548a:	683a      	ldr	r2, [r7, #0]
 800548c:	4413      	add	r3, r2
 800548e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005490:	f7fd ff96 	bl	80033c0 <HAL_GetTick>
 8005494:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005496:	4b39      	ldr	r3, [pc, #228]	@ (800557c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	015b      	lsls	r3, r3, #5
 800549c:	0d1b      	lsrs	r3, r3, #20
 800549e:	69fa      	ldr	r2, [r7, #28]
 80054a0:	fb02 f303 	mul.w	r3, r2, r3
 80054a4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80054a6:	e054      	b.n	8005552 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80054a8:	683b      	ldr	r3, [r7, #0]
 80054aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054ae:	d050      	beq.n	8005552 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80054b0:	f7fd ff86 	bl	80033c0 <HAL_GetTick>
 80054b4:	4602      	mov	r2, r0
 80054b6:	69bb      	ldr	r3, [r7, #24]
 80054b8:	1ad3      	subs	r3, r2, r3
 80054ba:	69fa      	ldr	r2, [r7, #28]
 80054bc:	429a      	cmp	r2, r3
 80054be:	d902      	bls.n	80054c6 <SPI_WaitFlagStateUntilTimeout+0x56>
 80054c0:	69fb      	ldr	r3, [r7, #28]
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d13d      	bne.n	8005542 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	685a      	ldr	r2, [r3, #4]
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80054d4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	685b      	ldr	r3, [r3, #4]
 80054da:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80054de:	d111      	bne.n	8005504 <SPI_WaitFlagStateUntilTimeout+0x94>
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	689b      	ldr	r3, [r3, #8]
 80054e4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80054e8:	d004      	beq.n	80054f4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	689b      	ldr	r3, [r3, #8]
 80054ee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80054f2:	d107      	bne.n	8005504 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	681a      	ldr	r2, [r3, #0]
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005502:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005508:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800550c:	d10f      	bne.n	800552e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	681a      	ldr	r2, [r3, #0]
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800551c:	601a      	str	r2, [r3, #0]
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	681a      	ldr	r2, [r3, #0]
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800552c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	2201      	movs	r2, #1
 8005532:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	2200      	movs	r2, #0
 800553a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800553e:	2303      	movs	r3, #3
 8005540:	e017      	b.n	8005572 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005542:	697b      	ldr	r3, [r7, #20]
 8005544:	2b00      	cmp	r3, #0
 8005546:	d101      	bne.n	800554c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005548:	2300      	movs	r3, #0
 800554a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800554c:	697b      	ldr	r3, [r7, #20]
 800554e:	3b01      	subs	r3, #1
 8005550:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	689a      	ldr	r2, [r3, #8]
 8005558:	68bb      	ldr	r3, [r7, #8]
 800555a:	4013      	ands	r3, r2
 800555c:	68ba      	ldr	r2, [r7, #8]
 800555e:	429a      	cmp	r2, r3
 8005560:	bf0c      	ite	eq
 8005562:	2301      	moveq	r3, #1
 8005564:	2300      	movne	r3, #0
 8005566:	b2db      	uxtb	r3, r3
 8005568:	461a      	mov	r2, r3
 800556a:	79fb      	ldrb	r3, [r7, #7]
 800556c:	429a      	cmp	r2, r3
 800556e:	d19b      	bne.n	80054a8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005570:	2300      	movs	r3, #0
}
 8005572:	4618      	mov	r0, r3
 8005574:	3720      	adds	r7, #32
 8005576:	46bd      	mov	sp, r7
 8005578:	bd80      	pop	{r7, pc}
 800557a:	bf00      	nop
 800557c:	20000010 	.word	0x20000010

08005580 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005580:	b580      	push	{r7, lr}
 8005582:	b088      	sub	sp, #32
 8005584:	af02      	add	r7, sp, #8
 8005586:	60f8      	str	r0, [r7, #12]
 8005588:	60b9      	str	r1, [r7, #8]
 800558a:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	9300      	str	r3, [sp, #0]
 8005590:	68bb      	ldr	r3, [r7, #8]
 8005592:	2201      	movs	r2, #1
 8005594:	2102      	movs	r1, #2
 8005596:	68f8      	ldr	r0, [r7, #12]
 8005598:	f7ff ff6a 	bl	8005470 <SPI_WaitFlagStateUntilTimeout>
 800559c:	4603      	mov	r3, r0
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d007      	beq.n	80055b2 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80055a6:	f043 0220 	orr.w	r2, r3, #32
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80055ae:	2303      	movs	r3, #3
 80055b0:	e032      	b.n	8005618 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80055b2:	4b1b      	ldr	r3, [pc, #108]	@ (8005620 <SPI_EndRxTxTransaction+0xa0>)
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	4a1b      	ldr	r2, [pc, #108]	@ (8005624 <SPI_EndRxTxTransaction+0xa4>)
 80055b8:	fba2 2303 	umull	r2, r3, r2, r3
 80055bc:	0d5b      	lsrs	r3, r3, #21
 80055be:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80055c2:	fb02 f303 	mul.w	r3, r2, r3
 80055c6:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	685b      	ldr	r3, [r3, #4]
 80055cc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80055d0:	d112      	bne.n	80055f8 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	9300      	str	r3, [sp, #0]
 80055d6:	68bb      	ldr	r3, [r7, #8]
 80055d8:	2200      	movs	r2, #0
 80055da:	2180      	movs	r1, #128	@ 0x80
 80055dc:	68f8      	ldr	r0, [r7, #12]
 80055de:	f7ff ff47 	bl	8005470 <SPI_WaitFlagStateUntilTimeout>
 80055e2:	4603      	mov	r3, r0
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d016      	beq.n	8005616 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80055ec:	f043 0220 	orr.w	r2, r3, #32
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80055f4:	2303      	movs	r3, #3
 80055f6:	e00f      	b.n	8005618 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80055f8:	697b      	ldr	r3, [r7, #20]
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d00a      	beq.n	8005614 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 80055fe:	697b      	ldr	r3, [r7, #20]
 8005600:	3b01      	subs	r3, #1
 8005602:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	689b      	ldr	r3, [r3, #8]
 800560a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800560e:	2b80      	cmp	r3, #128	@ 0x80
 8005610:	d0f2      	beq.n	80055f8 <SPI_EndRxTxTransaction+0x78>
 8005612:	e000      	b.n	8005616 <SPI_EndRxTxTransaction+0x96>
        break;
 8005614:	bf00      	nop
  }

  return HAL_OK;
 8005616:	2300      	movs	r3, #0
}
 8005618:	4618      	mov	r0, r3
 800561a:	3718      	adds	r7, #24
 800561c:	46bd      	mov	sp, r7
 800561e:	bd80      	pop	{r7, pc}
 8005620:	20000010 	.word	0x20000010
 8005624:	165e9f81 	.word	0x165e9f81

08005628 <memset>:
 8005628:	4402      	add	r2, r0
 800562a:	4603      	mov	r3, r0
 800562c:	4293      	cmp	r3, r2
 800562e:	d100      	bne.n	8005632 <memset+0xa>
 8005630:	4770      	bx	lr
 8005632:	f803 1b01 	strb.w	r1, [r3], #1
 8005636:	e7f9      	b.n	800562c <memset+0x4>

08005638 <__libc_init_array>:
 8005638:	b570      	push	{r4, r5, r6, lr}
 800563a:	4d0d      	ldr	r5, [pc, #52]	@ (8005670 <__libc_init_array+0x38>)
 800563c:	4c0d      	ldr	r4, [pc, #52]	@ (8005674 <__libc_init_array+0x3c>)
 800563e:	1b64      	subs	r4, r4, r5
 8005640:	10a4      	asrs	r4, r4, #2
 8005642:	2600      	movs	r6, #0
 8005644:	42a6      	cmp	r6, r4
 8005646:	d109      	bne.n	800565c <__libc_init_array+0x24>
 8005648:	4d0b      	ldr	r5, [pc, #44]	@ (8005678 <__libc_init_array+0x40>)
 800564a:	4c0c      	ldr	r4, [pc, #48]	@ (800567c <__libc_init_array+0x44>)
 800564c:	f001 f89c 	bl	8006788 <_init>
 8005650:	1b64      	subs	r4, r4, r5
 8005652:	10a4      	asrs	r4, r4, #2
 8005654:	2600      	movs	r6, #0
 8005656:	42a6      	cmp	r6, r4
 8005658:	d105      	bne.n	8005666 <__libc_init_array+0x2e>
 800565a:	bd70      	pop	{r4, r5, r6, pc}
 800565c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005660:	4798      	blx	r3
 8005662:	3601      	adds	r6, #1
 8005664:	e7ee      	b.n	8005644 <__libc_init_array+0xc>
 8005666:	f855 3b04 	ldr.w	r3, [r5], #4
 800566a:	4798      	blx	r3
 800566c:	3601      	adds	r6, #1
 800566e:	e7f2      	b.n	8005656 <__libc_init_array+0x1e>
 8005670:	0800a388 	.word	0x0800a388
 8005674:	0800a388 	.word	0x0800a388
 8005678:	0800a388 	.word	0x0800a388
 800567c:	0800a38c 	.word	0x0800a38c

08005680 <cos>:
 8005680:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005682:	ec53 2b10 	vmov	r2, r3, d0
 8005686:	4826      	ldr	r0, [pc, #152]	@ (8005720 <cos+0xa0>)
 8005688:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800568c:	4281      	cmp	r1, r0
 800568e:	d806      	bhi.n	800569e <cos+0x1e>
 8005690:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 8005718 <cos+0x98>
 8005694:	b005      	add	sp, #20
 8005696:	f85d eb04 	ldr.w	lr, [sp], #4
 800569a:	f000 b899 	b.w	80057d0 <__kernel_cos>
 800569e:	4821      	ldr	r0, [pc, #132]	@ (8005724 <cos+0xa4>)
 80056a0:	4281      	cmp	r1, r0
 80056a2:	d908      	bls.n	80056b6 <cos+0x36>
 80056a4:	4610      	mov	r0, r2
 80056a6:	4619      	mov	r1, r3
 80056a8:	f7fa fda2 	bl	80001f0 <__aeabi_dsub>
 80056ac:	ec41 0b10 	vmov	d0, r0, r1
 80056b0:	b005      	add	sp, #20
 80056b2:	f85d fb04 	ldr.w	pc, [sp], #4
 80056b6:	4668      	mov	r0, sp
 80056b8:	f000 fa0e 	bl	8005ad8 <__ieee754_rem_pio2>
 80056bc:	f000 0003 	and.w	r0, r0, #3
 80056c0:	2801      	cmp	r0, #1
 80056c2:	d00b      	beq.n	80056dc <cos+0x5c>
 80056c4:	2802      	cmp	r0, #2
 80056c6:	d015      	beq.n	80056f4 <cos+0x74>
 80056c8:	b9d8      	cbnz	r0, 8005702 <cos+0x82>
 80056ca:	ed9d 1b02 	vldr	d1, [sp, #8]
 80056ce:	ed9d 0b00 	vldr	d0, [sp]
 80056d2:	f000 f87d 	bl	80057d0 <__kernel_cos>
 80056d6:	ec51 0b10 	vmov	r0, r1, d0
 80056da:	e7e7      	b.n	80056ac <cos+0x2c>
 80056dc:	ed9d 1b02 	vldr	d1, [sp, #8]
 80056e0:	ed9d 0b00 	vldr	d0, [sp]
 80056e4:	f000 f93c 	bl	8005960 <__kernel_sin>
 80056e8:	ec53 2b10 	vmov	r2, r3, d0
 80056ec:	4610      	mov	r0, r2
 80056ee:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 80056f2:	e7db      	b.n	80056ac <cos+0x2c>
 80056f4:	ed9d 1b02 	vldr	d1, [sp, #8]
 80056f8:	ed9d 0b00 	vldr	d0, [sp]
 80056fc:	f000 f868 	bl	80057d0 <__kernel_cos>
 8005700:	e7f2      	b.n	80056e8 <cos+0x68>
 8005702:	ed9d 1b02 	vldr	d1, [sp, #8]
 8005706:	ed9d 0b00 	vldr	d0, [sp]
 800570a:	2001      	movs	r0, #1
 800570c:	f000 f928 	bl	8005960 <__kernel_sin>
 8005710:	e7e1      	b.n	80056d6 <cos+0x56>
 8005712:	bf00      	nop
 8005714:	f3af 8000 	nop.w
	...
 8005720:	3fe921fb 	.word	0x3fe921fb
 8005724:	7fefffff 	.word	0x7fefffff

08005728 <sin>:
 8005728:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800572a:	ec53 2b10 	vmov	r2, r3, d0
 800572e:	4826      	ldr	r0, [pc, #152]	@ (80057c8 <sin+0xa0>)
 8005730:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8005734:	4281      	cmp	r1, r0
 8005736:	d807      	bhi.n	8005748 <sin+0x20>
 8005738:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 80057c0 <sin+0x98>
 800573c:	2000      	movs	r0, #0
 800573e:	b005      	add	sp, #20
 8005740:	f85d eb04 	ldr.w	lr, [sp], #4
 8005744:	f000 b90c 	b.w	8005960 <__kernel_sin>
 8005748:	4820      	ldr	r0, [pc, #128]	@ (80057cc <sin+0xa4>)
 800574a:	4281      	cmp	r1, r0
 800574c:	d908      	bls.n	8005760 <sin+0x38>
 800574e:	4610      	mov	r0, r2
 8005750:	4619      	mov	r1, r3
 8005752:	f7fa fd4d 	bl	80001f0 <__aeabi_dsub>
 8005756:	ec41 0b10 	vmov	d0, r0, r1
 800575a:	b005      	add	sp, #20
 800575c:	f85d fb04 	ldr.w	pc, [sp], #4
 8005760:	4668      	mov	r0, sp
 8005762:	f000 f9b9 	bl	8005ad8 <__ieee754_rem_pio2>
 8005766:	f000 0003 	and.w	r0, r0, #3
 800576a:	2801      	cmp	r0, #1
 800576c:	d00c      	beq.n	8005788 <sin+0x60>
 800576e:	2802      	cmp	r0, #2
 8005770:	d011      	beq.n	8005796 <sin+0x6e>
 8005772:	b9e8      	cbnz	r0, 80057b0 <sin+0x88>
 8005774:	ed9d 1b02 	vldr	d1, [sp, #8]
 8005778:	ed9d 0b00 	vldr	d0, [sp]
 800577c:	2001      	movs	r0, #1
 800577e:	f000 f8ef 	bl	8005960 <__kernel_sin>
 8005782:	ec51 0b10 	vmov	r0, r1, d0
 8005786:	e7e6      	b.n	8005756 <sin+0x2e>
 8005788:	ed9d 1b02 	vldr	d1, [sp, #8]
 800578c:	ed9d 0b00 	vldr	d0, [sp]
 8005790:	f000 f81e 	bl	80057d0 <__kernel_cos>
 8005794:	e7f5      	b.n	8005782 <sin+0x5a>
 8005796:	ed9d 1b02 	vldr	d1, [sp, #8]
 800579a:	ed9d 0b00 	vldr	d0, [sp]
 800579e:	2001      	movs	r0, #1
 80057a0:	f000 f8de 	bl	8005960 <__kernel_sin>
 80057a4:	ec53 2b10 	vmov	r2, r3, d0
 80057a8:	4610      	mov	r0, r2
 80057aa:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 80057ae:	e7d2      	b.n	8005756 <sin+0x2e>
 80057b0:	ed9d 1b02 	vldr	d1, [sp, #8]
 80057b4:	ed9d 0b00 	vldr	d0, [sp]
 80057b8:	f000 f80a 	bl	80057d0 <__kernel_cos>
 80057bc:	e7f2      	b.n	80057a4 <sin+0x7c>
 80057be:	bf00      	nop
	...
 80057c8:	3fe921fb 	.word	0x3fe921fb
 80057cc:	7fefffff 	.word	0x7fefffff

080057d0 <__kernel_cos>:
 80057d0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80057d4:	ec57 6b10 	vmov	r6, r7, d0
 80057d8:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 80057dc:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 80057e0:	ed8d 1b00 	vstr	d1, [sp]
 80057e4:	d206      	bcs.n	80057f4 <__kernel_cos+0x24>
 80057e6:	4630      	mov	r0, r6
 80057e8:	4639      	mov	r1, r7
 80057ea:	f7fb f953 	bl	8000a94 <__aeabi_d2iz>
 80057ee:	2800      	cmp	r0, #0
 80057f0:	f000 8088 	beq.w	8005904 <__kernel_cos+0x134>
 80057f4:	4632      	mov	r2, r6
 80057f6:	463b      	mov	r3, r7
 80057f8:	4630      	mov	r0, r6
 80057fa:	4639      	mov	r1, r7
 80057fc:	f7fa feb0 	bl	8000560 <__aeabi_dmul>
 8005800:	4b51      	ldr	r3, [pc, #324]	@ (8005948 <__kernel_cos+0x178>)
 8005802:	2200      	movs	r2, #0
 8005804:	4604      	mov	r4, r0
 8005806:	460d      	mov	r5, r1
 8005808:	f7fa feaa 	bl	8000560 <__aeabi_dmul>
 800580c:	a340      	add	r3, pc, #256	@ (adr r3, 8005910 <__kernel_cos+0x140>)
 800580e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005812:	4682      	mov	sl, r0
 8005814:	468b      	mov	fp, r1
 8005816:	4620      	mov	r0, r4
 8005818:	4629      	mov	r1, r5
 800581a:	f7fa fea1 	bl	8000560 <__aeabi_dmul>
 800581e:	a33e      	add	r3, pc, #248	@ (adr r3, 8005918 <__kernel_cos+0x148>)
 8005820:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005824:	f7fa fce6 	bl	80001f4 <__adddf3>
 8005828:	4622      	mov	r2, r4
 800582a:	462b      	mov	r3, r5
 800582c:	f7fa fe98 	bl	8000560 <__aeabi_dmul>
 8005830:	a33b      	add	r3, pc, #236	@ (adr r3, 8005920 <__kernel_cos+0x150>)
 8005832:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005836:	f7fa fcdb 	bl	80001f0 <__aeabi_dsub>
 800583a:	4622      	mov	r2, r4
 800583c:	462b      	mov	r3, r5
 800583e:	f7fa fe8f 	bl	8000560 <__aeabi_dmul>
 8005842:	a339      	add	r3, pc, #228	@ (adr r3, 8005928 <__kernel_cos+0x158>)
 8005844:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005848:	f7fa fcd4 	bl	80001f4 <__adddf3>
 800584c:	4622      	mov	r2, r4
 800584e:	462b      	mov	r3, r5
 8005850:	f7fa fe86 	bl	8000560 <__aeabi_dmul>
 8005854:	a336      	add	r3, pc, #216	@ (adr r3, 8005930 <__kernel_cos+0x160>)
 8005856:	e9d3 2300 	ldrd	r2, r3, [r3]
 800585a:	f7fa fcc9 	bl	80001f0 <__aeabi_dsub>
 800585e:	4622      	mov	r2, r4
 8005860:	462b      	mov	r3, r5
 8005862:	f7fa fe7d 	bl	8000560 <__aeabi_dmul>
 8005866:	a334      	add	r3, pc, #208	@ (adr r3, 8005938 <__kernel_cos+0x168>)
 8005868:	e9d3 2300 	ldrd	r2, r3, [r3]
 800586c:	f7fa fcc2 	bl	80001f4 <__adddf3>
 8005870:	4622      	mov	r2, r4
 8005872:	462b      	mov	r3, r5
 8005874:	f7fa fe74 	bl	8000560 <__aeabi_dmul>
 8005878:	4622      	mov	r2, r4
 800587a:	462b      	mov	r3, r5
 800587c:	f7fa fe70 	bl	8000560 <__aeabi_dmul>
 8005880:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005884:	4604      	mov	r4, r0
 8005886:	460d      	mov	r5, r1
 8005888:	4630      	mov	r0, r6
 800588a:	4639      	mov	r1, r7
 800588c:	f7fa fe68 	bl	8000560 <__aeabi_dmul>
 8005890:	460b      	mov	r3, r1
 8005892:	4602      	mov	r2, r0
 8005894:	4629      	mov	r1, r5
 8005896:	4620      	mov	r0, r4
 8005898:	f7fa fcaa 	bl	80001f0 <__aeabi_dsub>
 800589c:	4b2b      	ldr	r3, [pc, #172]	@ (800594c <__kernel_cos+0x17c>)
 800589e:	4598      	cmp	r8, r3
 80058a0:	4606      	mov	r6, r0
 80058a2:	460f      	mov	r7, r1
 80058a4:	d810      	bhi.n	80058c8 <__kernel_cos+0xf8>
 80058a6:	4602      	mov	r2, r0
 80058a8:	460b      	mov	r3, r1
 80058aa:	4650      	mov	r0, sl
 80058ac:	4659      	mov	r1, fp
 80058ae:	f7fa fc9f 	bl	80001f0 <__aeabi_dsub>
 80058b2:	460b      	mov	r3, r1
 80058b4:	4926      	ldr	r1, [pc, #152]	@ (8005950 <__kernel_cos+0x180>)
 80058b6:	4602      	mov	r2, r0
 80058b8:	2000      	movs	r0, #0
 80058ba:	f7fa fc99 	bl	80001f0 <__aeabi_dsub>
 80058be:	ec41 0b10 	vmov	d0, r0, r1
 80058c2:	b003      	add	sp, #12
 80058c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80058c8:	4b22      	ldr	r3, [pc, #136]	@ (8005954 <__kernel_cos+0x184>)
 80058ca:	4921      	ldr	r1, [pc, #132]	@ (8005950 <__kernel_cos+0x180>)
 80058cc:	4598      	cmp	r8, r3
 80058ce:	bf8c      	ite	hi
 80058d0:	4d21      	ldrhi	r5, [pc, #132]	@ (8005958 <__kernel_cos+0x188>)
 80058d2:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 80058d6:	2400      	movs	r4, #0
 80058d8:	4622      	mov	r2, r4
 80058da:	462b      	mov	r3, r5
 80058dc:	2000      	movs	r0, #0
 80058de:	f7fa fc87 	bl	80001f0 <__aeabi_dsub>
 80058e2:	4622      	mov	r2, r4
 80058e4:	4680      	mov	r8, r0
 80058e6:	4689      	mov	r9, r1
 80058e8:	462b      	mov	r3, r5
 80058ea:	4650      	mov	r0, sl
 80058ec:	4659      	mov	r1, fp
 80058ee:	f7fa fc7f 	bl	80001f0 <__aeabi_dsub>
 80058f2:	4632      	mov	r2, r6
 80058f4:	463b      	mov	r3, r7
 80058f6:	f7fa fc7b 	bl	80001f0 <__aeabi_dsub>
 80058fa:	4602      	mov	r2, r0
 80058fc:	460b      	mov	r3, r1
 80058fe:	4640      	mov	r0, r8
 8005900:	4649      	mov	r1, r9
 8005902:	e7da      	b.n	80058ba <__kernel_cos+0xea>
 8005904:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 8005940 <__kernel_cos+0x170>
 8005908:	e7db      	b.n	80058c2 <__kernel_cos+0xf2>
 800590a:	bf00      	nop
 800590c:	f3af 8000 	nop.w
 8005910:	be8838d4 	.word	0xbe8838d4
 8005914:	bda8fae9 	.word	0xbda8fae9
 8005918:	bdb4b1c4 	.word	0xbdb4b1c4
 800591c:	3e21ee9e 	.word	0x3e21ee9e
 8005920:	809c52ad 	.word	0x809c52ad
 8005924:	3e927e4f 	.word	0x3e927e4f
 8005928:	19cb1590 	.word	0x19cb1590
 800592c:	3efa01a0 	.word	0x3efa01a0
 8005930:	16c15177 	.word	0x16c15177
 8005934:	3f56c16c 	.word	0x3f56c16c
 8005938:	5555554c 	.word	0x5555554c
 800593c:	3fa55555 	.word	0x3fa55555
 8005940:	00000000 	.word	0x00000000
 8005944:	3ff00000 	.word	0x3ff00000
 8005948:	3fe00000 	.word	0x3fe00000
 800594c:	3fd33332 	.word	0x3fd33332
 8005950:	3ff00000 	.word	0x3ff00000
 8005954:	3fe90000 	.word	0x3fe90000
 8005958:	3fd20000 	.word	0x3fd20000
 800595c:	00000000 	.word	0x00000000

08005960 <__kernel_sin>:
 8005960:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005964:	ec55 4b10 	vmov	r4, r5, d0
 8005968:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800596c:	b085      	sub	sp, #20
 800596e:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 8005972:	ed8d 1b02 	vstr	d1, [sp, #8]
 8005976:	4680      	mov	r8, r0
 8005978:	d205      	bcs.n	8005986 <__kernel_sin+0x26>
 800597a:	4620      	mov	r0, r4
 800597c:	4629      	mov	r1, r5
 800597e:	f7fb f889 	bl	8000a94 <__aeabi_d2iz>
 8005982:	2800      	cmp	r0, #0
 8005984:	d052      	beq.n	8005a2c <__kernel_sin+0xcc>
 8005986:	4622      	mov	r2, r4
 8005988:	462b      	mov	r3, r5
 800598a:	4620      	mov	r0, r4
 800598c:	4629      	mov	r1, r5
 800598e:	f7fa fde7 	bl	8000560 <__aeabi_dmul>
 8005992:	4682      	mov	sl, r0
 8005994:	468b      	mov	fp, r1
 8005996:	4602      	mov	r2, r0
 8005998:	460b      	mov	r3, r1
 800599a:	4620      	mov	r0, r4
 800599c:	4629      	mov	r1, r5
 800599e:	f7fa fddf 	bl	8000560 <__aeabi_dmul>
 80059a2:	a342      	add	r3, pc, #264	@ (adr r3, 8005aac <__kernel_sin+0x14c>)
 80059a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059a8:	e9cd 0100 	strd	r0, r1, [sp]
 80059ac:	4650      	mov	r0, sl
 80059ae:	4659      	mov	r1, fp
 80059b0:	f7fa fdd6 	bl	8000560 <__aeabi_dmul>
 80059b4:	a33f      	add	r3, pc, #252	@ (adr r3, 8005ab4 <__kernel_sin+0x154>)
 80059b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059ba:	f7fa fc19 	bl	80001f0 <__aeabi_dsub>
 80059be:	4652      	mov	r2, sl
 80059c0:	465b      	mov	r3, fp
 80059c2:	f7fa fdcd 	bl	8000560 <__aeabi_dmul>
 80059c6:	a33d      	add	r3, pc, #244	@ (adr r3, 8005abc <__kernel_sin+0x15c>)
 80059c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059cc:	f7fa fc12 	bl	80001f4 <__adddf3>
 80059d0:	4652      	mov	r2, sl
 80059d2:	465b      	mov	r3, fp
 80059d4:	f7fa fdc4 	bl	8000560 <__aeabi_dmul>
 80059d8:	a33a      	add	r3, pc, #232	@ (adr r3, 8005ac4 <__kernel_sin+0x164>)
 80059da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059de:	f7fa fc07 	bl	80001f0 <__aeabi_dsub>
 80059e2:	4652      	mov	r2, sl
 80059e4:	465b      	mov	r3, fp
 80059e6:	f7fa fdbb 	bl	8000560 <__aeabi_dmul>
 80059ea:	a338      	add	r3, pc, #224	@ (adr r3, 8005acc <__kernel_sin+0x16c>)
 80059ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059f0:	f7fa fc00 	bl	80001f4 <__adddf3>
 80059f4:	4606      	mov	r6, r0
 80059f6:	460f      	mov	r7, r1
 80059f8:	f1b8 0f00 	cmp.w	r8, #0
 80059fc:	d11b      	bne.n	8005a36 <__kernel_sin+0xd6>
 80059fe:	4602      	mov	r2, r0
 8005a00:	460b      	mov	r3, r1
 8005a02:	4650      	mov	r0, sl
 8005a04:	4659      	mov	r1, fp
 8005a06:	f7fa fdab 	bl	8000560 <__aeabi_dmul>
 8005a0a:	a325      	add	r3, pc, #148	@ (adr r3, 8005aa0 <__kernel_sin+0x140>)
 8005a0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a10:	f7fa fbee 	bl	80001f0 <__aeabi_dsub>
 8005a14:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005a18:	f7fa fda2 	bl	8000560 <__aeabi_dmul>
 8005a1c:	4602      	mov	r2, r0
 8005a1e:	460b      	mov	r3, r1
 8005a20:	4620      	mov	r0, r4
 8005a22:	4629      	mov	r1, r5
 8005a24:	f7fa fbe6 	bl	80001f4 <__adddf3>
 8005a28:	4604      	mov	r4, r0
 8005a2a:	460d      	mov	r5, r1
 8005a2c:	ec45 4b10 	vmov	d0, r4, r5
 8005a30:	b005      	add	sp, #20
 8005a32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005a36:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005a3a:	4b1b      	ldr	r3, [pc, #108]	@ (8005aa8 <__kernel_sin+0x148>)
 8005a3c:	2200      	movs	r2, #0
 8005a3e:	f7fa fd8f 	bl	8000560 <__aeabi_dmul>
 8005a42:	4632      	mov	r2, r6
 8005a44:	4680      	mov	r8, r0
 8005a46:	4689      	mov	r9, r1
 8005a48:	463b      	mov	r3, r7
 8005a4a:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005a4e:	f7fa fd87 	bl	8000560 <__aeabi_dmul>
 8005a52:	4602      	mov	r2, r0
 8005a54:	460b      	mov	r3, r1
 8005a56:	4640      	mov	r0, r8
 8005a58:	4649      	mov	r1, r9
 8005a5a:	f7fa fbc9 	bl	80001f0 <__aeabi_dsub>
 8005a5e:	4652      	mov	r2, sl
 8005a60:	465b      	mov	r3, fp
 8005a62:	f7fa fd7d 	bl	8000560 <__aeabi_dmul>
 8005a66:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005a6a:	f7fa fbc1 	bl	80001f0 <__aeabi_dsub>
 8005a6e:	a30c      	add	r3, pc, #48	@ (adr r3, 8005aa0 <__kernel_sin+0x140>)
 8005a70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a74:	4606      	mov	r6, r0
 8005a76:	460f      	mov	r7, r1
 8005a78:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005a7c:	f7fa fd70 	bl	8000560 <__aeabi_dmul>
 8005a80:	4602      	mov	r2, r0
 8005a82:	460b      	mov	r3, r1
 8005a84:	4630      	mov	r0, r6
 8005a86:	4639      	mov	r1, r7
 8005a88:	f7fa fbb4 	bl	80001f4 <__adddf3>
 8005a8c:	4602      	mov	r2, r0
 8005a8e:	460b      	mov	r3, r1
 8005a90:	4620      	mov	r0, r4
 8005a92:	4629      	mov	r1, r5
 8005a94:	f7fa fbac 	bl	80001f0 <__aeabi_dsub>
 8005a98:	e7c6      	b.n	8005a28 <__kernel_sin+0xc8>
 8005a9a:	bf00      	nop
 8005a9c:	f3af 8000 	nop.w
 8005aa0:	55555549 	.word	0x55555549
 8005aa4:	3fc55555 	.word	0x3fc55555
 8005aa8:	3fe00000 	.word	0x3fe00000
 8005aac:	5acfd57c 	.word	0x5acfd57c
 8005ab0:	3de5d93a 	.word	0x3de5d93a
 8005ab4:	8a2b9ceb 	.word	0x8a2b9ceb
 8005ab8:	3e5ae5e6 	.word	0x3e5ae5e6
 8005abc:	57b1fe7d 	.word	0x57b1fe7d
 8005ac0:	3ec71de3 	.word	0x3ec71de3
 8005ac4:	19c161d5 	.word	0x19c161d5
 8005ac8:	3f2a01a0 	.word	0x3f2a01a0
 8005acc:	1110f8a6 	.word	0x1110f8a6
 8005ad0:	3f811111 	.word	0x3f811111
 8005ad4:	00000000 	.word	0x00000000

08005ad8 <__ieee754_rem_pio2>:
 8005ad8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005adc:	ec57 6b10 	vmov	r6, r7, d0
 8005ae0:	4bc5      	ldr	r3, [pc, #788]	@ (8005df8 <__ieee754_rem_pio2+0x320>)
 8005ae2:	b08d      	sub	sp, #52	@ 0x34
 8005ae4:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 8005ae8:	4598      	cmp	r8, r3
 8005aea:	4604      	mov	r4, r0
 8005aec:	9704      	str	r7, [sp, #16]
 8005aee:	d807      	bhi.n	8005b00 <__ieee754_rem_pio2+0x28>
 8005af0:	2200      	movs	r2, #0
 8005af2:	2300      	movs	r3, #0
 8005af4:	ed80 0b00 	vstr	d0, [r0]
 8005af8:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8005afc:	2500      	movs	r5, #0
 8005afe:	e028      	b.n	8005b52 <__ieee754_rem_pio2+0x7a>
 8005b00:	4bbe      	ldr	r3, [pc, #760]	@ (8005dfc <__ieee754_rem_pio2+0x324>)
 8005b02:	4598      	cmp	r8, r3
 8005b04:	d878      	bhi.n	8005bf8 <__ieee754_rem_pio2+0x120>
 8005b06:	9b04      	ldr	r3, [sp, #16]
 8005b08:	4dbd      	ldr	r5, [pc, #756]	@ (8005e00 <__ieee754_rem_pio2+0x328>)
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	4630      	mov	r0, r6
 8005b0e:	a3ac      	add	r3, pc, #688	@ (adr r3, 8005dc0 <__ieee754_rem_pio2+0x2e8>)
 8005b10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b14:	4639      	mov	r1, r7
 8005b16:	dd38      	ble.n	8005b8a <__ieee754_rem_pio2+0xb2>
 8005b18:	f7fa fb6a 	bl	80001f0 <__aeabi_dsub>
 8005b1c:	45a8      	cmp	r8, r5
 8005b1e:	4606      	mov	r6, r0
 8005b20:	460f      	mov	r7, r1
 8005b22:	d01a      	beq.n	8005b5a <__ieee754_rem_pio2+0x82>
 8005b24:	a3a8      	add	r3, pc, #672	@ (adr r3, 8005dc8 <__ieee754_rem_pio2+0x2f0>)
 8005b26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b2a:	f7fa fb61 	bl	80001f0 <__aeabi_dsub>
 8005b2e:	4602      	mov	r2, r0
 8005b30:	460b      	mov	r3, r1
 8005b32:	4680      	mov	r8, r0
 8005b34:	4689      	mov	r9, r1
 8005b36:	4630      	mov	r0, r6
 8005b38:	4639      	mov	r1, r7
 8005b3a:	f7fa fb59 	bl	80001f0 <__aeabi_dsub>
 8005b3e:	a3a2      	add	r3, pc, #648	@ (adr r3, 8005dc8 <__ieee754_rem_pio2+0x2f0>)
 8005b40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b44:	f7fa fb54 	bl	80001f0 <__aeabi_dsub>
 8005b48:	e9c4 8900 	strd	r8, r9, [r4]
 8005b4c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8005b50:	2501      	movs	r5, #1
 8005b52:	4628      	mov	r0, r5
 8005b54:	b00d      	add	sp, #52	@ 0x34
 8005b56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005b5a:	a39d      	add	r3, pc, #628	@ (adr r3, 8005dd0 <__ieee754_rem_pio2+0x2f8>)
 8005b5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b60:	f7fa fb46 	bl	80001f0 <__aeabi_dsub>
 8005b64:	a39c      	add	r3, pc, #624	@ (adr r3, 8005dd8 <__ieee754_rem_pio2+0x300>)
 8005b66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b6a:	4606      	mov	r6, r0
 8005b6c:	460f      	mov	r7, r1
 8005b6e:	f7fa fb3f 	bl	80001f0 <__aeabi_dsub>
 8005b72:	4602      	mov	r2, r0
 8005b74:	460b      	mov	r3, r1
 8005b76:	4680      	mov	r8, r0
 8005b78:	4689      	mov	r9, r1
 8005b7a:	4630      	mov	r0, r6
 8005b7c:	4639      	mov	r1, r7
 8005b7e:	f7fa fb37 	bl	80001f0 <__aeabi_dsub>
 8005b82:	a395      	add	r3, pc, #596	@ (adr r3, 8005dd8 <__ieee754_rem_pio2+0x300>)
 8005b84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b88:	e7dc      	b.n	8005b44 <__ieee754_rem_pio2+0x6c>
 8005b8a:	f7fa fb33 	bl	80001f4 <__adddf3>
 8005b8e:	45a8      	cmp	r8, r5
 8005b90:	4606      	mov	r6, r0
 8005b92:	460f      	mov	r7, r1
 8005b94:	d018      	beq.n	8005bc8 <__ieee754_rem_pio2+0xf0>
 8005b96:	a38c      	add	r3, pc, #560	@ (adr r3, 8005dc8 <__ieee754_rem_pio2+0x2f0>)
 8005b98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b9c:	f7fa fb2a 	bl	80001f4 <__adddf3>
 8005ba0:	4602      	mov	r2, r0
 8005ba2:	460b      	mov	r3, r1
 8005ba4:	4680      	mov	r8, r0
 8005ba6:	4689      	mov	r9, r1
 8005ba8:	4630      	mov	r0, r6
 8005baa:	4639      	mov	r1, r7
 8005bac:	f7fa fb20 	bl	80001f0 <__aeabi_dsub>
 8005bb0:	a385      	add	r3, pc, #532	@ (adr r3, 8005dc8 <__ieee754_rem_pio2+0x2f0>)
 8005bb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bb6:	f7fa fb1d 	bl	80001f4 <__adddf3>
 8005bba:	f04f 35ff 	mov.w	r5, #4294967295
 8005bbe:	e9c4 8900 	strd	r8, r9, [r4]
 8005bc2:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8005bc6:	e7c4      	b.n	8005b52 <__ieee754_rem_pio2+0x7a>
 8005bc8:	a381      	add	r3, pc, #516	@ (adr r3, 8005dd0 <__ieee754_rem_pio2+0x2f8>)
 8005bca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bce:	f7fa fb11 	bl	80001f4 <__adddf3>
 8005bd2:	a381      	add	r3, pc, #516	@ (adr r3, 8005dd8 <__ieee754_rem_pio2+0x300>)
 8005bd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bd8:	4606      	mov	r6, r0
 8005bda:	460f      	mov	r7, r1
 8005bdc:	f7fa fb0a 	bl	80001f4 <__adddf3>
 8005be0:	4602      	mov	r2, r0
 8005be2:	460b      	mov	r3, r1
 8005be4:	4680      	mov	r8, r0
 8005be6:	4689      	mov	r9, r1
 8005be8:	4630      	mov	r0, r6
 8005bea:	4639      	mov	r1, r7
 8005bec:	f7fa fb00 	bl	80001f0 <__aeabi_dsub>
 8005bf0:	a379      	add	r3, pc, #484	@ (adr r3, 8005dd8 <__ieee754_rem_pio2+0x300>)
 8005bf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bf6:	e7de      	b.n	8005bb6 <__ieee754_rem_pio2+0xde>
 8005bf8:	4b82      	ldr	r3, [pc, #520]	@ (8005e04 <__ieee754_rem_pio2+0x32c>)
 8005bfa:	4598      	cmp	r8, r3
 8005bfc:	f200 80d1 	bhi.w	8005da2 <__ieee754_rem_pio2+0x2ca>
 8005c00:	f000 f966 	bl	8005ed0 <fabs>
 8005c04:	ec57 6b10 	vmov	r6, r7, d0
 8005c08:	a375      	add	r3, pc, #468	@ (adr r3, 8005de0 <__ieee754_rem_pio2+0x308>)
 8005c0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c0e:	4630      	mov	r0, r6
 8005c10:	4639      	mov	r1, r7
 8005c12:	f7fa fca5 	bl	8000560 <__aeabi_dmul>
 8005c16:	4b7c      	ldr	r3, [pc, #496]	@ (8005e08 <__ieee754_rem_pio2+0x330>)
 8005c18:	2200      	movs	r2, #0
 8005c1a:	f7fa faeb 	bl	80001f4 <__adddf3>
 8005c1e:	f7fa ff39 	bl	8000a94 <__aeabi_d2iz>
 8005c22:	4605      	mov	r5, r0
 8005c24:	f7fa fc32 	bl	800048c <__aeabi_i2d>
 8005c28:	4602      	mov	r2, r0
 8005c2a:	460b      	mov	r3, r1
 8005c2c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005c30:	a363      	add	r3, pc, #396	@ (adr r3, 8005dc0 <__ieee754_rem_pio2+0x2e8>)
 8005c32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c36:	f7fa fc93 	bl	8000560 <__aeabi_dmul>
 8005c3a:	4602      	mov	r2, r0
 8005c3c:	460b      	mov	r3, r1
 8005c3e:	4630      	mov	r0, r6
 8005c40:	4639      	mov	r1, r7
 8005c42:	f7fa fad5 	bl	80001f0 <__aeabi_dsub>
 8005c46:	a360      	add	r3, pc, #384	@ (adr r3, 8005dc8 <__ieee754_rem_pio2+0x2f0>)
 8005c48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c4c:	4682      	mov	sl, r0
 8005c4e:	468b      	mov	fp, r1
 8005c50:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005c54:	f7fa fc84 	bl	8000560 <__aeabi_dmul>
 8005c58:	2d1f      	cmp	r5, #31
 8005c5a:	4606      	mov	r6, r0
 8005c5c:	460f      	mov	r7, r1
 8005c5e:	dc0c      	bgt.n	8005c7a <__ieee754_rem_pio2+0x1a2>
 8005c60:	4b6a      	ldr	r3, [pc, #424]	@ (8005e0c <__ieee754_rem_pio2+0x334>)
 8005c62:	1e6a      	subs	r2, r5, #1
 8005c64:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005c68:	4543      	cmp	r3, r8
 8005c6a:	d006      	beq.n	8005c7a <__ieee754_rem_pio2+0x1a2>
 8005c6c:	4632      	mov	r2, r6
 8005c6e:	463b      	mov	r3, r7
 8005c70:	4650      	mov	r0, sl
 8005c72:	4659      	mov	r1, fp
 8005c74:	f7fa fabc 	bl	80001f0 <__aeabi_dsub>
 8005c78:	e00e      	b.n	8005c98 <__ieee754_rem_pio2+0x1c0>
 8005c7a:	463b      	mov	r3, r7
 8005c7c:	4632      	mov	r2, r6
 8005c7e:	4650      	mov	r0, sl
 8005c80:	4659      	mov	r1, fp
 8005c82:	f7fa fab5 	bl	80001f0 <__aeabi_dsub>
 8005c86:	ea4f 5328 	mov.w	r3, r8, asr #20
 8005c8a:	9305      	str	r3, [sp, #20]
 8005c8c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8005c90:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 8005c94:	2b10      	cmp	r3, #16
 8005c96:	dc02      	bgt.n	8005c9e <__ieee754_rem_pio2+0x1c6>
 8005c98:	e9c4 0100 	strd	r0, r1, [r4]
 8005c9c:	e039      	b.n	8005d12 <__ieee754_rem_pio2+0x23a>
 8005c9e:	a34c      	add	r3, pc, #304	@ (adr r3, 8005dd0 <__ieee754_rem_pio2+0x2f8>)
 8005ca0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ca4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005ca8:	f7fa fc5a 	bl	8000560 <__aeabi_dmul>
 8005cac:	4606      	mov	r6, r0
 8005cae:	460f      	mov	r7, r1
 8005cb0:	4602      	mov	r2, r0
 8005cb2:	460b      	mov	r3, r1
 8005cb4:	4650      	mov	r0, sl
 8005cb6:	4659      	mov	r1, fp
 8005cb8:	f7fa fa9a 	bl	80001f0 <__aeabi_dsub>
 8005cbc:	4602      	mov	r2, r0
 8005cbe:	460b      	mov	r3, r1
 8005cc0:	4680      	mov	r8, r0
 8005cc2:	4689      	mov	r9, r1
 8005cc4:	4650      	mov	r0, sl
 8005cc6:	4659      	mov	r1, fp
 8005cc8:	f7fa fa92 	bl	80001f0 <__aeabi_dsub>
 8005ccc:	4632      	mov	r2, r6
 8005cce:	463b      	mov	r3, r7
 8005cd0:	f7fa fa8e 	bl	80001f0 <__aeabi_dsub>
 8005cd4:	a340      	add	r3, pc, #256	@ (adr r3, 8005dd8 <__ieee754_rem_pio2+0x300>)
 8005cd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cda:	4606      	mov	r6, r0
 8005cdc:	460f      	mov	r7, r1
 8005cde:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005ce2:	f7fa fc3d 	bl	8000560 <__aeabi_dmul>
 8005ce6:	4632      	mov	r2, r6
 8005ce8:	463b      	mov	r3, r7
 8005cea:	f7fa fa81 	bl	80001f0 <__aeabi_dsub>
 8005cee:	4602      	mov	r2, r0
 8005cf0:	460b      	mov	r3, r1
 8005cf2:	4606      	mov	r6, r0
 8005cf4:	460f      	mov	r7, r1
 8005cf6:	4640      	mov	r0, r8
 8005cf8:	4649      	mov	r1, r9
 8005cfa:	f7fa fa79 	bl	80001f0 <__aeabi_dsub>
 8005cfe:	9a05      	ldr	r2, [sp, #20]
 8005d00:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8005d04:	1ad3      	subs	r3, r2, r3
 8005d06:	2b31      	cmp	r3, #49	@ 0x31
 8005d08:	dc20      	bgt.n	8005d4c <__ieee754_rem_pio2+0x274>
 8005d0a:	e9c4 0100 	strd	r0, r1, [r4]
 8005d0e:	46c2      	mov	sl, r8
 8005d10:	46cb      	mov	fp, r9
 8005d12:	e9d4 8900 	ldrd	r8, r9, [r4]
 8005d16:	4650      	mov	r0, sl
 8005d18:	4642      	mov	r2, r8
 8005d1a:	464b      	mov	r3, r9
 8005d1c:	4659      	mov	r1, fp
 8005d1e:	f7fa fa67 	bl	80001f0 <__aeabi_dsub>
 8005d22:	463b      	mov	r3, r7
 8005d24:	4632      	mov	r2, r6
 8005d26:	f7fa fa63 	bl	80001f0 <__aeabi_dsub>
 8005d2a:	9b04      	ldr	r3, [sp, #16]
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8005d32:	f6bf af0e 	bge.w	8005b52 <__ieee754_rem_pio2+0x7a>
 8005d36:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 8005d3a:	6063      	str	r3, [r4, #4]
 8005d3c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8005d40:	f8c4 8000 	str.w	r8, [r4]
 8005d44:	60a0      	str	r0, [r4, #8]
 8005d46:	60e3      	str	r3, [r4, #12]
 8005d48:	426d      	negs	r5, r5
 8005d4a:	e702      	b.n	8005b52 <__ieee754_rem_pio2+0x7a>
 8005d4c:	a326      	add	r3, pc, #152	@ (adr r3, 8005de8 <__ieee754_rem_pio2+0x310>)
 8005d4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d52:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005d56:	f7fa fc03 	bl	8000560 <__aeabi_dmul>
 8005d5a:	4606      	mov	r6, r0
 8005d5c:	460f      	mov	r7, r1
 8005d5e:	4602      	mov	r2, r0
 8005d60:	460b      	mov	r3, r1
 8005d62:	4640      	mov	r0, r8
 8005d64:	4649      	mov	r1, r9
 8005d66:	f7fa fa43 	bl	80001f0 <__aeabi_dsub>
 8005d6a:	4602      	mov	r2, r0
 8005d6c:	460b      	mov	r3, r1
 8005d6e:	4682      	mov	sl, r0
 8005d70:	468b      	mov	fp, r1
 8005d72:	4640      	mov	r0, r8
 8005d74:	4649      	mov	r1, r9
 8005d76:	f7fa fa3b 	bl	80001f0 <__aeabi_dsub>
 8005d7a:	4632      	mov	r2, r6
 8005d7c:	463b      	mov	r3, r7
 8005d7e:	f7fa fa37 	bl	80001f0 <__aeabi_dsub>
 8005d82:	a31b      	add	r3, pc, #108	@ (adr r3, 8005df0 <__ieee754_rem_pio2+0x318>)
 8005d84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d88:	4606      	mov	r6, r0
 8005d8a:	460f      	mov	r7, r1
 8005d8c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005d90:	f7fa fbe6 	bl	8000560 <__aeabi_dmul>
 8005d94:	4632      	mov	r2, r6
 8005d96:	463b      	mov	r3, r7
 8005d98:	f7fa fa2a 	bl	80001f0 <__aeabi_dsub>
 8005d9c:	4606      	mov	r6, r0
 8005d9e:	460f      	mov	r7, r1
 8005da0:	e764      	b.n	8005c6c <__ieee754_rem_pio2+0x194>
 8005da2:	4b1b      	ldr	r3, [pc, #108]	@ (8005e10 <__ieee754_rem_pio2+0x338>)
 8005da4:	4598      	cmp	r8, r3
 8005da6:	d935      	bls.n	8005e14 <__ieee754_rem_pio2+0x33c>
 8005da8:	4632      	mov	r2, r6
 8005daa:	463b      	mov	r3, r7
 8005dac:	4630      	mov	r0, r6
 8005dae:	4639      	mov	r1, r7
 8005db0:	f7fa fa1e 	bl	80001f0 <__aeabi_dsub>
 8005db4:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8005db8:	e9c4 0100 	strd	r0, r1, [r4]
 8005dbc:	e69e      	b.n	8005afc <__ieee754_rem_pio2+0x24>
 8005dbe:	bf00      	nop
 8005dc0:	54400000 	.word	0x54400000
 8005dc4:	3ff921fb 	.word	0x3ff921fb
 8005dc8:	1a626331 	.word	0x1a626331
 8005dcc:	3dd0b461 	.word	0x3dd0b461
 8005dd0:	1a600000 	.word	0x1a600000
 8005dd4:	3dd0b461 	.word	0x3dd0b461
 8005dd8:	2e037073 	.word	0x2e037073
 8005ddc:	3ba3198a 	.word	0x3ba3198a
 8005de0:	6dc9c883 	.word	0x6dc9c883
 8005de4:	3fe45f30 	.word	0x3fe45f30
 8005de8:	2e000000 	.word	0x2e000000
 8005dec:	3ba3198a 	.word	0x3ba3198a
 8005df0:	252049c1 	.word	0x252049c1
 8005df4:	397b839a 	.word	0x397b839a
 8005df8:	3fe921fb 	.word	0x3fe921fb
 8005dfc:	4002d97b 	.word	0x4002d97b
 8005e00:	3ff921fb 	.word	0x3ff921fb
 8005e04:	413921fb 	.word	0x413921fb
 8005e08:	3fe00000 	.word	0x3fe00000
 8005e0c:	0800a1a8 	.word	0x0800a1a8
 8005e10:	7fefffff 	.word	0x7fefffff
 8005e14:	ea4f 5528 	mov.w	r5, r8, asr #20
 8005e18:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 8005e1c:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 8005e20:	4630      	mov	r0, r6
 8005e22:	460f      	mov	r7, r1
 8005e24:	f7fa fe36 	bl	8000a94 <__aeabi_d2iz>
 8005e28:	f7fa fb30 	bl	800048c <__aeabi_i2d>
 8005e2c:	4602      	mov	r2, r0
 8005e2e:	460b      	mov	r3, r1
 8005e30:	4630      	mov	r0, r6
 8005e32:	4639      	mov	r1, r7
 8005e34:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8005e38:	f7fa f9da 	bl	80001f0 <__aeabi_dsub>
 8005e3c:	4b22      	ldr	r3, [pc, #136]	@ (8005ec8 <__ieee754_rem_pio2+0x3f0>)
 8005e3e:	2200      	movs	r2, #0
 8005e40:	f7fa fb8e 	bl	8000560 <__aeabi_dmul>
 8005e44:	460f      	mov	r7, r1
 8005e46:	4606      	mov	r6, r0
 8005e48:	f7fa fe24 	bl	8000a94 <__aeabi_d2iz>
 8005e4c:	f7fa fb1e 	bl	800048c <__aeabi_i2d>
 8005e50:	4602      	mov	r2, r0
 8005e52:	460b      	mov	r3, r1
 8005e54:	4630      	mov	r0, r6
 8005e56:	4639      	mov	r1, r7
 8005e58:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8005e5c:	f7fa f9c8 	bl	80001f0 <__aeabi_dsub>
 8005e60:	4b19      	ldr	r3, [pc, #100]	@ (8005ec8 <__ieee754_rem_pio2+0x3f0>)
 8005e62:	2200      	movs	r2, #0
 8005e64:	f7fa fb7c 	bl	8000560 <__aeabi_dmul>
 8005e68:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 8005e6c:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 8005e70:	f04f 0803 	mov.w	r8, #3
 8005e74:	2600      	movs	r6, #0
 8005e76:	2700      	movs	r7, #0
 8005e78:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 8005e7c:	4632      	mov	r2, r6
 8005e7e:	463b      	mov	r3, r7
 8005e80:	46c2      	mov	sl, r8
 8005e82:	f108 38ff 	add.w	r8, r8, #4294967295
 8005e86:	f7fa fdd3 	bl	8000a30 <__aeabi_dcmpeq>
 8005e8a:	2800      	cmp	r0, #0
 8005e8c:	d1f4      	bne.n	8005e78 <__ieee754_rem_pio2+0x3a0>
 8005e8e:	4b0f      	ldr	r3, [pc, #60]	@ (8005ecc <__ieee754_rem_pio2+0x3f4>)
 8005e90:	9301      	str	r3, [sp, #4]
 8005e92:	2302      	movs	r3, #2
 8005e94:	9300      	str	r3, [sp, #0]
 8005e96:	462a      	mov	r2, r5
 8005e98:	4653      	mov	r3, sl
 8005e9a:	4621      	mov	r1, r4
 8005e9c:	a806      	add	r0, sp, #24
 8005e9e:	f000 f81f 	bl	8005ee0 <__kernel_rem_pio2>
 8005ea2:	9b04      	ldr	r3, [sp, #16]
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	4605      	mov	r5, r0
 8005ea8:	f6bf ae53 	bge.w	8005b52 <__ieee754_rem_pio2+0x7a>
 8005eac:	e9d4 2100 	ldrd	r2, r1, [r4]
 8005eb0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8005eb4:	e9c4 2300 	strd	r2, r3, [r4]
 8005eb8:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 8005ebc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8005ec0:	e9c4 2302 	strd	r2, r3, [r4, #8]
 8005ec4:	e740      	b.n	8005d48 <__ieee754_rem_pio2+0x270>
 8005ec6:	bf00      	nop
 8005ec8:	41700000 	.word	0x41700000
 8005ecc:	0800a228 	.word	0x0800a228

08005ed0 <fabs>:
 8005ed0:	ec51 0b10 	vmov	r0, r1, d0
 8005ed4:	4602      	mov	r2, r0
 8005ed6:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8005eda:	ec43 2b10 	vmov	d0, r2, r3
 8005ede:	4770      	bx	lr

08005ee0 <__kernel_rem_pio2>:
 8005ee0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ee4:	ed2d 8b02 	vpush	{d8}
 8005ee8:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 8005eec:	f112 0f14 	cmn.w	r2, #20
 8005ef0:	9306      	str	r3, [sp, #24]
 8005ef2:	9104      	str	r1, [sp, #16]
 8005ef4:	4bbe      	ldr	r3, [pc, #760]	@ (80061f0 <__kernel_rem_pio2+0x310>)
 8005ef6:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 8005ef8:	9008      	str	r0, [sp, #32]
 8005efa:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8005efe:	9300      	str	r3, [sp, #0]
 8005f00:	9b06      	ldr	r3, [sp, #24]
 8005f02:	f103 33ff 	add.w	r3, r3, #4294967295
 8005f06:	bfa8      	it	ge
 8005f08:	1ed4      	subge	r4, r2, #3
 8005f0a:	9305      	str	r3, [sp, #20]
 8005f0c:	bfb2      	itee	lt
 8005f0e:	2400      	movlt	r4, #0
 8005f10:	2318      	movge	r3, #24
 8005f12:	fb94 f4f3 	sdivge	r4, r4, r3
 8005f16:	f06f 0317 	mvn.w	r3, #23
 8005f1a:	fb04 3303 	mla	r3, r4, r3, r3
 8005f1e:	eb03 0b02 	add.w	fp, r3, r2
 8005f22:	9b00      	ldr	r3, [sp, #0]
 8005f24:	9a05      	ldr	r2, [sp, #20]
 8005f26:	ed9f 8bae 	vldr	d8, [pc, #696]	@ 80061e0 <__kernel_rem_pio2+0x300>
 8005f2a:	eb03 0802 	add.w	r8, r3, r2
 8005f2e:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 8005f30:	1aa7      	subs	r7, r4, r2
 8005f32:	ae20      	add	r6, sp, #128	@ 0x80
 8005f34:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8005f38:	2500      	movs	r5, #0
 8005f3a:	4545      	cmp	r5, r8
 8005f3c:	dd13      	ble.n	8005f66 <__kernel_rem_pio2+0x86>
 8005f3e:	9b06      	ldr	r3, [sp, #24]
 8005f40:	aa20      	add	r2, sp, #128	@ 0x80
 8005f42:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 8005f46:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 8005f4a:	f04f 0800 	mov.w	r8, #0
 8005f4e:	9b00      	ldr	r3, [sp, #0]
 8005f50:	4598      	cmp	r8, r3
 8005f52:	dc31      	bgt.n	8005fb8 <__kernel_rem_pio2+0xd8>
 8005f54:	ed9f 7ba2 	vldr	d7, [pc, #648]	@ 80061e0 <__kernel_rem_pio2+0x300>
 8005f58:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005f5c:	ed8d 7b02 	vstr	d7, [sp, #8]
 8005f60:	462f      	mov	r7, r5
 8005f62:	2600      	movs	r6, #0
 8005f64:	e01b      	b.n	8005f9e <__kernel_rem_pio2+0xbe>
 8005f66:	42ef      	cmn	r7, r5
 8005f68:	d407      	bmi.n	8005f7a <__kernel_rem_pio2+0x9a>
 8005f6a:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8005f6e:	f7fa fa8d 	bl	800048c <__aeabi_i2d>
 8005f72:	e8e6 0102 	strd	r0, r1, [r6], #8
 8005f76:	3501      	adds	r5, #1
 8005f78:	e7df      	b.n	8005f3a <__kernel_rem_pio2+0x5a>
 8005f7a:	ec51 0b18 	vmov	r0, r1, d8
 8005f7e:	e7f8      	b.n	8005f72 <__kernel_rem_pio2+0x92>
 8005f80:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005f84:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8005f88:	f7fa faea 	bl	8000560 <__aeabi_dmul>
 8005f8c:	4602      	mov	r2, r0
 8005f8e:	460b      	mov	r3, r1
 8005f90:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005f94:	f7fa f92e 	bl	80001f4 <__adddf3>
 8005f98:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005f9c:	3601      	adds	r6, #1
 8005f9e:	9b05      	ldr	r3, [sp, #20]
 8005fa0:	429e      	cmp	r6, r3
 8005fa2:	f1a7 0708 	sub.w	r7, r7, #8
 8005fa6:	ddeb      	ble.n	8005f80 <__kernel_rem_pio2+0xa0>
 8005fa8:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005fac:	f108 0801 	add.w	r8, r8, #1
 8005fb0:	ecaa 7b02 	vstmia	sl!, {d7}
 8005fb4:	3508      	adds	r5, #8
 8005fb6:	e7ca      	b.n	8005f4e <__kernel_rem_pio2+0x6e>
 8005fb8:	9b00      	ldr	r3, [sp, #0]
 8005fba:	f8dd 8000 	ldr.w	r8, [sp]
 8005fbe:	aa0c      	add	r2, sp, #48	@ 0x30
 8005fc0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8005fc4:	930a      	str	r3, [sp, #40]	@ 0x28
 8005fc6:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 8005fc8:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8005fcc:	9309      	str	r3, [sp, #36]	@ 0x24
 8005fce:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 8005fd2:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005fd4:	ab98      	add	r3, sp, #608	@ 0x260
 8005fd6:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8005fda:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 8005fde:	ed8d 7b02 	vstr	d7, [sp, #8]
 8005fe2:	ac0c      	add	r4, sp, #48	@ 0x30
 8005fe4:	ab70      	add	r3, sp, #448	@ 0x1c0
 8005fe6:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 8005fea:	46a1      	mov	r9, r4
 8005fec:	46c2      	mov	sl, r8
 8005fee:	f1ba 0f00 	cmp.w	sl, #0
 8005ff2:	f1a5 0508 	sub.w	r5, r5, #8
 8005ff6:	dc77      	bgt.n	80060e8 <__kernel_rem_pio2+0x208>
 8005ff8:	4658      	mov	r0, fp
 8005ffa:	ed9d 0b02 	vldr	d0, [sp, #8]
 8005ffe:	f000 fac7 	bl	8006590 <scalbn>
 8006002:	ec57 6b10 	vmov	r6, r7, d0
 8006006:	2200      	movs	r2, #0
 8006008:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 800600c:	4630      	mov	r0, r6
 800600e:	4639      	mov	r1, r7
 8006010:	f7fa faa6 	bl	8000560 <__aeabi_dmul>
 8006014:	ec41 0b10 	vmov	d0, r0, r1
 8006018:	f000 fb3a 	bl	8006690 <floor>
 800601c:	4b75      	ldr	r3, [pc, #468]	@ (80061f4 <__kernel_rem_pio2+0x314>)
 800601e:	ec51 0b10 	vmov	r0, r1, d0
 8006022:	2200      	movs	r2, #0
 8006024:	f7fa fa9c 	bl	8000560 <__aeabi_dmul>
 8006028:	4602      	mov	r2, r0
 800602a:	460b      	mov	r3, r1
 800602c:	4630      	mov	r0, r6
 800602e:	4639      	mov	r1, r7
 8006030:	f7fa f8de 	bl	80001f0 <__aeabi_dsub>
 8006034:	460f      	mov	r7, r1
 8006036:	4606      	mov	r6, r0
 8006038:	f7fa fd2c 	bl	8000a94 <__aeabi_d2iz>
 800603c:	9002      	str	r0, [sp, #8]
 800603e:	f7fa fa25 	bl	800048c <__aeabi_i2d>
 8006042:	4602      	mov	r2, r0
 8006044:	460b      	mov	r3, r1
 8006046:	4630      	mov	r0, r6
 8006048:	4639      	mov	r1, r7
 800604a:	f7fa f8d1 	bl	80001f0 <__aeabi_dsub>
 800604e:	f1bb 0f00 	cmp.w	fp, #0
 8006052:	4606      	mov	r6, r0
 8006054:	460f      	mov	r7, r1
 8006056:	dd6c      	ble.n	8006132 <__kernel_rem_pio2+0x252>
 8006058:	f108 31ff 	add.w	r1, r8, #4294967295
 800605c:	ab0c      	add	r3, sp, #48	@ 0x30
 800605e:	9d02      	ldr	r5, [sp, #8]
 8006060:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8006064:	f1cb 0018 	rsb	r0, fp, #24
 8006068:	fa43 f200 	asr.w	r2, r3, r0
 800606c:	4415      	add	r5, r2
 800606e:	4082      	lsls	r2, r0
 8006070:	1a9b      	subs	r3, r3, r2
 8006072:	aa0c      	add	r2, sp, #48	@ 0x30
 8006074:	9502      	str	r5, [sp, #8]
 8006076:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800607a:	f1cb 0217 	rsb	r2, fp, #23
 800607e:	fa43 f902 	asr.w	r9, r3, r2
 8006082:	f1b9 0f00 	cmp.w	r9, #0
 8006086:	dd64      	ble.n	8006152 <__kernel_rem_pio2+0x272>
 8006088:	9b02      	ldr	r3, [sp, #8]
 800608a:	2200      	movs	r2, #0
 800608c:	3301      	adds	r3, #1
 800608e:	9302      	str	r3, [sp, #8]
 8006090:	4615      	mov	r5, r2
 8006092:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 8006096:	4590      	cmp	r8, r2
 8006098:	f300 80b8 	bgt.w	800620c <__kernel_rem_pio2+0x32c>
 800609c:	f1bb 0f00 	cmp.w	fp, #0
 80060a0:	dd07      	ble.n	80060b2 <__kernel_rem_pio2+0x1d2>
 80060a2:	f1bb 0f01 	cmp.w	fp, #1
 80060a6:	f000 80bf 	beq.w	8006228 <__kernel_rem_pio2+0x348>
 80060aa:	f1bb 0f02 	cmp.w	fp, #2
 80060ae:	f000 80c6 	beq.w	800623e <__kernel_rem_pio2+0x35e>
 80060b2:	f1b9 0f02 	cmp.w	r9, #2
 80060b6:	d14c      	bne.n	8006152 <__kernel_rem_pio2+0x272>
 80060b8:	4632      	mov	r2, r6
 80060ba:	463b      	mov	r3, r7
 80060bc:	494e      	ldr	r1, [pc, #312]	@ (80061f8 <__kernel_rem_pio2+0x318>)
 80060be:	2000      	movs	r0, #0
 80060c0:	f7fa f896 	bl	80001f0 <__aeabi_dsub>
 80060c4:	4606      	mov	r6, r0
 80060c6:	460f      	mov	r7, r1
 80060c8:	2d00      	cmp	r5, #0
 80060ca:	d042      	beq.n	8006152 <__kernel_rem_pio2+0x272>
 80060cc:	4658      	mov	r0, fp
 80060ce:	ed9f 0b46 	vldr	d0, [pc, #280]	@ 80061e8 <__kernel_rem_pio2+0x308>
 80060d2:	f000 fa5d 	bl	8006590 <scalbn>
 80060d6:	4630      	mov	r0, r6
 80060d8:	4639      	mov	r1, r7
 80060da:	ec53 2b10 	vmov	r2, r3, d0
 80060de:	f7fa f887 	bl	80001f0 <__aeabi_dsub>
 80060e2:	4606      	mov	r6, r0
 80060e4:	460f      	mov	r7, r1
 80060e6:	e034      	b.n	8006152 <__kernel_rem_pio2+0x272>
 80060e8:	4b44      	ldr	r3, [pc, #272]	@ (80061fc <__kernel_rem_pio2+0x31c>)
 80060ea:	2200      	movs	r2, #0
 80060ec:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80060f0:	f7fa fa36 	bl	8000560 <__aeabi_dmul>
 80060f4:	f7fa fcce 	bl	8000a94 <__aeabi_d2iz>
 80060f8:	f7fa f9c8 	bl	800048c <__aeabi_i2d>
 80060fc:	4b40      	ldr	r3, [pc, #256]	@ (8006200 <__kernel_rem_pio2+0x320>)
 80060fe:	2200      	movs	r2, #0
 8006100:	4606      	mov	r6, r0
 8006102:	460f      	mov	r7, r1
 8006104:	f7fa fa2c 	bl	8000560 <__aeabi_dmul>
 8006108:	4602      	mov	r2, r0
 800610a:	460b      	mov	r3, r1
 800610c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006110:	f7fa f86e 	bl	80001f0 <__aeabi_dsub>
 8006114:	f7fa fcbe 	bl	8000a94 <__aeabi_d2iz>
 8006118:	e9d5 2300 	ldrd	r2, r3, [r5]
 800611c:	f849 0b04 	str.w	r0, [r9], #4
 8006120:	4639      	mov	r1, r7
 8006122:	4630      	mov	r0, r6
 8006124:	f7fa f866 	bl	80001f4 <__adddf3>
 8006128:	f10a 3aff 	add.w	sl, sl, #4294967295
 800612c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006130:	e75d      	b.n	8005fee <__kernel_rem_pio2+0x10e>
 8006132:	d107      	bne.n	8006144 <__kernel_rem_pio2+0x264>
 8006134:	f108 33ff 	add.w	r3, r8, #4294967295
 8006138:	aa0c      	add	r2, sp, #48	@ 0x30
 800613a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800613e:	ea4f 59e3 	mov.w	r9, r3, asr #23
 8006142:	e79e      	b.n	8006082 <__kernel_rem_pio2+0x1a2>
 8006144:	4b2f      	ldr	r3, [pc, #188]	@ (8006204 <__kernel_rem_pio2+0x324>)
 8006146:	2200      	movs	r2, #0
 8006148:	f7fa fc90 	bl	8000a6c <__aeabi_dcmpge>
 800614c:	2800      	cmp	r0, #0
 800614e:	d143      	bne.n	80061d8 <__kernel_rem_pio2+0x2f8>
 8006150:	4681      	mov	r9, r0
 8006152:	2200      	movs	r2, #0
 8006154:	2300      	movs	r3, #0
 8006156:	4630      	mov	r0, r6
 8006158:	4639      	mov	r1, r7
 800615a:	f7fa fc69 	bl	8000a30 <__aeabi_dcmpeq>
 800615e:	2800      	cmp	r0, #0
 8006160:	f000 80bf 	beq.w	80062e2 <__kernel_rem_pio2+0x402>
 8006164:	f108 33ff 	add.w	r3, r8, #4294967295
 8006168:	2200      	movs	r2, #0
 800616a:	9900      	ldr	r1, [sp, #0]
 800616c:	428b      	cmp	r3, r1
 800616e:	da6e      	bge.n	800624e <__kernel_rem_pio2+0x36e>
 8006170:	2a00      	cmp	r2, #0
 8006172:	f000 8089 	beq.w	8006288 <__kernel_rem_pio2+0x3a8>
 8006176:	f108 38ff 	add.w	r8, r8, #4294967295
 800617a:	ab0c      	add	r3, sp, #48	@ 0x30
 800617c:	f1ab 0b18 	sub.w	fp, fp, #24
 8006180:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 8006184:	2b00      	cmp	r3, #0
 8006186:	d0f6      	beq.n	8006176 <__kernel_rem_pio2+0x296>
 8006188:	4658      	mov	r0, fp
 800618a:	ed9f 0b17 	vldr	d0, [pc, #92]	@ 80061e8 <__kernel_rem_pio2+0x308>
 800618e:	f000 f9ff 	bl	8006590 <scalbn>
 8006192:	f108 0301 	add.w	r3, r8, #1
 8006196:	00da      	lsls	r2, r3, #3
 8006198:	9205      	str	r2, [sp, #20]
 800619a:	ec55 4b10 	vmov	r4, r5, d0
 800619e:	aa70      	add	r2, sp, #448	@ 0x1c0
 80061a0:	f8df b058 	ldr.w	fp, [pc, #88]	@ 80061fc <__kernel_rem_pio2+0x31c>
 80061a4:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 80061a8:	4646      	mov	r6, r8
 80061aa:	f04f 0a00 	mov.w	sl, #0
 80061ae:	2e00      	cmp	r6, #0
 80061b0:	f280 80cf 	bge.w	8006352 <__kernel_rem_pio2+0x472>
 80061b4:	4644      	mov	r4, r8
 80061b6:	2c00      	cmp	r4, #0
 80061b8:	f2c0 80fd 	blt.w	80063b6 <__kernel_rem_pio2+0x4d6>
 80061bc:	4b12      	ldr	r3, [pc, #72]	@ (8006208 <__kernel_rem_pio2+0x328>)
 80061be:	461f      	mov	r7, r3
 80061c0:	ab70      	add	r3, sp, #448	@ 0x1c0
 80061c2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80061c6:	9306      	str	r3, [sp, #24]
 80061c8:	f04f 0a00 	mov.w	sl, #0
 80061cc:	f04f 0b00 	mov.w	fp, #0
 80061d0:	2600      	movs	r6, #0
 80061d2:	eba8 0504 	sub.w	r5, r8, r4
 80061d6:	e0e2      	b.n	800639e <__kernel_rem_pio2+0x4be>
 80061d8:	f04f 0902 	mov.w	r9, #2
 80061dc:	e754      	b.n	8006088 <__kernel_rem_pio2+0x1a8>
 80061de:	bf00      	nop
	...
 80061ec:	3ff00000 	.word	0x3ff00000
 80061f0:	0800a370 	.word	0x0800a370
 80061f4:	40200000 	.word	0x40200000
 80061f8:	3ff00000 	.word	0x3ff00000
 80061fc:	3e700000 	.word	0x3e700000
 8006200:	41700000 	.word	0x41700000
 8006204:	3fe00000 	.word	0x3fe00000
 8006208:	0800a330 	.word	0x0800a330
 800620c:	f854 3b04 	ldr.w	r3, [r4], #4
 8006210:	b945      	cbnz	r5, 8006224 <__kernel_rem_pio2+0x344>
 8006212:	b123      	cbz	r3, 800621e <__kernel_rem_pio2+0x33e>
 8006214:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 8006218:	f844 3c04 	str.w	r3, [r4, #-4]
 800621c:	2301      	movs	r3, #1
 800621e:	3201      	adds	r2, #1
 8006220:	461d      	mov	r5, r3
 8006222:	e738      	b.n	8006096 <__kernel_rem_pio2+0x1b6>
 8006224:	1acb      	subs	r3, r1, r3
 8006226:	e7f7      	b.n	8006218 <__kernel_rem_pio2+0x338>
 8006228:	f108 32ff 	add.w	r2, r8, #4294967295
 800622c:	ab0c      	add	r3, sp, #48	@ 0x30
 800622e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006232:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8006236:	a90c      	add	r1, sp, #48	@ 0x30
 8006238:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800623c:	e739      	b.n	80060b2 <__kernel_rem_pio2+0x1d2>
 800623e:	f108 32ff 	add.w	r2, r8, #4294967295
 8006242:	ab0c      	add	r3, sp, #48	@ 0x30
 8006244:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006248:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800624c:	e7f3      	b.n	8006236 <__kernel_rem_pio2+0x356>
 800624e:	a90c      	add	r1, sp, #48	@ 0x30
 8006250:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8006254:	3b01      	subs	r3, #1
 8006256:	430a      	orrs	r2, r1
 8006258:	e787      	b.n	800616a <__kernel_rem_pio2+0x28a>
 800625a:	3401      	adds	r4, #1
 800625c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8006260:	2a00      	cmp	r2, #0
 8006262:	d0fa      	beq.n	800625a <__kernel_rem_pio2+0x37a>
 8006264:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006266:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800626a:	eb0d 0503 	add.w	r5, sp, r3
 800626e:	9b06      	ldr	r3, [sp, #24]
 8006270:	aa20      	add	r2, sp, #128	@ 0x80
 8006272:	4443      	add	r3, r8
 8006274:	f108 0701 	add.w	r7, r8, #1
 8006278:	3d98      	subs	r5, #152	@ 0x98
 800627a:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 800627e:	4444      	add	r4, r8
 8006280:	42bc      	cmp	r4, r7
 8006282:	da04      	bge.n	800628e <__kernel_rem_pio2+0x3ae>
 8006284:	46a0      	mov	r8, r4
 8006286:	e6a2      	b.n	8005fce <__kernel_rem_pio2+0xee>
 8006288:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800628a:	2401      	movs	r4, #1
 800628c:	e7e6      	b.n	800625c <__kernel_rem_pio2+0x37c>
 800628e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006290:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 8006294:	f7fa f8fa 	bl	800048c <__aeabi_i2d>
 8006298:	ed9f 7bb1 	vldr	d7, [pc, #708]	@ 8006560 <__kernel_rem_pio2+0x680>
 800629c:	e8e6 0102 	strd	r0, r1, [r6], #8
 80062a0:	ed8d 7b02 	vstr	d7, [sp, #8]
 80062a4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80062a8:	46b2      	mov	sl, r6
 80062aa:	f04f 0800 	mov.w	r8, #0
 80062ae:	9b05      	ldr	r3, [sp, #20]
 80062b0:	4598      	cmp	r8, r3
 80062b2:	dd05      	ble.n	80062c0 <__kernel_rem_pio2+0x3e0>
 80062b4:	ed9d 7b02 	vldr	d7, [sp, #8]
 80062b8:	3701      	adds	r7, #1
 80062ba:	eca5 7b02 	vstmia	r5!, {d7}
 80062be:	e7df      	b.n	8006280 <__kernel_rem_pio2+0x3a0>
 80062c0:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 80062c4:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 80062c8:	f7fa f94a 	bl	8000560 <__aeabi_dmul>
 80062cc:	4602      	mov	r2, r0
 80062ce:	460b      	mov	r3, r1
 80062d0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80062d4:	f7f9 ff8e 	bl	80001f4 <__adddf3>
 80062d8:	f108 0801 	add.w	r8, r8, #1
 80062dc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80062e0:	e7e5      	b.n	80062ae <__kernel_rem_pio2+0x3ce>
 80062e2:	f1cb 0000 	rsb	r0, fp, #0
 80062e6:	ec47 6b10 	vmov	d0, r6, r7
 80062ea:	f000 f951 	bl	8006590 <scalbn>
 80062ee:	ec55 4b10 	vmov	r4, r5, d0
 80062f2:	4b9d      	ldr	r3, [pc, #628]	@ (8006568 <__kernel_rem_pio2+0x688>)
 80062f4:	2200      	movs	r2, #0
 80062f6:	4620      	mov	r0, r4
 80062f8:	4629      	mov	r1, r5
 80062fa:	f7fa fbb7 	bl	8000a6c <__aeabi_dcmpge>
 80062fe:	b300      	cbz	r0, 8006342 <__kernel_rem_pio2+0x462>
 8006300:	4b9a      	ldr	r3, [pc, #616]	@ (800656c <__kernel_rem_pio2+0x68c>)
 8006302:	2200      	movs	r2, #0
 8006304:	4620      	mov	r0, r4
 8006306:	4629      	mov	r1, r5
 8006308:	f7fa f92a 	bl	8000560 <__aeabi_dmul>
 800630c:	f7fa fbc2 	bl	8000a94 <__aeabi_d2iz>
 8006310:	4606      	mov	r6, r0
 8006312:	f7fa f8bb 	bl	800048c <__aeabi_i2d>
 8006316:	4b94      	ldr	r3, [pc, #592]	@ (8006568 <__kernel_rem_pio2+0x688>)
 8006318:	2200      	movs	r2, #0
 800631a:	f7fa f921 	bl	8000560 <__aeabi_dmul>
 800631e:	460b      	mov	r3, r1
 8006320:	4602      	mov	r2, r0
 8006322:	4629      	mov	r1, r5
 8006324:	4620      	mov	r0, r4
 8006326:	f7f9 ff63 	bl	80001f0 <__aeabi_dsub>
 800632a:	f7fa fbb3 	bl	8000a94 <__aeabi_d2iz>
 800632e:	ab0c      	add	r3, sp, #48	@ 0x30
 8006330:	f10b 0b18 	add.w	fp, fp, #24
 8006334:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 8006338:	f108 0801 	add.w	r8, r8, #1
 800633c:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 8006340:	e722      	b.n	8006188 <__kernel_rem_pio2+0x2a8>
 8006342:	4620      	mov	r0, r4
 8006344:	4629      	mov	r1, r5
 8006346:	f7fa fba5 	bl	8000a94 <__aeabi_d2iz>
 800634a:	ab0c      	add	r3, sp, #48	@ 0x30
 800634c:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 8006350:	e71a      	b.n	8006188 <__kernel_rem_pio2+0x2a8>
 8006352:	ab0c      	add	r3, sp, #48	@ 0x30
 8006354:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8006358:	f7fa f898 	bl	800048c <__aeabi_i2d>
 800635c:	4622      	mov	r2, r4
 800635e:	462b      	mov	r3, r5
 8006360:	f7fa f8fe 	bl	8000560 <__aeabi_dmul>
 8006364:	4652      	mov	r2, sl
 8006366:	e967 0102 	strd	r0, r1, [r7, #-8]!
 800636a:	465b      	mov	r3, fp
 800636c:	4620      	mov	r0, r4
 800636e:	4629      	mov	r1, r5
 8006370:	f7fa f8f6 	bl	8000560 <__aeabi_dmul>
 8006374:	3e01      	subs	r6, #1
 8006376:	4604      	mov	r4, r0
 8006378:	460d      	mov	r5, r1
 800637a:	e718      	b.n	80061ae <__kernel_rem_pio2+0x2ce>
 800637c:	9906      	ldr	r1, [sp, #24]
 800637e:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 8006382:	9106      	str	r1, [sp, #24]
 8006384:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 8006388:	f7fa f8ea 	bl	8000560 <__aeabi_dmul>
 800638c:	4602      	mov	r2, r0
 800638e:	460b      	mov	r3, r1
 8006390:	4650      	mov	r0, sl
 8006392:	4659      	mov	r1, fp
 8006394:	f7f9 ff2e 	bl	80001f4 <__adddf3>
 8006398:	3601      	adds	r6, #1
 800639a:	4682      	mov	sl, r0
 800639c:	468b      	mov	fp, r1
 800639e:	9b00      	ldr	r3, [sp, #0]
 80063a0:	429e      	cmp	r6, r3
 80063a2:	dc01      	bgt.n	80063a8 <__kernel_rem_pio2+0x4c8>
 80063a4:	42b5      	cmp	r5, r6
 80063a6:	dae9      	bge.n	800637c <__kernel_rem_pio2+0x49c>
 80063a8:	ab48      	add	r3, sp, #288	@ 0x120
 80063aa:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 80063ae:	e9c5 ab00 	strd	sl, fp, [r5]
 80063b2:	3c01      	subs	r4, #1
 80063b4:	e6ff      	b.n	80061b6 <__kernel_rem_pio2+0x2d6>
 80063b6:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 80063b8:	2b02      	cmp	r3, #2
 80063ba:	dc0b      	bgt.n	80063d4 <__kernel_rem_pio2+0x4f4>
 80063bc:	2b00      	cmp	r3, #0
 80063be:	dc39      	bgt.n	8006434 <__kernel_rem_pio2+0x554>
 80063c0:	d05d      	beq.n	800647e <__kernel_rem_pio2+0x59e>
 80063c2:	9b02      	ldr	r3, [sp, #8]
 80063c4:	f003 0007 	and.w	r0, r3, #7
 80063c8:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 80063cc:	ecbd 8b02 	vpop	{d8}
 80063d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80063d4:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 80063d6:	2b03      	cmp	r3, #3
 80063d8:	d1f3      	bne.n	80063c2 <__kernel_rem_pio2+0x4e2>
 80063da:	9b05      	ldr	r3, [sp, #20]
 80063dc:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80063e0:	eb0d 0403 	add.w	r4, sp, r3
 80063e4:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 80063e8:	4625      	mov	r5, r4
 80063ea:	46c2      	mov	sl, r8
 80063ec:	f1ba 0f00 	cmp.w	sl, #0
 80063f0:	f1a5 0508 	sub.w	r5, r5, #8
 80063f4:	dc6b      	bgt.n	80064ce <__kernel_rem_pio2+0x5ee>
 80063f6:	4645      	mov	r5, r8
 80063f8:	2d01      	cmp	r5, #1
 80063fa:	f1a4 0408 	sub.w	r4, r4, #8
 80063fe:	f300 8087 	bgt.w	8006510 <__kernel_rem_pio2+0x630>
 8006402:	9c05      	ldr	r4, [sp, #20]
 8006404:	ab48      	add	r3, sp, #288	@ 0x120
 8006406:	441c      	add	r4, r3
 8006408:	2000      	movs	r0, #0
 800640a:	2100      	movs	r1, #0
 800640c:	f1b8 0f01 	cmp.w	r8, #1
 8006410:	f300 809c 	bgt.w	800654c <__kernel_rem_pio2+0x66c>
 8006414:	e9dd 7848 	ldrd	r7, r8, [sp, #288]	@ 0x120
 8006418:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	@ 0x128
 800641c:	f1b9 0f00 	cmp.w	r9, #0
 8006420:	f040 80a6 	bne.w	8006570 <__kernel_rem_pio2+0x690>
 8006424:	9b04      	ldr	r3, [sp, #16]
 8006426:	e9c3 7800 	strd	r7, r8, [r3]
 800642a:	e9c3 5602 	strd	r5, r6, [r3, #8]
 800642e:	e9c3 0104 	strd	r0, r1, [r3, #16]
 8006432:	e7c6      	b.n	80063c2 <__kernel_rem_pio2+0x4e2>
 8006434:	9d05      	ldr	r5, [sp, #20]
 8006436:	ab48      	add	r3, sp, #288	@ 0x120
 8006438:	441d      	add	r5, r3
 800643a:	4644      	mov	r4, r8
 800643c:	2000      	movs	r0, #0
 800643e:	2100      	movs	r1, #0
 8006440:	2c00      	cmp	r4, #0
 8006442:	da35      	bge.n	80064b0 <__kernel_rem_pio2+0x5d0>
 8006444:	f1b9 0f00 	cmp.w	r9, #0
 8006448:	d038      	beq.n	80064bc <__kernel_rem_pio2+0x5dc>
 800644a:	4602      	mov	r2, r0
 800644c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8006450:	9c04      	ldr	r4, [sp, #16]
 8006452:	e9c4 2300 	strd	r2, r3, [r4]
 8006456:	4602      	mov	r2, r0
 8006458:	460b      	mov	r3, r1
 800645a:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 800645e:	f7f9 fec7 	bl	80001f0 <__aeabi_dsub>
 8006462:	ad4a      	add	r5, sp, #296	@ 0x128
 8006464:	2401      	movs	r4, #1
 8006466:	45a0      	cmp	r8, r4
 8006468:	da2b      	bge.n	80064c2 <__kernel_rem_pio2+0x5e2>
 800646a:	f1b9 0f00 	cmp.w	r9, #0
 800646e:	d002      	beq.n	8006476 <__kernel_rem_pio2+0x596>
 8006470:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8006474:	4619      	mov	r1, r3
 8006476:	9b04      	ldr	r3, [sp, #16]
 8006478:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800647c:	e7a1      	b.n	80063c2 <__kernel_rem_pio2+0x4e2>
 800647e:	9c05      	ldr	r4, [sp, #20]
 8006480:	ab48      	add	r3, sp, #288	@ 0x120
 8006482:	441c      	add	r4, r3
 8006484:	2000      	movs	r0, #0
 8006486:	2100      	movs	r1, #0
 8006488:	f1b8 0f00 	cmp.w	r8, #0
 800648c:	da09      	bge.n	80064a2 <__kernel_rem_pio2+0x5c2>
 800648e:	f1b9 0f00 	cmp.w	r9, #0
 8006492:	d002      	beq.n	800649a <__kernel_rem_pio2+0x5ba>
 8006494:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8006498:	4619      	mov	r1, r3
 800649a:	9b04      	ldr	r3, [sp, #16]
 800649c:	e9c3 0100 	strd	r0, r1, [r3]
 80064a0:	e78f      	b.n	80063c2 <__kernel_rem_pio2+0x4e2>
 80064a2:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 80064a6:	f7f9 fea5 	bl	80001f4 <__adddf3>
 80064aa:	f108 38ff 	add.w	r8, r8, #4294967295
 80064ae:	e7eb      	b.n	8006488 <__kernel_rem_pio2+0x5a8>
 80064b0:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 80064b4:	f7f9 fe9e 	bl	80001f4 <__adddf3>
 80064b8:	3c01      	subs	r4, #1
 80064ba:	e7c1      	b.n	8006440 <__kernel_rem_pio2+0x560>
 80064bc:	4602      	mov	r2, r0
 80064be:	460b      	mov	r3, r1
 80064c0:	e7c6      	b.n	8006450 <__kernel_rem_pio2+0x570>
 80064c2:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 80064c6:	f7f9 fe95 	bl	80001f4 <__adddf3>
 80064ca:	3401      	adds	r4, #1
 80064cc:	e7cb      	b.n	8006466 <__kernel_rem_pio2+0x586>
 80064ce:	ed95 7b00 	vldr	d7, [r5]
 80064d2:	ed8d 7b00 	vstr	d7, [sp]
 80064d6:	ed95 7b02 	vldr	d7, [r5, #8]
 80064da:	e9dd 0100 	ldrd	r0, r1, [sp]
 80064de:	ec53 2b17 	vmov	r2, r3, d7
 80064e2:	ed8d 7b06 	vstr	d7, [sp, #24]
 80064e6:	f7f9 fe85 	bl	80001f4 <__adddf3>
 80064ea:	4602      	mov	r2, r0
 80064ec:	460b      	mov	r3, r1
 80064ee:	4606      	mov	r6, r0
 80064f0:	460f      	mov	r7, r1
 80064f2:	e9dd 0100 	ldrd	r0, r1, [sp]
 80064f6:	f7f9 fe7b 	bl	80001f0 <__aeabi_dsub>
 80064fa:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80064fe:	f7f9 fe79 	bl	80001f4 <__adddf3>
 8006502:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006506:	e9c5 0102 	strd	r0, r1, [r5, #8]
 800650a:	e9c5 6700 	strd	r6, r7, [r5]
 800650e:	e76d      	b.n	80063ec <__kernel_rem_pio2+0x50c>
 8006510:	ed94 7b00 	vldr	d7, [r4]
 8006514:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 8006518:	ec51 0b17 	vmov	r0, r1, d7
 800651c:	4652      	mov	r2, sl
 800651e:	465b      	mov	r3, fp
 8006520:	ed8d 7b00 	vstr	d7, [sp]
 8006524:	f7f9 fe66 	bl	80001f4 <__adddf3>
 8006528:	4602      	mov	r2, r0
 800652a:	460b      	mov	r3, r1
 800652c:	4606      	mov	r6, r0
 800652e:	460f      	mov	r7, r1
 8006530:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006534:	f7f9 fe5c 	bl	80001f0 <__aeabi_dsub>
 8006538:	4652      	mov	r2, sl
 800653a:	465b      	mov	r3, fp
 800653c:	f7f9 fe5a 	bl	80001f4 <__adddf3>
 8006540:	3d01      	subs	r5, #1
 8006542:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8006546:	e9c4 6700 	strd	r6, r7, [r4]
 800654a:	e755      	b.n	80063f8 <__kernel_rem_pio2+0x518>
 800654c:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8006550:	f7f9 fe50 	bl	80001f4 <__adddf3>
 8006554:	f108 38ff 	add.w	r8, r8, #4294967295
 8006558:	e758      	b.n	800640c <__kernel_rem_pio2+0x52c>
 800655a:	bf00      	nop
 800655c:	f3af 8000 	nop.w
	...
 8006568:	41700000 	.word	0x41700000
 800656c:	3e700000 	.word	0x3e700000
 8006570:	9b04      	ldr	r3, [sp, #16]
 8006572:	9a04      	ldr	r2, [sp, #16]
 8006574:	601f      	str	r7, [r3, #0]
 8006576:	f108 4400 	add.w	r4, r8, #2147483648	@ 0x80000000
 800657a:	605c      	str	r4, [r3, #4]
 800657c:	609d      	str	r5, [r3, #8]
 800657e:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8006582:	60d3      	str	r3, [r2, #12]
 8006584:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8006588:	6110      	str	r0, [r2, #16]
 800658a:	6153      	str	r3, [r2, #20]
 800658c:	e719      	b.n	80063c2 <__kernel_rem_pio2+0x4e2>
 800658e:	bf00      	nop

08006590 <scalbn>:
 8006590:	b570      	push	{r4, r5, r6, lr}
 8006592:	ec55 4b10 	vmov	r4, r5, d0
 8006596:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800659a:	4606      	mov	r6, r0
 800659c:	462b      	mov	r3, r5
 800659e:	b991      	cbnz	r1, 80065c6 <scalbn+0x36>
 80065a0:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 80065a4:	4323      	orrs	r3, r4
 80065a6:	d03d      	beq.n	8006624 <scalbn+0x94>
 80065a8:	4b35      	ldr	r3, [pc, #212]	@ (8006680 <scalbn+0xf0>)
 80065aa:	4620      	mov	r0, r4
 80065ac:	4629      	mov	r1, r5
 80065ae:	2200      	movs	r2, #0
 80065b0:	f7f9 ffd6 	bl	8000560 <__aeabi_dmul>
 80065b4:	4b33      	ldr	r3, [pc, #204]	@ (8006684 <scalbn+0xf4>)
 80065b6:	429e      	cmp	r6, r3
 80065b8:	4604      	mov	r4, r0
 80065ba:	460d      	mov	r5, r1
 80065bc:	da0f      	bge.n	80065de <scalbn+0x4e>
 80065be:	a328      	add	r3, pc, #160	@ (adr r3, 8006660 <scalbn+0xd0>)
 80065c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065c4:	e01e      	b.n	8006604 <scalbn+0x74>
 80065c6:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 80065ca:	4291      	cmp	r1, r2
 80065cc:	d10b      	bne.n	80065e6 <scalbn+0x56>
 80065ce:	4622      	mov	r2, r4
 80065d0:	4620      	mov	r0, r4
 80065d2:	4629      	mov	r1, r5
 80065d4:	f7f9 fe0e 	bl	80001f4 <__adddf3>
 80065d8:	4604      	mov	r4, r0
 80065da:	460d      	mov	r5, r1
 80065dc:	e022      	b.n	8006624 <scalbn+0x94>
 80065de:	460b      	mov	r3, r1
 80065e0:	f3c1 510a 	ubfx	r1, r1, #20, #11
 80065e4:	3936      	subs	r1, #54	@ 0x36
 80065e6:	f24c 3250 	movw	r2, #50000	@ 0xc350
 80065ea:	4296      	cmp	r6, r2
 80065ec:	dd0d      	ble.n	800660a <scalbn+0x7a>
 80065ee:	2d00      	cmp	r5, #0
 80065f0:	a11d      	add	r1, pc, #116	@ (adr r1, 8006668 <scalbn+0xd8>)
 80065f2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80065f6:	da02      	bge.n	80065fe <scalbn+0x6e>
 80065f8:	a11d      	add	r1, pc, #116	@ (adr r1, 8006670 <scalbn+0xe0>)
 80065fa:	e9d1 0100 	ldrd	r0, r1, [r1]
 80065fe:	a31a      	add	r3, pc, #104	@ (adr r3, 8006668 <scalbn+0xd8>)
 8006600:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006604:	f7f9 ffac 	bl	8000560 <__aeabi_dmul>
 8006608:	e7e6      	b.n	80065d8 <scalbn+0x48>
 800660a:	1872      	adds	r2, r6, r1
 800660c:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 8006610:	428a      	cmp	r2, r1
 8006612:	dcec      	bgt.n	80065ee <scalbn+0x5e>
 8006614:	2a00      	cmp	r2, #0
 8006616:	dd08      	ble.n	800662a <scalbn+0x9a>
 8006618:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800661c:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8006620:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8006624:	ec45 4b10 	vmov	d0, r4, r5
 8006628:	bd70      	pop	{r4, r5, r6, pc}
 800662a:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 800662e:	da08      	bge.n	8006642 <scalbn+0xb2>
 8006630:	2d00      	cmp	r5, #0
 8006632:	a10b      	add	r1, pc, #44	@ (adr r1, 8006660 <scalbn+0xd0>)
 8006634:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006638:	dac1      	bge.n	80065be <scalbn+0x2e>
 800663a:	a10f      	add	r1, pc, #60	@ (adr r1, 8006678 <scalbn+0xe8>)
 800663c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006640:	e7bd      	b.n	80065be <scalbn+0x2e>
 8006642:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8006646:	3236      	adds	r2, #54	@ 0x36
 8006648:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800664c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8006650:	4620      	mov	r0, r4
 8006652:	4b0d      	ldr	r3, [pc, #52]	@ (8006688 <scalbn+0xf8>)
 8006654:	4629      	mov	r1, r5
 8006656:	2200      	movs	r2, #0
 8006658:	e7d4      	b.n	8006604 <scalbn+0x74>
 800665a:	bf00      	nop
 800665c:	f3af 8000 	nop.w
 8006660:	c2f8f359 	.word	0xc2f8f359
 8006664:	01a56e1f 	.word	0x01a56e1f
 8006668:	8800759c 	.word	0x8800759c
 800666c:	7e37e43c 	.word	0x7e37e43c
 8006670:	8800759c 	.word	0x8800759c
 8006674:	fe37e43c 	.word	0xfe37e43c
 8006678:	c2f8f359 	.word	0xc2f8f359
 800667c:	81a56e1f 	.word	0x81a56e1f
 8006680:	43500000 	.word	0x43500000
 8006684:	ffff3cb0 	.word	0xffff3cb0
 8006688:	3c900000 	.word	0x3c900000
 800668c:	00000000 	.word	0x00000000

08006690 <floor>:
 8006690:	ec51 0b10 	vmov	r0, r1, d0
 8006694:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8006698:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800669c:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 80066a0:	2e13      	cmp	r6, #19
 80066a2:	460c      	mov	r4, r1
 80066a4:	4605      	mov	r5, r0
 80066a6:	4680      	mov	r8, r0
 80066a8:	dc34      	bgt.n	8006714 <floor+0x84>
 80066aa:	2e00      	cmp	r6, #0
 80066ac:	da17      	bge.n	80066de <floor+0x4e>
 80066ae:	a332      	add	r3, pc, #200	@ (adr r3, 8006778 <floor+0xe8>)
 80066b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066b4:	f7f9 fd9e 	bl	80001f4 <__adddf3>
 80066b8:	2200      	movs	r2, #0
 80066ba:	2300      	movs	r3, #0
 80066bc:	f7fa f9e0 	bl	8000a80 <__aeabi_dcmpgt>
 80066c0:	b150      	cbz	r0, 80066d8 <floor+0x48>
 80066c2:	2c00      	cmp	r4, #0
 80066c4:	da55      	bge.n	8006772 <floor+0xe2>
 80066c6:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 80066ca:	432c      	orrs	r4, r5
 80066cc:	2500      	movs	r5, #0
 80066ce:	42ac      	cmp	r4, r5
 80066d0:	4c2b      	ldr	r4, [pc, #172]	@ (8006780 <floor+0xf0>)
 80066d2:	bf08      	it	eq
 80066d4:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 80066d8:	4621      	mov	r1, r4
 80066da:	4628      	mov	r0, r5
 80066dc:	e023      	b.n	8006726 <floor+0x96>
 80066de:	4f29      	ldr	r7, [pc, #164]	@ (8006784 <floor+0xf4>)
 80066e0:	4137      	asrs	r7, r6
 80066e2:	ea01 0307 	and.w	r3, r1, r7
 80066e6:	4303      	orrs	r3, r0
 80066e8:	d01d      	beq.n	8006726 <floor+0x96>
 80066ea:	a323      	add	r3, pc, #140	@ (adr r3, 8006778 <floor+0xe8>)
 80066ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066f0:	f7f9 fd80 	bl	80001f4 <__adddf3>
 80066f4:	2200      	movs	r2, #0
 80066f6:	2300      	movs	r3, #0
 80066f8:	f7fa f9c2 	bl	8000a80 <__aeabi_dcmpgt>
 80066fc:	2800      	cmp	r0, #0
 80066fe:	d0eb      	beq.n	80066d8 <floor+0x48>
 8006700:	2c00      	cmp	r4, #0
 8006702:	bfbe      	ittt	lt
 8006704:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 8006708:	4133      	asrlt	r3, r6
 800670a:	18e4      	addlt	r4, r4, r3
 800670c:	ea24 0407 	bic.w	r4, r4, r7
 8006710:	2500      	movs	r5, #0
 8006712:	e7e1      	b.n	80066d8 <floor+0x48>
 8006714:	2e33      	cmp	r6, #51	@ 0x33
 8006716:	dd0a      	ble.n	800672e <floor+0x9e>
 8006718:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 800671c:	d103      	bne.n	8006726 <floor+0x96>
 800671e:	4602      	mov	r2, r0
 8006720:	460b      	mov	r3, r1
 8006722:	f7f9 fd67 	bl	80001f4 <__adddf3>
 8006726:	ec41 0b10 	vmov	d0, r0, r1
 800672a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800672e:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 8006732:	f04f 37ff 	mov.w	r7, #4294967295
 8006736:	40df      	lsrs	r7, r3
 8006738:	4207      	tst	r7, r0
 800673a:	d0f4      	beq.n	8006726 <floor+0x96>
 800673c:	a30e      	add	r3, pc, #56	@ (adr r3, 8006778 <floor+0xe8>)
 800673e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006742:	f7f9 fd57 	bl	80001f4 <__adddf3>
 8006746:	2200      	movs	r2, #0
 8006748:	2300      	movs	r3, #0
 800674a:	f7fa f999 	bl	8000a80 <__aeabi_dcmpgt>
 800674e:	2800      	cmp	r0, #0
 8006750:	d0c2      	beq.n	80066d8 <floor+0x48>
 8006752:	2c00      	cmp	r4, #0
 8006754:	da0a      	bge.n	800676c <floor+0xdc>
 8006756:	2e14      	cmp	r6, #20
 8006758:	d101      	bne.n	800675e <floor+0xce>
 800675a:	3401      	adds	r4, #1
 800675c:	e006      	b.n	800676c <floor+0xdc>
 800675e:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 8006762:	2301      	movs	r3, #1
 8006764:	40b3      	lsls	r3, r6
 8006766:	441d      	add	r5, r3
 8006768:	4545      	cmp	r5, r8
 800676a:	d3f6      	bcc.n	800675a <floor+0xca>
 800676c:	ea25 0507 	bic.w	r5, r5, r7
 8006770:	e7b2      	b.n	80066d8 <floor+0x48>
 8006772:	2500      	movs	r5, #0
 8006774:	462c      	mov	r4, r5
 8006776:	e7af      	b.n	80066d8 <floor+0x48>
 8006778:	8800759c 	.word	0x8800759c
 800677c:	7e37e43c 	.word	0x7e37e43c
 8006780:	bff00000 	.word	0xbff00000
 8006784:	000fffff 	.word	0x000fffff

08006788 <_init>:
 8006788:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800678a:	bf00      	nop
 800678c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800678e:	bc08      	pop	{r3}
 8006790:	469e      	mov	lr, r3
 8006792:	4770      	bx	lr

08006794 <_fini>:
 8006794:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006796:	bf00      	nop
 8006798:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800679a:	bc08      	pop	{r3}
 800679c:	469e      	mov	lr, r3
 800679e:	4770      	bx	lr
