
*** Running vivado
    with args -log ODIN_design_ODIN_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ODIN_design_ODIN_0_0.tcl



****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

Sourcing tcl script 'C:/Users/paral/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'
source ODIN_design_ODIN_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1392.324 ; gain = 161.031
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/vivado_projects/ip_repo/AXI_SPI_LOADER_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/vivado_projects/ip_repo/SPI_AXI_loader_1_0'.
WARNING: [IP_Flow 19-2207] Repository 'e:/vivado_projects/ip_repo/AXI_SPI_loader_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/vivado_projects/ip_repo/AXI_SPI_loader_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/vivado_projects/ip_repo/AER_bus_1_0'.
WARNING: [IP_Flow 19-2207] Repository 'e:/vivado_projects/ip_repo/AER_bus_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/vivado_projects/ip_repo/AER_bus_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Vivado/downloaded_libraries/digilent/vivado-library-master'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2023.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ODIN_design_ODIN_0_0
Command: synth_design -top ODIN_design_ODIN_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 46120
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2255.512 ; gain = 410.438
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ODIN_design_ODIN_0_0' [e:/vivado_projects/ODIN_272/ODIN_272.gen/sources_1/bd/ODIN_design/ip/ODIN_design_ODIN_0_0/synth/ODIN_design_ODIN_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'ODIN' [E:/vivado_projects/ODIN_272/ODIN_272.srcs/sources_1/imports/ODIN_EEC272/src/ODIN.v:26]
INFO: [Synth 8-6157] synthesizing module 'aer_out' [E:/vivado_projects/ODIN_272/ODIN_272.srcs/sources_1/imports/ODIN_EEC272/src/aer_out.v:26]
INFO: [Synth 8-6155] done synthesizing module 'aer_out' (0#1) [E:/vivado_projects/ODIN_272/ODIN_272.srcs/sources_1/imports/ODIN_EEC272/src/aer_out.v:26]
INFO: [Synth 8-6157] synthesizing module 'spi_slave' [E:/vivado_projects/ODIN_272/ODIN_272.srcs/sources_1/imports/ODIN_EEC272/src/spi_slave.v:26]
INFO: [Synth 8-6155] done synthesizing module 'spi_slave' (0#1) [E:/vivado_projects/ODIN_272/ODIN_272.srcs/sources_1/imports/ODIN_EEC272/src/spi_slave.v:26]
INFO: [Synth 8-6157] synthesizing module 'controller' [E:/vivado_projects/ODIN_272/ODIN_272.srcs/sources_1/imports/ODIN_EEC272/src/controller.v:26]
INFO: [Synth 8-6155] done synthesizing module 'controller' (0#1) [E:/vivado_projects/ODIN_272/ODIN_272.srcs/sources_1/imports/ODIN_EEC272/src/controller.v:26]
INFO: [Synth 8-6157] synthesizing module 'scheduler' [E:/vivado_projects/ODIN_272/ODIN_272.srcs/sources_1/imports/ODIN_EEC272/src/scheduler.v:26]
INFO: [Synth 8-6157] synthesizing module 'fifo' [E:/vivado_projects/ODIN_272/ODIN_272.srcs/sources_1/imports/ODIN_EEC272/src/fifo.v:26]
INFO: [Synth 8-6155] done synthesizing module 'fifo' (0#1) [E:/vivado_projects/ODIN_272/ODIN_272.srcs/sources_1/imports/ODIN_EEC272/src/fifo.v:26]
INFO: [Synth 8-6157] synthesizing module 'fifo__parameterized0' [E:/vivado_projects/ODIN_272/ODIN_272.srcs/sources_1/imports/ODIN_EEC272/src/fifo.v:26]
INFO: [Synth 8-6155] done synthesizing module 'fifo__parameterized0' (0#1) [E:/vivado_projects/ODIN_272/ODIN_272.srcs/sources_1/imports/ODIN_EEC272/src/fifo.v:26]
INFO: [Synth 8-6155] done synthesizing module 'scheduler' (0#1) [E:/vivado_projects/ODIN_272/ODIN_272.srcs/sources_1/imports/ODIN_EEC272/src/scheduler.v:26]
INFO: [Synth 8-6157] synthesizing module 'synaptic_core' [E:/vivado_projects/ODIN_272/ODIN_272.srcs/sources_1/imports/ODIN_EEC272/src/synaptic_core.v:26]
INFO: [Synth 8-6157] synthesizing module 'sdsp_update' [E:/vivado_projects/ODIN_272/ODIN_272.srcs/sources_1/imports/ODIN_EEC272/src/sdsp_update.v:26]
INFO: [Synth 8-6155] done synthesizing module 'sdsp_update' (0#1) [E:/vivado_projects/ODIN_272/ODIN_272.srcs/sources_1/imports/ODIN_EEC272/src/sdsp_update.v:26]
INFO: [Synth 8-6157] synthesizing module 'SRAM_8192x32_wrapper' [E:/vivado_projects/ODIN_272/ODIN_272.srcs/sources_1/imports/ODIN_EEC272/src/synaptic_core.v:136]
INFO: [Synth 8-6155] done synthesizing module 'SRAM_8192x32_wrapper' (0#1) [E:/vivado_projects/ODIN_272/ODIN_272.srcs/sources_1/imports/ODIN_EEC272/src/synaptic_core.v:136]
INFO: [Synth 8-6155] done synthesizing module 'synaptic_core' (0#1) [E:/vivado_projects/ODIN_272/ODIN_272.srcs/sources_1/imports/ODIN_EEC272/src/synaptic_core.v:26]
INFO: [Synth 8-6157] synthesizing module 'neuron_core' [E:/vivado_projects/ODIN_272/ODIN_272.srcs/sources_1/imports/ODIN_EEC272/src/neuron_core.v:26]
INFO: [Synth 8-6157] synthesizing module 'lif_neuron' [E:/vivado_projects/ODIN_272/ODIN_272.srcs/sources_1/imports/ODIN_EEC272/src/lif_neuron.v:26]
INFO: [Synth 8-6157] synthesizing module 'lif_calcium' [E:/vivado_projects/ODIN_272/ODIN_272.srcs/sources_1/imports/ODIN_EEC272/src/LIF_neuron_blocks/lif_calcium.v:26]
INFO: [Synth 8-6155] done synthesizing module 'lif_calcium' (0#1) [E:/vivado_projects/ODIN_272/ODIN_272.srcs/sources_1/imports/ODIN_EEC272/src/LIF_neuron_blocks/lif_calcium.v:26]
INFO: [Synth 8-6157] synthesizing module 'lif_neuron_state' [E:/vivado_projects/ODIN_272/ODIN_272.srcs/sources_1/imports/ODIN_EEC272/src/LIF_neuron_blocks/lif_neuron_state.v:26]
INFO: [Synth 8-6155] done synthesizing module 'lif_neuron_state' (0#1) [E:/vivado_projects/ODIN_272/ODIN_272.srcs/sources_1/imports/ODIN_EEC272/src/LIF_neuron_blocks/lif_neuron_state.v:26]
INFO: [Synth 8-6155] done synthesizing module 'lif_neuron' (0#1) [E:/vivado_projects/ODIN_272/ODIN_272.srcs/sources_1/imports/ODIN_EEC272/src/lif_neuron.v:26]
INFO: [Synth 8-6157] synthesizing module 'izh_neuron' [E:/vivado_projects/ODIN_272/ODIN_272.srcs/sources_1/imports/ODIN_EEC272/src/izh_neuron.v:26]
INFO: [Synth 8-6157] synthesizing module 'izh_input_accumulator' [E:/vivado_projects/ODIN_272/ODIN_272.srcs/sources_1/imports/ODIN_EEC272/src/IZH_neuron_blocks/izh_input_accumulator.v:26]
INFO: [Synth 8-226] default block is never used [E:/vivado_projects/ODIN_272/ODIN_272.srcs/sources_1/imports/ODIN_EEC272/src/IZH_neuron_blocks/izh_input_accumulator.v:61]
INFO: [Synth 8-6155] done synthesizing module 'izh_input_accumulator' (0#1) [E:/vivado_projects/ODIN_272/ODIN_272.srcs/sources_1/imports/ODIN_EEC272/src/IZH_neuron_blocks/izh_input_accumulator.v:26]
INFO: [Synth 8-6157] synthesizing module 'izh_stimulation_strength' [E:/vivado_projects/ODIN_272/ODIN_272.srcs/sources_1/imports/ODIN_EEC272/src/IZH_neuron_blocks/izh_stimulation_strength.v:26]
INFO: [Synth 8-6155] done synthesizing module 'izh_stimulation_strength' (0#1) [E:/vivado_projects/ODIN_272/ODIN_272.srcs/sources_1/imports/ODIN_EEC272/src/IZH_neuron_blocks/izh_stimulation_strength.v:26]
INFO: [Synth 8-6157] synthesizing module 'izh_effective_threshold' [E:/vivado_projects/ODIN_272/ODIN_272.srcs/sources_1/imports/ODIN_EEC272/src/IZH_neuron_blocks/izh_effective_threshold.v:26]
INFO: [Synth 8-6155] done synthesizing module 'izh_effective_threshold' (0#1) [E:/vivado_projects/ODIN_272/ODIN_272.srcs/sources_1/imports/ODIN_EEC272/src/IZH_neuron_blocks/izh_effective_threshold.v:26]
INFO: [Synth 8-6157] synthesizing module 'izh_calcium' [E:/vivado_projects/ODIN_272/ODIN_272.srcs/sources_1/imports/ODIN_EEC272/src/IZH_neuron_blocks/izh_calcium.v:26]
INFO: [Synth 8-6155] done synthesizing module 'izh_calcium' (0#1) [E:/vivado_projects/ODIN_272/ODIN_272.srcs/sources_1/imports/ODIN_EEC272/src/IZH_neuron_blocks/izh_calcium.v:26]
INFO: [Synth 8-6157] synthesizing module 'izh_neuron_state' [E:/vivado_projects/ODIN_272/ODIN_272.srcs/sources_1/imports/ODIN_EEC272/src/IZH_neuron_blocks/izh_neuron_state.v:31]
INFO: [Synth 8-226] default block is never used [E:/vivado_projects/ODIN_272/ODIN_272.srcs/sources_1/imports/ODIN_EEC272/src/IZH_neuron_blocks/izh_neuron_state.v:142]
INFO: [Synth 8-6155] done synthesizing module 'izh_neuron_state' (0#1) [E:/vivado_projects/ODIN_272/ODIN_272.srcs/sources_1/imports/ODIN_EEC272/src/IZH_neuron_blocks/izh_neuron_state.v:31]
INFO: [Synth 8-6155] done synthesizing module 'izh_neuron' (0#1) [E:/vivado_projects/ODIN_272/ODIN_272.srcs/sources_1/imports/ODIN_EEC272/src/izh_neuron.v:26]
INFO: [Synth 8-6157] synthesizing module 'SRAM_256x128_wrapper' [E:/vivado_projects/ODIN_272/ODIN_272.srcs/sources_1/imports/ODIN_EEC272/src/neuron_core.v:283]
INFO: [Synth 8-6155] done synthesizing module 'SRAM_256x128_wrapper' (0#1) [E:/vivado_projects/ODIN_272/ODIN_272.srcs/sources_1/imports/ODIN_EEC272/src/neuron_core.v:283]
INFO: [Synth 8-6155] done synthesizing module 'neuron_core' (0#1) [E:/vivado_projects/ODIN_272/ODIN_272.srcs/sources_1/imports/ODIN_EEC272/src/neuron_core.v:26]
INFO: [Synth 8-6155] done synthesizing module 'ODIN' (0#1) [E:/vivado_projects/ODIN_272/ODIN_272.srcs/sources_1/imports/ODIN_EEC272/src/ODIN.v:26]
INFO: [Synth 8-6155] done synthesizing module 'ODIN_design_ODIN_0_0' (0#1) [e:/vivado_projects/ODIN_272/ODIN_272.gen/sources_1/bd/ODIN_design/ip/ODIN_design_ODIN_0_0/synth/ODIN_design_ODIN_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element do_synapse_transfer_reg was removed.  [E:/vivado_projects/ODIN_272/ODIN_272.srcs/sources_1/imports/ODIN_EEC272/src/aer_out.v:136]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'spi_slave_0'. This will prevent further optimization [E:/vivado_projects/ODIN_272/ODIN_272.srcs/sources_1/imports/ODIN_EEC272/src/ODIN.v:190]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'controller_0'. This will prevent further optimization [E:/vivado_projects/ODIN_272/ODIN_272.srcs/sources_1/imports/ODIN_EEC272/src/ODIN.v:231]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'neuron_core_0'. This will prevent further optimization [E:/vivado_projects/ODIN_272/ODIN_272.srcs/sources_1/imports/ODIN_EEC272/src/ODIN.v:371]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'synaptic_core_0'. This will prevent further optimization [E:/vivado_projects/ODIN_272/ODIN_272.srcs/sources_1/imports/ODIN_EEC272/src/ODIN.v:333]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'aer_out_0'. This will prevent further optimization [E:/vivado_projects/ODIN_272/ODIN_272.srcs/sources_1/imports/ODIN_EEC272/src/ODIN.v:141]
WARNING: [Synth 8-7129] Port RSTN in module SRAM_256x128_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port stim_gt_thr_inh in module izh_neuron_state is either unconnected or has no load
WARNING: [Synth 8-7129] Port stim_tmp_gt_thr_inh in module izh_neuron_state is either unconnected or has no load
WARNING: [Synth 8-7129] Port event_out[2] in module izh_calcium is either unconnected or has no load
WARNING: [Synth 8-7129] Port event_out[1] in module izh_calcium is either unconnected or has no load
WARNING: [Synth 8-7129] Port event_out[0] in module izh_calcium is either unconnected or has no load
WARNING: [Synth 8-7129] Port event_out[2] in module izh_effective_threshold is either unconnected or has no load
WARNING: [Synth 8-7129] Port event_out[1] in module izh_effective_threshold is either unconnected or has no load
WARNING: [Synth 8-7129] Port event_out[0] in module izh_effective_threshold is either unconnected or has no load
WARNING: [Synth 8-7129] Port state_refrac in module izh_input_accumulator is either unconnected or has no load
WARNING: [Synth 8-7129] Port CTRL_SPI_ADDR[7] in module neuron_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port CTRL_SPI_ADDR[6] in module neuron_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port CTRL_SPI_ADDR[5] in module neuron_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port CTRL_SPI_ADDR[4] in module neuron_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port CTRL_SPI_ADDR[3] in module neuron_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port CTRL_SPI_ADDR[2] in module neuron_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port CTRL_SPI_ADDR[1] in module neuron_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port CTRL_SPI_ADDR[0] in module neuron_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port RSTN in module SRAM_8192x32_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port CTRL_SPI_ADDR[15] in module synaptic_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port CTRL_SPI_ADDR[12] in module synaptic_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port CTRL_SPI_ADDR[11] in module synaptic_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port CTRL_SPI_ADDR[10] in module synaptic_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port CTRL_SPI_ADDR[9] in module synaptic_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port CTRL_SPI_ADDR[8] in module synaptic_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port CTRL_SPI_ADDR[7] in module synaptic_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port CTRL_SPI_ADDR[6] in module synaptic_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port CTRL_SPI_ADDR[5] in module synaptic_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port CTRL_SPI_ADDR[4] in module synaptic_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port CTRL_SPI_ADDR[3] in module synaptic_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port CTRL_SPI_ADDR[2] in module synaptic_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port CTRL_SPI_ADDR[1] in module synaptic_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port CTRL_SPI_ADDR[0] in module synaptic_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port CTRL_SPI_ADDR[15] in module controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port CTRL_SPI_ADDR[14] in module controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port CTRL_SPI_ADDR[13] in module controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port NEUR_EVENT_OUT[5] in module aer_out is either unconnected or has no load
WARNING: [Synth 8-7129] Port NEUR_EVENT_OUT[4] in module aer_out is either unconnected or has no load
WARNING: [Synth 8-7129] Port NEUR_EVENT_OUT[3] in module aer_out is either unconnected or has no load
WARNING: [Synth 8-7129] Port NEUR_EVENT_OUT[2] in module aer_out is either unconnected or has no load
WARNING: [Synth 8-7129] Port NEUR_EVENT_OUT[1] in module aer_out is either unconnected or has no load
WARNING: [Synth 8-7129] Port NEUR_EVENT_OUT[0] in module aer_out is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCHED_DATA_OUT[12] in module aer_out is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCHED_DATA_OUT[11] in module aer_out is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCHED_DATA_OUT[10] in module aer_out is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCHED_DATA_OUT[9] in module aer_out is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCHED_DATA_OUT[8] in module aer_out is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2419.832 ; gain = 574.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2437.734 ; gain = 592.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2437.734 ; gain = 592.660
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.338 . Memory (MB): peak = 2437.734 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2527.059 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.183 . Memory (MB): peak = 2528.094 ; gain = 1.035
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2528.094 ; gain = 683.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2528.094 ; gain = 683.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2528.094 ; gain = 683.020
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    WAIT |                             0000 |                             0000
                  W_NEUR |                             0001 |                             0001
                  R_NEUR |                             0010 |                             0010
                   W_SYN |                             0011 |                             0011
                   R_SYN |                             0100 |                             0100
              WAIT_SPIDN |                             0101 |                             1011
                POP_VIRT |                             0110 |                             1010
                POP_NEUR |                             0111 |                             1001
                    TREF |                             1000 |                             0101
                 SYNAPSE |                             1001 |                             0111
                    PUSH |                             1010 |                             1000
                    BIST |                             1011 |                             0110
              WAIT_REQDN |                             1100 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'controller'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2528.094 ; gain = 683.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   3 Input   11 Bit       Adders := 2     
	   2 Input   11 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 3     
	   3 Input    8 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 178   
	   2 Input    4 Bit       Adders := 22    
	   3 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 7     
	   3 Input    3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               20 Bit    Registers := 4     
	               16 Bit    Registers := 18    
	               13 Bit    Registers := 32    
	                9 Bit    Registers := 228   
	                8 Bit    Registers := 6     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 174   
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 600   
+---RAMs : 
	             256K Bit	(8192 X 32 bit)          RAMs := 1     
	              32K Bit	(256 X 128 bit)          RAMs := 1     
+---Muxes : 
	   2 Input  128 Bit        Muxes := 1     
	   8 Input   57 Bit        Muxes := 1     
	   2 Input   57 Bit        Muxes := 3     
	   8 Input   49 Bit        Muxes := 2     
	   8 Input   41 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 1     
	   8 Input   25 Bit        Muxes := 2     
	   3 Input   20 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 3     
	   2 Input   16 Bit        Muxes := 3     
	   2 Input   15 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 3     
	  10 Input   13 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 5     
	   4 Input    9 Bit        Muxes := 57    
	   2 Input    8 Bit        Muxes := 47    
	  11 Input    8 Bit        Muxes := 1     
	   9 Input    8 Bit        Muxes := 1     
	  10 Input    8 Bit        Muxes := 1     
	   9 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 6     
	   2 Input    6 Bit        Muxes := 1     
	  11 Input    5 Bit        Muxes := 1     
	   9 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 8     
	   5 Input    4 Bit        Muxes := 2     
	   3 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 54    
	  13 Input    4 Bit        Muxes := 1     
	  38 Input    4 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 30    
	   2 Input    2 Bit        Muxes := 85    
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 186   
	  12 Input    1 Bit        Muxes := 1     
	  11 Input    1 Bit        Muxes := 2     
	   7 Input    1 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 2     
	   9 Input    1 Bit        Muxes := 2     
	  10 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port RSTN_syncn in module neuron_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port CTRL_SPI_ADDR[7] in module neuron_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port CTRL_SPI_ADDR[6] in module neuron_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port CTRL_SPI_ADDR[5] in module neuron_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port CTRL_SPI_ADDR[4] in module neuron_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port CTRL_SPI_ADDR[3] in module neuron_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port CTRL_SPI_ADDR[2] in module neuron_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port CTRL_SPI_ADDR[1] in module neuron_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port CTRL_SPI_ADDR[0] in module neuron_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port RSTN_syncn in module synaptic_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port CTRL_SPI_ADDR[15] in module synaptic_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port CTRL_SPI_ADDR[12] in module synaptic_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port CTRL_SPI_ADDR[11] in module synaptic_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port CTRL_SPI_ADDR[10] in module synaptic_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port CTRL_SPI_ADDR[9] in module synaptic_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port CTRL_SPI_ADDR[8] in module synaptic_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port CTRL_SPI_ADDR[7] in module synaptic_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port CTRL_SPI_ADDR[6] in module synaptic_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port CTRL_SPI_ADDR[5] in module synaptic_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port CTRL_SPI_ADDR[4] in module synaptic_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port CTRL_SPI_ADDR[3] in module synaptic_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port CTRL_SPI_ADDR[2] in module synaptic_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port CTRL_SPI_ADDR[1] in module synaptic_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port CTRL_SPI_ADDR[0] in module synaptic_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port CTRL_SPI_ADDR[15] in module controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port CTRL_SPI_ADDR[14] in module controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port CTRL_SPI_ADDR[13] in module controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port NEUR_EVENT_OUT[5] in module aer_out is either unconnected or has no load
WARNING: [Synth 8-7129] Port NEUR_EVENT_OUT[4] in module aer_out is either unconnected or has no load
WARNING: [Synth 8-7129] Port NEUR_EVENT_OUT[3] in module aer_out is either unconnected or has no load
WARNING: [Synth 8-7129] Port NEUR_EVENT_OUT[2] in module aer_out is either unconnected or has no load
WARNING: [Synth 8-7129] Port NEUR_EVENT_OUT[1] in module aer_out is either unconnected or has no load
WARNING: [Synth 8-7129] Port NEUR_EVENT_OUT[0] in module aer_out is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCHED_DATA_OUT[12] in module aer_out is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCHED_DATA_OUT[11] in module aer_out is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCHED_DATA_OUT[10] in module aer_out is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCHED_DATA_OUT[9] in module aer_out is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCHED_DATA_OUT[8] in module aer_out is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:23 ; elapsed = 00:01:24 . Memory (MB): peak = 2548.785 ; gain = 703.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+-----------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name            | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|\inst/synaptic_core_0  | synarray_0/SRAM_reg  | 8 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 8      | 
|\inst/neuron_core_0    | neurarray_0/SRAM_reg | 256 x 128(READ_FIRST)  | W | R |                        |   |   | Port A           | 0      | 2      | 
+-----------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:29 ; elapsed = 00:01:30 . Memory (MB): peak = 2548.785 ; gain = 703.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:46 ; elapsed = 00:01:47 . Memory (MB): peak = 2548.785 ; gain = 703.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+-----------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name            | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|\inst/synaptic_core_0  | synarray_0/SRAM_reg  | 8 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 8      | 
|\inst/neuron_core_0    | neurarray_0/SRAM_reg | 256 x 128(READ_FIRST)  | W | R |                        |   |   | Port A           | 0      | 2      | 
+-----------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/synaptic_core_0/synarray_0/SRAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/synaptic_core_0/synarray_0/SRAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/synaptic_core_0/synarray_0/SRAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/synaptic_core_0/synarray_0/SRAM_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/synaptic_core_0/synarray_0/SRAM_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/synaptic_core_0/synarray_0/SRAM_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/synaptic_core_0/synarray_0/SRAM_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/synaptic_core_0/synarray_0/SRAM_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/neuron_core_0/neurarray_0/SRAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/neuron_core_0/neurarray_0/SRAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/neuron_core_0/neurarray_0/SRAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/neuron_core_0/neurarray_0/SRAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:56 ; elapsed = 00:01:57 . Memory (MB): peak = 2552.312 ; gain = 707.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3295] tying undriven pin spi_data_inferred:in0[19] to constant 0
INFO: [Synth 8-3295] tying undriven pin spi_data_inferred:in0[18] to constant 0
INFO: [Synth 8-3295] tying undriven pin spi_data_inferred:in0[17] to constant 0
INFO: [Synth 8-3295] tying undriven pin spi_data_inferred:in0[16] to constant 0
INFO: [Synth 8-3295] tying undriven pin spi_data_inferred:in0[15] to constant 0
INFO: [Synth 8-3295] tying undriven pin spi_data_inferred:in0[14] to constant 0
INFO: [Synth 8-3295] tying undriven pin spi_data_inferred:in0[13] to constant 0
INFO: [Synth 8-3295] tying undriven pin spi_data_inferred:in0[12] to constant 0
INFO: [Synth 8-3295] tying undriven pin spi_data_inferred:in0[11] to constant 0
INFO: [Synth 8-3295] tying undriven pin spi_data_inferred:in0[10] to constant 0
INFO: [Synth 8-3295] tying undriven pin spi_data_inferred:in0[9] to constant 0
INFO: [Synth 8-3295] tying undriven pin spi_data_inferred:in0[8] to constant 0
INFO: [Synth 8-3295] tying undriven pin spi_data_inferred:in0[7] to constant 0
INFO: [Synth 8-3295] tying undriven pin spi_data_inferred:in0[6] to constant 0
INFO: [Synth 8-3295] tying undriven pin spi_data_inferred:in0[5] to constant 0
INFO: [Synth 8-3295] tying undriven pin spi_data_inferred:in0[4] to constant 0
INFO: [Synth 8-3295] tying undriven pin spi_data_inferred:in0[3] to constant 0
INFO: [Synth 8-3295] tying undriven pin spi_data_inferred:in0[2] to constant 0
INFO: [Synth 8-3295] tying undriven pin spi_data_inferred:in0[1] to constant 0
INFO: [Synth 8-3295] tying undriven pin spi_data_inferred:in0[0] to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:00 ; elapsed = 00:02:01 . Memory (MB): peak = 2552.312 ; gain = 707.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:00 ; elapsed = 00:02:01 . Memory (MB): peak = 2552.312 ; gain = 707.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:01 ; elapsed = 00:02:02 . Memory (MB): peak = 2552.312 ; gain = 707.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:01 ; elapsed = 00:02:02 . Memory (MB): peak = 2552.312 ; gain = 707.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:01 ; elapsed = 00:02:02 . Memory (MB): peak = 2552.312 ; gain = 707.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:01 ; elapsed = 00:02:02 . Memory (MB): peak = 2552.312 ; gain = 707.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    36|
|2     |LUT1     |   201|
|3     |LUT2     |   281|
|4     |LUT3     |   321|
|5     |LUT4     |  1107|
|6     |LUT5     |   878|
|7     |LUT6     |  2820|
|8     |MUXF7    |   266|
|9     |MUXF8    |    68|
|10    |RAMB36E1 |    10|
|12    |FDCE     |   875|
|14    |FDC      |     6|
|15    |FDPE     |    58|
|16    |FDRE     |  3313|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:01 ; elapsed = 00:02:02 . Memory (MB): peak = 2552.312 ; gain = 707.238
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 39 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:47 ; elapsed = 00:01:57 . Memory (MB): peak = 2552.312 ; gain = 616.879
Synthesis Optimization Complete : Time (s): cpu = 00:02:01 ; elapsed = 00:02:02 . Memory (MB): peak = 2552.312 ; gain = 707.238
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.195 . Memory (MB): peak = 2555.086 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 406 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2561.754 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 26 instances were transformed.
  FDCE_1 => FDCE (inverted pins: C): 20 instances
  FDC_1 => FDCE (inverted pins: C): 6 instances

Synth Design complete | Checksum: 912b4e32
INFO: [Common 17-83] Releasing license: Synthesis
109 Infos, 89 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:08 ; elapsed = 00:02:09 . Memory (MB): peak = 2561.754 ; gain = 1119.699
INFO: [Common 17-1381] The checkpoint 'E:/vivado_projects/ODIN_272/ODIN_272.runs/ODIN_design_ODIN_0_0_synth_1/ODIN_design_ODIN_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP ODIN_design_ODIN_0_0, cache-ID = 6605bacfe9875a64
INFO: [Coretcl 2-1174] Renamed 72 cell refs.
INFO: [Common 17-1381] The checkpoint 'E:/vivado_projects/ODIN_272/ODIN_272.runs/ODIN_design_ODIN_0_0_synth_1/ODIN_design_ODIN_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ODIN_design_ODIN_0_0_utilization_synth.rpt -pb ODIN_design_ODIN_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Apr 27 19:57:40 2024...
