-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/HDLRxHeader/header_rx_full_ip_dut.vhd
-- Created: 2024-10-03 10:47:06
-- 
-- Generated by MATLAB 24.1, HDL Coder 24.1, and Simulink 24.1
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: header_rx_full_ip_dut
-- Source Path: header_rx_full_ip/header_rx_full_ip_dut
-- Hierarchy Level: 1
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY header_rx_full_ip_dut IS
  PORT( clk                               :   IN    std_logic;
        reset_x                           :   IN    std_logic;
        dut_enable                        :   IN    std_logic;  -- ufix1
        data_in                           :   IN    std_logic_vector(3 DOWNTO 0);  -- sfix4
        start_in                          :   IN    std_logic;  -- ufix1
        ce_out                            :   OUT   std_logic;  -- ufix1
        psdu_size_0                       :   OUT   std_logic;  -- ufix1
        psdu_size_1                       :   OUT   std_logic;  -- ufix1
        psdu_size_2                       :   OUT   std_logic;  -- ufix1
        psdu_size_3                       :   OUT   std_logic;  -- ufix1
        psdu_size_4                       :   OUT   std_logic;  -- ufix1
        psdu_size_5                       :   OUT   std_logic;  -- ufix1
        psdu_size_6                       :   OUT   std_logic;  -- ufix1
        psdu_size_7                       :   OUT   std_logic;  -- ufix1
        psdu_size_8                       :   OUT   std_logic;  -- ufix1
        psdu_size_9                       :   OUT   std_logic;  -- ufix1
        psdu_size_10                      :   OUT   std_logic;  -- ufix1
        psdu_size_11                      :   OUT   std_logic;  -- ufix1
        psdu_size_12                      :   OUT   std_logic;  -- ufix1
        psdu_size_13                      :   OUT   std_logic;  -- ufix1
        psdu_size_14                      :   OUT   std_logic;  -- ufix1
        psdu_size_15                      :   OUT   std_logic;  -- ufix1
        psdu_size_16                      :   OUT   std_logic;  -- ufix1
        psdu_size_17                      :   OUT   std_logic;  -- ufix1
        psdu_size_18                      :   OUT   std_logic;  -- ufix1
        psdu_size_19                      :   OUT   std_logic;  -- ufix1
        psdu_size_20                      :   OUT   std_logic;  -- ufix1
        psdu_size_21                      :   OUT   std_logic;  -- ufix1
        psdu_size_22                      :   OUT   std_logic;  -- ufix1
        psdu_size_23                      :   OUT   std_logic;  -- ufix1
        msg_duration_0                    :   OUT   std_logic;  -- ufix1
        msg_duration_1                    :   OUT   std_logic;  -- ufix1
        msg_duration_2                    :   OUT   std_logic;  -- ufix1
        msg_duration_3                    :   OUT   std_logic;  -- ufix1
        msg_duration_4                    :   OUT   std_logic;  -- ufix1
        msg_duration_5                    :   OUT   std_logic;  -- ufix1
        msg_duration_6                    :   OUT   std_logic;  -- ufix1
        msg_duration_7                    :   OUT   std_logic;  -- ufix1
        msg_duration_8                    :   OUT   std_logic;  -- ufix1
        msg_duration_9                    :   OUT   std_logic;  -- ufix1
        msg_duration_10                   :   OUT   std_logic;  -- ufix1
        msg_duration_11                   :   OUT   std_logic;  -- ufix1
        msg_duration_12                   :   OUT   std_logic;  -- ufix1
        msg_duration_13                   :   OUT   std_logic;  -- ufix1
        msg_duration_14                   :   OUT   std_logic;  -- ufix1
        msg_duration_15                   :   OUT   std_logic;  -- ufix1
        block_size_0                      :   OUT   std_logic;  -- ufix1
        block_size_1                      :   OUT   std_logic;  -- ufix1
        fec_rate_0                        :   OUT   std_logic;  -- ufix1
        fec_rate_1                        :   OUT   std_logic;  -- ufix1
        fec_rate_2                        :   OUT   std_logic;  -- ufix1
        rep_number_0                      :   OUT   std_logic;  -- ufix1
        rep_number_1                      :   OUT   std_logic;  -- ufix1
        rep_number_2                      :   OUT   std_logic;  -- ufix1
        concat_factor_0                   :   OUT   std_logic;  -- ufix1
        concat_factor_1                   :   OUT   std_logic;  -- ufix1
        concat_factor_2                   :   OUT   std_logic;  -- ufix1
        scrambler_init_0                  :   OUT   std_logic;  -- ufix1
        scrambler_init_1                  :   OUT   std_logic;  -- ufix1
        scrambler_init_2                  :   OUT   std_logic;  -- ufix1
        scrambler_init_3                  :   OUT   std_logic;  -- ufix1
        bat_id_0                          :   OUT   std_logic;  -- ufix1
        bat_id_1                          :   OUT   std_logic;  -- ufix1
        bat_id_2                          :   OUT   std_logic;  -- ufix1
        bat_id_3                          :   OUT   std_logic;  -- ufix1
        bat_id_4                          :   OUT   std_logic;  -- ufix1
        cp_id_0                           :   OUT   std_logic;  -- ufix1
        cp_id_1                           :   OUT   std_logic;  -- ufix1
        cp_id_2                           :   OUT   std_logic;  -- ufix1
        mimo_spacing_0                    :   OUT   std_logic;  -- ufix1
        mimo_spacing_1                    :   OUT   std_logic;  -- ufix1
        mimo_spacing_2                    :   OUT   std_logic;  -- ufix1
        mimo_number_0                     :   OUT   std_logic;  -- ufix1
        mimo_number_1                     :   OUT   std_logic;  -- ufix1
        mimo_number_2                     :   OUT   std_logic;  -- ufix1
        end_rsvd                          :   OUT   std_logic;  -- ufix1
        err                               :   OUT   std_logic  -- ufix1
        );
END header_rx_full_ip_dut;


ARCHITECTURE rtl OF header_rx_full_ip_dut IS

  -- Component Declarations
  COMPONENT header_rx_full_ip_src_h_rx_full
    PORT( clk                             :   IN    std_logic;
          clk_enable                      :   IN    std_logic;
          reset_x                         :   IN    std_logic;
          data_in                         :   IN    std_logic_vector(3 DOWNTO 0);  -- sfix4
          start_in                        :   IN    std_logic;  -- ufix1
          ce_out                          :   OUT   std_logic;  -- ufix1
          psdu_size_0                     :   OUT   std_logic;  -- ufix1
          psdu_size_1                     :   OUT   std_logic;  -- ufix1
          psdu_size_2                     :   OUT   std_logic;  -- ufix1
          psdu_size_3                     :   OUT   std_logic;  -- ufix1
          psdu_size_4                     :   OUT   std_logic;  -- ufix1
          psdu_size_5                     :   OUT   std_logic;  -- ufix1
          psdu_size_6                     :   OUT   std_logic;  -- ufix1
          psdu_size_7                     :   OUT   std_logic;  -- ufix1
          psdu_size_8                     :   OUT   std_logic;  -- ufix1
          psdu_size_9                     :   OUT   std_logic;  -- ufix1
          psdu_size_10                    :   OUT   std_logic;  -- ufix1
          psdu_size_11                    :   OUT   std_logic;  -- ufix1
          psdu_size_12                    :   OUT   std_logic;  -- ufix1
          psdu_size_13                    :   OUT   std_logic;  -- ufix1
          psdu_size_14                    :   OUT   std_logic;  -- ufix1
          psdu_size_15                    :   OUT   std_logic;  -- ufix1
          psdu_size_16                    :   OUT   std_logic;  -- ufix1
          psdu_size_17                    :   OUT   std_logic;  -- ufix1
          psdu_size_18                    :   OUT   std_logic;  -- ufix1
          psdu_size_19                    :   OUT   std_logic;  -- ufix1
          psdu_size_20                    :   OUT   std_logic;  -- ufix1
          psdu_size_21                    :   OUT   std_logic;  -- ufix1
          psdu_size_22                    :   OUT   std_logic;  -- ufix1
          psdu_size_23                    :   OUT   std_logic;  -- ufix1
          msg_duration_0                  :   OUT   std_logic;  -- ufix1
          msg_duration_1                  :   OUT   std_logic;  -- ufix1
          msg_duration_2                  :   OUT   std_logic;  -- ufix1
          msg_duration_3                  :   OUT   std_logic;  -- ufix1
          msg_duration_4                  :   OUT   std_logic;  -- ufix1
          msg_duration_5                  :   OUT   std_logic;  -- ufix1
          msg_duration_6                  :   OUT   std_logic;  -- ufix1
          msg_duration_7                  :   OUT   std_logic;  -- ufix1
          msg_duration_8                  :   OUT   std_logic;  -- ufix1
          msg_duration_9                  :   OUT   std_logic;  -- ufix1
          msg_duration_10                 :   OUT   std_logic;  -- ufix1
          msg_duration_11                 :   OUT   std_logic;  -- ufix1
          msg_duration_12                 :   OUT   std_logic;  -- ufix1
          msg_duration_13                 :   OUT   std_logic;  -- ufix1
          msg_duration_14                 :   OUT   std_logic;  -- ufix1
          msg_duration_15                 :   OUT   std_logic;  -- ufix1
          block_size_0                    :   OUT   std_logic;  -- ufix1
          block_size_1                    :   OUT   std_logic;  -- ufix1
          fec_rate_0                      :   OUT   std_logic;  -- ufix1
          fec_rate_1                      :   OUT   std_logic;  -- ufix1
          fec_rate_2                      :   OUT   std_logic;  -- ufix1
          rep_number_0                    :   OUT   std_logic;  -- ufix1
          rep_number_1                    :   OUT   std_logic;  -- ufix1
          rep_number_2                    :   OUT   std_logic;  -- ufix1
          concat_factor_0                 :   OUT   std_logic;  -- ufix1
          concat_factor_1                 :   OUT   std_logic;  -- ufix1
          concat_factor_2                 :   OUT   std_logic;  -- ufix1
          scrambler_init_0                :   OUT   std_logic;  -- ufix1
          scrambler_init_1                :   OUT   std_logic;  -- ufix1
          scrambler_init_2                :   OUT   std_logic;  -- ufix1
          scrambler_init_3                :   OUT   std_logic;  -- ufix1
          bat_id_0                        :   OUT   std_logic;  -- ufix1
          bat_id_1                        :   OUT   std_logic;  -- ufix1
          bat_id_2                        :   OUT   std_logic;  -- ufix1
          bat_id_3                        :   OUT   std_logic;  -- ufix1
          bat_id_4                        :   OUT   std_logic;  -- ufix1
          cp_id_0                         :   OUT   std_logic;  -- ufix1
          cp_id_1                         :   OUT   std_logic;  -- ufix1
          cp_id_2                         :   OUT   std_logic;  -- ufix1
          mimo_spacing_0                  :   OUT   std_logic;  -- ufix1
          mimo_spacing_1                  :   OUT   std_logic;  -- ufix1
          mimo_spacing_2                  :   OUT   std_logic;  -- ufix1
          mimo_number_0                   :   OUT   std_logic;  -- ufix1
          mimo_number_1                   :   OUT   std_logic;  -- ufix1
          mimo_number_2                   :   OUT   std_logic;  -- ufix1
          end_rsvd                        :   OUT   std_logic;  -- ufix1
          err                             :   OUT   std_logic  -- ufix1
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : header_rx_full_ip_src_h_rx_full
    USE ENTITY work.header_rx_full_ip_src_h_rx_full(rtl);

  -- Signals
  SIGNAL enb                              : std_logic;
  SIGNAL start_in_sig                     : std_logic;  -- ufix1
  SIGNAL ce_out_sig                       : std_logic;  -- ufix1
  SIGNAL psdu_size_0_sig                  : std_logic;  -- ufix1
  SIGNAL psdu_size_1_sig                  : std_logic;  -- ufix1
  SIGNAL psdu_size_2_sig                  : std_logic;  -- ufix1
  SIGNAL psdu_size_3_sig                  : std_logic;  -- ufix1
  SIGNAL psdu_size_4_sig                  : std_logic;  -- ufix1
  SIGNAL psdu_size_5_sig                  : std_logic;  -- ufix1
  SIGNAL psdu_size_6_sig                  : std_logic;  -- ufix1
  SIGNAL psdu_size_7_sig                  : std_logic;  -- ufix1
  SIGNAL psdu_size_8_sig                  : std_logic;  -- ufix1
  SIGNAL psdu_size_9_sig                  : std_logic;  -- ufix1
  SIGNAL psdu_size_10_sig                 : std_logic;  -- ufix1
  SIGNAL psdu_size_11_sig                 : std_logic;  -- ufix1
  SIGNAL psdu_size_12_sig                 : std_logic;  -- ufix1
  SIGNAL psdu_size_13_sig                 : std_logic;  -- ufix1
  SIGNAL psdu_size_14_sig                 : std_logic;  -- ufix1
  SIGNAL psdu_size_15_sig                 : std_logic;  -- ufix1
  SIGNAL psdu_size_16_sig                 : std_logic;  -- ufix1
  SIGNAL psdu_size_17_sig                 : std_logic;  -- ufix1
  SIGNAL psdu_size_18_sig                 : std_logic;  -- ufix1
  SIGNAL psdu_size_19_sig                 : std_logic;  -- ufix1
  SIGNAL psdu_size_20_sig                 : std_logic;  -- ufix1
  SIGNAL psdu_size_21_sig                 : std_logic;  -- ufix1
  SIGNAL psdu_size_22_sig                 : std_logic;  -- ufix1
  SIGNAL psdu_size_23_sig                 : std_logic;  -- ufix1
  SIGNAL msg_duration_0_sig               : std_logic;  -- ufix1
  SIGNAL msg_duration_1_sig               : std_logic;  -- ufix1
  SIGNAL msg_duration_2_sig               : std_logic;  -- ufix1
  SIGNAL msg_duration_3_sig               : std_logic;  -- ufix1
  SIGNAL msg_duration_4_sig               : std_logic;  -- ufix1
  SIGNAL msg_duration_5_sig               : std_logic;  -- ufix1
  SIGNAL msg_duration_6_sig               : std_logic;  -- ufix1
  SIGNAL msg_duration_7_sig               : std_logic;  -- ufix1
  SIGNAL msg_duration_8_sig               : std_logic;  -- ufix1
  SIGNAL msg_duration_9_sig               : std_logic;  -- ufix1
  SIGNAL msg_duration_10_sig              : std_logic;  -- ufix1
  SIGNAL msg_duration_11_sig              : std_logic;  -- ufix1
  SIGNAL msg_duration_12_sig              : std_logic;  -- ufix1
  SIGNAL msg_duration_13_sig              : std_logic;  -- ufix1
  SIGNAL msg_duration_14_sig              : std_logic;  -- ufix1
  SIGNAL msg_duration_15_sig              : std_logic;  -- ufix1
  SIGNAL block_size_0_sig                 : std_logic;  -- ufix1
  SIGNAL block_size_1_sig                 : std_logic;  -- ufix1
  SIGNAL fec_rate_0_sig                   : std_logic;  -- ufix1
  SIGNAL fec_rate_1_sig                   : std_logic;  -- ufix1
  SIGNAL fec_rate_2_sig                   : std_logic;  -- ufix1
  SIGNAL rep_number_0_sig                 : std_logic;  -- ufix1
  SIGNAL rep_number_1_sig                 : std_logic;  -- ufix1
  SIGNAL rep_number_2_sig                 : std_logic;  -- ufix1
  SIGNAL concat_factor_0_sig              : std_logic;  -- ufix1
  SIGNAL concat_factor_1_sig              : std_logic;  -- ufix1
  SIGNAL concat_factor_2_sig              : std_logic;  -- ufix1
  SIGNAL scrambler_init_0_sig             : std_logic;  -- ufix1
  SIGNAL scrambler_init_1_sig             : std_logic;  -- ufix1
  SIGNAL scrambler_init_2_sig             : std_logic;  -- ufix1
  SIGNAL scrambler_init_3_sig             : std_logic;  -- ufix1
  SIGNAL bat_id_0_sig                     : std_logic;  -- ufix1
  SIGNAL bat_id_1_sig                     : std_logic;  -- ufix1
  SIGNAL bat_id_2_sig                     : std_logic;  -- ufix1
  SIGNAL bat_id_3_sig                     : std_logic;  -- ufix1
  SIGNAL bat_id_4_sig                     : std_logic;  -- ufix1
  SIGNAL cp_id_0_sig                      : std_logic;  -- ufix1
  SIGNAL cp_id_1_sig                      : std_logic;  -- ufix1
  SIGNAL cp_id_2_sig                      : std_logic;  -- ufix1
  SIGNAL mimo_spacing_0_sig               : std_logic;  -- ufix1
  SIGNAL mimo_spacing_1_sig               : std_logic;  -- ufix1
  SIGNAL mimo_spacing_2_sig               : std_logic;  -- ufix1
  SIGNAL mimo_number_0_sig                : std_logic;  -- ufix1
  SIGNAL mimo_number_1_sig                : std_logic;  -- ufix1
  SIGNAL mimo_number_2_sig                : std_logic;  -- ufix1
  SIGNAL end_rsvd_sig                     : std_logic;  -- ufix1
  SIGNAL err_sig                          : std_logic;  -- ufix1

BEGIN
  u_header_rx_full_ip_src_h_rx_full : header_rx_full_ip_src_h_rx_full
    PORT MAP( clk => clk,
              clk_enable => enb,
              reset_x => reset_x,
              data_in => data_in,  -- sfix4
              start_in => start_in_sig,  -- ufix1
              ce_out => ce_out_sig,  -- ufix1
              psdu_size_0 => psdu_size_0_sig,  -- ufix1
              psdu_size_1 => psdu_size_1_sig,  -- ufix1
              psdu_size_2 => psdu_size_2_sig,  -- ufix1
              psdu_size_3 => psdu_size_3_sig,  -- ufix1
              psdu_size_4 => psdu_size_4_sig,  -- ufix1
              psdu_size_5 => psdu_size_5_sig,  -- ufix1
              psdu_size_6 => psdu_size_6_sig,  -- ufix1
              psdu_size_7 => psdu_size_7_sig,  -- ufix1
              psdu_size_8 => psdu_size_8_sig,  -- ufix1
              psdu_size_9 => psdu_size_9_sig,  -- ufix1
              psdu_size_10 => psdu_size_10_sig,  -- ufix1
              psdu_size_11 => psdu_size_11_sig,  -- ufix1
              psdu_size_12 => psdu_size_12_sig,  -- ufix1
              psdu_size_13 => psdu_size_13_sig,  -- ufix1
              psdu_size_14 => psdu_size_14_sig,  -- ufix1
              psdu_size_15 => psdu_size_15_sig,  -- ufix1
              psdu_size_16 => psdu_size_16_sig,  -- ufix1
              psdu_size_17 => psdu_size_17_sig,  -- ufix1
              psdu_size_18 => psdu_size_18_sig,  -- ufix1
              psdu_size_19 => psdu_size_19_sig,  -- ufix1
              psdu_size_20 => psdu_size_20_sig,  -- ufix1
              psdu_size_21 => psdu_size_21_sig,  -- ufix1
              psdu_size_22 => psdu_size_22_sig,  -- ufix1
              psdu_size_23 => psdu_size_23_sig,  -- ufix1
              msg_duration_0 => msg_duration_0_sig,  -- ufix1
              msg_duration_1 => msg_duration_1_sig,  -- ufix1
              msg_duration_2 => msg_duration_2_sig,  -- ufix1
              msg_duration_3 => msg_duration_3_sig,  -- ufix1
              msg_duration_4 => msg_duration_4_sig,  -- ufix1
              msg_duration_5 => msg_duration_5_sig,  -- ufix1
              msg_duration_6 => msg_duration_6_sig,  -- ufix1
              msg_duration_7 => msg_duration_7_sig,  -- ufix1
              msg_duration_8 => msg_duration_8_sig,  -- ufix1
              msg_duration_9 => msg_duration_9_sig,  -- ufix1
              msg_duration_10 => msg_duration_10_sig,  -- ufix1
              msg_duration_11 => msg_duration_11_sig,  -- ufix1
              msg_duration_12 => msg_duration_12_sig,  -- ufix1
              msg_duration_13 => msg_duration_13_sig,  -- ufix1
              msg_duration_14 => msg_duration_14_sig,  -- ufix1
              msg_duration_15 => msg_duration_15_sig,  -- ufix1
              block_size_0 => block_size_0_sig,  -- ufix1
              block_size_1 => block_size_1_sig,  -- ufix1
              fec_rate_0 => fec_rate_0_sig,  -- ufix1
              fec_rate_1 => fec_rate_1_sig,  -- ufix1
              fec_rate_2 => fec_rate_2_sig,  -- ufix1
              rep_number_0 => rep_number_0_sig,  -- ufix1
              rep_number_1 => rep_number_1_sig,  -- ufix1
              rep_number_2 => rep_number_2_sig,  -- ufix1
              concat_factor_0 => concat_factor_0_sig,  -- ufix1
              concat_factor_1 => concat_factor_1_sig,  -- ufix1
              concat_factor_2 => concat_factor_2_sig,  -- ufix1
              scrambler_init_0 => scrambler_init_0_sig,  -- ufix1
              scrambler_init_1 => scrambler_init_1_sig,  -- ufix1
              scrambler_init_2 => scrambler_init_2_sig,  -- ufix1
              scrambler_init_3 => scrambler_init_3_sig,  -- ufix1
              bat_id_0 => bat_id_0_sig,  -- ufix1
              bat_id_1 => bat_id_1_sig,  -- ufix1
              bat_id_2 => bat_id_2_sig,  -- ufix1
              bat_id_3 => bat_id_3_sig,  -- ufix1
              bat_id_4 => bat_id_4_sig,  -- ufix1
              cp_id_0 => cp_id_0_sig,  -- ufix1
              cp_id_1 => cp_id_1_sig,  -- ufix1
              cp_id_2 => cp_id_2_sig,  -- ufix1
              mimo_spacing_0 => mimo_spacing_0_sig,  -- ufix1
              mimo_spacing_1 => mimo_spacing_1_sig,  -- ufix1
              mimo_spacing_2 => mimo_spacing_2_sig,  -- ufix1
              mimo_number_0 => mimo_number_0_sig,  -- ufix1
              mimo_number_1 => mimo_number_1_sig,  -- ufix1
              mimo_number_2 => mimo_number_2_sig,  -- ufix1
              end_rsvd => end_rsvd_sig,  -- ufix1
              err => err_sig  -- ufix1
              );

  start_in_sig <= start_in;

  enb <= dut_enable;

  ce_out <= ce_out_sig;

  psdu_size_0 <= psdu_size_0_sig;

  psdu_size_1 <= psdu_size_1_sig;

  psdu_size_2 <= psdu_size_2_sig;

  psdu_size_3 <= psdu_size_3_sig;

  psdu_size_4 <= psdu_size_4_sig;

  psdu_size_5 <= psdu_size_5_sig;

  psdu_size_6 <= psdu_size_6_sig;

  psdu_size_7 <= psdu_size_7_sig;

  psdu_size_8 <= psdu_size_8_sig;

  psdu_size_9 <= psdu_size_9_sig;

  psdu_size_10 <= psdu_size_10_sig;

  psdu_size_11 <= psdu_size_11_sig;

  psdu_size_12 <= psdu_size_12_sig;

  psdu_size_13 <= psdu_size_13_sig;

  psdu_size_14 <= psdu_size_14_sig;

  psdu_size_15 <= psdu_size_15_sig;

  psdu_size_16 <= psdu_size_16_sig;

  psdu_size_17 <= psdu_size_17_sig;

  psdu_size_18 <= psdu_size_18_sig;

  psdu_size_19 <= psdu_size_19_sig;

  psdu_size_20 <= psdu_size_20_sig;

  psdu_size_21 <= psdu_size_21_sig;

  psdu_size_22 <= psdu_size_22_sig;

  psdu_size_23 <= psdu_size_23_sig;

  msg_duration_0 <= msg_duration_0_sig;

  msg_duration_1 <= msg_duration_1_sig;

  msg_duration_2 <= msg_duration_2_sig;

  msg_duration_3 <= msg_duration_3_sig;

  msg_duration_4 <= msg_duration_4_sig;

  msg_duration_5 <= msg_duration_5_sig;

  msg_duration_6 <= msg_duration_6_sig;

  msg_duration_7 <= msg_duration_7_sig;

  msg_duration_8 <= msg_duration_8_sig;

  msg_duration_9 <= msg_duration_9_sig;

  msg_duration_10 <= msg_duration_10_sig;

  msg_duration_11 <= msg_duration_11_sig;

  msg_duration_12 <= msg_duration_12_sig;

  msg_duration_13 <= msg_duration_13_sig;

  msg_duration_14 <= msg_duration_14_sig;

  msg_duration_15 <= msg_duration_15_sig;

  block_size_0 <= block_size_0_sig;

  block_size_1 <= block_size_1_sig;

  fec_rate_0 <= fec_rate_0_sig;

  fec_rate_1 <= fec_rate_1_sig;

  fec_rate_2 <= fec_rate_2_sig;

  rep_number_0 <= rep_number_0_sig;

  rep_number_1 <= rep_number_1_sig;

  rep_number_2 <= rep_number_2_sig;

  concat_factor_0 <= concat_factor_0_sig;

  concat_factor_1 <= concat_factor_1_sig;

  concat_factor_2 <= concat_factor_2_sig;

  scrambler_init_0 <= scrambler_init_0_sig;

  scrambler_init_1 <= scrambler_init_1_sig;

  scrambler_init_2 <= scrambler_init_2_sig;

  scrambler_init_3 <= scrambler_init_3_sig;

  bat_id_0 <= bat_id_0_sig;

  bat_id_1 <= bat_id_1_sig;

  bat_id_2 <= bat_id_2_sig;

  bat_id_3 <= bat_id_3_sig;

  bat_id_4 <= bat_id_4_sig;

  cp_id_0 <= cp_id_0_sig;

  cp_id_1 <= cp_id_1_sig;

  cp_id_2 <= cp_id_2_sig;

  mimo_spacing_0 <= mimo_spacing_0_sig;

  mimo_spacing_1 <= mimo_spacing_1_sig;

  mimo_spacing_2 <= mimo_spacing_2_sig;

  mimo_number_0 <= mimo_number_0_sig;

  mimo_number_1 <= mimo_number_1_sig;

  mimo_number_2 <= mimo_number_2_sig;

  end_rsvd <= end_rsvd_sig;

  err <= err_sig;

END rtl;

