!_TAG_FILE_FORMAT	2	/extended format; --format=1 will not append ;" to lines/
!_TAG_FILE_SORTED	1	/0=unsorted, 1=sorted, 2=foldcase/
!_TAG_PROGRAM_AUTHOR	Darren Hiebert	/dhiebert@users.sourceforge.net/
!_TAG_PROGRAM_NAME	Exuberant Ctags	//
!_TAG_PROGRAM_URL	http://ctags.sourceforge.net	/official site/
!_TAG_PROGRAM_VERSION	5.9~svn20110310	//
A	mci.h	/^	u8 A;		\/*		  HID: Sniff attempt, in slots *\/$/;"	m	struct:ath_mci_profile_info
ADC_DC_CAL	ar9002_calib.c	/^	ADC_DC_CAL = BIT(1),$/;"	e	enum:ar9002_cal_types	file:
ADC_GAIN_CAL	ar9002_calib.c	/^	ADC_GAIN_CAL = BIT(0),$/;"	e	enum:ar9002_cal_types	file:
AGGR_BUF_FIRST	mac.h	/^	AGGR_BUF_FIRST,$/;"	e	enum:aggr_type
AGGR_BUF_LAST	mac.h	/^	AGGR_BUF_LAST,$/;"	e	enum:aggr_type
AGGR_BUF_MIDDLE	mac.h	/^	AGGR_BUF_MIDDLE,$/;"	e	enum:aggr_type
AGGR_BUF_NONE	mac.h	/^	AGGR_BUF_NONE,$/;"	e	enum:aggr_type
AGGR_OPERATIONAL	htc.h	/^	AGGR_OPERATIONAL$/;"	e	enum:tid_aggr_state
AGGR_PROGRESS	htc.h	/^	AGGR_PROGRESS,$/;"	e	enum:tid_aggr_state
AGGR_START	htc.h	/^	AGGR_START,$/;"	e	enum:tid_aggr_state
AGGR_STOP	htc.h	/^	AGGR_STOP = 0,$/;"	e	enum:tid_aggr_state
AH_FASTCC	hw.h	748;"	d
AH_NO_EEP_SWAP	hw.h	749;"	d
AH_RX_STOP_DMA_TIMEOUT	mac.c	706;"	d	file:
AH_RX_STOP_DMA_TIMEOUT	mac.c	759;"	d	file:
AH_TIME_QUANTUM	hw.h	162;"	d
AH_TSF_WRITE_TIMEOUT	hw.h	161;"	d
AH_UNPLUGGED	hw.h	747;"	d
AH_USE_EEPROM	hw.h	746;"	d
AH_WAIT_TIMEOUT	hw.h	160;"	d
AH_WOW_BEACON_MISS	hw.h	216;"	d
AH_WOW_LINK_CHANGE	hw.h	215;"	d
AH_WOW_MAGIC_PATTERN_EN	hw.h	214;"	d
AH_WOW_USER_PATTERN_EN	hw.h	213;"	d
ALL_TARGET_HT20_0_8_16	ar9003_eeprom.h	/^	ALL_TARGET_HT20_0_8_16,$/;"	e	enum:ar9300_Rates
ALL_TARGET_HT20_12	ar9003_eeprom.h	/^	ALL_TARGET_HT20_12,$/;"	e	enum:ar9300_Rates
ALL_TARGET_HT20_13	ar9003_eeprom.h	/^	ALL_TARGET_HT20_13,$/;"	e	enum:ar9300_Rates
ALL_TARGET_HT20_14	ar9003_eeprom.h	/^	ALL_TARGET_HT20_14,$/;"	e	enum:ar9300_Rates
ALL_TARGET_HT20_15	ar9003_eeprom.h	/^	ALL_TARGET_HT20_15,$/;"	e	enum:ar9300_Rates
ALL_TARGET_HT20_1_3_9_11_17_19	ar9003_eeprom.h	/^	ALL_TARGET_HT20_1_3_9_11_17_19,$/;"	e	enum:ar9300_Rates
ALL_TARGET_HT20_20	ar9003_eeprom.h	/^	ALL_TARGET_HT20_20,$/;"	e	enum:ar9300_Rates
ALL_TARGET_HT20_21	ar9003_eeprom.h	/^	ALL_TARGET_HT20_21,$/;"	e	enum:ar9300_Rates
ALL_TARGET_HT20_22	ar9003_eeprom.h	/^	ALL_TARGET_HT20_22,$/;"	e	enum:ar9300_Rates
ALL_TARGET_HT20_23	ar9003_eeprom.h	/^	ALL_TARGET_HT20_23,$/;"	e	enum:ar9300_Rates
ALL_TARGET_HT20_4	ar9003_eeprom.h	/^	ALL_TARGET_HT20_4,$/;"	e	enum:ar9300_Rates
ALL_TARGET_HT20_5	ar9003_eeprom.h	/^	ALL_TARGET_HT20_5,$/;"	e	enum:ar9300_Rates
ALL_TARGET_HT20_6	ar9003_eeprom.h	/^	ALL_TARGET_HT20_6,$/;"	e	enum:ar9300_Rates
ALL_TARGET_HT20_7	ar9003_eeprom.h	/^	ALL_TARGET_HT20_7,$/;"	e	enum:ar9300_Rates
ALL_TARGET_HT40_0_8_16	ar9003_eeprom.h	/^	ALL_TARGET_HT40_0_8_16,$/;"	e	enum:ar9300_Rates
ALL_TARGET_HT40_12	ar9003_eeprom.h	/^	ALL_TARGET_HT40_12,$/;"	e	enum:ar9300_Rates
ALL_TARGET_HT40_13	ar9003_eeprom.h	/^	ALL_TARGET_HT40_13,$/;"	e	enum:ar9300_Rates
ALL_TARGET_HT40_14	ar9003_eeprom.h	/^	ALL_TARGET_HT40_14,$/;"	e	enum:ar9300_Rates
ALL_TARGET_HT40_15	ar9003_eeprom.h	/^	ALL_TARGET_HT40_15,$/;"	e	enum:ar9300_Rates
ALL_TARGET_HT40_1_3_9_11_17_19	ar9003_eeprom.h	/^	ALL_TARGET_HT40_1_3_9_11_17_19,$/;"	e	enum:ar9300_Rates
ALL_TARGET_HT40_20	ar9003_eeprom.h	/^	ALL_TARGET_HT40_20,$/;"	e	enum:ar9300_Rates
ALL_TARGET_HT40_21	ar9003_eeprom.h	/^	ALL_TARGET_HT40_21,$/;"	e	enum:ar9300_Rates
ALL_TARGET_HT40_22	ar9003_eeprom.h	/^	ALL_TARGET_HT40_22,$/;"	e	enum:ar9300_Rates
ALL_TARGET_HT40_23	ar9003_eeprom.h	/^	ALL_TARGET_HT40_23,$/;"	e	enum:ar9300_Rates
ALL_TARGET_HT40_4	ar9003_eeprom.h	/^	ALL_TARGET_HT40_4,$/;"	e	enum:ar9300_Rates
ALL_TARGET_HT40_5	ar9003_eeprom.h	/^	ALL_TARGET_HT40_5,$/;"	e	enum:ar9300_Rates
ALL_TARGET_HT40_6	ar9003_eeprom.h	/^	ALL_TARGET_HT40_6,$/;"	e	enum:ar9300_Rates
ALL_TARGET_HT40_7	ar9003_eeprom.h	/^	ALL_TARGET_HT40_7,$/;"	e	enum:ar9300_Rates
ALL_TARGET_LEGACY_11L	ar9003_eeprom.h	/^	ALL_TARGET_LEGACY_11L,$/;"	e	enum:ar9300_Rates
ALL_TARGET_LEGACY_11S	ar9003_eeprom.h	/^	ALL_TARGET_LEGACY_11S,$/;"	e	enum:ar9300_Rates
ALL_TARGET_LEGACY_1L_5L	ar9003_eeprom.h	/^	ALL_TARGET_LEGACY_1L_5L,$/;"	e	enum:ar9300_Rates
ALL_TARGET_LEGACY_36	ar9003_eeprom.h	/^	ALL_TARGET_LEGACY_36,$/;"	e	enum:ar9300_Rates
ALL_TARGET_LEGACY_48	ar9003_eeprom.h	/^	ALL_TARGET_LEGACY_48,$/;"	e	enum:ar9300_Rates
ALL_TARGET_LEGACY_54	ar9003_eeprom.h	/^	ALL_TARGET_LEGACY_54,$/;"	e	enum:ar9300_Rates
ALL_TARGET_LEGACY_5S	ar9003_eeprom.h	/^	ALL_TARGET_LEGACY_5S,$/;"	e	enum:ar9300_Rates
ALL_TARGET_LEGACY_6_24	ar9003_eeprom.h	/^	ALL_TARGET_LEGACY_6_24,$/;"	e	enum:ar9300_Rates
AMKSTR	debug.c	1622;"	d	file:
AMKSTR	htc_drv_debug.c	907;"	d	file:
ANI_H	ani.h	18;"	d
ANTSWAP_AB	phy.h	40;"	d
AR2427_DEVID_PCIE	hw.h	43;"	d
AR5416DESC	mac.h	313;"	d
AR5416DESC_CONST	mac.h	314;"	d
AR5416_AR9100_DEVID	hw.h	57;"	d
AR5416_BCHAN_UNUSED	eeprom.h	149;"	d
AR5416_DEVID_PCI	hw.h	37;"	d
AR5416_DEVID_PCIE	hw.h	38;"	d
AR5416_EEP4K_MAX_CHAINS	eeprom.h	172;"	d
AR5416_EEP4K_NUM_2G_20_TARGET_POWERS	eeprom.h	167;"	d
AR5416_EEP4K_NUM_2G_40_TARGET_POWERS	eeprom.h	168;"	d
AR5416_EEP4K_NUM_2G_CAL_PIERS	eeprom.h	165;"	d
AR5416_EEP4K_NUM_2G_CCK_TARGET_POWERS	eeprom.h	166;"	d
AR5416_EEP4K_NUM_BAND_EDGES	eeprom.h	170;"	d
AR5416_EEP4K_NUM_CTLS	eeprom.h	169;"	d
AR5416_EEP4K_NUM_PD_GAINS	eeprom.h	171;"	d
AR5416_EEP4K_START_LOC	eeprom.h	164;"	d
AR5416_EEPROM_MAGIC	eeprom.h	27;"	d
AR5416_EEPROM_MAGIC	eeprom.h	29;"	d
AR5416_EEPROM_MAGIC_OFFSET	eeprom.h	55;"	d
AR5416_EEPROM_MAX	eeprom.h	58;"	d
AR5416_EEPROM_OFFSET	eeprom.h	57;"	d
AR5416_EEPROM_S	eeprom.h	56;"	d
AR5416_EEPROM_START_ADDR	eeprom.h	60;"	d
AR5416_EEP_MINOR_VER_16	eeprom.h	129;"	d
AR5416_EEP_MINOR_VER_17	eeprom.h	130;"	d
AR5416_EEP_MINOR_VER_19	eeprom.h	131;"	d
AR5416_EEP_MINOR_VER_2	eeprom.h	125;"	d
AR5416_EEP_MINOR_VER_20	eeprom.h	132;"	d
AR5416_EEP_MINOR_VER_21	eeprom.h	133;"	d
AR5416_EEP_MINOR_VER_22	eeprom.h	134;"	d
AR5416_EEP_MINOR_VER_3	eeprom.h	126;"	d
AR5416_EEP_MINOR_VER_7	eeprom.h	127;"	d
AR5416_EEP_MINOR_VER_9	eeprom.h	128;"	d
AR5416_EEP_NO_BACK_VER	eeprom.h	122;"	d
AR5416_EEP_RXGAIN_13DB_BACKOFF	eeprom.h	157;"	d
AR5416_EEP_RXGAIN_23DB_BACKOFF	eeprom.h	156;"	d
AR5416_EEP_RXGAIN_ORIG	eeprom.h	158;"	d
AR5416_EEP_TXGAIN_HIGH_POWER	eeprom.h	162;"	d
AR5416_EEP_TXGAIN_ORIGINAL	eeprom.h	161;"	d
AR5416_EEP_VER	eeprom.h	123;"	d
AR5416_EEP_VER_MINOR_MASK	eeprom.h	124;"	d
AR5416_MAGIC	hw.h	61;"	d
AR5416_MAX_CHAINS	eeprom.h	151;"	d
AR5416_MAX_PWR_RANGE_IN_HALF_DB	eeprom.h	150;"	d
AR5416_NUM_2G_20_TARGET_POWERS	eeprom.h	141;"	d
AR5416_NUM_2G_40_TARGET_POWERS	eeprom.h	142;"	d
AR5416_NUM_2G_CAL_PIERS	eeprom.h	137;"	d
AR5416_NUM_2G_CCK_TARGET_POWERS	eeprom.h	140;"	d
AR5416_NUM_5G_20_TARGET_POWERS	eeprom.h	138;"	d
AR5416_NUM_5G_40_TARGET_POWERS	eeprom.h	139;"	d
AR5416_NUM_5G_CAL_PIERS	eeprom.h	136;"	d
AR5416_NUM_BAND_EDGES	eeprom.h	144;"	d
AR5416_NUM_CTLS	eeprom.h	143;"	d
AR5416_NUM_PDADC_VALUES	eeprom.h	148;"	d
AR5416_NUM_PD_GAINS	eeprom.h	145;"	d
AR5416_OPFLAGS_11A	eeprom.h	115;"	d
AR5416_OPFLAGS_11G	eeprom.h	116;"	d
AR5416_OPFLAGS_N_2G_HT20	eeprom.h	120;"	d
AR5416_OPFLAGS_N_2G_HT40	eeprom.h	118;"	d
AR5416_OPFLAGS_N_5G_HT20	eeprom.h	119;"	d
AR5416_OPFLAGS_N_5G_HT40	eeprom.h	117;"	d
AR5416_PD_GAINS_IN_MASK	eeprom.h	146;"	d
AR5416_PD_GAIN_ICEPTS	eeprom.h	147;"	d
AR5416_PWR_TABLE_OFFSET_DB	eeprom.h	153;"	d
AR5416_VER_MASK	eeprom.h	102;"	d
AR7010_FIRMWARE_TEXT	hif_usb.h	27;"	d
AR7010_GPIO_CLEAR	reg.h	1106;"	d
AR7010_GPIO_FUNCTION	reg.h	1112;"	d
AR7010_GPIO_IN	reg.h	1103;"	d
AR7010_GPIO_INT	reg.h	1107;"	d
AR7010_GPIO_INT_MASK	reg.h	1111;"	d
AR7010_GPIO_INT_POLARITY	reg.h	1109;"	d
AR7010_GPIO_INT_TYPE	reg.h	1108;"	d
AR7010_GPIO_IN_VAL	reg.h	1084;"	d
AR7010_GPIO_IN_VAL_S	reg.h	1085;"	d
AR7010_GPIO_OE	reg.h	1099;"	d
AR7010_GPIO_OE_AS_INPUT	reg.h	1102;"	d
AR7010_GPIO_OE_AS_OUTPUT	reg.h	1101;"	d
AR7010_GPIO_OE_MASK	reg.h	1100;"	d
AR7010_GPIO_OUT	reg.h	1104;"	d
AR7010_GPIO_PENDING	reg.h	1110;"	d
AR7010_GPIO_SET	reg.h	1105;"	d
AR7010_NUM_GPIO	reg.h	1071;"	d
AR9002_PHY_AGC_CONTROL	reg.h	2096;"	d
AR9002_PHY_H	ar9002_phy.h	17;"	d
AR9003TXC_CONST	ar9003_mac.h	53;"	d
AR9003_EEPROM_H	ar9003_eeprom.h	18;"	d
AR9003_MAC_H	ar9003_mac.h	18;"	d
AR9003_MCI_H	ar9003_mci.h	18;"	d
AR9003_PHY_AGC_CONTROL	reg.h	2097;"	d
AR9003_PHY_H	ar9003_phy.h	18;"	d
AR9003_RTT_H	ar9003_rtt.h	18;"	d
AR9160_DEVID_PCI	hw.h	39;"	d
AR9271_AN_RF2G3_CCOMP	reg.h	1435;"	d
AR9271_AN_RF2G3_CCOMP_S	reg.h	1436;"	d
AR9271_AN_RF2G3_DB_1	reg.h	1432;"	d
AR9271_AN_RF2G3_DB_1_S	reg.h	1433;"	d
AR9271_AN_RF2G3_OB_cck	reg.h	1425;"	d
AR9271_AN_RF2G3_OB_cck_S	reg.h	1426;"	d
AR9271_AN_RF2G3_OB_psk	reg.h	1427;"	d
AR9271_AN_RF2G3_OB_psk_S	reg.h	1428;"	d
AR9271_AN_RF2G3_OB_qam	reg.h	1429;"	d
AR9271_AN_RF2G3_OB_qam_S	reg.h	1430;"	d
AR9271_AN_RF2G4_DB_2	reg.h	1438;"	d
AR9271_AN_RF2G4_DB_2_S	reg.h	1439;"	d
AR9271_AN_RF2G6_OFFS	reg.h	1447;"	d
AR9271_AN_RF2G6_OFFS_S	reg.h	1448;"	d
AR9271_CORE_CLOCK	reg.h	2079;"	d
AR9271_FIRMWARE	hif_usb.h	25;"	d
AR9271_FIRMWARE_TEXT	hif_usb.h	26;"	d
AR9271_GATE_MAC_CTL	reg.h	1513;"	d
AR9271_GPIO_IN_VAL	reg.h	1082;"	d
AR9271_GPIO_IN_VAL_S	reg.h	1083;"	d
AR9271_NUM_GPIO	reg.h	1069;"	d
AR9271_RADIO_RF_RST	reg.h	1512;"	d
AR9271_RESET_POWER_DOWN_CONTROL	reg.h	1511;"	d
AR9271_TARGET_BAUD_RATE	reg.h	2080;"	d
AR9280_COEX2WIRE_SUBSYSID	hw.h	63;"	d
AR9280_DEVID_PCI	hw.h	40;"	d
AR9280_DEVID_PCIE	hw.h	41;"	d
AR9280_PHY_CCA_THRESH62	ar9002_phy.h	136;"	d
AR9280_PHY_CCA_THRESH62	ar9003_phy.h	395;"	d
AR9280_PHY_CCA_THRESH62_S	ar9002_phy.h	137;"	d
AR9280_PHY_CCA_THRESH62_S	ar9003_phy.h	396;"	d
AR9280_PHY_CH1_EXT_MINCCA_PWR	ar9002_phy.h	582;"	d
AR9280_PHY_CH1_EXT_MINCCA_PWR_S	ar9002_phy.h	583;"	d
AR9280_PHY_CH1_MINCCA_PWR	ar9002_phy.h	572;"	d
AR9280_PHY_CH1_MINCCA_PWR_S	ar9002_phy.h	573;"	d
AR9280_PHY_CURRENT_RSSI	ar9002_phy.h	386;"	d
AR9280_PHY_EXT_MINCCA_PWR	ar9002_phy.h	341;"	d
AR9280_PHY_EXT_MINCCA_PWR_S	ar9002_phy.h	342;"	d
AR9280_PHY_MINCCA_PWR	ar9002_phy.h	134;"	d
AR9280_PHY_MINCCA_PWR	ar9003_phy.h	393;"	d
AR9280_PHY_MINCCA_PWR_S	ar9002_phy.h	135;"	d
AR9280_PHY_MINCCA_PWR_S	ar9003_phy.h	394;"	d
AR9280_PHY_RXGAIN_TXRX_ATTEN	ar9002_phy.h	100;"	d
AR9280_PHY_RXGAIN_TXRX_ATTEN	ar9003_phy.h	377;"	d
AR9280_PHY_RXGAIN_TXRX_ATTEN_S	ar9002_phy.h	101;"	d
AR9280_PHY_RXGAIN_TXRX_ATTEN_S	ar9003_phy.h	378;"	d
AR9280_PHY_RXGAIN_TXRX_MARGIN	ar9002_phy.h	102;"	d
AR9280_PHY_RXGAIN_TXRX_MARGIN	ar9003_phy.h	379;"	d
AR9280_PHY_RXGAIN_TXRX_MARGIN_S	ar9002_phy.h	103;"	d
AR9280_PHY_RXGAIN_TXRX_MARGIN_S	ar9003_phy.h	380;"	d
AR9280_TX_GAIN_TABLE_SIZE	eeprom.h	174;"	d
AR9280_USB	reg.h	/^	AR9280_USB = 1, \/* AR7010 + AR9280, UB94 *\/$/;"	e	enum:ath_usb_dev
AR9280_WA_DEFAULT	reg.h	709;"	d
AR9285_AN_RF2G1	reg.h	1365;"	d
AR9285_AN_RF2G1_ENPACAL	reg.h	1366;"	d
AR9285_AN_RF2G1_ENPACAL_S	reg.h	1367;"	d
AR9285_AN_RF2G1_PDPADRV1	reg.h	1368;"	d
AR9285_AN_RF2G1_PDPADRV1_S	reg.h	1369;"	d
AR9285_AN_RF2G1_PDPADRV2	reg.h	1370;"	d
AR9285_AN_RF2G1_PDPADRV2_S	reg.h	1371;"	d
AR9285_AN_RF2G1_PDPAOUT	reg.h	1372;"	d
AR9285_AN_RF2G1_PDPAOUT_S	reg.h	1373;"	d
AR9285_AN_RF2G2	reg.h	1376;"	d
AR9285_AN_RF2G2_OFFCAL	reg.h	1377;"	d
AR9285_AN_RF2G2_OFFCAL_S	reg.h	1378;"	d
AR9285_AN_RF2G3	reg.h	1380;"	d
AR9285_AN_RF2G3_DB1_0	reg.h	1394;"	d
AR9285_AN_RF2G3_DB1_0_S	reg.h	1395;"	d
AR9285_AN_RF2G3_DB1_1	reg.h	1396;"	d
AR9285_AN_RF2G3_DB1_1_S	reg.h	1397;"	d
AR9285_AN_RF2G3_DB1_2	reg.h	1398;"	d
AR9285_AN_RF2G3_DB1_2_S	reg.h	1399;"	d
AR9285_AN_RF2G3_OB_0	reg.h	1383;"	d
AR9285_AN_RF2G3_OB_0_S	reg.h	1384;"	d
AR9285_AN_RF2G3_OB_1	reg.h	1385;"	d
AR9285_AN_RF2G3_OB_1_S	reg.h	1386;"	d
AR9285_AN_RF2G3_OB_2	reg.h	1387;"	d
AR9285_AN_RF2G3_OB_2_S	reg.h	1388;"	d
AR9285_AN_RF2G3_OB_3	reg.h	1389;"	d
AR9285_AN_RF2G3_OB_3_S	reg.h	1390;"	d
AR9285_AN_RF2G3_OB_4	reg.h	1391;"	d
AR9285_AN_RF2G3_OB_4_S	reg.h	1392;"	d
AR9285_AN_RF2G3_PDVCCOMP	reg.h	1381;"	d
AR9285_AN_RF2G3_PDVCCOMP_S	reg.h	1382;"	d
AR9285_AN_RF2G4	reg.h	1400;"	d
AR9285_AN_RF2G4_DB1_3	reg.h	1401;"	d
AR9285_AN_RF2G4_DB1_3_S	reg.h	1402;"	d
AR9285_AN_RF2G4_DB1_4	reg.h	1403;"	d
AR9285_AN_RF2G4_DB1_4_S	reg.h	1404;"	d
AR9285_AN_RF2G4_DB2_0	reg.h	1406;"	d
AR9285_AN_RF2G4_DB2_0_S	reg.h	1407;"	d
AR9285_AN_RF2G4_DB2_1	reg.h	1408;"	d
AR9285_AN_RF2G4_DB2_1_S	reg.h	1409;"	d
AR9285_AN_RF2G4_DB2_2	reg.h	1410;"	d
AR9285_AN_RF2G4_DB2_2_S	reg.h	1411;"	d
AR9285_AN_RF2G4_DB2_3	reg.h	1412;"	d
AR9285_AN_RF2G4_DB2_3_S	reg.h	1413;"	d
AR9285_AN_RF2G4_DB2_4	reg.h	1414;"	d
AR9285_AN_RF2G4_DB2_4_S	reg.h	1415;"	d
AR9285_AN_RF2G6	reg.h	1441;"	d
AR9285_AN_RF2G6_CCOMP	reg.h	1442;"	d
AR9285_AN_RF2G6_CCOMP_S	reg.h	1443;"	d
AR9285_AN_RF2G6_OFFS	reg.h	1444;"	d
AR9285_AN_RF2G6_OFFS_S	reg.h	1445;"	d
AR9285_AN_RF2G7	reg.h	1450;"	d
AR9285_AN_RF2G7_PADRVGN2TAB0	reg.h	1453;"	d
AR9285_AN_RF2G7_PADRVGN2TAB0_S	reg.h	1454;"	d
AR9285_AN_RF2G7_PWDDB	reg.h	1451;"	d
AR9285_AN_RF2G7_PWDDB_S	reg.h	1452;"	d
AR9285_AN_RF2G8	reg.h	1456;"	d
AR9285_AN_RF2G8_PADRVGN2TAB0	reg.h	1457;"	d
AR9285_AN_RF2G8_PADRVGN2TAB0_S	reg.h	1458;"	d
AR9285_AN_RF2G9	reg.h	1461;"	d
AR9285_AN_RXTXBB1	reg.h	1462;"	d
AR9285_AN_RXTXBB1_PDDACIF	reg.h	1467;"	d
AR9285_AN_RXTXBB1_PDDACIF_S	reg.h	1468;"	d
AR9285_AN_RXTXBB1_PDRXTXBB1	reg.h	1463;"	d
AR9285_AN_RXTXBB1_PDRXTXBB1_S	reg.h	1464;"	d
AR9285_AN_RXTXBB1_PDV2I	reg.h	1465;"	d
AR9285_AN_RXTXBB1_PDV2I_S	reg.h	1466;"	d
AR9285_AN_RXTXBB1_SPARE9	reg.h	1469;"	d
AR9285_AN_RXTXBB1_SPARE9_S	reg.h	1470;"	d
AR9285_AN_TOP2	reg.h	1472;"	d
AR9285_AN_TOP3	reg.h	1474;"	d
AR9285_AN_TOP3_PWDDAC	reg.h	1477;"	d
AR9285_AN_TOP3_PWDDAC_S	reg.h	1478;"	d
AR9285_AN_TOP3_XPABIAS_LVL	reg.h	1475;"	d
AR9285_AN_TOP3_XPABIAS_LVL_S	reg.h	1476;"	d
AR9285_AN_TOP4	reg.h	1480;"	d
AR9285_AN_TOP4_DEFAULT	reg.h	1481;"	d
AR9285_CLCAL_REDO_THRESH	ar9002_calib.c	21;"	d	file:
AR9285_DEVID_PCIE	hw.h	42;"	d
AR9285_GPIO_IN_VAL	reg.h	1078;"	d
AR9285_GPIO_IN_VAL_S	reg.h	1079;"	d
AR9285_NUM_GPIO	reg.h	1067;"	d
AR9285_RDEXT_DEFAULT	eeprom.h	95;"	d
AR9285_RF2G5	reg.h	1417;"	d
AR9285_RF2G5_IC50TX	reg.h	1418;"	d
AR9285_RF2G5_IC50TX_CLEAR	reg.h	1421;"	d
AR9285_RF2G5_IC50TX_CLEAR_S	reg.h	1422;"	d
AR9285_RF2G5_IC50TX_SET	reg.h	1419;"	d
AR9285_RF2G5_IC50TX_XE_SET	reg.h	1420;"	d
AR9285_WA_DEFAULT	reg.h	708;"	d
AR9287_ANT_16S	eeprom.h	197;"	d
AR9287_AN_RF2G3_CH0	reg.h	1483;"	d
AR9287_AN_RF2G3_CH1	reg.h	1484;"	d
AR9287_AN_RF2G3_DB1	reg.h	1485;"	d
AR9287_AN_RF2G3_DB1_S	reg.h	1486;"	d
AR9287_AN_RF2G3_DB2	reg.h	1487;"	d
AR9287_AN_RF2G3_DB2_S	reg.h	1488;"	d
AR9287_AN_RF2G3_OB_CCK	reg.h	1489;"	d
AR9287_AN_RF2G3_OB_CCK_S	reg.h	1490;"	d
AR9287_AN_RF2G3_OB_PAL_OFF	reg.h	1495;"	d
AR9287_AN_RF2G3_OB_PAL_OFF_S	reg.h	1496;"	d
AR9287_AN_RF2G3_OB_PSK	reg.h	1491;"	d
AR9287_AN_RF2G3_OB_PSK_S	reg.h	1492;"	d
AR9287_AN_RF2G3_OB_QAM	reg.h	1493;"	d
AR9287_AN_RF2G3_OB_QAM_S	reg.h	1494;"	d
AR9287_AN_TOP2	reg.h	1506;"	d
AR9287_AN_TOP2_XPABIAS_LVL	reg.h	1507;"	d
AR9287_AN_TOP2_XPABIAS_LVL_S	reg.h	1508;"	d
AR9287_AN_TXPC0	reg.h	1498;"	d
AR9287_AN_TXPC0_TXPCMODE	reg.h	1499;"	d
AR9287_AN_TXPC0_TXPCMODE_ATBTEST	reg.h	1504;"	d
AR9287_AN_TXPC0_TXPCMODE_NORMAL	reg.h	1501;"	d
AR9287_AN_TXPC0_TXPCMODE_S	reg.h	1500;"	d
AR9287_AN_TXPC0_TXPCMODE_TEMPSENSE	reg.h	1503;"	d
AR9287_AN_TXPC0_TXPCMODE_TEST	reg.h	1502;"	d
AR9287_CHECKSUM_LOCATION	eeprom.h	203;"	d
AR9287_DATA_SZ	eeprom.h	199;"	d
AR9287_DEVID_PCI	hw.h	44;"	d
AR9287_DEVID_PCIE	hw.h	45;"	d
AR9287_EEPMISC_BIG_ENDIAN	eeprom.h	194;"	d
AR9287_EEPMISC_WOW	eeprom.h	195;"	d
AR9287_EEP_MINOR_VER	eeprom.h	181;"	d
AR9287_EEP_MINOR_VER_1	eeprom.h	178;"	d
AR9287_EEP_MINOR_VER_2	eeprom.h	179;"	d
AR9287_EEP_MINOR_VER_3	eeprom.h	180;"	d
AR9287_EEP_MINOR_VER_b	eeprom.h	182;"	d
AR9287_EEP_NO_BACK_VER	eeprom.h	183;"	d
AR9287_EEP_START_LOC	eeprom.h	185;"	d
AR9287_EEP_VER	eeprom.h	176;"	d
AR9287_EEP_VER_MINOR_MASK	eeprom.h	177;"	d
AR9287_GPIO_IN_VAL	reg.h	1080;"	d
AR9287_GPIO_IN_VAL_S	reg.h	1081;"	d
AR9287_HTC_EEP_START_LOC	eeprom.h	186;"	d
AR9287_MAX_CHAINS	eeprom.h	196;"	d
AR9287_NUM_2G_20_TARGET_POWERS	eeprom.h	189;"	d
AR9287_NUM_2G_40_TARGET_POWERS	eeprom.h	190;"	d
AR9287_NUM_2G_CAL_PIERS	eeprom.h	187;"	d
AR9287_NUM_2G_CCK_TARGET_POWERS	eeprom.h	188;"	d
AR9287_NUM_BAND_EDGES	eeprom.h	192;"	d
AR9287_NUM_CTLS	eeprom.h	191;"	d
AR9287_NUM_GPIO	reg.h	1068;"	d
AR9287_PD_GAIN_ICEPTS	eeprom.h	193;"	d
AR9287_PWR_TABLE_OFFSET_DB	eeprom.h	201;"	d
AR9287_USB	reg.h	/^	AR9287_USB = 2, \/* AR7010 + AR9287, UB95 *\/$/;"	e	enum:ath_usb_dev
AR928X_GPIO_IN_VAL	reg.h	1076;"	d
AR928X_GPIO_IN_VAL_S	reg.h	1077;"	d
AR928X_NUM_GPIO	reg.h	1066;"	d
AR9300_ANT_16S	ar9003_eeprom.h	46;"	d
AR9300_BASE_ADDR	ar9003_eeprom.h	68;"	d
AR9300_BASE_ADDR_4K	ar9003_eeprom.h	67;"	d
AR9300_BASE_ADDR_512	ar9003_eeprom.h	69;"	d
AR9300_BT_WGHT	reg.h	1801;"	d
AR9300_CUSTOMER_DATA_SIZE	ar9003_eeprom.h	43;"	d
AR9300_DEVID_AR9330	hw.h	51;"	d
AR9300_DEVID_AR9340	hw.h	47;"	d
AR9300_DEVID_AR9381	hw.h	55;"	d
AR9300_DEVID_AR9462	hw.h	50;"	d
AR9300_DEVID_AR9485_PCIE	hw.h	48;"	d
AR9300_DEVID_AR9565	hw.h	54;"	d
AR9300_DEVID_AR9580	hw.h	49;"	d
AR9300_DEVID_PCIE	hw.h	46;"	d
AR9300_DEVID_QCA955X	hw.h	52;"	d
AR9300_EEPMISC_BIG_ENDIAN	ar9003_eeprom.h	41;"	d
AR9300_EEPMISC_WOW	ar9003_eeprom.h	42;"	d
AR9300_EEPROM_SIZE	ar9003_eeprom.h	65;"	d
AR9300_EEP_MINOR_VER	ar9003_eeprom.h	25;"	d
AR9300_EEP_MINOR_VER_1	ar9003_eeprom.h	24;"	d
AR9300_EEP_START_LOC	ar9003_eeprom.h	28;"	d
AR9300_EEP_VER	ar9003_eeprom.h	22;"	d
AR9300_EEP_VER_MINOR_MASK	ar9003_eeprom.h	23;"	d
AR9300_EXT_LNA_CTL_GPIO_AR9485	ar9003_phy.h	354;"	d
AR9300_FUTURE_MODAL_SZ	ar9003_eeprom.h	47;"	d
AR9300_GPIO_IN_VAL	reg.h	1088;"	d
AR9300_GPIO_IN_VAL_S	reg.h	1089;"	d
AR9300_MAX_CHAINS	ar9003_eeprom.h	45;"	d
AR9300_MAX_CHAINS	eeprom.h	152;"	d
AR9300_NUM_2G_20_TARGET_POWERS	ar9003_eeprom.h	34;"	d
AR9300_NUM_2G_40_TARGET_POWERS	ar9003_eeprom.h	35;"	d
AR9300_NUM_2G_CAL_PIERS	ar9003_eeprom.h	30;"	d
AR9300_NUM_2G_CCK_TARGET_POWERS	ar9003_eeprom.h	33;"	d
AR9300_NUM_5G_20_TARGET_POWERS	ar9003_eeprom.h	31;"	d
AR9300_NUM_5G_40_TARGET_POWERS	ar9003_eeprom.h	32;"	d
AR9300_NUM_5G_CAL_PIERS	ar9003_eeprom.h	29;"	d
AR9300_NUM_BAND_EDGES_2G	ar9003_eeprom.h	40;"	d
AR9300_NUM_BAND_EDGES_5G	ar9003_eeprom.h	39;"	d
AR9300_NUM_BT_WEIGHTS	btcoex.h	45;"	d
AR9300_NUM_CTLS_2G	ar9003_eeprom.h	38;"	d
AR9300_NUM_CTLS_5G	ar9003_eeprom.h	37;"	d
AR9300_NUM_GPIO	reg.h	1070;"	d
AR9300_NUM_WLAN_WEIGHTS	btcoex.h	46;"	d
AR9300_OTP_BASE	ar9003_eeprom.h	71;"	d
AR9300_OTP_READ_DATA	ar9003_eeprom.h	79;"	d
AR9300_OTP_STATUS	ar9003_eeprom.h	73;"	d
AR9300_OTP_STATUS_ACCESS_BUSY	ar9003_eeprom.h	77;"	d
AR9300_OTP_STATUS_SM_BUSY	ar9003_eeprom.h	78;"	d
AR9300_OTP_STATUS_TYPE	ar9003_eeprom.h	75;"	d
AR9300_OTP_STATUS_VALID	ar9003_eeprom.h	76;"	d
AR9300_PAPRD_RATE_MASK	ar9003_eeprom.h	49;"	d
AR9300_PAPRD_SCALE_1	ar9003_eeprom.h	50;"	d
AR9300_PAPRD_SCALE_1_S	ar9003_eeprom.h	51;"	d
AR9300_PAPRD_SCALE_2	ar9003_eeprom.h	52;"	d
AR9300_PAPRD_SCALE_2_S	ar9003_eeprom.h	53;"	d
AR9300_PWR_TABLE_OFFSET	ar9003_eeprom.h	62;"	d
AR9300_SM_BASE	reg.h	2095;"	d
AR9340_INTR_SYNC_LOCAL_TIMEOUT	reg.h	/^	AR9340_INTR_SYNC_LOCAL_TIMEOUT = 0x00000010,$/;"	e	enum:__anon18
AR9485_DEVID_AR1111	hw.h	53;"	d
AR_2040	mac.h	530;"	d
AR_2040_0	mac.h	419;"	d
AR_2040_1	mac.h	423;"	d
AR_2040_2	mac.h	427;"	d
AR_2040_3	mac.h	431;"	d
AR_2040_JOINED_RX_CLEAR	reg.h	1892;"	d
AR_2040_MODE	reg.h	1891;"	d
AR_9285_PCU_TXBUF_CTRL_USABLE_SIZE	reg.h	1902;"	d
AR_9340_PCU_TXBUF_CTRL_USABLE_SIZE	reg.h	1903;"	d
AR_ACK_FAIL	reg.h	1664;"	d
AR_ADHOC_MCAST_KEYID_ENABLE	reg.h	2083;"	d
AR_AES_MUTE_MASK0	reg.h	1618;"	d
AR_AES_MUTE_MASK0	reg.h	1928;"	d
AR_AES_MUTE_MASK0_FC	reg.h	1619;"	d
AR_AES_MUTE_MASK0_FC	reg.h	1929;"	d
AR_AES_MUTE_MASK0_QOS	reg.h	1620;"	d
AR_AES_MUTE_MASK0_QOS	reg.h	1930;"	d
AR_AES_MUTE_MASK0_QOS_S	reg.h	1621;"	d
AR_AES_MUTE_MASK0_QOS_S	reg.h	1931;"	d
AR_AES_MUTE_MASK1	reg.h	1623;"	d
AR_AES_MUTE_MASK1	reg.h	1933;"	d
AR_AES_MUTE_MASK1_FC_MGMT	reg.h	1625;"	d
AR_AES_MUTE_MASK1_FC_MGMT	reg.h	1936;"	d
AR_AES_MUTE_MASK1_FC_MGMT_S	reg.h	1626;"	d
AR_AES_MUTE_MASK1_FC_MGMT_S	reg.h	1937;"	d
AR_AES_MUTE_MASK1_SEQ	reg.h	1624;"	d
AR_AES_MUTE_MASK1_SEQ	reg.h	1934;"	d
AR_AES_MUTE_MASK1_SEQ_S	reg.h	1935;"	d
AR_AGC1_BASE	ar9003_phy.h	927;"	d
AR_AGC2_BASE	ar9003_phy.h	1005;"	d
AR_AGC3_BASE	ar9003_phy.h	1042;"	d
AR_AGC_BASE	ar9003_phy.h	261;"	d
AR_AGG_WEP_ENABLE	reg.h	2089;"	d
AR_AGG_WEP_ENABLE_FIX	reg.h	2082;"	d
AR_AHB_BUF_WR_EN	reg.h	968;"	d
AR_AHB_CACHELINE_RD_EN	reg.h	970;"	d
AR_AHB_CUSTOM_BURST_ASYNC_FIFO_VAL	reg.h	977;"	d
AR_AHB_CUSTOM_BURST_EN	reg.h	975;"	d
AR_AHB_CUSTOM_BURST_EN_S	reg.h	976;"	d
AR_AHB_EXACT_RD_EN	reg.h	969;"	d
AR_AHB_EXACT_WR_EN	reg.h	967;"	d
AR_AHB_MODE	reg.h	966;"	d
AR_AHB_PAGE_SIZE_1K	reg.h	972;"	d
AR_AHB_PAGE_SIZE_2K	reg.h	973;"	d
AR_AHB_PAGE_SIZE_4K	reg.h	974;"	d
AR_AHB_PREFETCH_RD_EN	reg.h	971;"	d
AR_ANT_DIV_CTRL_ALL	ar9003_phy.h	278;"	d
AR_ANT_DIV_CTRL_ALL_S	ar9003_phy.h	279;"	d
AR_ANT_DIV_ENABLE	ar9003_phy.h	280;"	d
AR_ANT_DIV_ENABLE_S	ar9003_phy.h	281;"	d
AR_AN_RF2G1_CH0	reg.h	1325;"	d
AR_AN_RF2G1_CH0_DB	reg.h	1328;"	d
AR_AN_RF2G1_CH0_DB_S	reg.h	1329;"	d
AR_AN_RF2G1_CH0_OB	reg.h	1326;"	d
AR_AN_RF2G1_CH0_OB_S	reg.h	1327;"	d
AR_AN_RF2G1_CH1	reg.h	1337;"	d
AR_AN_RF2G1_CH1_DB	reg.h	1340;"	d
AR_AN_RF2G1_CH1_DB_S	reg.h	1341;"	d
AR_AN_RF2G1_CH1_OB	reg.h	1338;"	d
AR_AN_RF2G1_CH1_OB_S	reg.h	1339;"	d
AR_AN_RF5G1_CH0	reg.h	1331;"	d
AR_AN_RF5G1_CH0_DB5	reg.h	1334;"	d
AR_AN_RF5G1_CH0_DB5_S	reg.h	1335;"	d
AR_AN_RF5G1_CH0_OB5	reg.h	1332;"	d
AR_AN_RF5G1_CH0_OB5_S	reg.h	1333;"	d
AR_AN_RF5G1_CH1	reg.h	1343;"	d
AR_AN_RF5G1_CH1_DB5	reg.h	1346;"	d
AR_AN_RF5G1_CH1_DB5_S	reg.h	1347;"	d
AR_AN_RF5G1_CH1_OB5	reg.h	1344;"	d
AR_AN_RF5G1_CH1_OB5_S	reg.h	1345;"	d
AR_AN_SYNTH9	reg.h	1361;"	d
AR_AN_SYNTH9_REFDIVA	reg.h	1362;"	d
AR_AN_SYNTH9_REFDIVA_S	reg.h	1363;"	d
AR_AN_TOP1	reg.h	1349;"	d
AR_AN_TOP1_DACIPMODE	reg.h	1350;"	d
AR_AN_TOP1_DACIPMODE_S	reg.h	1351;"	d
AR_AN_TOP2	reg.h	1353;"	d
AR_AN_TOP2_LOCALBIAS	reg.h	1356;"	d
AR_AN_TOP2_LOCALBIAS_S	reg.h	1357;"	d
AR_AN_TOP2_PWDCLKIND	reg.h	1358;"	d
AR_AN_TOP2_PWDCLKIND_S	reg.h	1359;"	d
AR_AN_TOP2_XPABIAS_LVL	reg.h	1354;"	d
AR_AN_TOP2_XPABIAS_LVL_S	reg.h	1355;"	d
AR_AggrLen	mac.h	409;"	d
AR_AggrLen_S	mac.h	410;"	d
AR_BASE_FREQ_2GHZ	hw.h	303;"	d
AR_BASE_FREQ_5GHZ	hw.h	304;"	d
AR_BBB_BASE	ar9003_phy.h	256;"	d
AR_BCN_RSSI_AVE	reg.h	1539;"	d
AR_BCN_RSSI_AVE_MASK	reg.h	1540;"	d
AR_BEACON_CNT	reg.h	1666;"	d
AR_BEACON_PERIOD	reg.h	1846;"	d
AR_BSS_ID0	reg.h	1533;"	d
AR_BSS_ID1	reg.h	1534;"	d
AR_BSS_ID1_AID	reg.h	1536;"	d
AR_BSS_ID1_AID_S	reg.h	1537;"	d
AR_BSS_ID1_U16	reg.h	1535;"	d
AR_BTCOEX_BT_WGHT	reg.h	1791;"	d
AR_BTCOEX_BT_WGHT_S	reg.h	1792;"	d
AR_BTCOEX_CTRL	reg.h	2295;"	d
AR_BTCOEX_CTRL2	reg.h	2335;"	d
AR_BTCOEX_CTRL2_DESC_BASED_TXPWR_ENABLE	reg.h	2346;"	d
AR_BTCOEX_CTRL2_DESC_BASED_TXPWR_ENABLE_S	reg.h	2347;"	d
AR_BTCOEX_CTRL2_GPIO_OBS_SEL	reg.h	2342;"	d
AR_BTCOEX_CTRL2_GPIO_OBS_SEL_S	reg.h	2343;"	d
AR_BTCOEX_CTRL2_MAC_BB_OBS_SEL	reg.h	2344;"	d
AR_BTCOEX_CTRL2_MAC_BB_OBS_SEL_S	reg.h	2345;"	d
AR_BTCOEX_CTRL2_RX_DEWEIGHT	reg.h	2340;"	d
AR_BTCOEX_CTRL2_RX_DEWEIGHT_S	reg.h	2341;"	d
AR_BTCOEX_CTRL2_TXPWR_THRESH	reg.h	2336;"	d
AR_BTCOEX_CTRL2_TXPWR_THRESH_S	reg.h	2337;"	d
AR_BTCOEX_CTRL2_TX_CHAIN_MASK	reg.h	2338;"	d
AR_BTCOEX_CTRL2_TX_CHAIN_MASK_S	reg.h	2339;"	d
AR_BTCOEX_CTRL3	reg.h	2372;"	d
AR_BTCOEX_CTRL3_CONT_INFO_TIMEOUT	reg.h	2373;"	d
AR_BTCOEX_CTRL3_CONT_INFO_TIMEOUT_S	reg.h	2374;"	d
AR_BTCOEX_CTRL_1_CHAIN_ACK	reg.h	2318;"	d
AR_BTCOEX_CTRL_1_CHAIN_ACK_S	reg.h	2319;"	d
AR_BTCOEX_CTRL_1_CHAIN_BCN	reg.h	2316;"	d
AR_BTCOEX_CTRL_1_CHAIN_BCN_S	reg.h	2317;"	d
AR_BTCOEX_CTRL_AGGR_THRESH	reg.h	2314;"	d
AR_BTCOEX_CTRL_AGGR_THRESH_S	reg.h	2315;"	d
AR_BTCOEX_CTRL_AR9462_MODE	reg.h	2296;"	d
AR_BTCOEX_CTRL_AR9462_MODE_S	reg.h	2297;"	d
AR_BTCOEX_CTRL_BT_OWN_SPDT_CTRL	reg.h	2351;"	d
AR_BTCOEX_CTRL_BT_OWN_SPDT_CTRL_S	reg.h	2352;"	d
AR_BTCOEX_CTRL_LNA_SHARED	reg.h	2302;"	d
AR_BTCOEX_CTRL_LNA_SHARED_S	reg.h	2303;"	d
AR_BTCOEX_CTRL_MCI_MODE_EN	reg.h	2300;"	d
AR_BTCOEX_CTRL_MCI_MODE_EN_S	reg.h	2301;"	d
AR_BTCOEX_CTRL_NUM_ANTENNAS	reg.h	2310;"	d
AR_BTCOEX_CTRL_NUM_ANTENNAS_S	reg.h	2311;"	d
AR_BTCOEX_CTRL_ONE_STEP_LOOK_AHEAD_EN	reg.h	2306;"	d
AR_BTCOEX_CTRL_ONE_STEP_LOOK_AHEAD_EN_S	reg.h	2307;"	d
AR_BTCOEX_CTRL_PA_SHARED	reg.h	2304;"	d
AR_BTCOEX_CTRL_PA_SHARED_S	reg.h	2305;"	d
AR_BTCOEX_CTRL_REDUCE_TXPWR	reg.h	2322;"	d
AR_BTCOEX_CTRL_REDUCE_TXPWR_S	reg.h	2323;"	d
AR_BTCOEX_CTRL_RX_CHAIN_MASK	reg.h	2312;"	d
AR_BTCOEX_CTRL_RX_CHAIN_MASK_S	reg.h	2313;"	d
AR_BTCOEX_CTRL_SPDT_ENABLE	reg.h	2349;"	d
AR_BTCOEX_CTRL_SPDT_ENABLE_10	reg.h	2324;"	d
AR_BTCOEX_CTRL_SPDT_ENABLE_10_S	reg.h	2325;"	d
AR_BTCOEX_CTRL_SPDT_ENABLE_S	reg.h	2350;"	d
AR_BTCOEX_CTRL_SPDT_POLARITY	reg.h	2326;"	d
AR_BTCOEX_CTRL_SPDT_POLARITY_S	reg.h	2327;"	d
AR_BTCOEX_CTRL_TIME_TO_NEXT_BT_THRESH_EN	reg.h	2308;"	d
AR_BTCOEX_CTRL_TIME_TO_NEXT_BT_THRESH_EN_S	reg.h	2309;"	d
AR_BTCOEX_CTRL_USE_LATCHED_BT_ANT	reg.h	2353;"	d
AR_BTCOEX_CTRL_USE_LATCHED_BT_ANT_S	reg.h	2354;"	d
AR_BTCOEX_CTRL_WAIT_BA_MARGIN	reg.h	2320;"	d
AR_BTCOEX_CTRL_WAIT_BA_MARGIN_S	reg.h	2321;"	d
AR_BTCOEX_CTRL_WBTIMER_EN	reg.h	2298;"	d
AR_BTCOEX_CTRL_WBTIMER_EN_S	reg.h	2299;"	d
AR_BTCOEX_DBG	reg.h	2362;"	d
AR_BTCOEX_MAX_RFGAIN	reg.h	2361;"	d
AR_BTCOEX_MAX_TXPWR	reg.h	2329;"	d
AR_BTCOEX_RC	reg.h	2360;"	d
AR_BTCOEX_RFGAIN_CTRL	reg.h	2331;"	d
AR_BTCOEX_WBTIMER	reg.h	2293;"	d
AR_BTCOEX_WL_LNA	reg.h	2330;"	d
AR_BTCOEX_WL_LNADIV	ar9003_phy.h	1263;"	d
AR_BTCOEX_WL_LNADIV_ALLOWED_TX_ANTDIV_WL_TX_REQ	ar9003_phy.h	1274;"	d
AR_BTCOEX_WL_LNADIV_ALLOWED_TX_ANTDIV_WL_TX_REQ_S	ar9003_phy.h	1275;"	d
AR_BTCOEX_WL_LNADIV_BT_INACTIVE_THRESHOLD	ar9003_phy.h	1280;"	d
AR_BTCOEX_WL_LNADIV_BT_INACTIVE_THRESHOLD_S	ar9003_phy.h	1281;"	d
AR_BTCOEX_WL_LNADIV_CONTINUOUS_BT_ACTIVE_PROTECT	ar9003_phy.h	1278;"	d
AR_BTCOEX_WL_LNADIV_CONTINUOUS_BT_ACTIVE_PROTECT_S	ar9003_phy.h	1279;"	d
AR_BTCOEX_WL_LNADIV_DISABLE_TX_ANTDIV_ENABLE	ar9003_phy.h	1276;"	d
AR_BTCOEX_WL_LNADIV_DISABLE_TX_ANTDIV_ENABLE_S	ar9003_phy.h	1277;"	d
AR_BTCOEX_WL_LNADIV_DPDT_IGNORE_PRIORITY	ar9003_phy.h	1266;"	d
AR_BTCOEX_WL_LNADIV_DPDT_IGNORE_PRIORITY_S	ar9003_phy.h	1267;"	d
AR_BTCOEX_WL_LNADIV_FORCE_ON	ar9003_phy.h	1268;"	d
AR_BTCOEX_WL_LNADIV_FORCE_ON_S	ar9003_phy.h	1269;"	d
AR_BTCOEX_WL_LNADIV_MODE	ar9003_phy.h	1272;"	d
AR_BTCOEX_WL_LNADIV_MODE_OPTION	ar9003_phy.h	1270;"	d
AR_BTCOEX_WL_LNADIV_MODE_OPTION_S	ar9003_phy.h	1271;"	d
AR_BTCOEX_WL_LNADIV_MODE_S	ar9003_phy.h	1273;"	d
AR_BTCOEX_WL_LNADIV_PREDICTED_PERIOD	ar9003_phy.h	1264;"	d
AR_BTCOEX_WL_LNADIV_PREDICTED_PERIOD_S	ar9003_phy.h	1265;"	d
AR_BTCOEX_WL_LNA_TIMEOUT	reg.h	2332;"	d
AR_BTCOEX_WL_LNA_TIMEOUT_S	reg.h	2333;"	d
AR_BTCOEX_WL_WGHT	reg.h	1793;"	d
AR_BTCOEX_WL_WGHT_S	reg.h	1794;"	d
AR_BT_BCN_MISS_CNT	reg.h	1806;"	d
AR_BT_BCN_MISS_CNT_S	reg.h	1807;"	d
AR_BT_BCN_MISS_THRESH	reg.h	1804;"	d
AR_BT_BCN_MISS_THRESH_S	reg.h	1805;"	d
AR_BT_COEX_BT_WEIGHTS	reg.h	1799;"	d
AR_BT_COEX_MODE	reg.h	1766;"	d
AR_BT_COEX_MODE2	reg.h	1803;"	d
AR_BT_COEX_WEIGHT	reg.h	1786;"	d
AR_BT_COEX_WGHT	reg.h	1787;"	d
AR_BT_COEX_WL_WEIGHTS0	reg.h	1796;"	d
AR_BT_COEX_WL_WEIGHTS1	reg.h	1797;"	d
AR_BT_DISABLE_BT_ANT	reg.h	1810;"	d
AR_BT_DISABLE_BT_ANT_S	reg.h	1811;"	d
AR_BT_FIRST_SLOT_TIME	reg.h	1783;"	d
AR_BT_FIRST_SLOT_TIME_S	reg.h	1784;"	d
AR_BT_HOLD_RX_CLEAR	reg.h	1808;"	d
AR_BT_HOLD_RX_CLEAR_S	reg.h	1809;"	d
AR_BT_MODE	reg.h	1773;"	d
AR_BT_MODE_S	reg.h	1774;"	d
AR_BT_PRIORITY_TIME	reg.h	1781;"	d
AR_BT_PRIORITY_TIME_S	reg.h	1782;"	d
AR_BT_QCU_THRESH	reg.h	1777;"	d
AR_BT_QCU_THRESH_S	reg.h	1778;"	d
AR_BT_QUIET	reg.h	1775;"	d
AR_BT_QUIET_S	reg.h	1776;"	d
AR_BT_RX_CLEAR_POLARITY	reg.h	1779;"	d
AR_BT_RX_CLEAR_POLARITY_S	reg.h	1780;"	d
AR_BT_TIME_EXTEND	reg.h	1767;"	d
AR_BT_TIME_EXTEND_S	reg.h	1768;"	d
AR_BT_TXSTATE_EXTEND	reg.h	1769;"	d
AR_BT_TXSTATE_EXTEND_S	reg.h	1770;"	d
AR_BT_TX_FRAME_EXTEND	reg.h	1771;"	d
AR_BT_TX_FRAME_EXTEND_S	reg.h	1772;"	d
AR_BaBitmapHigh	mac.h	475;"	d
AR_BaBitmapLow	mac.h	474;"	d
AR_BufLen	ar9002_mac.c	20;"	d	file:
AR_BufLen	ar9003_mac.h	29;"	d
AR_BufLen_S	ar9003_mac.h	30;"	d
AR_BurstDur	mac.h	374;"	d
AR_BurstDur_S	mac.h	375;"	d
AR_CFG	reg.h	29;"	d
AR_CFG_AP_ADHOC_INDICATION	reg.h	35;"	d
AR_CFG_CLK_GATE_DIS	reg.h	37;"	d
AR_CFG_EEBS	reg.h	38;"	d
AR_CFG_LED	reg.h	650;"	d
AR_CFG_LED_ASSOC_ACTIVE	reg.h	676;"	d
AR_CFG_LED_ASSOC_CTL	reg.h	673;"	d
AR_CFG_LED_ASSOC_CTL_S	reg.h	674;"	d
AR_CFG_LED_ASSOC_NONE	reg.h	675;"	d
AR_CFG_LED_ASSOC_PENDING	reg.h	677;"	d
AR_CFG_LED_BLINK_SLOW	reg.h	657;"	d
AR_CFG_LED_BLINK_SLOW	reg.h	679;"	d
AR_CFG_LED_BLINK_SLOW_S	reg.h	680;"	d
AR_CFG_LED_BLINK_THRESH_SEL	reg.h	658;"	d
AR_CFG_LED_BLINK_THRESH_SEL	reg.h	682;"	d
AR_CFG_LED_BLINK_THRESH_SEL_S	reg.h	683;"	d
AR_CFG_LED_MODE_NETWORK_OFF	reg.h	671;"	d
AR_CFG_LED_MODE_NETWORK_ON	reg.h	672;"	d
AR_CFG_LED_MODE_POWER_OFF	reg.h	669;"	d
AR_CFG_LED_MODE_POWER_ON	reg.h	670;"	d
AR_CFG_LED_MODE_PROP	reg.h	665;"	d
AR_CFG_LED_MODE_RAND	reg.h	668;"	d
AR_CFG_LED_MODE_RPROP	reg.h	666;"	d
AR_CFG_LED_MODE_SEL	reg.h	659;"	d
AR_CFG_LED_MODE_SEL_S	reg.h	660;"	d
AR_CFG_LED_MODE_SPLIT	reg.h	667;"	d
AR_CFG_LED_NETWORK	reg.h	663;"	d
AR_CFG_LED_NETWORK_S	reg.h	664;"	d
AR_CFG_LED_POWER	reg.h	661;"	d
AR_CFG_LED_POWER_S	reg.h	662;"	d
AR_CFG_PCI_MASTER_REQ_Q_THRESH	reg.h	39;"	d
AR_CFG_PCI_MASTER_REQ_Q_THRESH_S	reg.h	40;"	d
AR_CFG_PHOK	reg.h	36;"	d
AR_CFG_SCLK_1MHZ	reg.h	655;"	d
AR_CFG_SCLK_32KHZ	reg.h	656;"	d
AR_CFG_SCLK_32MHZ	reg.h	653;"	d
AR_CFG_SCLK_4MHZ	reg.h	654;"	d
AR_CFG_SCLK_RATE_IND	reg.h	651;"	d
AR_CFG_SCLK_RATE_IND_S	reg.h	652;"	d
AR_CFG_SWRB	reg.h	33;"	d
AR_CFG_SWRD	reg.h	32;"	d
AR_CFG_SWRG	reg.h	34;"	d
AR_CFG_SWTB	reg.h	31;"	d
AR_CFG_SWTD	reg.h	30;"	d
AR_CFP_VAL	reg.h	1568;"	d
AR_CH0_BB_DPLL1	reg.h	1191;"	d
AR_CH0_BB_DPLL1_NFRAC	reg.h	1196;"	d
AR_CH0_BB_DPLL1_NFRAC_S	reg.h	1197;"	d
AR_CH0_BB_DPLL1_NINI	reg.h	1194;"	d
AR_CH0_BB_DPLL1_NINI_S	reg.h	1195;"	d
AR_CH0_BB_DPLL1_REFDIV	reg.h	1192;"	d
AR_CH0_BB_DPLL1_REFDIV_S	reg.h	1193;"	d
AR_CH0_BB_DPLL2	reg.h	1199;"	d
AR_CH0_BB_DPLL2_EN_NEGTRIG	reg.h	1206;"	d
AR_CH0_BB_DPLL2_EN_NEGTRIG_S	reg.h	1207;"	d
AR_CH0_BB_DPLL2_LOCAL_PLL	reg.h	1200;"	d
AR_CH0_BB_DPLL2_LOCAL_PLL_S	reg.h	1201;"	d
AR_CH0_BB_DPLL2_OUTDIV	reg.h	1210;"	d
AR_CH0_BB_DPLL2_OUTDIV_S	reg.h	1211;"	d
AR_CH0_BB_DPLL2_PLL_PWD	reg.h	1208;"	d
AR_CH0_BB_DPLL2_PLL_PWD_S	reg.h	1209;"	d
AR_CH0_BB_DPLL3	reg.h	1213;"	d
AR_CH0_BB_DPLL3_PHASE_SHIFT	reg.h	1214;"	d
AR_CH0_BB_DPLL3_PHASE_SHIFT_S	reg.h	1215;"	d
AR_CH0_DDR_DPLL2	reg.h	1217;"	d
AR_CH0_DDR_DPLL3	reg.h	1218;"	d
AR_CH0_DPLL2_KD	reg.h	1204;"	d
AR_CH0_DPLL2_KD_S	reg.h	1205;"	d
AR_CH0_DPLL2_KI	reg.h	1202;"	d
AR_CH0_DPLL2_KI_S	reg.h	1203;"	d
AR_CH0_DPLL3_PHASE_SHIFT	reg.h	1219;"	d
AR_CH0_DPLL3_PHASE_SHIFT_S	reg.h	1220;"	d
AR_CH0_THERM	ar9003_phy.h	670;"	d
AR_CH0_THERM_XPABIASLVL_MSB	ar9003_phy.h	672;"	d
AR_CH0_THERM_XPABIASLVL_MSB_S	ar9003_phy.h	673;"	d
AR_CH0_THERM_XPASHORT2GND	ar9003_phy.h	674;"	d
AR_CH0_THERM_XPASHORT2GND_S	ar9003_phy.h	675;"	d
AR_CH0_TOP	ar9003_phy.h	665;"	d
AR_CH0_TOP2	ar9003_phy.h	703;"	d
AR_CH0_TOP2_XPABIASLVL	ar9003_phy.h	705;"	d
AR_CH0_TOP2_XPABIASLVL_S	ar9003_phy.h	706;"	d
AR_CH0_TOP_XPABIASLVL	ar9003_phy.h	667;"	d
AR_CH0_TOP_XPABIASLVL_S	ar9003_phy.h	668;"	d
AR_CH0_XTAL	ar9003_phy.h	708;"	d
AR_CH0_XTAL_CAPINDAC	ar9003_phy.h	710;"	d
AR_CH0_XTAL_CAPINDAC_S	ar9003_phy.h	711;"	d
AR_CH0_XTAL_CAPOUTDAC	ar9003_phy.h	712;"	d
AR_CH0_XTAL_CAPOUTDAC_S	ar9003_phy.h	713;"	d
AR_CHAN1_BASE	ar9003_phy.h	908;"	d
AR_CHAN2_BASE	ar9003_phy.h	987;"	d
AR_CHAN_BASE	ar9003_phy.h	23;"	d
AR_CLR_KA_INTERRUPT	reg.h	1989;"	d
AR_CLR_MAC_INTERRUPT	reg.h	1988;"	d
AR_CR	reg.h	22;"	d
AR_CRCErr	mac.h	553;"	d
AR_CR_RXD	reg.h	24;"	d
AR_CR_RXE	reg.h	23;"	d
AR_CR_SWI	reg.h	25;"	d
AR_CST	reg.h	161;"	d
AR_CST_TIMEOUT_COUNTER	reg.h	162;"	d
AR_CST_TIMEOUT_LIMIT	reg.h	163;"	d
AR_CST_TIMEOUT_LIMIT_S	reg.h	164;"	d
AR_CTSEnable	mac.h	359;"	d
AR_ChainSel0	mac.h	421;"	d
AR_ChainSel0_S	mac.h	422;"	d
AR_ChainSel1	mac.h	425;"	d
AR_ChainSel1_S	mac.h	426;"	d
AR_ChainSel2	mac.h	429;"	d
AR_ChainSel2_S	mac.h	430;"	d
AR_ChainSel3	mac.h	433;"	d
AR_ChainSel3_S	mac.h	434;"	d
AR_ClrDestMask	mac.h	355;"	d
AR_CorruptFCS	mac.h	368;"	d
AR_CtrlStat	ar9003_mac.h	22;"	d
AR_CtrlStat_S	ar9003_mac.h	23;"	d
AR_D0_CHNTIME	reg.h	549;"	d
AR_D0_LCL_IFS	reg.h	510;"	d
AR_D0_MISC	reg.h	565;"	d
AR_D0_QCUMASK	reg.h	493;"	d
AR_D0_RETRY_LIMIT	reg.h	530;"	d
AR_D1_CHNTIME	reg.h	550;"	d
AR_D1_LCL_IFS	reg.h	511;"	d
AR_D1_MISC	reg.h	566;"	d
AR_D1_QCUMASK	reg.h	494;"	d
AR_D1_RETRY_LIMIT	reg.h	531;"	d
AR_D2_CHNTIME	reg.h	551;"	d
AR_D2_LCL_IFS	reg.h	512;"	d
AR_D2_MISC	reg.h	567;"	d
AR_D2_QCUMASK	reg.h	495;"	d
AR_D2_RETRY_LIMIT	reg.h	532;"	d
AR_D3_CHNTIME	reg.h	552;"	d
AR_D3_LCL_IFS	reg.h	513;"	d
AR_D3_MISC	reg.h	568;"	d
AR_D3_QCUMASK	reg.h	496;"	d
AR_D3_RETRY_LIMIT	reg.h	533;"	d
AR_D4_CHNTIME	reg.h	553;"	d
AR_D4_LCL_IFS	reg.h	514;"	d
AR_D4_MISC	reg.h	569;"	d
AR_D4_QCUMASK	reg.h	497;"	d
AR_D4_RETRY_LIMIT	reg.h	534;"	d
AR_D5_CHNTIME	reg.h	554;"	d
AR_D5_LCL_IFS	reg.h	515;"	d
AR_D5_MISC	reg.h	570;"	d
AR_D5_QCUMASK	reg.h	498;"	d
AR_D5_RETRY_LIMIT	reg.h	535;"	d
AR_D6_CHNTIME	reg.h	555;"	d
AR_D6_LCL_IFS	reg.h	516;"	d
AR_D6_MISC	reg.h	571;"	d
AR_D6_QCUMASK	reg.h	499;"	d
AR_D6_RETRY_LIMIT	reg.h	536;"	d
AR_D7_CHNTIME	reg.h	556;"	d
AR_D7_LCL_IFS	reg.h	517;"	d
AR_D7_MISC	reg.h	572;"	d
AR_D7_QCUMASK	reg.h	500;"	d
AR_D7_RETRY_LIMIT	reg.h	537;"	d
AR_D8_CHNTIME	reg.h	557;"	d
AR_D8_LCL_IFS	reg.h	518;"	d
AR_D8_MISC	reg.h	573;"	d
AR_D8_QCUMASK	reg.h	501;"	d
AR_D8_RETRY_LIMIT	reg.h	538;"	d
AR_D9_CHNTIME	reg.h	558;"	d
AR_D9_LCL_IFS	reg.h	519;"	d
AR_D9_MISC	reg.h	574;"	d
AR_D9_QCUMASK	reg.h	502;"	d
AR_D9_RETRY_LIMIT	reg.h	539;"	d
AR_DATABUF_SIZE	reg.h	147;"	d
AR_DATABUF_SIZE_MASK	reg.h	148;"	d
AR_DBA_TIMER_EN	reg.h	1857;"	d
AR_DCHNTIME	reg.h	559;"	d
AR_DCU_0	reg.h	482;"	d
AR_DCU_1	reg.h	483;"	d
AR_DCU_2	reg.h	484;"	d
AR_DCU_3	reg.h	485;"	d
AR_DCU_4	reg.h	486;"	d
AR_DCU_5	reg.h	487;"	d
AR_DCU_6	reg.h	488;"	d
AR_DCU_7	reg.h	489;"	d
AR_DCU_8	reg.h	490;"	d
AR_DCU_9	reg.h	491;"	d
AR_DEF_ANTENNA	reg.h	1616;"	d
AR_DEVID_7010	reg.h	956;"	d
AR_DIAG_ACK_DIS	reg.h	1586;"	d
AR_DIAG_CACHE_ACK	reg.h	1585;"	d
AR_DIAG_CHAN_INFO	reg.h	1593;"	d
AR_DIAG_CORR_FCS	reg.h	1592;"	d
AR_DIAG_CTS_DIS	reg.h	1587;"	d
AR_DIAG_DECRYPT_DIS	reg.h	1589;"	d
AR_DIAG_DUAL_CHAIN_INFO	reg.h	1605;"	d
AR_DIAG_EIFS_CTRL_ENA	reg.h	1604;"	d
AR_DIAG_ENCRYPT_DIS	reg.h	1588;"	d
AR_DIAG_FORCE_CH_IDLE_HIGH	reg.h	1603;"	d
AR_DIAG_FORCE_RX_CLEAR	reg.h	1601;"	d
AR_DIAG_FRAME_NV0	reg.h	1596;"	d
AR_DIAG_IGNORE_VIRT_CS	reg.h	1602;"	d
AR_DIAG_LOOP_BACK	reg.h	1591;"	d
AR_DIAG_OBS_PT_SEL1	reg.h	1597;"	d
AR_DIAG_OBS_PT_SEL1_S	reg.h	1598;"	d
AR_DIAG_OBS_PT_SEL2	reg.h	1599;"	d
AR_DIAG_OBS_PT_SEL2	reg.h	1608;"	d
AR_DIAG_OBS_PT_SEL2_S	reg.h	1600;"	d
AR_DIAG_RX_ABORT	reg.h	1606;"	d
AR_DIAG_RX_CLEAR_CTL_LOW	reg.h	1609;"	d
AR_DIAG_RX_CLEAR_EXT_LOW	reg.h	1610;"	d
AR_DIAG_RX_DIS	reg.h	1590;"	d
AR_DIAG_SATURATE_CYCLE_CNT	reg.h	1607;"	d
AR_DIAG_SCRAM_SEED	reg.h	1594;"	d
AR_DIAG_SCRAM_SEED_S	reg.h	1595;"	d
AR_DIAG_SW	reg.h	1584;"	d
AR_DLCL_IFS	reg.h	520;"	d
AR_DMADBG_0	reg.h	348;"	d
AR_DMADBG_1	reg.h	349;"	d
AR_DMADBG_2	reg.h	350;"	d
AR_DMADBG_3	reg.h	351;"	d
AR_DMADBG_4	reg.h	352;"	d
AR_DMADBG_5	reg.h	353;"	d
AR_DMADBG_6	reg.h	354;"	d
AR_DMADBG_7	reg.h	355;"	d
AR_DMASIZE_128B	reg.h	73;"	d
AR_DMASIZE_16B	reg.h	70;"	d
AR_DMASIZE_256B	reg.h	74;"	d
AR_DMASIZE_32B	reg.h	71;"	d
AR_DMASIZE_4B	reg.h	68;"	d
AR_DMASIZE_512B	reg.h	75;"	d
AR_DMASIZE_64B	reg.h	72;"	d
AR_DMASIZE_8B	reg.h	69;"	d
AR_DMA_BEACON_PERIOD	reg.h	1847;"	d
AR_DMISC	reg.h	575;"	d
AR_DQCUMASK	reg.h	503;"	d
AR_DRETRY_LIMIT	reg.h	540;"	d
AR_DTIM_PERIOD	reg.h	1851;"	d
AR_DTIM_TIMER_EN	reg.h	1861;"	d
AR_D_CHNTIME_DUR	reg.h	560;"	d
AR_D_CHNTIME_DUR_S	reg.h	561;"	d
AR_D_CHNTIME_EN	reg.h	562;"	d
AR_D_CHNTIME_RESV0	reg.h	563;"	d
AR_D_FPCTL	reg.h	634;"	d
AR_D_FPCTL_BURST_PREFETCH	reg.h	638;"	d
AR_D_FPCTL_BURST_PREFETCH_S	reg.h	639;"	d
AR_D_FPCTL_DCU	reg.h	635;"	d
AR_D_FPCTL_DCU_S	reg.h	636;"	d
AR_D_FPCTL_PREFETCH_EN	reg.h	637;"	d
AR_D_GBL_IFS_EIFS	reg.h	619;"	d
AR_D_GBL_IFS_EIFS_ASYNC_FIFO	reg.h	622;"	d
AR_D_GBL_IFS_EIFS_M	reg.h	620;"	d
AR_D_GBL_IFS_EIFS_RESV0	reg.h	621;"	d
AR_D_GBL_IFS_MISC	reg.h	624;"	d
AR_D_GBL_IFS_MISC_DCU_ARBITER_DLY	reg.h	628;"	d
AR_D_GBL_IFS_MISC_FORCE_XMIT_SLOT_BOUND	reg.h	631;"	d
AR_D_GBL_IFS_MISC_IGNORE_BACKOFF	reg.h	632;"	d
AR_D_GBL_IFS_MISC_LFSR_SLICE_SEL	reg.h	625;"	d
AR_D_GBL_IFS_MISC_RANDOM_LFSR_SLICE_DIS	reg.h	629;"	d
AR_D_GBL_IFS_MISC_SLOT_XMIT_WIND_LEN	reg.h	630;"	d
AR_D_GBL_IFS_MISC_TURBO_MODE	reg.h	626;"	d
AR_D_GBL_IFS_MISC_USEC_DURATION	reg.h	627;"	d
AR_D_GBL_IFS_SIFS	reg.h	601;"	d
AR_D_GBL_IFS_SIFS_M	reg.h	602;"	d
AR_D_GBL_IFS_SIFS_RESV0	reg.h	603;"	d
AR_D_GBL_IFS_SLOT	reg.h	615;"	d
AR_D_GBL_IFS_SLOT_M	reg.h	616;"	d
AR_D_GBL_IFS_SLOT_RESV0	reg.h	617;"	d
AR_D_LCL_IFS_AIFS	reg.h	525;"	d
AR_D_LCL_IFS_AIFS_S	reg.h	526;"	d
AR_D_LCL_IFS_CWMAX	reg.h	523;"	d
AR_D_LCL_IFS_CWMAX_S	reg.h	524;"	d
AR_D_LCL_IFS_CWMIN	reg.h	521;"	d
AR_D_LCL_IFS_CWMIN_S	reg.h	522;"	d
AR_D_LCL_IFS_RESV0	reg.h	528;"	d
AR_D_MISC_ARB_LOCKOUT_CNTRL	reg.h	587;"	d
AR_D_MISC_ARB_LOCKOUT_CNTRL_GLOBAL	reg.h	591;"	d
AR_D_MISC_ARB_LOCKOUT_CNTRL_INTRA_FR	reg.h	590;"	d
AR_D_MISC_ARB_LOCKOUT_CNTRL_NONE	reg.h	589;"	d
AR_D_MISC_ARB_LOCKOUT_CNTRL_S	reg.h	588;"	d
AR_D_MISC_ARB_LOCKOUT_IGNORE	reg.h	592;"	d
AR_D_MISC_BEACON_USE	reg.h	586;"	d
AR_D_MISC_BKOFF_THRESH	reg.h	576;"	d
AR_D_MISC_BLOWN_IFS_RETRY_EN	reg.h	596;"	d
AR_D_MISC_CW_BKOFF_EN	reg.h	581;"	d
AR_D_MISC_CW_RESET_EN	reg.h	578;"	d
AR_D_MISC_FRAG_BKOFF_EN	reg.h	580;"	d
AR_D_MISC_FRAG_WAIT_EN	reg.h	579;"	d
AR_D_MISC_POST_FR_BKOFF_DIS	reg.h	594;"	d
AR_D_MISC_RESV0	reg.h	597;"	d
AR_D_MISC_RETRY_CNT_RESET_EN	reg.h	577;"	d
AR_D_MISC_SEQ_NUM_INCR_DIS	reg.h	593;"	d
AR_D_MISC_VIR_COL_HANDLING	reg.h	582;"	d
AR_D_MISC_VIR_COL_HANDLING_DEFAULT	reg.h	584;"	d
AR_D_MISC_VIR_COL_HANDLING_IGNORE	reg.h	585;"	d
AR_D_MISC_VIR_COL_HANDLING_S	reg.h	583;"	d
AR_D_MISC_VIT_COL_CW_BKOFF_EN	reg.h	595;"	d
AR_D_QCUMASK	reg.h	504;"	d
AR_D_QCUMASK_RESV0	reg.h	505;"	d
AR_D_RETRY_LIMIT_FR_SH	reg.h	541;"	d
AR_D_RETRY_LIMIT_FR_SH_S	reg.h	542;"	d
AR_D_RETRY_LIMIT_RESV0	reg.h	547;"	d
AR_D_RETRY_LIMIT_STA_LG	reg.h	545;"	d
AR_D_RETRY_LIMIT_STA_LG_S	reg.h	546;"	d
AR_D_RETRY_LIMIT_STA_SH	reg.h	543;"	d
AR_D_RETRY_LIMIT_STA_SH_S	reg.h	544;"	d
AR_D_SEQNUM	reg.h	599;"	d
AR_D_TXBLK_BASE	reg.h	605;"	d
AR_D_TXBLK_CMD	reg.h	507;"	d
AR_D_TXBLK_DATA	reg.h	508;"	d
AR_D_TXBLK_WRITE_BITMASK	reg.h	606;"	d
AR_D_TXBLK_WRITE_BITMASK_S	reg.h	607;"	d
AR_D_TXBLK_WRITE_COMMAND	reg.h	612;"	d
AR_D_TXBLK_WRITE_COMMAND_S	reg.h	613;"	d
AR_D_TXBLK_WRITE_DCU	reg.h	610;"	d
AR_D_TXBLK_WRITE_DCU_S	reg.h	611;"	d
AR_D_TXBLK_WRITE_SLICE	reg.h	608;"	d
AR_D_TXBLK_WRITE_SLICE_S	reg.h	609;"	d
AR_D_TXPSE	reg.h	641;"	d
AR_D_TXPSE_CTRL	reg.h	642;"	d
AR_D_TXPSE_RESV0	reg.h	643;"	d
AR_D_TXPSE_RESV1	reg.h	645;"	d
AR_D_TXPSE_STATUS	reg.h	644;"	d
AR_D_TXSLOTMASK	reg.h	647;"	d
AR_D_TXSLOTMASK_NUM	reg.h	648;"	d
AR_DataFailCnt	mac.h	463;"	d
AR_DataFailCnt_S	mac.h	464;"	d
AR_DataLen	mac.h	521;"	d
AR_DecryptBusyErr	mac.h	568;"	d
AR_DecryptCRCErr	mac.h	554;"	d
AR_DescCfgErr	mac.h	469;"	d
AR_DescId	ar9003_mac.h	20;"	d
AR_DescId_S	ar9003_mac.h	21;"	d
AR_DestIdx	mac.h	362;"	d
AR_DestIdxValid	mac.h	358;"	d
AR_DestIdx_S	mac.h	363;"	d
AR_DurUpdateEna	mac.h	376;"	d
AR_EEPROM	reg.h	722;"	d
AR_EEPROM_ABSENT	reg.h	723;"	d
AR_EEPROM_CORRUPT	reg.h	724;"	d
AR_EEPROM_EEPCAP_AES_DIS	eeprom.h	36;"	d
AR_EEPROM_EEPCAP_BURST_DIS	eeprom.h	38;"	d
AR_EEPROM_EEPCAP_COMPRESS_DIS	eeprom.h	35;"	d
AR_EEPROM_EEPCAP_FASTFRAME_DIS	eeprom.h	37;"	d
AR_EEPROM_EEPCAP_HEAVY_CLIP_EN	eeprom.h	41;"	d
AR_EEPROM_EEPCAP_KC_ENTRIES	eeprom.h	42;"	d
AR_EEPROM_EEPCAP_KC_ENTRIES_S	eeprom.h	43;"	d
AR_EEPROM_EEPCAP_MAXQCU	eeprom.h	39;"	d
AR_EEPROM_EEPCAP_MAXQCU_S	eeprom.h	40;"	d
AR_EEPROM_EEREGCAP_EN_FCC_MIDBAND	eeprom.h	45;"	d
AR_EEPROM_EEREGCAP_EN_KK_MIDBAND	eeprom.h	48;"	d
AR_EEPROM_EEREGCAP_EN_KK_NEW_11A	eeprom.h	50;"	d
AR_EEPROM_EEREGCAP_EN_KK_NEW_11A_PRE4_0	eeprom.h	53;"	d
AR_EEPROM_EEREGCAP_EN_KK_U1_EVEN	eeprom.h	46;"	d
AR_EEPROM_EEREGCAP_EN_KK_U1_ODD	eeprom.h	49;"	d
AR_EEPROM_EEREGCAP_EN_KK_U1_ODD_PRE4_0	eeprom.h	52;"	d
AR_EEPROM_EEREGCAP_EN_KK_U2	eeprom.h	47;"	d
AR_EEPROM_MODAL_SPURS	eeprom.h	20;"	d
AR_EEPROM_PROT_MASK	reg.h	725;"	d
AR_EEPROM_PROT_MASK_S	reg.h	726;"	d
AR_EEPROM_STATUS_DATA	reg.h	1164;"	d
AR_EEPROM_STATUS_DATA_ABSENT_ACCESS	reg.h	1171;"	d
AR_EEPROM_STATUS_DATA_BUSY	reg.h	1168;"	d
AR_EEPROM_STATUS_DATA_BUSY_ACCESS	reg.h	1169;"	d
AR_EEPROM_STATUS_DATA_PROT_ACCESS	reg.h	1170;"	d
AR_EEPROM_STATUS_DATA_VAL	reg.h	1166;"	d
AR_EEPROM_STATUS_DATA_VAL_S	reg.h	1167;"	d
AR_ENT_OTP	reg.h	1186;"	d
AR_ENT_OTP_49GHZ_DISABLE	reg.h	1188;"	d
AR_ENT_OTP_CHAIN2_DISABLE	reg.h	1187;"	d
AR_ENT_OTP_MIN_PKT_SIZE_DISABLE	reg.h	1189;"	d
AR_EXTRCCNT	reg.h	1895;"	d
AR_EncrType	mac.h	414;"	d
AR_EncrType_S	mac.h	415;"	d
AR_ExcessiveRetries	mac.h	458;"	d
AR_ExtAndCtl	mac.h	370;"	d
AR_ExtOnly	mac.h	369;"	d
AR_FAST_DIV_ENABLE	ar9003_phy.h	316;"	d
AR_FAST_DIV_ENABLE_S	ar9003_phy.h	317;"	d
AR_FCS_FAIL	reg.h	1665;"	d
AR_FIFOUnderrun	mac.h	459;"	d
AR_FILT_CCK	reg.h	1743;"	d
AR_FILT_CCK_COUNT	reg.h	1744;"	d
AR_FILT_OFDM	reg.h	1740;"	d
AR_FILT_OFDM_COUNT	reg.h	1741;"	d
AR_FIRST_NDP_TIMER	reg.h	1831;"	d
AR_FTRIG	reg.h	87;"	d
AR_FTRIG_128B	reg.h	91;"	d
AR_FTRIG_192B	reg.h	92;"	d
AR_FTRIG_256B	reg.h	93;"	d
AR_FTRIG_512B	reg.h	94;"	d
AR_FTRIG_64B	reg.h	90;"	d
AR_FTRIG_IMMED	reg.h	89;"	d
AR_FTRIG_S	reg.h	88;"	d
AR_Filtered	mac.h	460;"	d
AR_FinalTxIdx	mac.h	499;"	d
AR_FinalTxIdx_S	mac.h	500;"	d
AR_FrameLen	mac.h	348;"	d
AR_FrameType	mac.h	364;"	d
AR_FrameType_S	mac.h	365;"	d
AR_FrmXmitOK	mac.h	457;"	d
AR_GATED_CLKS	reg.h	1628;"	d
AR_GATED_CLKS_REG	reg.h	1631;"	d
AR_GATED_CLKS_RX	reg.h	1630;"	d
AR_GATED_CLKS_TX	reg.h	1629;"	d
AR_GENTMR_BIT	hw.h	525;"	d
AR_GEN_TIMERS	reg.h	1835;"	d
AR_GEN_TIMER_BANK_1_LEN	reg.h	1830;"	d
AR_GI	mac.h	529;"	d
AR_GI0	mac.h	420;"	d
AR_GI1	mac.h	424;"	d
AR_GI2	mac.h	428;"	d
AR_GI3	mac.h	432;"	d
AR_GLB_BASE	ar9003_phy.h	1047;"	d
AR_GLB_DS_JTAG_DISABLE	reg.h	2357;"	d
AR_GLB_DS_JTAG_DISABLE_S	reg.h	2358;"	d
AR_GLB_GPIO_CONTROL	ar9003_phy.h	1048;"	d
AR_GLB_SCRATCH	ar9003_phy.h	1050;"	d
AR_GLB_STATUS	ar9003_phy.h	1052;"	d
AR_GLB_SWREG_DISCONT_EN_BT_WLAN	reg.h	2377;"	d
AR_GLB_SWREG_DISCONT_MODE	reg.h	2376;"	d
AR_GLB_WLAN_UART_INTF_EN	reg.h	2355;"	d
AR_GLB_WLAN_UART_INTF_EN_S	reg.h	2356;"	d
AR_GPIOD_MASK	hw.h	145;"	d
AR_GPIO_BIT	hw.h	146;"	d
AR_GPIO_IN	reg.h	1087;"	d
AR_GPIO_INPUT_EN_VAL	reg.h	1119;"	d
AR_GPIO_INPUT_EN_VAL_BT_ACTIVE_BB	reg.h	1131;"	d
AR_GPIO_INPUT_EN_VAL_BT_ACTIVE_BB_S	reg.h	1132;"	d
AR_GPIO_INPUT_EN_VAL_BT_ACTIVE_DEF	reg.h	1125;"	d
AR_GPIO_INPUT_EN_VAL_BT_ACTIVE_S	reg.h	1126;"	d
AR_GPIO_INPUT_EN_VAL_BT_FREQUENCY_DEF	reg.h	1123;"	d
AR_GPIO_INPUT_EN_VAL_BT_FREQUENCY_S	reg.h	1124;"	d
AR_GPIO_INPUT_EN_VAL_BT_PRIORITY_BB	reg.h	1129;"	d
AR_GPIO_INPUT_EN_VAL_BT_PRIORITY_BB_S	reg.h	1130;"	d
AR_GPIO_INPUT_EN_VAL_BT_PRIORITY_DEF	reg.h	1121;"	d
AR_GPIO_INPUT_EN_VAL_BT_PRIORITY_S	reg.h	1122;"	d
AR_GPIO_INPUT_EN_VAL_RFSILENT_BB	reg.h	1133;"	d
AR_GPIO_INPUT_EN_VAL_RFSILENT_BB_S	reg.h	1134;"	d
AR_GPIO_INPUT_EN_VAL_RFSILENT_DEF	reg.h	1127;"	d
AR_GPIO_INPUT_EN_VAL_RFSILENT_DEF_S	reg.h	1128;"	d
AR_GPIO_INPUT_MUX1	reg.h	1138;"	d
AR_GPIO_INPUT_MUX1_BT_ACTIVE	reg.h	1140;"	d
AR_GPIO_INPUT_MUX1_BT_ACTIVE_S	reg.h	1141;"	d
AR_GPIO_INPUT_MUX1_BT_PRIORITY	reg.h	1142;"	d
AR_GPIO_INPUT_MUX1_BT_PRIORITY_S	reg.h	1143;"	d
AR_GPIO_INPUT_MUX2	reg.h	1145;"	d
AR_GPIO_INPUT_MUX2_CLK25	reg.h	1147;"	d
AR_GPIO_INPUT_MUX2_CLK25_S	reg.h	1148;"	d
AR_GPIO_INPUT_MUX2_RFSILENT	reg.h	1149;"	d
AR_GPIO_INPUT_MUX2_RFSILENT_S	reg.h	1150;"	d
AR_GPIO_INPUT_MUX2_RTC_RESET	reg.h	1151;"	d
AR_GPIO_INPUT_MUX2_RTC_RESET_S	reg.h	1152;"	d
AR_GPIO_INTR_POL	reg.h	1114;"	d
AR_GPIO_INTR_POL_VAL	reg.h	1116;"	d
AR_GPIO_INTR_POL_VAL_S	reg.h	1117;"	d
AR_GPIO_IN_OUT	reg.h	1073;"	d
AR_GPIO_IN_VAL	reg.h	1074;"	d
AR_GPIO_IN_VAL_S	reg.h	1075;"	d
AR_GPIO_JTAG_DISABLE	reg.h	1136;"	d
AR_GPIO_OE_OUT	reg.h	1091;"	d
AR_GPIO_OE_OUT_DRV	reg.h	1093;"	d
AR_GPIO_OE_OUT_DRV_ALL	reg.h	1097;"	d
AR_GPIO_OE_OUT_DRV_HI	reg.h	1096;"	d
AR_GPIO_OE_OUT_DRV_LOW	reg.h	1095;"	d
AR_GPIO_OE_OUT_DRV_NO	reg.h	1094;"	d
AR_GPIO_OUTPUT_MUX1	reg.h	1154;"	d
AR_GPIO_OUTPUT_MUX2	reg.h	1156;"	d
AR_GPIO_OUTPUT_MUX3	reg.h	1158;"	d
AR_GPIO_OUTPUT_MUX_AS_BT_IN_RX	hw.h	141;"	d
AR_GPIO_OUTPUT_MUX_AS_BT_IN_TX	hw.h	140;"	d
AR_GPIO_OUTPUT_MUX_AS_MAC_NETWORK_LED	hw.h	132;"	d
AR_GPIO_OUTPUT_MUX_AS_MAC_POWER_LED	hw.h	133;"	d
AR_GPIO_OUTPUT_MUX_AS_MCI_BT_CLK	hw.h	137;"	d
AR_GPIO_OUTPUT_MUX_AS_MCI_BT_DATA	hw.h	136;"	d
AR_GPIO_OUTPUT_MUX_AS_MCI_WLAN_CLK	hw.h	135;"	d
AR_GPIO_OUTPUT_MUX_AS_MCI_WLAN_DATA	hw.h	134;"	d
AR_GPIO_OUTPUT_MUX_AS_OUTPUT	hw.h	127;"	d
AR_GPIO_OUTPUT_MUX_AS_PCIE_ATTENTION_LED	hw.h	128;"	d
AR_GPIO_OUTPUT_MUX_AS_PCIE_POWER_LED	hw.h	129;"	d
AR_GPIO_OUTPUT_MUX_AS_RUCKUS_DATA	hw.h	143;"	d
AR_GPIO_OUTPUT_MUX_AS_RUCKUS_STROBE	hw.h	142;"	d
AR_GPIO_OUTPUT_MUX_AS_RX_CLEAR_EXTERNAL	hw.h	131;"	d
AR_GPIO_OUTPUT_MUX_AS_TX_FRAME	hw.h	130;"	d
AR_GPIO_OUTPUT_MUX_AS_WL_IN_RX	hw.h	139;"	d
AR_GPIO_OUTPUT_MUX_AS_WL_IN_TX	hw.h	138;"	d
AR_GPIO_PDPU	reg.h	1176;"	d
AR_GPIO_RTC_RESET_OVERRIDE_ENABLE	reg.h	1135;"	d
AR_GTTM	reg.h	155;"	d
AR_GTTM_CST_USEC	reg.h	159;"	d
AR_GTTM_IGNORE_IDLE	reg.h	157;"	d
AR_GTTM_RESET_IDLE	reg.h	158;"	d
AR_GTTM_USEC	reg.h	156;"	d
AR_GTXTO	reg.h	150;"	d
AR_GTXTO_TIMEOUT_COUNTER	reg.h	151;"	d
AR_GTXTO_TIMEOUT_LIMIT	reg.h	152;"	d
AR_GTXTO_TIMEOUT_LIMIT_S	reg.h	153;"	d
AR_HCF_PERIOD	reg.h	1849;"	d
AR_HCF_TIMER_EN	reg.h	1859;"	d
AR_HOST_TIMEOUT	reg.h	716;"	d
AR_HOST_TIMEOUT_APB_CNTR	reg.h	717;"	d
AR_HOST_TIMEOUT_APB_CNTR_S	reg.h	718;"	d
AR_HOST_TIMEOUT_LCL_CNTR	reg.h	719;"	d
AR_HOST_TIMEOUT_LCL_CNTR_S	reg.h	720;"	d
AR_HP_RXDP	reg.h	166;"	d
AR_HW_WOW_DISABLE	reg.h	1987;"	d
AR_IER	reg.h	52;"	d
AR_IER_DISABLE	reg.h	54;"	d
AR_IER_ENABLE	reg.h	53;"	d
AR_IMR	reg.h	256;"	d
AR_IMR_BCNMISC	reg.h	280;"	d
AR_IMR_BMISS	reg.h	277;"	d
AR_IMR_BNR	reg.h	278;"	d
AR_IMR_BRSSI	reg.h	276;"	d
AR_IMR_GENTMR	reg.h	285;"	d
AR_IMR_MIB	reg.h	271;"	d
AR_IMR_QCBROVF	reg.h	282;"	d
AR_IMR_QCBRURN	reg.h	283;"	d
AR_IMR_QTRIG	reg.h	284;"	d
AR_IMR_RXCHIRP	reg.h	279;"	d
AR_IMR_RXDESC	reg.h	258;"	d
AR_IMR_RXEOL	reg.h	263;"	d
AR_IMR_RXERR	reg.h	261;"	d
AR_IMR_RXINTM	reg.h	290;"	d
AR_IMR_RXKCM	reg.h	274;"	d
AR_IMR_RXMINTR	reg.h	288;"	d
AR_IMR_RXNOPKT	reg.h	262;"	d
AR_IMR_RXOK	reg.h	257;"	d
AR_IMR_RXOK_HP	reg.h	259;"	d
AR_IMR_RXOK_LP	reg.h	260;"	d
AR_IMR_RXORN	reg.h	264;"	d
AR_IMR_RXPHY	reg.h	273;"	d
AR_IMR_S0	reg.h	292;"	d
AR_IMR_S0_QCU_TXDESC	reg.h	295;"	d
AR_IMR_S0_QCU_TXDESC_S	reg.h	296;"	d
AR_IMR_S0_QCU_TXOK	reg.h	293;"	d
AR_IMR_S0_QCU_TXOK_S	reg.h	294;"	d
AR_IMR_S1	reg.h	298;"	d
AR_IMR_S1_QCU_TXEOL	reg.h	301;"	d
AR_IMR_S1_QCU_TXEOL_S	reg.h	302;"	d
AR_IMR_S1_QCU_TXERR	reg.h	299;"	d
AR_IMR_S1_QCU_TXERR_S	reg.h	300;"	d
AR_IMR_S2	reg.h	304;"	d
AR_IMR_S2_BCNTO	reg.h	312;"	d
AR_IMR_S2_CABEND	reg.h	310;"	d
AR_IMR_S2_CABTO	reg.h	313;"	d
AR_IMR_S2_CST	reg.h	307;"	d
AR_IMR_S2_DTIM	reg.h	314;"	d
AR_IMR_S2_DTIMSYNC	reg.h	311;"	d
AR_IMR_S2_GTT	reg.h	308;"	d
AR_IMR_S2_QCU_TXURN	reg.h	305;"	d
AR_IMR_S2_QCU_TXURN_S	reg.h	306;"	d
AR_IMR_S2_TIM	reg.h	309;"	d
AR_IMR_S2_TSFOOR	reg.h	315;"	d
AR_IMR_S3	reg.h	317;"	d
AR_IMR_S3_QCU_QCBROVF	reg.h	318;"	d
AR_IMR_S3_QCU_QCBRURN	reg.h	319;"	d
AR_IMR_S3_QCU_QCBRURN_S	reg.h	320;"	d
AR_IMR_S4	reg.h	322;"	d
AR_IMR_S4_QCU_QTRIG	reg.h	323;"	d
AR_IMR_S4_RESV0	reg.h	324;"	d
AR_IMR_S5	reg.h	244;"	d
AR_IMR_S5	reg.h	326;"	d
AR_IMR_S5_DTIM_TIMER	reg.h	246;"	d
AR_IMR_S5_GENTIMER_THRESH	reg.h	253;"	d
AR_IMR_S5_GENTIMER_THRESH_S	reg.h	254;"	d
AR_IMR_S5_GENTIMER_TRIG	reg.h	251;"	d
AR_IMR_S5_GENTIMER_TRIG_S	reg.h	252;"	d
AR_IMR_S5_TIMER_THRESH	reg.h	328;"	d
AR_IMR_S5_TIMER_TRIG	reg.h	327;"	d
AR_IMR_S5_TIM_TIMER	reg.h	245;"	d
AR_IMR_SWBA	reg.h	275;"	d
AR_IMR_SWI	reg.h	272;"	d
AR_IMR_TIM	reg.h	281;"	d
AR_IMR_TXDESC	reg.h	266;"	d
AR_IMR_TXEOL	reg.h	269;"	d
AR_IMR_TXERR	reg.h	267;"	d
AR_IMR_TXINTM	reg.h	289;"	d
AR_IMR_TXMINTR	reg.h	287;"	d
AR_IMR_TXNOPKT	reg.h	268;"	d
AR_IMR_TXOK	reg.h	265;"	d
AR_IMR_TXURN	reg.h	270;"	d
AR_INPUT_STATE	reg.h	1161;"	d
AR_INTR_ASYNC_CAUSE	reg.h	1044;"	d
AR_INTR_ASYNC_CAUSE_CLR	reg.h	1043;"	d
AR_INTR_ASYNC_CAUSE_MCI	reg.h	1045;"	d
AR_INTR_ASYNC_ENABLE	reg.h	1054;"	d
AR_INTR_ASYNC_ENABLE_GPIO	reg.h	1055;"	d
AR_INTR_ASYNC_ENABLE_GPIO_S	reg.h	1056;"	d
AR_INTR_ASYNC_ENABLE_MCI	reg.h	1050;"	d
AR_INTR_ASYNC_ENABLE_MCI_S	reg.h	1051;"	d
AR_INTR_ASYNC_MASK	reg.h	1033;"	d
AR_INTR_ASYNC_MASK_GPIO	reg.h	1034;"	d
AR_INTR_ASYNC_MASK_GPIO_S	reg.h	1035;"	d
AR_INTR_ASYNC_MASK_MCI	reg.h	1036;"	d
AR_INTR_ASYNC_MASK_MCI_S	reg.h	1037;"	d
AR_INTR_ASYNC_USED	reg.h	1046;"	d
AR_INTR_EEP_PROT_ACCESS	reg.h	981;"	d
AR_INTR_MAC_ASLEEP	reg.h	983;"	d
AR_INTR_MAC_AWAKE	reg.h	982;"	d
AR_INTR_MAC_IRQ	reg.h	980;"	d
AR_INTR_PRIO_ASYNC_ENABLE	reg.h	1185;"	d
AR_INTR_PRIO_ASYNC_MASK	reg.h	1183;"	d
AR_INTR_PRIO_SYNC_ENABLE	reg.h	1182;"	d
AR_INTR_PRIO_SYNC_MASK	reg.h	1184;"	d
AR_INTR_RTC_IRQ	reg.h	979;"	d
AR_INTR_SPURIOUS	reg.h	984;"	d
AR_INTR_SYNC_ALL	reg.h	/^	AR_INTR_SYNC_ALL = 0x0003FFFF,$/;"	e	enum:__anon18
AR_INTR_SYNC_APB_TIMEOUT	reg.h	/^	AR_INTR_SYNC_APB_TIMEOUT = 0x00000008,$/;"	e	enum:__anon18
AR_INTR_SYNC_CAUSE	reg.h	987;"	d
AR_INTR_SYNC_CAUSE_CLR	reg.h	988;"	d
AR_INTR_SYNC_DEFAULT	reg.h	/^	AR_INTR_SYNC_DEFAULT = (AR_INTR_SYNC_HOST1_FATAL |$/;"	e	enum:__anon18
AR_INTR_SYNC_EEPROM_ILLEGAL_ACCESS	reg.h	/^	AR_INTR_SYNC_EEPROM_ILLEGAL_ACCESS = 0x00000004,$/;"	e	enum:__anon18
AR_INTR_SYNC_ENABLE	reg.h	991;"	d
AR_INTR_SYNC_ENABLE_GPIO	reg.h	992;"	d
AR_INTR_SYNC_ENABLE_GPIO_S	reg.h	993;"	d
AR_INTR_SYNC_HOST1_FATAL	reg.h	/^	AR_INTR_SYNC_HOST1_FATAL = 0x00000020,$/;"	e	enum:__anon18
AR_INTR_SYNC_HOST1_PERR	reg.h	/^	AR_INTR_SYNC_HOST1_PERR = 0x00000040,$/;"	e	enum:__anon18
AR_INTR_SYNC_LOCAL_TIMEOUT	reg.h	/^	AR_INTR_SYNC_LOCAL_TIMEOUT = 0x00002000,$/;"	e	enum:__anon18
AR_INTR_SYNC_MAC_ASLEEP	reg.h	/^	AR_INTR_SYNC_MAC_ASLEEP = 0x00010000,$/;"	e	enum:__anon18
AR_INTR_SYNC_MAC_AWAKE	reg.h	/^	AR_INTR_SYNC_MAC_AWAKE = 0x00008000,$/;"	e	enum:__anon18
AR_INTR_SYNC_MAC_IRQ	reg.h	/^	AR_INTR_SYNC_MAC_IRQ = 0x00000002,$/;"	e	enum:__anon18
AR_INTR_SYNC_MAC_SLEEP_ACCESS	reg.h	/^	AR_INTR_SYNC_MAC_SLEEP_ACCESS = 0x00020000,$/;"	e	enum:__anon18
AR_INTR_SYNC_MASK	reg.h	1039;"	d
AR_INTR_SYNC_MASK_GPIO	reg.h	1040;"	d
AR_INTR_SYNC_MASK_GPIO_S	reg.h	1041;"	d
AR_INTR_SYNC_PCI_MODE_CONFLICT	reg.h	/^	AR_INTR_SYNC_PCI_MODE_CONFLICT = 0x00000010,$/;"	e	enum:__anon18
AR_INTR_SYNC_PM_ACCESS	reg.h	/^	AR_INTR_SYNC_PM_ACCESS = 0x00004000,$/;"	e	enum:__anon18
AR_INTR_SYNC_RADM_CPL_DLLP_ABORT	reg.h	/^	AR_INTR_SYNC_RADM_CPL_DLLP_ABORT = 0x00000200,$/;"	e	enum:__anon18
AR_INTR_SYNC_RADM_CPL_ECRC_ERR	reg.h	/^	AR_INTR_SYNC_RADM_CPL_ECRC_ERR = 0x00000800,$/;"	e	enum:__anon18
AR_INTR_SYNC_RADM_CPL_EP	reg.h	/^	AR_INTR_SYNC_RADM_CPL_EP = 0x00000100,$/;"	e	enum:__anon18
AR_INTR_SYNC_RADM_CPL_TIMEOUT	reg.h	/^	AR_INTR_SYNC_RADM_CPL_TIMEOUT = 0x00001000,$/;"	e	enum:__anon18
AR_INTR_SYNC_RADM_CPL_TLP_ABORT	reg.h	/^	AR_INTR_SYNC_RADM_CPL_TLP_ABORT = 0x00000400,$/;"	e	enum:__anon18
AR_INTR_SYNC_RTC_IRQ	reg.h	/^	AR_INTR_SYNC_RTC_IRQ = 0x00000001,$/;"	e	enum:__anon18
AR_INTR_SYNC_SPURIOUS	reg.h	/^	AR_INTR_SYNC_SPURIOUS = 0xFFFFFFFF,$/;"	e	enum:__anon18
AR_INTR_SYNC_TRCV_FIFO_PERR	reg.h	/^	AR_INTR_SYNC_TRCV_FIFO_PERR = 0x00000080,$/;"	e	enum:__anon18
AR_ISR	reg.h	169;"	d
AR_ISR_BCNMISC	reg.h	193;"	d
AR_ISR_BMISS	reg.h	190;"	d
AR_ISR_BNR	reg.h	191;"	d
AR_ISR_BRSSI	reg.h	189;"	d
AR_ISR_GENTMR	reg.h	198;"	d
AR_ISR_HP_RXOK	reg.h	172;"	d
AR_ISR_LP_RXOK	reg.h	173;"	d
AR_ISR_MIB	reg.h	184;"	d
AR_ISR_QCBROVF	reg.h	195;"	d
AR_ISR_QCBRURN	reg.h	196;"	d
AR_ISR_QTRIG	reg.h	197;"	d
AR_ISR_RAC	reg.h	331;"	d
AR_ISR_RXCHIRP	reg.h	192;"	d
AR_ISR_RXDESC	reg.h	171;"	d
AR_ISR_RXEOL	reg.h	176;"	d
AR_ISR_RXERR	reg.h	174;"	d
AR_ISR_RXINTM	reg.h	203;"	d
AR_ISR_RXKCM	reg.h	187;"	d
AR_ISR_RXMINTR	reg.h	201;"	d
AR_ISR_RXNOPKT	reg.h	175;"	d
AR_ISR_RXOK	reg.h	170;"	d
AR_ISR_RXORN	reg.h	177;"	d
AR_ISR_RXPHY	reg.h	186;"	d
AR_ISR_S0	reg.h	205;"	d
AR_ISR_S0_QCU_TXDESC	reg.h	208;"	d
AR_ISR_S0_QCU_TXDESC	reg.h	335;"	d
AR_ISR_S0_QCU_TXDESC_S	reg.h	209;"	d
AR_ISR_S0_QCU_TXDESC_S	reg.h	336;"	d
AR_ISR_S0_QCU_TXOK	reg.h	206;"	d
AR_ISR_S0_QCU_TXOK	reg.h	333;"	d
AR_ISR_S0_QCU_TXOK_S	reg.h	207;"	d
AR_ISR_S0_QCU_TXOK_S	reg.h	334;"	d
AR_ISR_S0_S	reg.h	332;"	d
AR_ISR_S1	reg.h	211;"	d
AR_ISR_S1_QCU_TXEOL	reg.h	214;"	d
AR_ISR_S1_QCU_TXEOL	reg.h	341;"	d
AR_ISR_S1_QCU_TXEOL_S	reg.h	215;"	d
AR_ISR_S1_QCU_TXEOL_S	reg.h	342;"	d
AR_ISR_S1_QCU_TXERR	reg.h	212;"	d
AR_ISR_S1_QCU_TXERR	reg.h	339;"	d
AR_ISR_S1_QCU_TXERR_S	reg.h	213;"	d
AR_ISR_S1_QCU_TXERR_S	reg.h	340;"	d
AR_ISR_S1_S	reg.h	338;"	d
AR_ISR_S2	reg.h	217;"	d
AR_ISR_S2_BB_WATCHDOG	reg.h	219;"	d
AR_ISR_S2_BCNTO	reg.h	225;"	d
AR_ISR_S2_CABEND	reg.h	223;"	d
AR_ISR_S2_CABTO	reg.h	226;"	d
AR_ISR_S2_CST	reg.h	220;"	d
AR_ISR_S2_DTIM	reg.h	227;"	d
AR_ISR_S2_DTIMSYNC	reg.h	224;"	d
AR_ISR_S2_GTT	reg.h	221;"	d
AR_ISR_S2_QCU_TXURN	reg.h	218;"	d
AR_ISR_S2_S	reg.h	344;"	d
AR_ISR_S2_TBTT_TIME	reg.h	229;"	d
AR_ISR_S2_TIM	reg.h	222;"	d
AR_ISR_S2_TSFOOR	reg.h	228;"	d
AR_ISR_S3	reg.h	231;"	d
AR_ISR_S3_QCU_QCBROVF	reg.h	232;"	d
AR_ISR_S3_QCU_QCBRURN	reg.h	233;"	d
AR_ISR_S3_S	reg.h	345;"	d
AR_ISR_S4	reg.h	235;"	d
AR_ISR_S4_QCU_QTRIG	reg.h	236;"	d
AR_ISR_S4_RESV0	reg.h	237;"	d
AR_ISR_S4_S	reg.h	346;"	d
AR_ISR_S5	reg.h	239;"	d
AR_ISR_S5_DTIM_TIMER	reg.h	243;"	d
AR_ISR_S5_GENTIMER_THRESH	reg.h	249;"	d
AR_ISR_S5_GENTIMER_THRESH_S	reg.h	250;"	d
AR_ISR_S5_GENTIMER_TRIG	reg.h	247;"	d
AR_ISR_S5_GENTIMER_TRIG_S	reg.h	248;"	d
AR_ISR_S5_S	reg.h	347;"	d
AR_ISR_S5_TIMER_THRESH	reg.h	241;"	d
AR_ISR_S5_TIMER_TRIG	reg.h	240;"	d
AR_ISR_S5_TIM_TIMER	reg.h	242;"	d
AR_ISR_SWBA	reg.h	188;"	d
AR_ISR_SWI	reg.h	185;"	d
AR_ISR_TIM	reg.h	194;"	d
AR_ISR_TXDESC	reg.h	179;"	d
AR_ISR_TXEOL	reg.h	182;"	d
AR_ISR_TXERR	reg.h	180;"	d
AR_ISR_TXINTM	reg.h	202;"	d
AR_ISR_TXMINTR	reg.h	200;"	d
AR_ISR_TXNOPKT	reg.h	181;"	d
AR_ISR_TXOK	reg.h	178;"	d
AR_ISR_TXURN	reg.h	183;"	d
AR_InsertTS	mac.h	367;"	d
AR_IsAggr	mac.h	372;"	d
AR_KEYTABLE_SIZE	hw.h	163;"	d
AR_KeyIdx	mac.h	560;"	d
AR_KeyIdx_S	mac.h	561;"	d
AR_KeyMiss	mac.h	569;"	d
AR_LAST_TSTP	reg.h	1660;"	d
AR_LDPC	mac.h	417;"	d
AR_LP_RXDP	reg.h	167;"	d
AR_LowRxChain	ar9003_mac.h	36;"	d
AR_MACMISC	reg.h	126;"	d
AR_MACMISC_DMA_OBS	reg.h	128;"	d
AR_MACMISC_DMA_OBS_LINE_0	reg.h	130;"	d
AR_MACMISC_DMA_OBS_LINE_1	reg.h	131;"	d
AR_MACMISC_DMA_OBS_LINE_2	reg.h	132;"	d
AR_MACMISC_DMA_OBS_LINE_3	reg.h	133;"	d
AR_MACMISC_DMA_OBS_LINE_4	reg.h	134;"	d
AR_MACMISC_DMA_OBS_LINE_5	reg.h	135;"	d
AR_MACMISC_DMA_OBS_LINE_6	reg.h	136;"	d
AR_MACMISC_DMA_OBS_LINE_7	reg.h	137;"	d
AR_MACMISC_DMA_OBS_LINE_8	reg.h	138;"	d
AR_MACMISC_DMA_OBS_S	reg.h	129;"	d
AR_MACMISC_MISC_OBS	reg.h	139;"	d
AR_MACMISC_MISC_OBS_BUS_1	reg.h	145;"	d
AR_MACMISC_MISC_OBS_BUS_LSB	reg.h	141;"	d
AR_MACMISC_MISC_OBS_BUS_LSB_S	reg.h	142;"	d
AR_MACMISC_MISC_OBS_BUS_MSB	reg.h	143;"	d
AR_MACMISC_MISC_OBS_BUS_MSB_S	reg.h	144;"	d
AR_MACMISC_MISC_OBS_S	reg.h	140;"	d
AR_MACMISC_PCI_EXT_FORCE	reg.h	127;"	d
AR_MAC_PCU_ASYNC_FIFO_REG3	reg.h	1922;"	d
AR_MAC_PCU_ASYNC_FIFO_REG3_DATAPATH_SEL	reg.h	1923;"	d
AR_MAC_PCU_ASYNC_FIFO_REG3_SOFT_RESET	reg.h	1924;"	d
AR_MAC_PCU_GEN_TIMER_TSF_SEL	reg.h	1925;"	d
AR_MAC_PCU_LOGIC_ANALYZER	reg.h	1887;"	d
AR_MAC_PCU_LOGIC_ANALYZER_DISBUG20768	reg.h	1888;"	d
AR_MAC_SLEEP	reg.h	685;"	d
AR_MAC_SLEEP_MAC_ASLEEP	reg.h	687;"	d
AR_MAC_SLEEP_MAC_AWAKE	reg.h	686;"	d
AR_MAX_CFP_DUR	reg.h	1567;"	d
AR_MCAST_FIL0	reg.h	1572;"	d
AR_MCAST_FIL1	reg.h	1573;"	d
AR_MCI_BT_PRI	reg.h	2274;"	d
AR_MCI_BT_PRI0	reg.h	2270;"	d
AR_MCI_BT_PRI1	reg.h	2271;"	d
AR_MCI_BT_PRI2	reg.h	2272;"	d
AR_MCI_BT_PRI3	reg.h	2273;"	d
AR_MCI_COEX_WL_WEIGHTS	reg.h	1798;"	d
AR_MCI_COMMAND0	reg.h	2113;"	d
AR_MCI_COMMAND0_DISABLE_TIMESTAMP	reg.h	2118;"	d
AR_MCI_COMMAND0_DISABLE_TIMESTAMP_S	reg.h	2119;"	d
AR_MCI_COMMAND0_HEADER	reg.h	2114;"	d
AR_MCI_COMMAND0_HEADER_S	reg.h	2115;"	d
AR_MCI_COMMAND0_LEN	reg.h	2116;"	d
AR_MCI_COMMAND0_LEN_S	reg.h	2117;"	d
AR_MCI_COMMAND1	reg.h	2121;"	d
AR_MCI_COMMAND2	reg.h	2123;"	d
AR_MCI_COMMAND2_RESET_REQ_WAKEUP	reg.h	2130;"	d
AR_MCI_COMMAND2_RESET_REQ_WAKEUP_S	reg.h	2131;"	d
AR_MCI_COMMAND2_RESET_RX	reg.h	2126;"	d
AR_MCI_COMMAND2_RESET_RX_NUM_CYCLES	reg.h	2128;"	d
AR_MCI_COMMAND2_RESET_RX_NUM_CYCLES_S	reg.h	2129;"	d
AR_MCI_COMMAND2_RESET_RX_S	reg.h	2127;"	d
AR_MCI_COMMAND2_RESET_TX	reg.h	2124;"	d
AR_MCI_COMMAND2_RESET_TX_S	reg.h	2125;"	d
AR_MCI_CONT_PRIORITY	reg.h	2265;"	d
AR_MCI_CONT_PRIORITY_S	reg.h	2266;"	d
AR_MCI_CONT_RSSI_POWER	reg.h	2263;"	d
AR_MCI_CONT_RSSI_POWER_S	reg.h	2264;"	d
AR_MCI_CONT_STATUS	reg.h	2262;"	d
AR_MCI_CONT_TXRX	reg.h	2267;"	d
AR_MCI_CONT_TXRX_S	reg.h	2268;"	d
AR_MCI_CPU_INT	reg.h	2252;"	d
AR_MCI_DBG_CNT_CTRL	reg.h	2382;"	d
AR_MCI_DBG_CNT_CTRL_ENABLE	reg.h	2383;"	d
AR_MCI_DBG_CNT_CTRL_ENABLE_S	reg.h	2384;"	d
AR_MCI_GAIN	reg.h	2278;"	d
AR_MCI_GPM_0	reg.h	2154;"	d
AR_MCI_GPM_1	reg.h	2155;"	d
AR_MCI_GPM_BUF_LEN	reg.h	2158;"	d
AR_MCI_GPM_BUF_LEN_S	reg.h	2159;"	d
AR_MCI_GPM_WRITE_PTR	reg.h	2156;"	d
AR_MCI_GPM_WRITE_PTR_S	reg.h	2157;"	d
AR_MCI_HW_SCHD_TBL_CTL	reg.h	2284;"	d
AR_MCI_HW_SCHD_TBL_D0	reg.h	2285;"	d
AR_MCI_HW_SCHD_TBL_D1	reg.h	2286;"	d
AR_MCI_HW_SCHD_TBL_D2	reg.h	2287;"	d
AR_MCI_HW_SCHD_TBL_D3	reg.h	2288;"	d
AR_MCI_INTERRUPT_BB_AIC_IRQ	reg.h	2191;"	d
AR_MCI_INTERRUPT_BB_AIC_IRQ_S	reg.h	2192;"	d
AR_MCI_INTERRUPT_BT_FREQ	reg.h	2187;"	d
AR_MCI_INTERRUPT_BT_FREQ_S	reg.h	2188;"	d
AR_MCI_INTERRUPT_BT_PRI	reg.h	2183;"	d
AR_MCI_INTERRUPT_BT_PRI_S	reg.h	2184;"	d
AR_MCI_INTERRUPT_BT_PRI_THRESH	reg.h	2185;"	d
AR_MCI_INTERRUPT_BT_PRI_THRESH_S	reg.h	2186;"	d
AR_MCI_INTERRUPT_BT_STOMP	reg.h	2189;"	d
AR_MCI_INTERRUPT_BT_STOMP_S	reg.h	2190;"	d
AR_MCI_INTERRUPT_CONT_INFO_TIMEOUT	reg.h	2193;"	d
AR_MCI_INTERRUPT_CONT_INFO_TIMEOUT_S	reg.h	2194;"	d
AR_MCI_INTERRUPT_CPU_INT_MSG	reg.h	2165;"	d
AR_MCI_INTERRUPT_CPU_INT_MSG_S	reg.h	2166;"	d
AR_MCI_INTERRUPT_DEFAULT	reg.h	2196;"	d
AR_MCI_INTERRUPT_EN	reg.h	2162;"	d
AR_MCI_INTERRUPT_MSG_FAIL_MASK	reg.h	2206;"	d
AR_MCI_INTERRUPT_RAW	reg.h	2161;"	d
AR_MCI_INTERRUPT_REMOTE_SLEEP_UPDATE	reg.h	2181;"	d
AR_MCI_INTERRUPT_REMOTE_SLEEP_UPDATE_S	reg.h	2182;"	d
AR_MCI_INTERRUPT_RX_CKSUM_FAIL	reg.h	2167;"	d
AR_MCI_INTERRUPT_RX_CKSUM_FAIL_S	reg.h	2168;"	d
AR_MCI_INTERRUPT_RX_HW_MSG_FAIL	reg.h	2171;"	d
AR_MCI_INTERRUPT_RX_HW_MSG_FAIL_S	reg.h	2172;"	d
AR_MCI_INTERRUPT_RX_HW_MSG_MASK	reg.h	2239;"	d
AR_MCI_INTERRUPT_RX_INVALID_HDR	reg.h	2169;"	d
AR_MCI_INTERRUPT_RX_INVALID_HDR_S	reg.h	2170;"	d
AR_MCI_INTERRUPT_RX_MSG	reg.h	2179;"	d
AR_MCI_INTERRUPT_RX_MSG_CONT_INFO	reg.h	2221;"	d
AR_MCI_INTERRUPT_RX_MSG_CONT_INFO_S	reg.h	2222;"	d
AR_MCI_INTERRUPT_RX_MSG_CONT_NACK	reg.h	2219;"	d
AR_MCI_INTERRUPT_RX_MSG_CONT_NACK_S	reg.h	2220;"	d
AR_MCI_INTERRUPT_RX_MSG_CONT_RST	reg.h	2223;"	d
AR_MCI_INTERRUPT_RX_MSG_CONT_RST_S	reg.h	2224;"	d
AR_MCI_INTERRUPT_RX_MSG_CPU_INT	reg.h	2227;"	d
AR_MCI_INTERRUPT_RX_MSG_CPU_INT_S	reg.h	2228;"	d
AR_MCI_INTERRUPT_RX_MSG_DEFAULT	reg.h	2246;"	d
AR_MCI_INTERRUPT_RX_MSG_EN	reg.h	2214;"	d
AR_MCI_INTERRUPT_RX_MSG_GPM	reg.h	2229;"	d
AR_MCI_INTERRUPT_RX_MSG_GPM_S	reg.h	2230;"	d
AR_MCI_INTERRUPT_RX_MSG_LNA_CONTROL	reg.h	2217;"	d
AR_MCI_INTERRUPT_RX_MSG_LNA_CONTROL_S	reg.h	2218;"	d
AR_MCI_INTERRUPT_RX_MSG_LNA_INFO	reg.h	2231;"	d
AR_MCI_INTERRUPT_RX_MSG_LNA_INFO_S	reg.h	2232;"	d
AR_MCI_INTERRUPT_RX_MSG_RAW	reg.h	2213;"	d
AR_MCI_INTERRUPT_RX_MSG_REMOTE_RESET	reg.h	2215;"	d
AR_MCI_INTERRUPT_RX_MSG_REMOTE_RESET_S	reg.h	2216;"	d
AR_MCI_INTERRUPT_RX_MSG_REQ_WAKE	reg.h	2237;"	d
AR_MCI_INTERRUPT_RX_MSG_REQ_WAKE_S	reg.h	2238;"	d
AR_MCI_INTERRUPT_RX_MSG_S	reg.h	2180;"	d
AR_MCI_INTERRUPT_RX_MSG_SCHD_INFO	reg.h	2225;"	d
AR_MCI_INTERRUPT_RX_MSG_SCHD_INFO_S	reg.h	2226;"	d
AR_MCI_INTERRUPT_RX_MSG_SYS_SLEEPING	reg.h	2233;"	d
AR_MCI_INTERRUPT_RX_MSG_SYS_SLEEPING_S	reg.h	2234;"	d
AR_MCI_INTERRUPT_RX_MSG_SYS_WAKING	reg.h	2235;"	d
AR_MCI_INTERRUPT_RX_MSG_SYS_WAKING_S	reg.h	2236;"	d
AR_MCI_INTERRUPT_RX_SW_MSG_FAIL	reg.h	2173;"	d
AR_MCI_INTERRUPT_RX_SW_MSG_FAIL_S	reg.h	2174;"	d
AR_MCI_INTERRUPT_SW_MSG_DONE	reg.h	2163;"	d
AR_MCI_INTERRUPT_SW_MSG_DONE_S	reg.h	2164;"	d
AR_MCI_INTERRUPT_TX_HW_MSG_FAIL	reg.h	2175;"	d
AR_MCI_INTERRUPT_TX_HW_MSG_FAIL_S	reg.h	2176;"	d
AR_MCI_INTERRUPT_TX_SW_MSG_FAIL	reg.h	2177;"	d
AR_MCI_INTERRUPT_TX_SW_MSG_FAIL_S	reg.h	2178;"	d
AR_MCI_LAST_HW_MSG_BDY	reg.h	2364;"	d
AR_MCI_LAST_HW_MSG_HDR	reg.h	2363;"	d
AR_MCI_MAXGAIN	reg.h	2283;"	d
AR_MCI_MISC	reg.h	2379;"	d
AR_MCI_MISC_HW_FIX_EN	reg.h	2380;"	d
AR_MCI_MISC_HW_FIX_EN_S	reg.h	2381;"	d
AR_MCI_MSG_ATTRIBUTES_TABLE	reg.h	2146;"	d
AR_MCI_MSG_ATTRIBUTES_TABLE_CHECKSUM	reg.h	2147;"	d
AR_MCI_MSG_ATTRIBUTES_TABLE_CHECKSUM_S	reg.h	2148;"	d
AR_MCI_MSG_ATTRIBUTES_TABLE_INVALID_HDR	reg.h	2149;"	d
AR_MCI_MSG_ATTRIBUTES_TABLE_INVALID_HDR_S	reg.h	2150;"	d
AR_MCI_REMOTE_CPU_INT	reg.h	2211;"	d
AR_MCI_REMOTE_CPU_INT_EN	reg.h	2212;"	d
AR_MCI_RX_CTRL	reg.h	2133;"	d
AR_MCI_RX_LAST_SCHD_MSG_INDEX	reg.h	2255;"	d
AR_MCI_RX_LAST_SCHD_MSG_INDEX_S	reg.h	2256;"	d
AR_MCI_RX_MCI_CLK_REQ	reg.h	2259;"	d
AR_MCI_RX_MCI_CLK_REQ_S	reg.h	2260;"	d
AR_MCI_RX_REMOTE_SLEEP	reg.h	2257;"	d
AR_MCI_RX_REMOTE_SLEEP_S	reg.h	2258;"	d
AR_MCI_RX_STATUS	reg.h	2254;"	d
AR_MCI_SCHD_TABLE_0	reg.h	2152;"	d
AR_MCI_SCHD_TABLE_1	reg.h	2153;"	d
AR_MCI_SCHD_TABLE_2	reg.h	2366;"	d
AR_MCI_SCHD_TABLE_2_HW_BASED	reg.h	2369;"	d
AR_MCI_SCHD_TABLE_2_HW_BASED_S	reg.h	2370;"	d
AR_MCI_SCHD_TABLE_2_MEM_BASED	reg.h	2367;"	d
AR_MCI_SCHD_TABLE_2_MEM_BASED_S	reg.h	2368;"	d
AR_MCI_TX_CTRL	reg.h	2135;"	d
AR_MCI_TX_CTRL_CLK_DIV	reg.h	2137;"	d
AR_MCI_TX_CTRL_CLK_DIV_S	reg.h	2138;"	d
AR_MCI_TX_CTRL_DISABLE_LNA_UPDATE	reg.h	2139;"	d
AR_MCI_TX_CTRL_DISABLE_LNA_UPDATE_S	reg.h	2140;"	d
AR_MCI_TX_CTRL_GAIN_UPDATE_FREQ	reg.h	2141;"	d
AR_MCI_TX_CTRL_GAIN_UPDATE_FREQ_S	reg.h	2142;"	d
AR_MCI_TX_CTRL_GAIN_UPDATE_NUM	reg.h	2143;"	d
AR_MCI_TX_CTRL_GAIN_UPDATE_NUM_S	reg.h	2144;"	d
AR_MCI_TX_PAYLOAD0	reg.h	2289;"	d
AR_MCI_TX_PAYLOAD1	reg.h	2290;"	d
AR_MCI_TX_PAYLOAD2	reg.h	2291;"	d
AR_MCI_TX_PAYLOAD3	reg.h	2292;"	d
AR_MCI_WBTIMER1	reg.h	2279;"	d
AR_MCI_WBTIMER2	reg.h	2280;"	d
AR_MCI_WBTIMER3	reg.h	2281;"	d
AR_MCI_WBTIMER4	reg.h	2282;"	d
AR_MCI_WL_FREQ0	reg.h	2275;"	d
AR_MCI_WL_FREQ1	reg.h	2276;"	d
AR_MCI_WL_FREQ2	reg.h	2277;"	d
AR_MIBCNT_INTRMASK	reg.h	1755;"	d
AR_MIC_QOS_CONTROL	reg.h	1719;"	d
AR_MIC_QOS_SELECT	reg.h	1720;"	d
AR_MIRT	reg.h	48;"	d
AR_MIRT_VAL	reg.h	49;"	d
AR_MIRT_VAL_S	reg.h	50;"	d
AR_MRC_BASE	ar9003_phy.h	215;"	d
AR_MichaelErr	mac.h	556;"	d
AR_MoreAggr	mac.h	371;"	d
AR_NAV	reg.h	1661;"	d
AR_NDP2_PERIOD	reg.h	1832;"	d
AR_NDP2_TIMER_MODE	reg.h	1833;"	d
AR_NDP_PERIOD	reg.h	1853;"	d
AR_NDP_TIMER_EN	reg.h	1863;"	d
AR_NEXT_CFP	reg.h	1839;"	d
AR_NEXT_DMA_BEACON_ALERT	reg.h	1837;"	d
AR_NEXT_DTIM	reg.h	1842;"	d
AR_NEXT_HCF	reg.h	1840;"	d
AR_NEXT_NDP2_TIMER	reg.h	1829;"	d
AR_NEXT_NDP_TIMER	reg.h	1844;"	d
AR_NEXT_QUIET_TIMER	reg.h	1843;"	d
AR_NEXT_SWBA	reg.h	1838;"	d
AR_NEXT_TBTT_TIMER	reg.h	1836;"	d
AR_NEXT_TIM	reg.h	1841;"	d
AR_NO_SPUR	hw.h	302;"	d
AR_NUM_DCU	reg.h	481;"	d
AR_NUM_GPIO	reg.h	1065;"	d
AR_NUM_QCU	reg.h	357;"	d
AR_NoAck	mac.h	366;"	d
AR_Not_Sounding	ar9003_mac.h	38;"	d
AR_NumDelim	mac.h	523;"	d
AR_NumDelim_S	mac.h	524;"	d
AR_OBS	reg.h	1173;"	d
AR_OBS_BUS_1	reg.h	1640;"	d
AR_OBS_BUS_1_CHAN_IDLE	reg.h	1648;"	d
AR_OBS_BUS_1_PCU	reg.h	1641;"	d
AR_OBS_BUS_1_QUIET_TIME	reg.h	1647;"	d
AR_OBS_BUS_1_RX_BEACON	reg.h	1644;"	d
AR_OBS_BUS_1_RX_CLEAR	reg.h	1652;"	d
AR_OBS_BUS_1_RX_END	reg.h	1642;"	d
AR_OBS_BUS_1_RX_FILTER	reg.h	1645;"	d
AR_OBS_BUS_1_RX_FRAME	reg.h	1651;"	d
AR_OBS_BUS_1_RX_STATE	reg.h	1655;"	d
AR_OBS_BUS_1_RX_STATE_S	reg.h	1656;"	d
AR_OBS_BUS_1_RX_WEP	reg.h	1643;"	d
AR_OBS_BUS_1_TX_FRAME	reg.h	1650;"	d
AR_OBS_BUS_1_TX_HCF	reg.h	1646;"	d
AR_OBS_BUS_1_TX_HOLD	reg.h	1649;"	d
AR_OBS_BUS_1_TX_STATE	reg.h	1657;"	d
AR_OBS_BUS_1_TX_STATE_S	reg.h	1658;"	d
AR_OBS_BUS_1_WEP_STATE	reg.h	1653;"	d
AR_OBS_BUS_1_WEP_STATE_S	reg.h	1654;"	d
AR_OBS_BUS_CTRL	reg.h	1633;"	d
AR_OBS_BUS_SEL_1	reg.h	1634;"	d
AR_OBS_BUS_SEL_2	reg.h	1635;"	d
AR_OBS_BUS_SEL_3	reg.h	1636;"	d
AR_OBS_BUS_SEL_4	reg.h	1637;"	d
AR_OBS_BUS_SEL_5	reg.h	1638;"	d
AR_PAPRDChainMask	ar9003_mac.h	41;"	d
AR_PAPRDChainMask_S	ar9003_mac.h	42;"	d
AR_PCIE_MSI	reg.h	1178;"	d
AR_PCIE_MSI_ENABLE	reg.h	1180;"	d
AR_PCIE_PHY_REG3	reg.h	1063;"	d
AR_PCIE_PM_CTRL	reg.h	1060;"	d
AR_PCIE_PM_CTRL_ENA	reg.h	1061;"	d
AR_PCIE_SERDES	reg.h	1058;"	d
AR_PCIE_SERDES2	reg.h	1059;"	d
AR_PCU_ALWAYS_PERFORM_KEYSEARCH	reg.h	1735;"	d
AR_PCU_BT_ANT_PREVENT_RX	reg.h	1737;"	d
AR_PCU_BT_ANT_PREVENT_RX_S	reg.h	1738;"	d
AR_PCU_BUG_12306_FIX_ENA	reg.h	1730;"	d
AR_PCU_CCK_SIFS_MODE	reg.h	1726;"	d
AR_PCU_CLEAR_BA_VALID	reg.h	1734;"	d
AR_PCU_CLEAR_VMF	reg.h	1733;"	d
AR_PCU_FORCE_BSSID_MATCH	reg.h	1723;"	d
AR_PCU_FORCE_QUIET_COLL	reg.h	1731;"	d
AR_PCU_MIC_NEW_LOC_ENA	reg.h	1724;"	d
AR_PCU_MISC	reg.h	1722;"	d
AR_PCU_MISC_MODE2	reg.h	1905;"	d
AR_PCU_MISC_MODE2_ADHOC_MCAST_KEYID_ENABLE	reg.h	1910;"	d
AR_PCU_MISC_MODE2_CFP_IGNORE	reg.h	1911;"	d
AR_PCU_MISC_MODE2_ENABLE_AGGWEP	reg.h	1915;"	d
AR_PCU_MISC_MODE2_ENABLE_LOAD_NAV_BEACON_DURATION	reg.h	1914;"	d
AR_PCU_MISC_MODE2_HWWAR1	reg.h	1916;"	d
AR_PCU_MISC_MODE2_HWWAR2	reg.h	1917;"	d
AR_PCU_MISC_MODE2_MGMT_CRYPTO_ENABLE	reg.h	1906;"	d
AR_PCU_MISC_MODE2_MGMT_QOS	reg.h	1912;"	d
AR_PCU_MISC_MODE2_MGMT_QOS_S	reg.h	1913;"	d
AR_PCU_MISC_MODE2_NO_CRYPTO_FOR_NON_DATA_PKT	reg.h	1907;"	d
AR_PCU_MISC_MODE2_RESERVED	reg.h	1909;"	d
AR_PCU_MISC_MODE2_RESERVED2	reg.h	1918;"	d
AR_PCU_MISC_MODE3	reg.h	1920;"	d
AR_PCU_MISS_BCN_IN_SLEEP	reg.h	1729;"	d
AR_PCU_RX_ANT_UPDT	reg.h	1727;"	d
AR_PCU_TBTT_PROTECT	reg.h	1732;"	d
AR_PCU_TXBUF_CTRL	reg.h	1899;"	d
AR_PCU_TXBUF_CTRL_SIZE_MASK	reg.h	1900;"	d
AR_PCU_TXBUF_CTRL_USABLE_SIZE	reg.h	1901;"	d
AR_PCU_TXOP_TBTT_LIMIT_ENA	reg.h	1728;"	d
AR_PCU_TX_ADD_TSF	reg.h	1725;"	d
AR_PHY	phy.h	25;"	d
AR_PHYErr	mac.h	555;"	d
AR_PHYErrCode	mac.h	562;"	d
AR_PHYErrCode_S	mac.h	563;"	d
AR_PHY_20_40_DET_THR	ar9003_phy.h	306;"	d
AR_PHY_65NM_BASE	ar9003_phy.h	1284;"	d
AR_PHY_65NM_CH0_BIAS1	ar9003_phy.h	658;"	d
AR_PHY_65NM_CH0_BIAS2	ar9003_phy.h	659;"	d
AR_PHY_65NM_CH0_BIAS4	ar9003_phy.h	660;"	d
AR_PHY_65NM_CH0_RXTX4	ar9003_phy.h	661;"	d
AR_PHY_65NM_CH0_RXTX4_THERM_ON	ar9003_phy.h	897;"	d
AR_PHY_65NM_CH0_RXTX4_THERM_ON_OVR	ar9003_phy.h	899;"	d
AR_PHY_65NM_CH0_RXTX4_THERM_ON_OVR_S	ar9003_phy.h	900;"	d
AR_PHY_65NM_CH0_RXTX4_THERM_ON_S	ar9003_phy.h	898;"	d
AR_PHY_65NM_CH0_SYNTH4	ar9003_phy.h	654;"	d
AR_PHY_65NM_CH0_SYNTH7	ar9003_phy.h	657;"	d
AR_PHY_65NM_CH0_THERM	ar9003_phy.h	693;"	d
AR_PHY_65NM_CH0_THERM_LOCAL	ar9003_phy.h	696;"	d
AR_PHY_65NM_CH0_THERM_LOCAL_S	ar9003_phy.h	697;"	d
AR_PHY_65NM_CH0_THERM_SAR_ADC_OUT	ar9003_phy.h	700;"	d
AR_PHY_65NM_CH0_THERM_SAR_ADC_OUT_S	ar9003_phy.h	701;"	d
AR_PHY_65NM_CH0_THERM_START	ar9003_phy.h	698;"	d
AR_PHY_65NM_CH0_THERM_START_S	ar9003_phy.h	699;"	d
AR_PHY_65NM_CH0_TXRF3	ar9003_phy.h	650;"	d
AR_PHY_65NM_CH0_TXRF3_CAPDIV2G	ar9003_phy.h	651;"	d
AR_PHY_65NM_CH0_TXRF3_CAPDIV2G_S	ar9003_phy.h	652;"	d
AR_PHY_65NM_CH1_RXTX4	ar9003_phy.h	662;"	d
AR_PHY_65NM_CH2_RXTX4	ar9003_phy.h	663;"	d
AR_PHY_65NM_RXRF_AGC	ar9003_phy.h	1303;"	d
AR_PHY_65NM_RXRF_AGC_AGC2G_CALDAC_OVR	ar9003_phy.h	1315;"	d
AR_PHY_65NM_RXRF_AGC_AGC2G_CALDAC_OVR_S	ar9003_phy.h	1316;"	d
AR_PHY_65NM_RXRF_AGC_AGC2G_DBDAC_OVR	ar9003_phy.h	1311;"	d
AR_PHY_65NM_RXRF_AGC_AGC2G_DBDAC_OVR_S	ar9003_phy.h	1312;"	d
AR_PHY_65NM_RXRF_AGC_AGC5G_CALDAC_OVR	ar9003_phy.h	1317;"	d
AR_PHY_65NM_RXRF_AGC_AGC5G_CALDAC_OVR_S	ar9003_phy.h	1318;"	d
AR_PHY_65NM_RXRF_AGC_AGC5G_DBDAC_OVR	ar9003_phy.h	1313;"	d
AR_PHY_65NM_RXRF_AGC_AGC5G_DBDAC_OVR_S	ar9003_phy.h	1314;"	d
AR_PHY_65NM_RXRF_AGC_AGC_CAL_OVR	ar9003_phy.h	1309;"	d
AR_PHY_65NM_RXRF_AGC_AGC_CAL_OVR_S	ar9003_phy.h	1310;"	d
AR_PHY_65NM_RXRF_AGC_AGC_ON_OVR	ar9003_phy.h	1307;"	d
AR_PHY_65NM_RXRF_AGC_AGC_ON_OVR_S	ar9003_phy.h	1308;"	d
AR_PHY_65NM_RXRF_AGC_AGC_OUT	ar9003_phy.h	1319;"	d
AR_PHY_65NM_RXRF_AGC_AGC_OUT_S	ar9003_phy.h	1320;"	d
AR_PHY_65NM_RXRF_AGC_AGC_OVERRIDE	ar9003_phy.h	1305;"	d
AR_PHY_65NM_RXRF_AGC_AGC_OVERRIDE_S	ar9003_phy.h	1306;"	d
AR_PHY_65NM_RXRF_GAINSTAGES	ar9003_phy.h	1285;"	d
AR_PHY_65NM_RXRF_GAINSTAGES_LNA2G_GAIN_OVR	ar9003_phy.h	1291;"	d
AR_PHY_65NM_RXRF_GAINSTAGES_LNA2G_GAIN_OVR_S	ar9003_phy.h	1292;"	d
AR_PHY_65NM_RXRF_GAINSTAGES_LNA5G_GAIN_OVR	ar9003_phy.h	1293;"	d
AR_PHY_65NM_RXRF_GAINSTAGES_LNA5G_GAIN_OVR_S	ar9003_phy.h	1294;"	d
AR_PHY_65NM_RXRF_GAINSTAGES_LNAON_CALDC	ar9003_phy.h	1289;"	d
AR_PHY_65NM_RXRF_GAINSTAGES_LNAON_CALDC_S	ar9003_phy.h	1290;"	d
AR_PHY_65NM_RXRF_GAINSTAGES_RX_OVERRIDE	ar9003_phy.h	1287;"	d
AR_PHY_65NM_RXRF_GAINSTAGES_RX_OVERRIDE_S	ar9003_phy.h	1288;"	d
AR_PHY_65NM_RXTX2	ar9003_phy.h	1296;"	d
AR_PHY_65NM_RXTX2_RXON	ar9003_phy.h	1300;"	d
AR_PHY_65NM_RXTX2_RXON_OVR	ar9003_phy.h	1298;"	d
AR_PHY_65NM_RXTX2_RXON_OVR_S	ar9003_phy.h	1299;"	d
AR_PHY_65NM_RXTX2_RXON_S	ar9003_phy.h	1301;"	d
AR_PHY_65NM_RXTX4_XLNA_BIAS	ar9003_phy.h	902;"	d
AR_PHY_65NM_RXTX4_XLNA_BIAS_S	ar9003_phy.h	903;"	d
AR_PHY_9285_ANT_DIV_ALT_GAINTB	ar9002_phy.h	316;"	d
AR_PHY_9285_ANT_DIV_ALT_GAINTB_S	ar9002_phy.h	317;"	d
AR_PHY_9285_ANT_DIV_ALT_LNACONF	ar9002_phy.h	312;"	d
AR_PHY_9285_ANT_DIV_ALT_LNACONF_S	ar9002_phy.h	313;"	d
AR_PHY_9285_ANT_DIV_CTL	ar9002_phy.h	310;"	d
AR_PHY_9285_ANT_DIV_CTL_ALL	ar9002_phy.h	309;"	d
AR_PHY_9285_ANT_DIV_CTL_S	ar9002_phy.h	311;"	d
AR_PHY_9285_ANT_DIV_GAINTB_0	ar9002_phy.h	324;"	d
AR_PHY_9285_ANT_DIV_GAINTB_1	ar9002_phy.h	325;"	d
AR_PHY_9285_ANT_DIV_LNA1	ar9002_phy.h	320;"	d
AR_PHY_9285_ANT_DIV_LNA1_MINUS_LNA2	ar9002_phy.h	323;"	d
AR_PHY_9285_ANT_DIV_LNA1_PLUS_LNA2	ar9002_phy.h	322;"	d
AR_PHY_9285_ANT_DIV_LNA2	ar9002_phy.h	321;"	d
AR_PHY_9285_ANT_DIV_MAIN_GAINTB	ar9002_phy.h	318;"	d
AR_PHY_9285_ANT_DIV_MAIN_GAINTB_S	ar9002_phy.h	319;"	d
AR_PHY_9285_ANT_DIV_MAIN_LNACONF	ar9002_phy.h	314;"	d
AR_PHY_9285_ANT_DIV_MAIN_LNACONF_S	ar9002_phy.h	315;"	d
AR_PHY_9285_FAST_DIV_BIAS	ar9002_phy.h	307;"	d
AR_PHY_9285_FAST_DIV_BIAS_S	ar9002_phy.h	308;"	d
AR_PHY_ACTIVE	ar9002_phy.h	50;"	d
AR_PHY_ACTIVE	ar9003_phy.h	453;"	d
AR_PHY_ACTIVE_DIS	ar9002_phy.h	52;"	d
AR_PHY_ACTIVE_DIS	ar9003_phy.h	783;"	d
AR_PHY_ACTIVE_EN	ar9002_phy.h	51;"	d
AR_PHY_ACTIVE_EN	ar9003_phy.h	782;"	d
AR_PHY_ADC_CTL	ar9002_phy.h	66;"	d
AR_PHY_ADC_CTL_OFF_INBUFGAIN	ar9002_phy.h	67;"	d
AR_PHY_ADC_CTL_OFF_INBUFGAIN_S	ar9002_phy.h	68;"	d
AR_PHY_ADC_CTL_OFF_PWDADC	ar9002_phy.h	71;"	d
AR_PHY_ADC_CTL_OFF_PWDBANDGAP	ar9002_phy.h	70;"	d
AR_PHY_ADC_CTL_OFF_PWDDAC	ar9002_phy.h	69;"	d
AR_PHY_ADC_CTL_ON_INBUFGAIN	ar9002_phy.h	72;"	d
AR_PHY_ADC_CTL_ON_INBUFGAIN_S	ar9002_phy.h	73;"	d
AR_PHY_ADC_GAIN_DC_CORR_0	ar9003_phy.h	81;"	d
AR_PHY_ADC_GAIN_DC_CORR_0_9300_10	ar9003_phy.h	89;"	d
AR_PHY_ADC_GAIN_DC_CORR_1	ar9003_phy.h	912;"	d
AR_PHY_ADC_GAIN_DC_CORR_2	ar9003_phy.h	991;"	d
AR_PHY_ADC_SERIAL_CTL	ar9002_phy.h	75;"	d
AR_PHY_ADDAC_CLK_SEL	ar9003_phy.h	481;"	d
AR_PHY_ADDAC_PARACTL_OFF_PWDADC	ar9003_phy.h	746;"	d
AR_PHY_ADDAC_PARA_CTL	ar9003_phy.h	484;"	d
AR_PHY_AGC	ar9003_phy.h	268;"	d
AR_PHY_AGC_COARSE_HIGH	ar9003_phy.h	415;"	d
AR_PHY_AGC_COARSE_HIGH_S	ar9003_phy.h	416;"	d
AR_PHY_AGC_COARSE_LOW	ar9003_phy.h	413;"	d
AR_PHY_AGC_COARSE_LOW_S	ar9003_phy.h	414;"	d
AR_PHY_AGC_COARSE_PWR_CONST	ar9003_phy.h	417;"	d
AR_PHY_AGC_COARSE_PWR_CONST_S	ar9003_phy.h	418;"	d
AR_PHY_AGC_CONTROL	reg.h	2098;"	d
AR_PHY_AGC_CONTROL_CAL	reg.h	2099;"	d
AR_PHY_AGC_CONTROL_CLC_SUCCESS	reg.h	2106;"	d
AR_PHY_AGC_CONTROL_ENABLE_NF	reg.h	2102;"	d
AR_PHY_AGC_CONTROL_EXT_NF_PWR_MEAS	reg.h	2105;"	d
AR_PHY_AGC_CONTROL_FLTR_CAL	reg.h	2103;"	d
AR_PHY_AGC_CONTROL_NF	reg.h	2100;"	d
AR_PHY_AGC_CONTROL_NO_UPDATE_NF	reg.h	2104;"	d
AR_PHY_AGC_CONTROL_OFFSET_CAL	reg.h	2101;"	d
AR_PHY_AGC_CONTROL_PKDET_CAL	reg.h	2107;"	d
AR_PHY_AGC_CONTROL_YCOK_MAX	reg.h	2108;"	d
AR_PHY_AGC_CONTROL_YCOK_MAX_S	reg.h	2109;"	d
AR_PHY_AGC_CTL1	ar9002_phy.h	123;"	d
AR_PHY_AGC_CTL1_COARSE_HIGH	ar9002_phy.h	126;"	d
AR_PHY_AGC_CTL1_COARSE_HIGH_S	ar9002_phy.h	127;"	d
AR_PHY_AGC_CTL1_COARSE_LOW	ar9002_phy.h	124;"	d
AR_PHY_AGC_CTL1_COARSE_LOW_S	ar9002_phy.h	125;"	d
AR_PHY_AGC_QUICK_DROP	ar9003_phy.h	411;"	d
AR_PHY_AGC_QUICK_DROP_S	ar9003_phy.h	412;"	d
AR_PHY_AIC_CTRL_0_B0	ar9003_phy.h	641;"	d
AR_PHY_AIC_CTRL_0_B1	ar9003_phy.h	967;"	d
AR_PHY_AIC_CTRL_1_B0	ar9003_phy.h	642;"	d
AR_PHY_AIC_CTRL_1_B1	ar9003_phy.h	968;"	d
AR_PHY_AIC_CTRL_2_B0	ar9003_phy.h	643;"	d
AR_PHY_AIC_CTRL_2_B1	ar9003_phy.h	969;"	d
AR_PHY_AIC_CTRL_3_B0	ar9003_phy.h	644;"	d
AR_PHY_AIC_CTRL_4_B0	ar9003_phy.h	647;"	d
AR_PHY_AIC_CTRL_4_B1	ar9003_phy.h	974;"	d
AR_PHY_AIC_SRAM_ADDR_B1	ar9003_phy.h	977;"	d
AR_PHY_AIC_SRAM_DATA_B1	ar9003_phy.h	978;"	d
AR_PHY_AIC_STAT_0_B0	ar9003_phy.h	645;"	d
AR_PHY_AIC_STAT_0_B1	ar9003_phy.h	970;"	d
AR_PHY_AIC_STAT_1_B0	ar9003_phy.h	646;"	d
AR_PHY_AIC_STAT_1_B1	ar9003_phy.h	972;"	d
AR_PHY_AIC_STAT_2_B0	ar9003_phy.h	648;"	d
AR_PHY_AIC_STAT_2_B1	ar9003_phy.h	975;"	d
AR_PHY_ANALOG_SWAP	ar9002_phy.h	535;"	d
AR_PHY_ANALOG_SWAP	ar9003_phy.h	483;"	d
AR_PHY_ANT_DIV_ALT_GAINTB	ar9003_phy.h	294;"	d
AR_PHY_ANT_DIV_ALT_GAINTB_S	ar9003_phy.h	295;"	d
AR_PHY_ANT_DIV_ALT_LNACONF	ar9003_phy.h	290;"	d
AR_PHY_ANT_DIV_ALT_LNACONF_S	ar9003_phy.h	291;"	d
AR_PHY_ANT_DIV_LNA1	ar9003_phy.h	301;"	d
AR_PHY_ANT_DIV_LNA1_MINUS_LNA2	ar9003_phy.h	299;"	d
AR_PHY_ANT_DIV_LNA1_PLUS_LNA2	ar9003_phy.h	302;"	d
AR_PHY_ANT_DIV_LNA2	ar9003_phy.h	300;"	d
AR_PHY_ANT_DIV_LNADIV	ar9003_phy.h	288;"	d
AR_PHY_ANT_DIV_LNADIV_S	ar9003_phy.h	289;"	d
AR_PHY_ANT_DIV_MAIN_GAINTB	ar9003_phy.h	296;"	d
AR_PHY_ANT_DIV_MAIN_GAINTB_S	ar9003_phy.h	297;"	d
AR_PHY_ANT_DIV_MAIN_LNACONF	ar9003_phy.h	292;"	d
AR_PHY_ANT_DIV_MAIN_LNACONF_S	ar9003_phy.h	293;"	d
AR_PHY_ANT_FAST_DIV_BIAS	ar9003_phy.h	284;"	d
AR_PHY_ANT_FAST_DIV_BIAS_S	ar9003_phy.h	285;"	d
AR_PHY_ANT_SW_RX_PROT	ar9003_phy.h	286;"	d
AR_PHY_ANT_SW_RX_PROT_S	ar9003_phy.h	287;"	d
AR_PHY_BASE	phy.h	24;"	d
AR_PHY_BB_THERM_ADC_1	ar9003_phy.h	624;"	d
AR_PHY_BB_THERM_ADC_1_INIT_THERM	ar9003_phy.h	625;"	d
AR_PHY_BB_THERM_ADC_1_INIT_THERM_S	ar9003_phy.h	626;"	d
AR_PHY_BB_THERM_ADC_3	ar9003_phy.h	628;"	d
AR_PHY_BB_THERM_ADC_3_THERM_ADC_OFFSET	ar9003_phy.h	631;"	d
AR_PHY_BB_THERM_ADC_3_THERM_ADC_OFFSET_S	ar9003_phy.h	632;"	d
AR_PHY_BB_THERM_ADC_3_THERM_ADC_SCALE_GAIN	ar9003_phy.h	629;"	d
AR_PHY_BB_THERM_ADC_3_THERM_ADC_SCALE_GAIN_S	ar9003_phy.h	630;"	d
AR_PHY_BB_THERM_ADC_4	ar9003_phy.h	634;"	d
AR_PHY_BB_THERM_ADC_4_LATEST_THERM_VALUE	ar9003_phy.h	635;"	d
AR_PHY_BB_THERM_ADC_4_LATEST_THERM_VALUE_S	ar9003_phy.h	636;"	d
AR_PHY_BB_THERM_ADC_4_LATEST_VOLT_VALUE	ar9003_phy.h	637;"	d
AR_PHY_BB_THERM_ADC_4_LATEST_VOLT_VALUE_S	ar9003_phy.h	638;"	d
AR_PHY_BIN_MASK2_1	ar9002_phy.h	276;"	d
AR_PHY_BIN_MASK2_2	ar9002_phy.h	277;"	d
AR_PHY_BIN_MASK2_3	ar9002_phy.h	278;"	d
AR_PHY_BIN_MASK2_4	ar9002_phy.h	279;"	d
AR_PHY_BIN_MASK2_4_MASK_4	ar9002_phy.h	287;"	d
AR_PHY_BIN_MASK2_4_MASK_4_S	ar9002_phy.h	288;"	d
AR_PHY_BIN_MASK_1	ar9002_phy.h	281;"	d
AR_PHY_BIN_MASK_2	ar9002_phy.h	282;"	d
AR_PHY_BIN_MASK_3	ar9002_phy.h	283;"	d
AR_PHY_BLUETOOTH	ar9002_phy.h	457;"	d
AR_PHY_CALIBRATED_GAINS_0	ar9003_phy.h	889;"	d
AR_PHY_CALIBRATED_GAINS_0_S	ar9003_phy.h	890;"	d
AR_PHY_CALMODE	ar9002_phy.h	373;"	d
AR_PHY_CALMODE	ar9003_phy.h	474;"	d
AR_PHY_CALMODE_ADC_DC_INIT	ar9002_phy.h	378;"	d
AR_PHY_CALMODE_ADC_DC_INIT	ar9003_phy.h	771;"	d
AR_PHY_CALMODE_ADC_DC_PER	ar9002_phy.h	377;"	d
AR_PHY_CALMODE_ADC_DC_PER	ar9003_phy.h	770;"	d
AR_PHY_CALMODE_ADC_GAIN	ar9002_phy.h	376;"	d
AR_PHY_CALMODE_ADC_GAIN	ar9003_phy.h	769;"	d
AR_PHY_CALMODE_IQ	ar9002_phy.h	375;"	d
AR_PHY_CALMODE_IQ	ar9003_phy.h	768;"	d
AR_PHY_CAL_CHAINMASK	ar9002_phy.h	558;"	d
AR_PHY_CAL_CHAINMASK	ar9003_phy.h	473;"	d
AR_PHY_CAL_MEAS_0	ar9002_phy.h	380;"	d
AR_PHY_CAL_MEAS_0	ar9003_phy.h	1068;"	d
AR_PHY_CAL_MEAS_0_9300_10	ar9003_phy.h	1072;"	d
AR_PHY_CAL_MEAS_1	ar9002_phy.h	381;"	d
AR_PHY_CAL_MEAS_1	ar9003_phy.h	1069;"	d
AR_PHY_CAL_MEAS_1_9300_10	ar9003_phy.h	1073;"	d
AR_PHY_CAL_MEAS_2	ar9002_phy.h	382;"	d
AR_PHY_CAL_MEAS_2	ar9003_phy.h	1070;"	d
AR_PHY_CAL_MEAS_2_9300_10	ar9003_phy.h	1074;"	d
AR_PHY_CAL_MEAS_3	ar9002_phy.h	383;"	d
AR_PHY_CAL_MEAS_3	ar9003_phy.h	1071;"	d
AR_PHY_CAL_MEAS_3_9300_10	ar9003_phy.h	1075;"	d
AR_PHY_CCA	ar9002_phy.h	129;"	d
AR_PHY_CCA_0	ar9003_phy.h	270;"	d
AR_PHY_CCA_1	ar9003_phy.h	931;"	d
AR_PHY_CCA_2	ar9003_phy.h	1009;"	d
AR_PHY_CCA_CTRL_1	ar9003_phy.h	932;"	d
AR_PHY_CCA_CTRL_2	ar9003_phy.h	1010;"	d
AR_PHY_CCA_FILTERWINDOW_LENGTH	calib.h	22;"	d
AR_PHY_CCA_MAX_GOOD_VAL_5416_2GHZ	ar9002_phy.h	593;"	d
AR_PHY_CCA_MAX_GOOD_VAL_5416_5GHZ	ar9002_phy.h	594;"	d
AR_PHY_CCA_MAX_GOOD_VAL_9271_2GHZ	ar9002_phy.h	609;"	d
AR_PHY_CCA_MAX_GOOD_VAL_9280_2GHZ	ar9002_phy.h	600;"	d
AR_PHY_CCA_MAX_GOOD_VAL_9280_5GHZ	ar9002_phy.h	601;"	d
AR_PHY_CCA_MAX_GOOD_VAL_9285_2GHZ	ar9002_phy.h	605;"	d
AR_PHY_CCA_MAX_GOOD_VAL_9287_2GHZ	ar9002_phy.h	613;"	d
AR_PHY_CCA_MAX_GOOD_VAL_9300_2GHZ	ar9003_phy.h	344;"	d
AR_PHY_CCA_MAX_GOOD_VAL_9300_5GHZ	ar9003_phy.h	345;"	d
AR_PHY_CCA_MIN_GOOD_VAL_5416_2GHZ	ar9002_phy.h	591;"	d
AR_PHY_CCA_MIN_GOOD_VAL_5416_5GHZ	ar9002_phy.h	592;"	d
AR_PHY_CCA_MIN_GOOD_VAL_9271_2GHZ	ar9002_phy.h	608;"	d
AR_PHY_CCA_MIN_GOOD_VAL_9280_2GHZ	ar9002_phy.h	598;"	d
AR_PHY_CCA_MIN_GOOD_VAL_9280_5GHZ	ar9002_phy.h	599;"	d
AR_PHY_CCA_MIN_GOOD_VAL_9285_2GHZ	ar9002_phy.h	604;"	d
AR_PHY_CCA_MIN_GOOD_VAL_9287_2GHZ	ar9002_phy.h	612;"	d
AR_PHY_CCA_MIN_GOOD_VAL_9300_2GHZ	ar9003_phy.h	342;"	d
AR_PHY_CCA_MIN_GOOD_VAL_9300_5GHZ	ar9003_phy.h	343;"	d
AR_PHY_CCA_MIN_GOOD_VAL_9462_2GHZ	ar9003_phy.h	348;"	d
AR_PHY_CCA_MIN_GOOD_VAL_9462_5GHZ	ar9003_phy.h	350;"	d
AR_PHY_CCA_NOM_VAL_2GHZ	reg.h	1221;"	d
AR_PHY_CCA_NOM_VAL_5416_2GHZ	ar9002_phy.h	589;"	d
AR_PHY_CCA_NOM_VAL_5416_5GHZ	ar9002_phy.h	590;"	d
AR_PHY_CCA_NOM_VAL_9271_2GHZ	ar9002_phy.h	607;"	d
AR_PHY_CCA_NOM_VAL_9280_2GHZ	ar9002_phy.h	596;"	d
AR_PHY_CCA_NOM_VAL_9280_5GHZ	ar9002_phy.h	597;"	d
AR_PHY_CCA_NOM_VAL_9285_2GHZ	ar9002_phy.h	603;"	d
AR_PHY_CCA_NOM_VAL_9287_2GHZ	ar9002_phy.h	611;"	d
AR_PHY_CCA_NOM_VAL_9300_2GHZ	ar9003_phy.h	340;"	d
AR_PHY_CCA_NOM_VAL_9300_5GHZ	ar9003_phy.h	341;"	d
AR_PHY_CCA_NOM_VAL_9330_2GHZ	ar9003_phy.h	352;"	d
AR_PHY_CCA_NOM_VAL_9462_2GHZ	ar9003_phy.h	347;"	d
AR_PHY_CCA_NOM_VAL_9462_5GHZ	ar9003_phy.h	349;"	d
AR_PHY_CCA_THRESH62	ar9002_phy.h	132;"	d
AR_PHY_CCA_THRESH62	ar9003_phy.h	391;"	d
AR_PHY_CCA_THRESH62_S	ar9002_phy.h	133;"	d
AR_PHY_CCA_THRESH62_S	ar9003_phy.h	392;"	d
AR_PHY_CCK_DETECT	ar9002_phy.h	413;"	d
AR_PHY_CCK_DETECT	ar9003_phy.h	315;"	d
AR_PHY_CCK_DETECT_ANT_SWITCH_TIME	ar9002_phy.h	417;"	d
AR_PHY_CCK_DETECT_ANT_SWITCH_TIME	ar9003_phy.h	401;"	d
AR_PHY_CCK_DETECT_ANT_SWITCH_TIME_S	ar9002_phy.h	418;"	d
AR_PHY_CCK_DETECT_ANT_SWITCH_TIME_S	ar9003_phy.h	402;"	d
AR_PHY_CCK_DETECT_BB_ENABLE_ANT_FAST_DIV	ar9002_phy.h	419;"	d
AR_PHY_CCK_DETECT_BB_ENABLE_ANT_FAST_DIV	ar9003_phy.h	403;"	d
AR_PHY_CCK_DETECT_BB_ENABLE_ANT_FAST_DIV_S	ar9002_phy.h	420;"	d
AR_PHY_CCK_DETECT_WEAK_SIG_THR_CCK	ar9002_phy.h	414;"	d
AR_PHY_CCK_DETECT_WEAK_SIG_THR_CCK	ar9003_phy.h	399;"	d
AR_PHY_CCK_DETECT_WEAK_SIG_THR_CCK_S	ar9002_phy.h	415;"	d
AR_PHY_CCK_DETECT_WEAK_SIG_THR_CCK_S	ar9003_phy.h	400;"	d
AR_PHY_CCK_RXCTRL4	ar9002_phy.h	439;"	d
AR_PHY_CCK_RXCTRL4_FREQ_EST_SHORT	ar9002_phy.h	440;"	d
AR_PHY_CCK_RXCTRL4_FREQ_EST_SHORT_S	ar9002_phy.h	441;"	d
AR_PHY_CCK_SPUR_MIT	ar9003_phy.h	322;"	d
AR_PHY_CCK_SPUR_MIT_CCK_SPUR_FREQ	ar9003_phy.h	329;"	d
AR_PHY_CCK_SPUR_MIT_CCK_SPUR_FREQ_S	ar9003_phy.h	330;"	d
AR_PHY_CCK_SPUR_MIT_SPUR_FILTER_TYPE	ar9003_phy.h	325;"	d
AR_PHY_CCK_SPUR_MIT_SPUR_FILTER_TYPE_S	ar9003_phy.h	326;"	d
AR_PHY_CCK_SPUR_MIT_SPUR_RSSI_THR	ar9003_phy.h	323;"	d
AR_PHY_CCK_SPUR_MIT_SPUR_RSSI_THR_S	ar9003_phy.h	324;"	d
AR_PHY_CCK_SPUR_MIT_USE_CCK_SPUR_MIT	ar9003_phy.h	327;"	d
AR_PHY_CCK_SPUR_MIT_USE_CCK_SPUR_MIT_S	ar9003_phy.h	328;"	d
AR_PHY_CCK_TX_CTRL	ar9002_phy.h	408;"	d
AR_PHY_CCK_TX_CTRL	ar9003_phy.h	534;"	d
AR_PHY_CCK_TX_CTRL_JAPAN	ar9002_phy.h	409;"	d
AR_PHY_CCK_TX_CTRL_JAPAN	ar9003_phy.h	845;"	d
AR_PHY_CCK_TX_CTRL_TX_DAC_SCALE_CCK	ar9002_phy.h	410;"	d
AR_PHY_CCK_TX_CTRL_TX_DAC_SCALE_CCK_S	ar9002_phy.h	411;"	d
AR_PHY_CH0_TX_PWRCTRL11	ar9002_phy.h	502;"	d
AR_PHY_CH0_TX_PWRCTRL12	ar9002_phy.h	504;"	d
AR_PHY_CH0_TX_PWRCTRL13	ar9002_phy.h	505;"	d
AR_PHY_CH1_CCA	ar9002_phy.h	569;"	d
AR_PHY_CH1_EXT_CCA	ar9002_phy.h	579;"	d
AR_PHY_CH1_EXT_MINCCA_PWR	ar9002_phy.h	580;"	d
AR_PHY_CH1_EXT_MINCCA_PWR	ar9003_phy.h	921;"	d
AR_PHY_CH1_EXT_MINCCA_PWR_S	ar9002_phy.h	581;"	d
AR_PHY_CH1_EXT_MINCCA_PWR_S	ar9003_phy.h	922;"	d
AR_PHY_CH1_MINCCA_PWR	ar9002_phy.h	570;"	d
AR_PHY_CH1_MINCCA_PWR	ar9003_phy.h	940;"	d
AR_PHY_CH1_MINCCA_PWR_S	ar9002_phy.h	571;"	d
AR_PHY_CH1_MINCCA_PWR_S	ar9003_phy.h	941;"	d
AR_PHY_CH1_TX_PWRCTRL11	ar9002_phy.h	503;"	d
AR_PHY_CH2_CCA	ar9002_phy.h	575;"	d
AR_PHY_CH2_EXT_CCA	ar9002_phy.h	585;"	d
AR_PHY_CH2_EXT_MINCCA_PWR	ar9002_phy.h	586;"	d
AR_PHY_CH2_EXT_MINCCA_PWR	ar9003_phy.h	1000;"	d
AR_PHY_CH2_EXT_MINCCA_PWR_S	ar9002_phy.h	587;"	d
AR_PHY_CH2_EXT_MINCCA_PWR_S	ar9003_phy.h	1001;"	d
AR_PHY_CH2_MINCCA_PWR	ar9002_phy.h	576;"	d
AR_PHY_CH2_MINCCA_PWR	ar9003_phy.h	1016;"	d
AR_PHY_CH2_MINCCA_PWR_S	ar9002_phy.h	577;"	d
AR_PHY_CH2_MINCCA_PWR_S	ar9003_phy.h	1017;"	d
AR_PHY_CHAIN_OFFSET	ar9003_phy.h	1057;"	d
AR_PHY_CHANNEL_MASK_01_30	ar9002_phy.h	532;"	d
AR_PHY_CHANNEL_MASK_31_60	ar9002_phy.h	533;"	d
AR_PHY_CHANNEL_STATUS_RX_CLEAR	ar9003_phy.h	866;"	d
AR_PHY_CHAN_INFO_GAIN	ar9002_phy.h	394;"	d
AR_PHY_CHAN_INFO_GAIN_0	ar9003_phy.h	532;"	d
AR_PHY_CHAN_INFO_GAIN_1	ar9003_phy.h	952;"	d
AR_PHY_CHAN_INFO_GAIN_2	ar9003_phy.h	1028;"	d
AR_PHY_CHAN_INFO_GAIN_DIFF	ar9002_phy.h	391;"	d
AR_PHY_CHAN_INFO_GAIN_DIFF_PPM_MASK	ar9003_phy.h	840;"	d
AR_PHY_CHAN_INFO_GAIN_DIFF_PPM_SIGNED_BIT	ar9003_phy.h	841;"	d
AR_PHY_CHAN_INFO_GAIN_DIFF_UPPER_LIMIT	ar9002_phy.h	392;"	d
AR_PHY_CHAN_INFO_GAIN_DIFF_UPPER_LIMIT	ar9003_phy.h	842;"	d
AR_PHY_CHAN_INFO_MEMORY	ar9002_phy.h	361;"	d
AR_PHY_CHAN_INFO_MEMORY	ar9003_phy.h	525;"	d
AR_PHY_CHAN_INFO_MEMORY_CAPTURE_MASK	ar9002_phy.h	362;"	d
AR_PHY_CHAN_INFO_MEMORY_CAPTURE_MASK	ar9003_phy.h	843;"	d
AR_PHY_CHAN_INFO_MEMORY_CHANINFOMEM_S2_READ	ar9003_phy.h	526;"	d
AR_PHY_CHAN_INFO_MEMORY_CHANINFOMEM_S2_READ_S	ar9003_phy.h	527;"	d
AR_PHY_CHAN_INFO_TAB_0	ar9003_phy.h	98;"	d
AR_PHY_CHAN_INFO_TAB_1	ar9003_phy.h	915;"	d
AR_PHY_CHAN_INFO_TAB_2	ar9003_phy.h	994;"	d
AR_PHY_CHAN_INFO_TAB_S2_READ	ar9003_phy.h	200;"	d
AR_PHY_CHAN_INFO_TAB_S2_READ_S	ar9003_phy.h	201;"	d
AR_PHY_CHAN_SPUR_MASK	ar9003_phy.h	221;"	d
AR_PHY_CHAN_SPUR_MASK_CF_CHAN_MASK_A	ar9003_phy.h	238;"	d
AR_PHY_CHAN_SPUR_MASK_CF_CHAN_MASK_A_S	ar9003_phy.h	239;"	d
AR_PHY_CHAN_SPUR_MASK_CF_CHAN_MASK_B	ar9003_phy.h	242;"	d
AR_PHY_CHAN_SPUR_MASK_CF_CHAN_MASK_B_S	ar9003_phy.h	243;"	d
AR_PHY_CHAN_SPUR_MASK_CF_CHAN_MASK_IDX_A	ar9003_phy.h	236;"	d
AR_PHY_CHAN_SPUR_MASK_CF_CHAN_MASK_IDX_A_S	ar9003_phy.h	237;"	d
AR_PHY_CHAN_SPUR_MASK_CF_CHAN_MASK_IDX_B	ar9003_phy.h	240;"	d
AR_PHY_CHAN_SPUR_MASK_CF_CHAN_MASK_IDX_B_S	ar9003_phy.h	241;"	d
AR_PHY_CHAN_STATUS	ar9003_phy.h	523;"	d
AR_PHY_CHIP_ID	phy.h	43;"	d
AR_PHY_CHIP_ID_9160_REV_0	ar9002_phy.h	48;"	d
AR_PHY_CHIP_ID_REV_0	ar9002_phy.h	46;"	d
AR_PHY_CHIP_ID_REV_1	ar9002_phy.h	47;"	d
AR_PHY_CHIRP_DETECTED_XR	ar9002_phy.h	456;"	d
AR_PHY_CHNINFO_FINETIM	ar9003_phy.h	531;"	d
AR_PHY_CHNINFO_GAINDIFF	ar9003_phy.h	530;"	d
AR_PHY_CHNINFO_NOISEPWR	ar9003_phy.h	529;"	d
AR_PHY_CH_EXT_MINCCA_PWR	ar9003_phy.c	1221;"	d	file:
AR_PHY_CH_EXT_MINCCA_PWR_S	ar9003_phy.c	1222;"	d	file:
AR_PHY_CH_MINCCA_PWR	ar9003_phy.c	1219;"	d	file:
AR_PHY_CH_MINCCA_PWR_S	ar9003_phy.c	1220;"	d	file:
AR_PHY_CLC_I0	phy.h	35;"	d
AR_PHY_CLC_I0_S	phy.h	36;"	d
AR_PHY_CLC_Q0	phy.h	37;"	d
AR_PHY_CLC_Q0_S	phy.h	38;"	d
AR_PHY_CLC_TBL1	phy.h	34;"	d
AR_PHY_CL_CAL_CTL	ar9002_phy.h	551;"	d
AR_PHY_CL_CAL_CTL	ar9003_phy.h	478;"	d
AR_PHY_CL_CAL_ENABLE	ar9002_phy.h	552;"	d
AR_PHY_CL_CAL_ENABLE	ar9003_phy.h	741;"	d
AR_PHY_CL_TAB_0	ar9003_phy.h	479;"	d
AR_PHY_CL_TAB_1	ar9003_phy.h	951;"	d
AR_PHY_CL_TAB_2	ar9003_phy.h	1027;"	d
AR_PHY_CL_TAB_CL_GAIN_MOD	ar9003_phy.h	1260;"	d
AR_PHY_CL_TAB_CL_GAIN_MOD_S	ar9003_phy.h	1261;"	d
AR_PHY_COUNTMAX	reg.h	1754;"	d
AR_PHY_CURRENT_RSSI	ar9002_phy.h	385;"	d
AR_PHY_D2_CHIP_ID	ar9003_phy.h	450;"	d
AR_PHY_DAG_CTRLCCK	ar9002_phy.h	443;"	d
AR_PHY_DAG_CTRLCCK	ar9003_phy.h	319;"	d
AR_PHY_DAG_CTRLCCK_EN_RSSI_THR	ar9002_phy.h	444;"	d
AR_PHY_DAG_CTRLCCK_EN_RSSI_THR	ar9003_phy.h	405;"	d
AR_PHY_DAG_CTRLCCK_EN_RSSI_THR_S	ar9003_phy.h	406;"	d
AR_PHY_DAG_CTRLCCK_RSSI_THR	ar9002_phy.h	445;"	d
AR_PHY_DAG_CTRLCCK_RSSI_THR	ar9003_phy.h	407;"	d
AR_PHY_DAG_CTRLCCK_RSSI_THR_S	ar9002_phy.h	446;"	d
AR_PHY_DAG_CTRLCCK_RSSI_THR_S	ar9003_phy.h	408;"	d
AR_PHY_DC_RESTART_DIS	ar9003_phy.h	435;"	d
AR_PHY_DESIRED_SZ	ar9002_phy.h	105;"	d
AR_PHY_DESIRED_SZ	ar9003_phy.h	266;"	d
AR_PHY_DESIRED_SZ_ADC	ar9002_phy.h	106;"	d
AR_PHY_DESIRED_SZ_ADC	ar9003_phy.h	383;"	d
AR_PHY_DESIRED_SZ_ADC_S	ar9002_phy.h	107;"	d
AR_PHY_DESIRED_SZ_ADC_S	ar9003_phy.h	384;"	d
AR_PHY_DESIRED_SZ_PGA	ar9002_phy.h	108;"	d
AR_PHY_DESIRED_SZ_PGA	ar9003_phy.h	385;"	d
AR_PHY_DESIRED_SZ_PGA_S	ar9002_phy.h	109;"	d
AR_PHY_DESIRED_SZ_PGA_S	ar9003_phy.h	386;"	d
AR_PHY_DESIRED_SZ_TOT_DES	ar9002_phy.h	110;"	d
AR_PHY_DESIRED_SZ_TOT_DES	ar9003_phy.h	387;"	d
AR_PHY_DESIRED_SZ_TOT_DES_S	ar9002_phy.h	111;"	d
AR_PHY_DESIRED_SZ_TOT_DES_S	ar9003_phy.h	388;"	d
AR_PHY_DFT_TONE_CTL_0	ar9003_phy.h	477;"	d
AR_PHY_DFT_TONE_CTL_1	ar9003_phy.h	950;"	d
AR_PHY_DFT_TONE_CTL_2	ar9003_phy.h	1026;"	d
AR_PHY_ECO_CTRL	ar9003_phy.h	622;"	d
AR_PHY_ERR	reg.h	1709;"	d
AR_PHY_ERR_1	reg.h	1746;"	d
AR_PHY_ERR_1_COUNT	reg.h	1747;"	d
AR_PHY_ERR_2	reg.h	1750;"	d
AR_PHY_ERR_2_COUNT	reg.h	1751;"	d
AR_PHY_ERR_3	reg.h	1762;"	d
AR_PHY_ERR_3_COUNT	reg.h	1763;"	d
AR_PHY_ERR_CCK_TIMING	reg.h	1714;"	d
AR_PHY_ERR_DCHIRP	reg.h	1711;"	d
AR_PHY_ERR_EIFS_MASK	reg.h	1760;"	d
AR_PHY_ERR_MASK_1	reg.h	1748;"	d
AR_PHY_ERR_MASK_2	reg.h	1752;"	d
AR_PHY_ERR_MASK_3	reg.h	1764;"	d
AR_PHY_ERR_OFDM_TIMING	reg.h	1713;"	d
AR_PHY_ERR_RADAR	reg.h	1712;"	d
AR_PHY_EXTCHN_PWRTHR1	ar9003_phy.h	304;"	d
AR_PHY_EXT_ATTEN_CTL	ar9003_phy.h	1062;"	d
AR_PHY_EXT_ATTEN_CTL_0	ar9003_phy.h	269;"	d
AR_PHY_EXT_ATTEN_CTL_1	ar9003_phy.h	930;"	d
AR_PHY_EXT_ATTEN_CTL_2	ar9003_phy.h	1008;"	d
AR_PHY_EXT_ATTEN_CTL_BSW_ATTEN	ar9003_phy.h	363;"	d
AR_PHY_EXT_ATTEN_CTL_BSW_ATTEN_S	ar9003_phy.h	364;"	d
AR_PHY_EXT_ATTEN_CTL_BSW_MARGIN	ar9003_phy.h	361;"	d
AR_PHY_EXT_ATTEN_CTL_BSW_MARGIN_S	ar9003_phy.h	362;"	d
AR_PHY_EXT_ATTEN_CTL_RXTX_MARGIN	ar9003_phy.h	359;"	d
AR_PHY_EXT_ATTEN_CTL_RXTX_MARGIN_S	ar9003_phy.h	360;"	d
AR_PHY_EXT_ATTEN_CTL_XATTEN1_DB	ar9003_phy.h	371;"	d
AR_PHY_EXT_ATTEN_CTL_XATTEN1_DB_S	ar9003_phy.h	372;"	d
AR_PHY_EXT_ATTEN_CTL_XATTEN1_MARGIN	ar9003_phy.h	367;"	d
AR_PHY_EXT_ATTEN_CTL_XATTEN1_MARGIN_S	ar9003_phy.h	368;"	d
AR_PHY_EXT_ATTEN_CTL_XATTEN2_DB	ar9003_phy.h	369;"	d
AR_PHY_EXT_ATTEN_CTL_XATTEN2_DB_S	ar9003_phy.h	370;"	d
AR_PHY_EXT_ATTEN_CTL_XATTEN2_MARGIN	ar9003_phy.h	365;"	d
AR_PHY_EXT_ATTEN_CTL_XATTEN2_MARGIN_S	ar9003_phy.h	366;"	d
AR_PHY_EXT_CCA	ar9002_phy.h	331;"	d
AR_PHY_EXT_CCA	ar9003_phy.h	73;"	d
AR_PHY_EXT_CCA0	ar9002_phy.h	327;"	d
AR_PHY_EXT_CCA0	ar9003_phy.h	271;"	d
AR_PHY_EXT_CCA0_THRESH62	ar9002_phy.h	328;"	d
AR_PHY_EXT_CCA0_THRESH62	ar9003_phy.h	397;"	d
AR_PHY_EXT_CCA0_THRESH62_S	ar9002_phy.h	329;"	d
AR_PHY_EXT_CCA0_THRESH62_S	ar9003_phy.h	398;"	d
AR_PHY_EXT_CCA_1	ar9003_phy.h	910;"	d
AR_PHY_EXT_CCA_2	ar9003_phy.h	989;"	d
AR_PHY_EXT_CCA_CYCPWR_THR1	ar9002_phy.h	332;"	d
AR_PHY_EXT_CCA_CYCPWR_THR1_S	ar9002_phy.h	333;"	d
AR_PHY_EXT_CCA_THRESH62	ar9002_phy.h	334;"	d
AR_PHY_EXT_CCA_THRESH62	ar9003_phy.h	149;"	d
AR_PHY_EXT_CCA_THRESH62_S	ar9002_phy.h	335;"	d
AR_PHY_EXT_CCA_THRESH62_S	ar9003_phy.h	150;"	d
AR_PHY_EXT_CHN_WIN	ar9003_phy.h	305;"	d
AR_PHY_EXT_CYCPWR_THR1	ar9003_phy.h	153;"	d
AR_PHY_EXT_CYCPWR_THR1_S	ar9003_phy.h	154;"	d
AR_PHY_EXT_MINCCA_PWR	ar9002_phy.h	339;"	d
AR_PHY_EXT_MINCCA_PWR	ar9003_phy.h	151;"	d
AR_PHY_EXT_MINCCA_PWR_S	ar9002_phy.h	340;"	d
AR_PHY_EXT_MINCCA_PWR_S	ar9003_phy.h	152;"	d
AR_PHY_EXT_TIMING5_CYCPWR_THR1	ar9002_phy.h	336;"	d
AR_PHY_EXT_TIMING5_CYCPWR_THR1_S	ar9002_phy.h	337;"	d
AR_PHY_FCAL20_CAP_STATUS_0	ar9003_phy.h	748;"	d
AR_PHY_FCAL20_CAP_STATUS_0_S	ar9003_phy.h	749;"	d
AR_PHY_FCAL_1	ar9003_phy.h	475;"	d
AR_PHY_FCAL_2_0	ar9003_phy.h	476;"	d
AR_PHY_FCAL_2_1	ar9003_phy.h	949;"	d
AR_PHY_FCAL_2_2	ar9003_phy.h	1025;"	d
AR_PHY_FC_DYN2040_EN	ar9002_phy.h	26;"	d
AR_PHY_FC_DYN2040_EXT_CH	ar9002_phy.h	30;"	d
AR_PHY_FC_DYN2040_PRI_CH	ar9002_phy.h	28;"	d
AR_PHY_FC_DYN2040_PRI_ONLY	ar9002_phy.h	27;"	d
AR_PHY_FC_ENABLE_DAC_FIFO	ar9002_phy.h	35;"	d
AR_PHY_FC_HT_EN	ar9002_phy.h	31;"	d
AR_PHY_FC_SHORT_GI_40	ar9002_phy.h	32;"	d
AR_PHY_FC_SINGLE_HT_LTF1	ar9002_phy.h	34;"	d
AR_PHY_FC_TURBO_MODE	ar9002_phy.h	24;"	d
AR_PHY_FC_TURBO_SHORT	ar9002_phy.h	25;"	d
AR_PHY_FC_WALSH	ar9002_phy.h	33;"	d
AR_PHY_FIND_SIG	ar9002_phy.h	113;"	d
AR_PHY_FIND_SIG	ar9003_phy.h	267;"	d
AR_PHY_FIND_SIG_FIRPWR	ar9002_phy.h	116;"	d
AR_PHY_FIND_SIG_FIRPWR	ar9003_phy.h	421;"	d
AR_PHY_FIND_SIG_FIRPWR_S	ar9002_phy.h	117;"	d
AR_PHY_FIND_SIG_FIRPWR_S	ar9003_phy.h	422;"	d
AR_PHY_FIND_SIG_FIRPWR_SIGN_BIT	ar9003_phy.h	423;"	d
AR_PHY_FIND_SIG_FIRSTEP	ar9002_phy.h	114;"	d
AR_PHY_FIND_SIG_FIRSTEP	ar9003_phy.h	419;"	d
AR_PHY_FIND_SIG_FIRSTEP_LOW	ar9002_phy.h	120;"	d
AR_PHY_FIND_SIG_FIRSTEP_LOW_S	ar9002_phy.h	121;"	d
AR_PHY_FIND_SIG_FIRSTEP_S	ar9002_phy.h	115;"	d
AR_PHY_FIND_SIG_FIRSTEP_S	ar9003_phy.h	420;"	d
AR_PHY_FIND_SIG_LOW	ar9002_phy.h	119;"	d
AR_PHY_FIND_SIG_LOW	ar9003_phy.h	67;"	d
AR_PHY_FIND_SIG_LOW_FIRPWR	ar9003_phy.h	194;"	d
AR_PHY_FIND_SIG_LOW_FIRPWR_S	ar9003_phy.h	195;"	d
AR_PHY_FIND_SIG_LOW_FIRPWR_SIGN_BIT	ar9003_phy.h	196;"	d
AR_PHY_FIND_SIG_LOW_FIRSTEP_LOW	ar9003_phy.h	192;"	d
AR_PHY_FIND_SIG_LOW_FIRSTEP_LOW_S	ar9003_phy.h	193;"	d
AR_PHY_FIND_SIG_LOW_RELSTEP	ar9003_phy.h	197;"	d
AR_PHY_FIND_SIG_LOW_RELSTEP_S	ar9003_phy.h	198;"	d
AR_PHY_FIND_SIG_LOW_RELSTEP_SIGN_BIT	ar9003_phy.h	199;"	d
AR_PHY_FIND_SIG_RELPWR	ar9003_phy.h	424;"	d
AR_PHY_FIND_SIG_RELPWR_S	ar9003_phy.h	425;"	d
AR_PHY_FIND_SIG_RELPWR_SIGN_BIT	ar9003_phy.h	426;"	d
AR_PHY_FIND_SIG_RELSTEP	ar9003_phy.h	427;"	d
AR_PHY_FIND_SIG_RELSTEP_S	ar9003_phy.h	428;"	d
AR_PHY_FIND_SIG_RELSTEP_SIGN_BIT	ar9003_phy.h	429;"	d
AR_PHY_FORCEMAX_GAINS_0	ar9003_phy.h	264;"	d
AR_PHY_FORCEMAX_GAINS_1	ar9003_phy.h	929;"	d
AR_PHY_FORCEMAX_GAINS_2	ar9003_phy.h	1007;"	d
AR_PHY_FORCE_CLKEN_CCK	ar9002_phy.h	448;"	d
AR_PHY_FORCE_CLKEN_CCK_MRC_MUX	ar9002_phy.h	449;"	d
AR_PHY_FORCE_XPA_CFG	ar9002_phy.h	566;"	d
AR_PHY_FORCE_XPA_CFG	ar9003_phy.h	784;"	d
AR_PHY_FORCE_XPA_CFG_S	ar9002_phy.h	567;"	d
AR_PHY_FORCE_XPA_CFG_S	ar9003_phy.h	785;"	d
AR_PHY_FRAME_CTL	ar9002_phy.h	211;"	d
AR_PHY_FRAME_CTL	ar9003_phy.h	460;"	d
AR_PHY_FRAME_CTL_CF_OVERLAP_WINDOW	ar9003_phy.h	487;"	d
AR_PHY_FRAME_CTL_CF_OVERLAP_WINDOW_S	ar9003_phy.h	488;"	d
AR_PHY_FRAME_CTL_TX_CLIP	ar9002_phy.h	212;"	d
AR_PHY_FRAME_CTL_TX_CLIP_S	ar9002_phy.h	213;"	d
AR_PHY_GAINS_MINOFF0	ar9003_phy.h	265;"	d
AR_PHY_GAIN_2GHZ	ar9002_phy.h	422;"	d
AR_PHY_GAIN_2GHZ_BSW_ATTEN	ar9002_phy.h	427;"	d
AR_PHY_GAIN_2GHZ_BSW_ATTEN_S	ar9002_phy.h	428;"	d
AR_PHY_GAIN_2GHZ_BSW_MARGIN	ar9002_phy.h	425;"	d
AR_PHY_GAIN_2GHZ_BSW_MARGIN_S	ar9002_phy.h	426;"	d
AR_PHY_GAIN_2GHZ_RXTX_MARGIN	ar9002_phy.h	423;"	d
AR_PHY_GAIN_2GHZ_RXTX_MARGIN_S	ar9002_phy.h	424;"	d
AR_PHY_GAIN_2GHZ_XATTEN1_DB	ar9002_phy.h	436;"	d
AR_PHY_GAIN_2GHZ_XATTEN1_DB_S	ar9002_phy.h	437;"	d
AR_PHY_GAIN_2GHZ_XATTEN1_MARGIN	ar9002_phy.h	432;"	d
AR_PHY_GAIN_2GHZ_XATTEN1_MARGIN_S	ar9002_phy.h	433;"	d
AR_PHY_GAIN_2GHZ_XATTEN2_DB	ar9002_phy.h	434;"	d
AR_PHY_GAIN_2GHZ_XATTEN2_DB_S	ar9002_phy.h	435;"	d
AR_PHY_GAIN_2GHZ_XATTEN2_MARGIN	ar9002_phy.h	430;"	d
AR_PHY_GAIN_2GHZ_XATTEN2_MARGIN_S	ar9002_phy.h	431;"	d
AR_PHY_GC_DYN2040_EN	ar9003_phy.h	755;"	d
AR_PHY_GC_DYN2040_EXT_CH	ar9003_phy.h	759;"	d
AR_PHY_GC_DYN2040_PRI_CH	ar9003_phy.h	757;"	d
AR_PHY_GC_DYN2040_PRI_CH_S	ar9003_phy.h	758;"	d
AR_PHY_GC_DYN2040_PRI_ONLY	ar9003_phy.h	756;"	d
AR_PHY_GC_ENABLE_DAC_FIFO	ar9003_phy.h	765;"	d
AR_PHY_GC_GF_DETECT_EN	ar9003_phy.h	764;"	d
AR_PHY_GC_HT_EN	ar9003_phy.h	760;"	d
AR_PHY_GC_SHORT_GI_40	ar9003_phy.h	761;"	d
AR_PHY_GC_SINGLE_HT_LTF1	ar9003_phy.h	763;"	d
AR_PHY_GC_TURBO_MODE	ar9003_phy.h	753;"	d
AR_PHY_GC_TURBO_SHORT	ar9003_phy.h	754;"	d
AR_PHY_GC_WALSH	ar9003_phy.h	762;"	d
AR_PHY_GEN_CTRL	ar9003_phy.h	451;"	d
AR_PHY_GLB_CONTROL	ar9003_phy.h	1049;"	d
AR_PHY_HALFGI	ar9002_phy.h	355;"	d
AR_PHY_HALFGI_DSC_EXP	ar9002_phy.h	358;"	d
AR_PHY_HALFGI_DSC_EXP_S	ar9002_phy.h	359;"	d
AR_PHY_HALFGI_DSC_MAN	ar9002_phy.h	356;"	d
AR_PHY_HALFGI_DSC_MAN_S	ar9002_phy.h	357;"	d
AR_PHY_HEADER_DETECT_XR	ar9002_phy.h	455;"	d
AR_PHY_HEAVYCLIP_20	ar9003_phy.h	537;"	d
AR_PHY_HEAVYCLIP_40	ar9003_phy.h	538;"	d
AR_PHY_HEAVYCLIP_CTL	ar9003_phy.h	536;"	d
AR_PHY_HEAVY_CLIP_ENABLE	ar9002_phy.h	364;"	d
AR_PHY_HEAVY_CLIP_FACTOR_RIFS	ar9002_phy.h	366;"	d
AR_PHY_ILLEGAL_TXRATE	ar9003_phy.h	539;"	d
AR_PHY_IQCORR_CTRL_CCK	ar9003_phy.h	320;"	d
AR_PHY_IQ_ADC_MEAS_0_B0	ar9003_phy.h	82;"	d
AR_PHY_IQ_ADC_MEAS_0_B0_9300_10	ar9003_phy.h	90;"	d
AR_PHY_IQ_ADC_MEAS_1_B0	ar9003_phy.h	83;"	d
AR_PHY_IQ_ADC_MEAS_1_B0_9300_10	ar9003_phy.h	91;"	d
AR_PHY_IQ_ADC_MEAS_2_B0	ar9003_phy.h	84;"	d
AR_PHY_IQ_ADC_MEAS_2_B0_9300_10	ar9003_phy.h	92;"	d
AR_PHY_IQ_ADC_MEAS_3_B0	ar9003_phy.h	85;"	d
AR_PHY_IQ_ADC_MEAS_3_B0_9300_10	ar9003_phy.h	93;"	d
AR_PHY_LDPC_CNTL1	ar9003_phy.h	218;"	d
AR_PHY_LDPC_CNTL2	ar9003_phy.h	219;"	d
AR_PHY_LNAGAIN_LONG_SHIFT	ar9003_phy.h	727;"	d
AR_PHY_LNAGAIN_LONG_SHIFT_S	ar9003_phy.h	728;"	d
AR_PHY_MAC_CLK_MODE	ar9003_phy.h	779;"	d
AR_PHY_MANRXGAIN_LONG_SHIFT	ar9003_phy.h	735;"	d
AR_PHY_MANRXGAIN_LONG_SHIFT_S	ar9003_phy.h	736;"	d
AR_PHY_MASK2_M_00_15	ar9002_phy.h	512;"	d
AR_PHY_MASK2_M_16_30	ar9002_phy.h	511;"	d
AR_PHY_MASK2_M_31_45	ar9002_phy.h	510;"	d
AR_PHY_MASK2_P_15_01	ar9002_phy.h	513;"	d
AR_PHY_MASK2_P_30_16	ar9002_phy.h	514;"	d
AR_PHY_MASK2_P_45_31	ar9002_phy.h	515;"	d
AR_PHY_MASK2_P_61_45	ar9002_phy.h	516;"	d
AR_PHY_MASK_CTL	ar9002_phy.h	285;"	d
AR_PHY_MAX_RX_LEN	ar9003_phy.h	459;"	d
AR_PHY_MC_GAIN_CTRL	ar9003_phy.h	277;"	d
AR_PHY_MINCCA_PWR	ar9002_phy.h	130;"	d
AR_PHY_MINCCA_PWR	ar9003_phy.h	389;"	d
AR_PHY_MINCCA_PWR_S	ar9002_phy.h	131;"	d
AR_PHY_MINCCA_PWR_S	ar9003_phy.h	390;"	d
AR_PHY_MISC_PA_CTL	ar9003_phy.h	468;"	d
AR_PHY_ML_CNTL_1	ar9003_phy.h	223;"	d
AR_PHY_ML_CNTL_2	ar9003_phy.h	224;"	d
AR_PHY_MODE	ar9002_phy.h	396;"	d
AR_PHY_MODE	ar9003_phy.h	452;"	d
AR_PHY_MODE_AR2133	ar9002_phy.h	398;"	d
AR_PHY_MODE_AR5111	ar9002_phy.h	399;"	d
AR_PHY_MODE_AR5112	ar9002_phy.h	400;"	d
AR_PHY_MODE_ASYNCFIFO	ar9002_phy.h	397;"	d
AR_PHY_MODE_CCK	ar9002_phy.h	404;"	d
AR_PHY_MODE_CCK	ar9003_phy.h	774;"	d
AR_PHY_MODE_DYNAMIC	ar9002_phy.h	401;"	d
AR_PHY_MODE_DYNAMIC	ar9003_phy.h	775;"	d
AR_PHY_MODE_DYNAMIC_S	ar9003_phy.h	776;"	d
AR_PHY_MODE_DYN_CCK_DISABLE	ar9002_phy.h	406;"	d
AR_PHY_MODE_DYN_CCK_DISABLE	ar9003_phy.h	780;"	d
AR_PHY_MODE_HALF	ar9003_phy.h	777;"	d
AR_PHY_MODE_OFDM	ar9002_phy.h	405;"	d
AR_PHY_MODE_OFDM	ar9003_phy.h	773;"	d
AR_PHY_MODE_QUARTER	ar9003_phy.h	778;"	d
AR_PHY_MODE_RF2GHZ	ar9002_phy.h	402;"	d
AR_PHY_MODE_RF5GHZ	ar9002_phy.h	403;"	d
AR_PHY_MODE_SVD_HALF	ar9003_phy.h	781;"	d
AR_PHY_MRC_CCK_CTRL	ar9003_phy.h	332;"	d
AR_PHY_MRC_CCK_ENABLE	ar9003_phy.h	333;"	d
AR_PHY_MRC_CCK_ENABLE_S	ar9003_phy.h	334;"	d
AR_PHY_MRC_CCK_MUX_REG	ar9003_phy.h	335;"	d
AR_PHY_MRC_CCK_MUX_REG_S	ar9003_phy.h	336;"	d
AR_PHY_MULTICHAIN_CTRL	ar9003_phy.h	77;"	d
AR_PHY_MULTICHAIN_GAIN_CTL	ar9002_phy.h	306;"	d
AR_PHY_MXRGAIN_LONG_SHIFT	ar9003_phy.h	729;"	d
AR_PHY_MXRGAIN_LONG_SHIFT_S	ar9003_phy.h	730;"	d
AR_PHY_M_SLEEP	ar9002_phy.h	369;"	d
AR_PHY_NEW_ADC_DC_GAIN_CORR	ar9002_phy.h	302;"	d
AR_PHY_NEW_ADC_DC_GAIN_CORR	ar9003_phy.h	1059;"	d
AR_PHY_NEW_ADC_DC_GAIN_CORR_9300_10	ar9003_phy.h	1060;"	d
AR_PHY_NEW_ADC_DC_OFFSET_CORR_ENABLE	ar9002_phy.h	304;"	d
AR_PHY_NEW_ADC_DC_OFFSET_CORR_ENABLE	ar9003_phy.h	124;"	d
AR_PHY_NEW_ADC_GAIN_CORR_ENABLE	ar9002_phy.h	303;"	d
AR_PHY_NEW_ADC_GAIN_CORR_ENABLE	ar9003_phy.h	123;"	d
AR_PHY_ONLY_CTL	ar9003_phy.h	621;"	d
AR_PHY_ONLY_WARMRESET	ar9003_phy.h	620;"	d
AR_PHY_PAPRD_AM2AM	ar9003_phy.h	1112;"	d
AR_PHY_PAPRD_AM2AM_MASK	ar9003_phy.h	1113;"	d
AR_PHY_PAPRD_AM2AM_MASK_S	ar9003_phy.h	1114;"	d
AR_PHY_PAPRD_AM2PM	ar9003_phy.h	1116;"	d
AR_PHY_PAPRD_AM2PM_MASK	ar9003_phy.h	1117;"	d
AR_PHY_PAPRD_AM2PM_MASK_S	ar9003_phy.h	1118;"	d
AR_PHY_PAPRD_CTRL0_B0	ar9003_phy.h	1124;"	d
AR_PHY_PAPRD_CTRL0_B1	ar9003_phy.h	1125;"	d
AR_PHY_PAPRD_CTRL0_B2	ar9003_phy.h	1126;"	d
AR_PHY_PAPRD_CTRL0_PAPRD_ENABLE	ar9003_phy.h	1127;"	d
AR_PHY_PAPRD_CTRL0_PAPRD_ENABLE_S	ar9003_phy.h	1128;"	d
AR_PHY_PAPRD_CTRL0_PAPRD_MAG_THRSH	ar9003_phy.h	1131;"	d
AR_PHY_PAPRD_CTRL0_PAPRD_MAG_THRSH_S	ar9003_phy.h	1132;"	d
AR_PHY_PAPRD_CTRL0_USE_SINGLE_TABLE_MASK	ar9003_phy.h	1129;"	d
AR_PHY_PAPRD_CTRL0_USE_SINGLE_TABLE_MASK_S	ar9003_phy.h	1130;"	d
AR_PHY_PAPRD_CTRL1_ADAPTIVE_AM2AM_ENABLE	ar9003_phy.h	1139;"	d
AR_PHY_PAPRD_CTRL1_ADAPTIVE_AM2AM_ENABLE_S	ar9003_phy.h	1140;"	d
AR_PHY_PAPRD_CTRL1_ADAPTIVE_AM2PM_ENABLE	ar9003_phy.h	1141;"	d
AR_PHY_PAPRD_CTRL1_ADAPTIVE_AM2PM_ENABLE_S	ar9003_phy.h	1142;"	d
AR_PHY_PAPRD_CTRL1_ADAPTIVE_SCALING_ENA	ar9003_phy.h	1137;"	d
AR_PHY_PAPRD_CTRL1_ADAPTIVE_SCALING_ENA_S	ar9003_phy.h	1138;"	d
AR_PHY_PAPRD_CTRL1_B0	ar9003_phy.h	1134;"	d
AR_PHY_PAPRD_CTRL1_B1	ar9003_phy.h	1135;"	d
AR_PHY_PAPRD_CTRL1_B2	ar9003_phy.h	1136;"	d
AR_PHY_PAPRD_CTRL1_PAPRD_MAG_SCALE_FACT	ar9003_phy.h	1147;"	d
AR_PHY_PAPRD_CTRL1_PAPRD_MAG_SCALE_FACT_S	ar9003_phy.h	1148;"	d
AR_PHY_PAPRD_CTRL1_PAPRD_POWER_AT_AM2AM_CAL	ar9003_phy.h	1143;"	d
AR_PHY_PAPRD_CTRL1_PAPRD_POWER_AT_AM2AM_CAL_S	ar9003_phy.h	1144;"	d
AR_PHY_PAPRD_CTRL1_PA_GAIN_SCALE_FACT_MASK	ar9003_phy.h	1145;"	d
AR_PHY_PAPRD_CTRL1_PA_GAIN_SCALE_FACT_MASK_S	ar9003_phy.h	1146;"	d
AR_PHY_PAPRD_HT40	ar9003_phy.h	1120;"	d
AR_PHY_PAPRD_HT40_MASK	ar9003_phy.h	1121;"	d
AR_PHY_PAPRD_HT40_MASK_S	ar9003_phy.h	1122;"	d
AR_PHY_PAPRD_MEM_TAB_B0	ar9003_phy.h	1238;"	d
AR_PHY_PAPRD_MEM_TAB_B1	ar9003_phy.h	1239;"	d
AR_PHY_PAPRD_MEM_TAB_B2	ar9003_phy.h	1240;"	d
AR_PHY_PAPRD_PRE_POST_SCALE_0_B0	ar9003_phy.h	1198;"	d
AR_PHY_PAPRD_PRE_POST_SCALE_1_B0	ar9003_phy.h	1199;"	d
AR_PHY_PAPRD_PRE_POST_SCALE_2_B0	ar9003_phy.h	1200;"	d
AR_PHY_PAPRD_PRE_POST_SCALE_3_B0	ar9003_phy.h	1201;"	d
AR_PHY_PAPRD_PRE_POST_SCALE_4_B0	ar9003_phy.h	1202;"	d
AR_PHY_PAPRD_PRE_POST_SCALE_5_B0	ar9003_phy.h	1203;"	d
AR_PHY_PAPRD_PRE_POST_SCALE_6_B0	ar9003_phy.h	1204;"	d
AR_PHY_PAPRD_PRE_POST_SCALE_7_B0	ar9003_phy.h	1205;"	d
AR_PHY_PAPRD_PRE_POST_SCALING	ar9003_phy.h	1206;"	d
AR_PHY_PAPRD_PRE_POST_SCALING_S	ar9003_phy.h	1207;"	d
AR_PHY_PAPRD_TRAINER_CNTL1	ar9003_phy.h	1150;"	d
AR_PHY_PAPRD_TRAINER_CNTL1_CF_CF_PAPRD_TRAIN_ENABLE	ar9003_phy.h	1152;"	d
AR_PHY_PAPRD_TRAINER_CNTL1_CF_CF_PAPRD_TRAIN_ENABLE_S	ar9003_phy.h	1153;"	d
AR_PHY_PAPRD_TRAINER_CNTL1_CF_PAPRD_AGC2_SETTLING	ar9003_phy.h	1154;"	d
AR_PHY_PAPRD_TRAINER_CNTL1_CF_PAPRD_AGC2_SETTLING_S	ar9003_phy.h	1155;"	d
AR_PHY_PAPRD_TRAINER_CNTL1_CF_PAPRD_IQCORR_ENABLE	ar9003_phy.h	1156;"	d
AR_PHY_PAPRD_TRAINER_CNTL1_CF_PAPRD_IQCORR_ENABLE_S	ar9003_phy.h	1157;"	d
AR_PHY_PAPRD_TRAINER_CNTL1_CF_PAPRD_LB_ENABLE	ar9003_phy.h	1162;"	d
AR_PHY_PAPRD_TRAINER_CNTL1_CF_PAPRD_LB_ENABLE_S	ar9003_phy.h	1163;"	d
AR_PHY_PAPRD_TRAINER_CNTL1_CF_PAPRD_LB_SKIP	ar9003_phy.h	1164;"	d
AR_PHY_PAPRD_TRAINER_CNTL1_CF_PAPRD_LB_SKIP_S	ar9003_phy.h	1165;"	d
AR_PHY_PAPRD_TRAINER_CNTL1_CF_PAPRD_RX_BB_GAIN_FORCE	ar9003_phy.h	1158;"	d
AR_PHY_PAPRD_TRAINER_CNTL1_CF_PAPRD_RX_BB_GAIN_FORCE_S	ar9003_phy.h	1159;"	d
AR_PHY_PAPRD_TRAINER_CNTL1_CF_PAPRD_TX_GAIN_FORCE	ar9003_phy.h	1160;"	d
AR_PHY_PAPRD_TRAINER_CNTL1_CF_PAPRD_TX_GAIN_FORCE_S	ar9003_phy.h	1161;"	d
AR_PHY_PAPRD_TRAINER_CNTL2	ar9003_phy.h	1167;"	d
AR_PHY_PAPRD_TRAINER_CNTL2_CF_PAPRD_INIT_RX_BB_GAIN	ar9003_phy.h	1169;"	d
AR_PHY_PAPRD_TRAINER_CNTL2_CF_PAPRD_INIT_RX_BB_GAIN_S	ar9003_phy.h	1170;"	d
AR_PHY_PAPRD_TRAINER_CNTL3	ar9003_phy.h	1172;"	d
AR_PHY_PAPRD_TRAINER_CNTL3_CF_PAPRD_ADC_DESIRED_SIZE	ar9003_phy.h	1174;"	d
AR_PHY_PAPRD_TRAINER_CNTL3_CF_PAPRD_ADC_DESIRED_SIZE_S	ar9003_phy.h	1175;"	d
AR_PHY_PAPRD_TRAINER_CNTL3_CF_PAPRD_BBTXMIX_DISABLE	ar9003_phy.h	1186;"	d
AR_PHY_PAPRD_TRAINER_CNTL3_CF_PAPRD_BBTXMIX_DISABLE_S	ar9003_phy.h	1187;"	d
AR_PHY_PAPRD_TRAINER_CNTL3_CF_PAPRD_COARSE_CORR_LEN	ar9003_phy.h	1182;"	d
AR_PHY_PAPRD_TRAINER_CNTL3_CF_PAPRD_COARSE_CORR_LEN_S	ar9003_phy.h	1183;"	d
AR_PHY_PAPRD_TRAINER_CNTL3_CF_PAPRD_FINE_CORR_LEN	ar9003_phy.h	1184;"	d
AR_PHY_PAPRD_TRAINER_CNTL3_CF_PAPRD_FINE_CORR_LEN_S	ar9003_phy.h	1185;"	d
AR_PHY_PAPRD_TRAINER_CNTL3_CF_PAPRD_MIN_LOOPBACK_DEL	ar9003_phy.h	1178;"	d
AR_PHY_PAPRD_TRAINER_CNTL3_CF_PAPRD_MIN_LOOPBACK_DEL_S	ar9003_phy.h	1179;"	d
AR_PHY_PAPRD_TRAINER_CNTL3_CF_PAPRD_NUM_CORR_STAGES	ar9003_phy.h	1180;"	d
AR_PHY_PAPRD_TRAINER_CNTL3_CF_PAPRD_NUM_CORR_STAGES_S	ar9003_phy.h	1181;"	d
AR_PHY_PAPRD_TRAINER_CNTL3_CF_PAPRD_QUICK_DROP	ar9003_phy.h	1176;"	d
AR_PHY_PAPRD_TRAINER_CNTL3_CF_PAPRD_QUICK_DROP_S	ar9003_phy.h	1177;"	d
AR_PHY_PAPRD_TRAINER_CNTL4	ar9003_phy.h	1189;"	d
AR_PHY_PAPRD_TRAINER_CNTL4_CF_PAPRD_MIN_CORR	ar9003_phy.h	1195;"	d
AR_PHY_PAPRD_TRAINER_CNTL4_CF_PAPRD_MIN_CORR_S	ar9003_phy.h	1196;"	d
AR_PHY_PAPRD_TRAINER_CNTL4_CF_PAPRD_NUM_TRAIN_SAMPLES	ar9003_phy.h	1191;"	d
AR_PHY_PAPRD_TRAINER_CNTL4_CF_PAPRD_NUM_TRAIN_SAMPLES_S	ar9003_phy.h	1192;"	d
AR_PHY_PAPRD_TRAINER_CNTL4_CF_PAPRD_SAFETY_DELTA	ar9003_phy.h	1193;"	d
AR_PHY_PAPRD_TRAINER_CNTL4_CF_PAPRD_SAFETY_DELTA_S	ar9003_phy.h	1194;"	d
AR_PHY_PAPRD_TRAINER_STAT1	ar9003_phy.h	1209;"	d
AR_PHY_PAPRD_TRAINER_STAT1_PAPRD_AGC2_PWR	ar9003_phy.h	1221;"	d
AR_PHY_PAPRD_TRAINER_STAT1_PAPRD_AGC2_PWR_S	ar9003_phy.h	1222;"	d
AR_PHY_PAPRD_TRAINER_STAT1_PAPRD_CORR_ERR	ar9003_phy.h	1215;"	d
AR_PHY_PAPRD_TRAINER_STAT1_PAPRD_CORR_ERR_S	ar9003_phy.h	1216;"	d
AR_PHY_PAPRD_TRAINER_STAT1_PAPRD_RX_GAIN_IDX	ar9003_phy.h	1219;"	d
AR_PHY_PAPRD_TRAINER_STAT1_PAPRD_RX_GAIN_IDX_S	ar9003_phy.h	1220;"	d
AR_PHY_PAPRD_TRAINER_STAT1_PAPRD_TRAIN_ACTIVE	ar9003_phy.h	1217;"	d
AR_PHY_PAPRD_TRAINER_STAT1_PAPRD_TRAIN_ACTIVE_S	ar9003_phy.h	1218;"	d
AR_PHY_PAPRD_TRAINER_STAT1_PAPRD_TRAIN_DONE	ar9003_phy.h	1211;"	d
AR_PHY_PAPRD_TRAINER_STAT1_PAPRD_TRAIN_DONE_S	ar9003_phy.h	1212;"	d
AR_PHY_PAPRD_TRAINER_STAT1_PAPRD_TRAIN_INCOMPLETE	ar9003_phy.h	1213;"	d
AR_PHY_PAPRD_TRAINER_STAT1_PAPRD_TRAIN_INCOMPLETE_S	ar9003_phy.h	1214;"	d
AR_PHY_PAPRD_TRAINER_STAT2	ar9003_phy.h	1224;"	d
AR_PHY_PAPRD_TRAINER_STAT2_PAPRD_COARSE_IDX	ar9003_phy.h	1228;"	d
AR_PHY_PAPRD_TRAINER_STAT2_PAPRD_COARSE_IDX_S	ar9003_phy.h	1229;"	d
AR_PHY_PAPRD_TRAINER_STAT2_PAPRD_FINE_IDX	ar9003_phy.h	1230;"	d
AR_PHY_PAPRD_TRAINER_STAT2_PAPRD_FINE_IDX_S	ar9003_phy.h	1231;"	d
AR_PHY_PAPRD_TRAINER_STAT2_PAPRD_FINE_VAL	ar9003_phy.h	1226;"	d
AR_PHY_PAPRD_TRAINER_STAT2_PAPRD_FINE_VAL_S	ar9003_phy.h	1227;"	d
AR_PHY_PAPRD_TRAINER_STAT3	ar9003_phy.h	1233;"	d
AR_PHY_PAPRD_TRAINER_STAT3_PAPRD_TRAIN_SAMPLES_CNT	ar9003_phy.h	1235;"	d
AR_PHY_PAPRD_TRAINER_STAT3_PAPRD_TRAIN_SAMPLES_CNT_S	ar9003_phy.h	1236;"	d
AR_PHY_PARALLEL_CAL_ENABLE	ar9002_phy.h	553;"	d
AR_PHY_PARALLEL_CAL_ENABLE	ar9003_phy.h	742;"	d
AR_PHY_PA_GAIN123_B0	ar9003_phy.h	1242;"	d
AR_PHY_PA_GAIN123_B1	ar9003_phy.h	1243;"	d
AR_PHY_PA_GAIN123_B2	ar9003_phy.h	1244;"	d
AR_PHY_PA_GAIN123_PA_GAIN1	ar9003_phy.h	1245;"	d
AR_PHY_PA_GAIN123_PA_GAIN1_S	ar9003_phy.h	1246;"	d
AR_PHY_PDADC_TAB	ar9003_phy.h	1066;"	d
AR_PHY_PDADC_TAB_0	ar9003_phy.h	599;"	d
AR_PHY_PDADC_TAB_1	ar9003_phy.h	957;"	d
AR_PHY_PEAK_DET_CTRL_1	ar9003_phy.h	308;"	d
AR_PHY_PEAK_DET_CTRL_2	ar9003_phy.h	309;"	d
AR_PHY_PERCHAIN_CSD	ar9003_phy.h	78;"	d
AR_PHY_PILOT_MASK_01_30	ar9002_phy.h	529;"	d
AR_PHY_PILOT_MASK_31_60	ar9002_phy.h	530;"	d
AR_PHY_PILOT_SPUR_MASK	ar9003_phy.h	220;"	d
AR_PHY_PILOT_SPUR_MASK_CF_PILOT_MASK_A	ar9003_phy.h	229;"	d
AR_PHY_PILOT_SPUR_MASK_CF_PILOT_MASK_A_S	ar9003_phy.h	230;"	d
AR_PHY_PILOT_SPUR_MASK_CF_PILOT_MASK_B	ar9003_phy.h	233;"	d
AR_PHY_PILOT_SPUR_MASK_CF_PILOT_MASK_B_S	ar9003_phy.h	234;"	d
AR_PHY_PILOT_SPUR_MASK_CF_PILOT_MASK_IDX_A	ar9003_phy.h	227;"	d
AR_PHY_PILOT_SPUR_MASK_CF_PILOT_MASK_IDX_A_S	ar9003_phy.h	228;"	d
AR_PHY_PILOT_SPUR_MASK_CF_PILOT_MASK_IDX_B	ar9003_phy.h	231;"	d
AR_PHY_PILOT_SPUR_MASK_CF_PILOT_MASK_IDX_B_S	ar9003_phy.h	232;"	d
AR_PHY_PLL_CONTROL	phy.h	48;"	d
AR_PHY_PLL_CTL	ar9002_phy.h	161;"	d
AR_PHY_PLL_CTL	ar9003_phy.h	482;"	d
AR_PHY_PLL_CTL_40	ar9002_phy.h	162;"	d
AR_PHY_PLL_CTL_40_2133	ar9002_phy.h	166;"	d
AR_PHY_PLL_CTL_40_5413	ar9002_phy.h	163;"	d
AR_PHY_PLL_CTL_44	ar9002_phy.h	164;"	d
AR_PHY_PLL_CTL_44_2133	ar9002_phy.h	165;"	d
AR_PHY_PLL_MODE	phy.h	49;"	d
AR_PHY_PMU1	ar9003_phy.h	715;"	d
AR_PHY_PMU1_PWD	ar9003_phy.h	716;"	d
AR_PHY_PMU1_PWD_S	ar9003_phy.h	717;"	d
AR_PHY_PMU2	ar9003_phy.h	719;"	d
AR_PHY_PMU2_PGM	ar9003_phy.h	720;"	d
AR_PHY_PMU2_PGM_S	ar9003_phy.h	721;"	d
AR_PHY_POWERTX_RATE5	ar9003_phy.h	1248;"	d
AR_PHY_POWERTX_RATE5_POWERTXHT20_0	ar9003_phy.h	1249;"	d
AR_PHY_POWERTX_RATE5_POWERTXHT20_0_S	ar9003_phy.h	1250;"	d
AR_PHY_POWERTX_RATE6	ar9003_phy.h	1252;"	d
AR_PHY_POWERTX_RATE6_POWERTXHT20_5	ar9003_phy.h	1253;"	d
AR_PHY_POWERTX_RATE6_POWERTXHT20_5_S	ar9003_phy.h	1254;"	d
AR_PHY_POWERTX_RATE8	ar9003_phy.h	1256;"	d
AR_PHY_POWERTX_RATE8_POWERTXHT40_5	ar9003_phy.h	1257;"	d
AR_PHY_POWERTX_RATE8_POWERTXHT40_5_S	ar9003_phy.h	1258;"	d
AR_PHY_POWER_TX_RATE	ar9003_phy.h	541;"	d
AR_PHY_POWER_TX_RATE1	ar9002_phy.h	206;"	d
AR_PHY_POWER_TX_RATE1	ar9003_phy.h	834;"	d
AR_PHY_POWER_TX_RATE2	ar9002_phy.h	207;"	d
AR_PHY_POWER_TX_RATE2	ar9003_phy.h	835;"	d
AR_PHY_POWER_TX_RATE3	ar9002_phy.h	451;"	d
AR_PHY_POWER_TX_RATE4	ar9002_phy.h	452;"	d
AR_PHY_POWER_TX_RATE5	ar9002_phy.h	555;"	d
AR_PHY_POWER_TX_RATE6	ar9002_phy.h	556;"	d
AR_PHY_POWER_TX_RATE7	ar9002_phy.h	561;"	d
AR_PHY_POWER_TX_RATE8	ar9002_phy.h	562;"	d
AR_PHY_POWER_TX_RATE9	ar9002_phy.h	563;"	d
AR_PHY_POWER_TX_RATE_MAX	ar9002_phy.h	208;"	d
AR_PHY_POWER_TX_RATE_MAX	ar9003_phy.h	836;"	d
AR_PHY_POWER_TX_RATE_MAX_TPC_ENABLE	ar9002_phy.h	209;"	d
AR_PHY_POWER_TX_RATE_MAX_TPC_ENABLE	ar9003_phy.h	837;"	d
AR_PHY_POWER_TX_SUB	ar9002_phy.h	560;"	d
AR_PHY_POWER_TX_SUB	ar9003_phy.h	544;"	d
AR_PHY_PWRTX_MAX	ar9003_phy.h	543;"	d
AR_PHY_RADAR_0	ar9002_phy.h	224;"	d
AR_PHY_RADAR_0	ar9003_phy.h	74;"	d
AR_PHY_RADAR_0_ENA	ar9002_phy.h	225;"	d
AR_PHY_RADAR_0_ENA	ar9003_phy.h	164;"	d
AR_PHY_RADAR_0_FFT_ENA	ar9002_phy.h	226;"	d
AR_PHY_RADAR_0_FFT_ENA	ar9003_phy.h	165;"	d
AR_PHY_RADAR_0_FIRPWR	ar9002_phy.h	235;"	d
AR_PHY_RADAR_0_FIRPWR	ar9003_phy.h	174;"	d
AR_PHY_RADAR_0_FIRPWR_S	ar9002_phy.h	236;"	d
AR_PHY_RADAR_0_FIRPWR_S	ar9003_phy.h	175;"	d
AR_PHY_RADAR_0_HEIGHT	ar9002_phy.h	231;"	d
AR_PHY_RADAR_0_HEIGHT	ar9003_phy.h	170;"	d
AR_PHY_RADAR_0_HEIGHT_S	ar9002_phy.h	232;"	d
AR_PHY_RADAR_0_HEIGHT_S	ar9003_phy.h	171;"	d
AR_PHY_RADAR_0_INBAND	ar9002_phy.h	227;"	d
AR_PHY_RADAR_0_INBAND	ar9003_phy.h	166;"	d
AR_PHY_RADAR_0_INBAND_S	ar9002_phy.h	228;"	d
AR_PHY_RADAR_0_INBAND_S	ar9003_phy.h	167;"	d
AR_PHY_RADAR_0_PRSSI	ar9002_phy.h	229;"	d
AR_PHY_RADAR_0_PRSSI	ar9003_phy.h	168;"	d
AR_PHY_RADAR_0_PRSSI_S	ar9002_phy.h	230;"	d
AR_PHY_RADAR_0_PRSSI_S	ar9003_phy.h	169;"	d
AR_PHY_RADAR_0_RRSSI	ar9002_phy.h	233;"	d
AR_PHY_RADAR_0_RRSSI	ar9003_phy.h	172;"	d
AR_PHY_RADAR_0_RRSSI_S	ar9002_phy.h	234;"	d
AR_PHY_RADAR_0_RRSSI_S	ar9003_phy.h	173;"	d
AR_PHY_RADAR_1	ar9002_phy.h	238;"	d
AR_PHY_RADAR_1	ar9003_phy.h	75;"	d
AR_PHY_RADAR_1_BLOCK_CHECK	ar9002_phy.h	243;"	d
AR_PHY_RADAR_1_BLOCK_CHECK	ar9003_phy.h	180;"	d
AR_PHY_RADAR_1_MAXLEN	ar9002_phy.h	248;"	d
AR_PHY_RADAR_1_MAXLEN	ar9003_phy.h	185;"	d
AR_PHY_RADAR_1_MAXLEN_S	ar9002_phy.h	249;"	d
AR_PHY_RADAR_1_MAXLEN_S	ar9003_phy.h	186;"	d
AR_PHY_RADAR_1_MAX_RRSSI	ar9002_phy.h	244;"	d
AR_PHY_RADAR_1_MAX_RRSSI	ar9003_phy.h	181;"	d
AR_PHY_RADAR_1_RELPWR_ENA	ar9002_phy.h	239;"	d
AR_PHY_RADAR_1_RELPWR_ENA	ar9003_phy.h	176;"	d
AR_PHY_RADAR_1_RELPWR_THRESH	ar9002_phy.h	241;"	d
AR_PHY_RADAR_1_RELPWR_THRESH	ar9003_phy.h	178;"	d
AR_PHY_RADAR_1_RELPWR_THRESH_S	ar9002_phy.h	242;"	d
AR_PHY_RADAR_1_RELPWR_THRESH_S	ar9003_phy.h	179;"	d
AR_PHY_RADAR_1_RELSTEP_CHECK	ar9002_phy.h	245;"	d
AR_PHY_RADAR_1_RELSTEP_CHECK	ar9003_phy.h	182;"	d
AR_PHY_RADAR_1_RELSTEP_THRESH	ar9002_phy.h	246;"	d
AR_PHY_RADAR_1_RELSTEP_THRESH	ar9003_phy.h	183;"	d
AR_PHY_RADAR_1_RELSTEP_THRESH_S	ar9002_phy.h	247;"	d
AR_PHY_RADAR_1_RELSTEP_THRESH_S	ar9003_phy.h	184;"	d
AR_PHY_RADAR_1_USE_FIR128	ar9002_phy.h	240;"	d
AR_PHY_RADAR_1_USE_FIR128	ar9003_phy.h	177;"	d
AR_PHY_RADAR_BW_FILTER	ar9003_phy.h	457;"	d
AR_PHY_RADAR_DC_PWR_THRESH	ar9003_phy.h	188;"	d
AR_PHY_RADAR_DC_PWR_THRESH_S	ar9003_phy.h	189;"	d
AR_PHY_RADAR_EXT	ar9002_phy.h	221;"	d
AR_PHY_RADAR_EXT	ar9003_phy.h	76;"	d
AR_PHY_RADAR_EXT_ENA	ar9002_phy.h	222;"	d
AR_PHY_RADAR_EXT_ENA	ar9003_phy.h	187;"	d
AR_PHY_RADAR_LB_DC_CAP	ar9003_phy.h	190;"	d
AR_PHY_RADAR_LB_DC_CAP_S	ar9003_phy.h	191;"	d
AR_PHY_REFCLKDLY	ar9002_phy.h	370;"	d
AR_PHY_REFCLKPD	ar9002_phy.h	371;"	d
AR_PHY_RESTART	ar9002_phy.h	264;"	d
AR_PHY_RESTART	ar9003_phy.h	272;"	d
AR_PHY_RESTART_DIV_GC	ar9002_phy.h	265;"	d
AR_PHY_RESTART_DIV_GC	ar9003_phy.h	432;"	d
AR_PHY_RESTART_DIV_GC_S	ar9002_phy.h	266;"	d
AR_PHY_RESTART_DIV_GC_S	ar9003_phy.h	433;"	d
AR_PHY_RESTART_ENA	ar9003_phy.h	434;"	d
AR_PHY_RESTART_ENABLE_DIV_M2FLAG	ar9003_phy.h	430;"	d
AR_PHY_RESTART_ENABLE_DIV_M2FLAG_S	ar9003_phy.h	431;"	d
AR_PHY_RFBUS_GRANT	ar9002_phy.h	388;"	d
AR_PHY_RFBUS_GRANT	ar9003_phy.h	462;"	d
AR_PHY_RFBUS_GRANT_EN	ar9002_phy.h	389;"	d
AR_PHY_RFBUS_GRANT_EN	ar9003_phy.h	752;"	d
AR_PHY_RFBUS_REQ	ar9002_phy.h	268;"	d
AR_PHY_RFBUS_REQ	ar9003_phy.h	461;"	d
AR_PHY_RFBUS_REQ_EN	ar9002_phy.h	269;"	d
AR_PHY_RFBUS_REQ_EN	ar9003_phy.h	751;"	d
AR_PHY_RF_CTL2	ar9002_phy.h	54;"	d
AR_PHY_RF_CTL3	ar9002_phy.h	60;"	d
AR_PHY_RF_CTL4	ar9002_phy.h	79;"	d
AR_PHY_RF_CTL4_FRAME_XPAA_ON	ar9002_phy.h	86;"	d
AR_PHY_RF_CTL4_FRAME_XPAA_ON_S	ar9002_phy.h	87;"	d
AR_PHY_RF_CTL4_FRAME_XPAB_ON	ar9002_phy.h	84;"	d
AR_PHY_RF_CTL4_FRAME_XPAB_ON_S	ar9002_phy.h	85;"	d
AR_PHY_RF_CTL4_TX_END_XPAA_OFF	ar9002_phy.h	82;"	d
AR_PHY_RF_CTL4_TX_END_XPAA_OFF_S	ar9002_phy.h	83;"	d
AR_PHY_RF_CTL4_TX_END_XPAB_OFF	ar9002_phy.h	80;"	d
AR_PHY_RF_CTL4_TX_END_XPAB_OFF_S	ar9002_phy.h	81;"	d
AR_PHY_RIFS	ar9003_phy.h	463;"	d
AR_PHY_RIFS_INIT_DELAY	ar9002_phy.h	367;"	d
AR_PHY_RIFS_INIT_DELAY	ar9003_phy.h	410;"	d
AR_PHY_RIFS_SRCH	ar9003_phy.h	307;"	d
AR_PHY_RSSI_0	ar9003_phy.h	312;"	d
AR_PHY_RSSI_1	ar9003_phy.h	933;"	d
AR_PHY_RSSI_2	ar9003_phy.h	1011;"	d
AR_PHY_RSSI_3	ar9003_phy.h	1044;"	d
AR_PHY_RTT_CTRL	ar9003_phy.h	614;"	d
AR_PHY_RTT_CTRL_ENA_RADIO_RETENTION	ar9003_phy.h	867;"	d
AR_PHY_RTT_CTRL_ENA_RADIO_RETENTION_S	ar9003_phy.h	868;"	d
AR_PHY_RTT_CTRL_FORCE_RADIO_RESTORE	ar9003_phy.h	871;"	d
AR_PHY_RTT_CTRL_FORCE_RADIO_RESTORE_S	ar9003_phy.h	872;"	d
AR_PHY_RTT_CTRL_RESTORE_MASK	ar9003_phy.h	869;"	d
AR_PHY_RTT_CTRL_RESTORE_MASK_S	ar9003_phy.h	870;"	d
AR_PHY_RTT_SW_RTT_TABLE_ACCESS	ar9003_phy.h	873;"	d
AR_PHY_RTT_SW_RTT_TABLE_ACCESS_S	ar9003_phy.h	874;"	d
AR_PHY_RTT_SW_RTT_TABLE_ADDR	ar9003_phy.h	877;"	d
AR_PHY_RTT_SW_RTT_TABLE_ADDR_S	ar9003_phy.h	878;"	d
AR_PHY_RTT_SW_RTT_TABLE_DATA	ar9003_phy.h	879;"	d
AR_PHY_RTT_SW_RTT_TABLE_DATA_S	ar9003_phy.h	880;"	d
AR_PHY_RTT_SW_RTT_TABLE_WRITE	ar9003_phy.h	875;"	d
AR_PHY_RTT_SW_RTT_TABLE_WRITE_S	ar9003_phy.h	876;"	d
AR_PHY_RTT_TABLE_SW_INTF_1_B	ar9003_phy.h	982;"	d
AR_PHY_RTT_TABLE_SW_INTF_B	ar9003_phy.h	980;"	d
AR_PHY_RX1DB_BIQUAD_LONG_SHIFT	ar9003_phy.h	723;"	d
AR_PHY_RX1DB_BIQUAD_LONG_SHIFT_S	ar9003_phy.h	724;"	d
AR_PHY_RX6DB_BIQUAD_LONG_SHIFT	ar9003_phy.h	725;"	d
AR_PHY_RX6DB_BIQUAD_LONG_SHIFT_S	ar9003_phy.h	726;"	d
AR_PHY_RXGAIN	ar9002_phy.h	95;"	d
AR_PHY_RXGAIN	ar9003_phy.h	1064;"	d
AR_PHY_RXGAIN_TXRX_ATTEN	ar9002_phy.h	96;"	d
AR_PHY_RXGAIN_TXRX_ATTEN	ar9003_phy.h	373;"	d
AR_PHY_RXGAIN_TXRX_ATTEN_S	ar9002_phy.h	97;"	d
AR_PHY_RXGAIN_TXRX_ATTEN_S	ar9003_phy.h	374;"	d
AR_PHY_RXGAIN_TXRX_RF_MAX	ar9002_phy.h	98;"	d
AR_PHY_RXGAIN_TXRX_RF_MAX	ar9003_phy.h	375;"	d
AR_PHY_RXGAIN_TXRX_RF_MAX_S	ar9002_phy.h	99;"	d
AR_PHY_RXGAIN_TXRX_RF_MAX_S	ar9003_phy.h	376;"	d
AR_PHY_RX_CHAINMASK	ar9002_phy.h	301;"	d
AR_PHY_RX_CHAINMASK	ar9003_phy.h	472;"	d
AR_PHY_RX_CLR_DELAY	ar9003_phy.h	464;"	d
AR_PHY_RX_DELAY	ar9002_phy.h	183;"	d
AR_PHY_RX_DELAY	ar9003_phy.h	465;"	d
AR_PHY_RX_DELAY_DELAY	ar9002_phy.h	185;"	d
AR_PHY_RX_DELAY_DELAY	ar9003_phy.h	766;"	d
AR_PHY_RX_DELAY_DELAY	ar9003_phy.h	844;"	d
AR_PHY_RX_GAIN_BOUNDS_1	ar9003_phy.h	310;"	d
AR_PHY_RX_GAIN_BOUNDS_2	ar9003_phy.h	311;"	d
AR_PHY_RX_IQCAL_CORR_B0	ar9003_phy.h	33;"	d
AR_PHY_RX_IQCAL_CORR_B0_LOOPBACK_IQCORR_EN	ar9003_phy.h	61;"	d
AR_PHY_RX_IQCAL_CORR_B0_LOOPBACK_IQCORR_EN_S	ar9003_phy.h	62;"	d
AR_PHY_RX_IQCAL_CORR_B1	ar9003_phy.h	916;"	d
AR_PHY_RX_IQCAL_CORR_B2	ar9003_phy.h	995;"	d
AR_PHY_RX_IQCAL_CORR_IQCORR_ENABLE	ar9003_phy.h	206;"	d
AR_PHY_RX_IQCAL_CORR_IQCORR_Q_I_COFF	ar9003_phy.h	204;"	d
AR_PHY_RX_IQCAL_CORR_IQCORR_Q_I_COFF_S	ar9003_phy.h	205;"	d
AR_PHY_RX_IQCAL_CORR_IQCORR_Q_Q_COFF	ar9003_phy.h	202;"	d
AR_PHY_RX_IQCAL_CORR_IQCORR_Q_Q_COFF_S	ar9003_phy.h	203;"	d
AR_PHY_RX_IQCAL_CORR_LOOPBACK_IQCORR_Q_I_COFF	ar9003_phy.h	209;"	d
AR_PHY_RX_IQCAL_CORR_LOOPBACK_IQCORR_Q_I_COFF_S	ar9003_phy.h	210;"	d
AR_PHY_RX_IQCAL_CORR_LOOPBACK_IQCORR_Q_Q_COFF	ar9003_phy.h	207;"	d
AR_PHY_RX_IQCAL_CORR_LOOPBACK_IQCORR_Q_Q_COFF_S	ar9003_phy.h	208;"	d
AR_PHY_RX_OCGAIN	ar9003_phy.h	338;"	d
AR_PHY_RX_OCGAIN_2	ar9003_phy.h	935;"	d
AR_PHY_SCFIR_GAIN_LONG_SHIFT	ar9003_phy.h	733;"	d
AR_PHY_SCFIR_GAIN_LONG_SHIFT_S	ar9003_phy.h	734;"	d
AR_PHY_SCRAMBLER_SEED	ar9003_phy.h	533;"	d
AR_PHY_SCRM_SEQ_XR	ar9002_phy.h	454;"	d
AR_PHY_SEARCH_START_DELAY	ar9002_phy.h	184;"	d
AR_PHY_SEARCH_START_DELAY	ar9003_phy.h	458;"	d
AR_PHY_SEL_EXTERNAL_RADIO	ar9002_phy.h	77;"	d
AR_PHY_SEL_INTERNAL_ADDAC	ar9002_phy.h	76;"	d
AR_PHY_SETTLING	ar9002_phy.h	91;"	d
AR_PHY_SETTLING	ar9003_phy.h	263;"	d
AR_PHY_SETTLING_SWITCH	ar9002_phy.h	92;"	d
AR_PHY_SETTLING_SWITCH	ar9003_phy.h	381;"	d
AR_PHY_SETTLING_SWITCH_S	ar9002_phy.h	93;"	d
AR_PHY_SETTLING_SWITCH_S	ar9003_phy.h	382;"	d
AR_PHY_SFCORR	ar9002_phy.h	148;"	d
AR_PHY_SFCORR	ar9003_phy.h	69;"	d
AR_PHY_SFCORR_EXT	ar9002_phy.h	344;"	d
AR_PHY_SFCORR_EXT	ar9003_phy.h	71;"	d
AR_PHY_SFCORR_EXT_M1_THRESH	ar9002_phy.h	345;"	d
AR_PHY_SFCORR_EXT_M1_THRESH	ar9003_phy.h	138;"	d
AR_PHY_SFCORR_EXT_M1_THRESH_LOW	ar9002_phy.h	349;"	d
AR_PHY_SFCORR_EXT_M1_THRESH_LOW	ar9003_phy.h	142;"	d
AR_PHY_SFCORR_EXT_M1_THRESH_LOW_S	ar9002_phy.h	350;"	d
AR_PHY_SFCORR_EXT_M1_THRESH_LOW_S	ar9003_phy.h	143;"	d
AR_PHY_SFCORR_EXT_M1_THRESH_S	ar9002_phy.h	346;"	d
AR_PHY_SFCORR_EXT_M1_THRESH_S	ar9003_phy.h	139;"	d
AR_PHY_SFCORR_EXT_M2_THRESH	ar9002_phy.h	347;"	d
AR_PHY_SFCORR_EXT_M2_THRESH	ar9003_phy.h	140;"	d
AR_PHY_SFCORR_EXT_M2_THRESH_LOW	ar9002_phy.h	351;"	d
AR_PHY_SFCORR_EXT_M2_THRESH_LOW	ar9003_phy.h	144;"	d
AR_PHY_SFCORR_EXT_M2_THRESH_LOW_S	ar9002_phy.h	352;"	d
AR_PHY_SFCORR_EXT_M2_THRESH_LOW_S	ar9003_phy.h	145;"	d
AR_PHY_SFCORR_EXT_M2_THRESH_S	ar9002_phy.h	348;"	d
AR_PHY_SFCORR_EXT_M2_THRESH_S	ar9003_phy.h	141;"	d
AR_PHY_SFCORR_EXT_SPUR_SUBCHANNEL_SD	ar9003_phy.h	146;"	d
AR_PHY_SFCORR_EXT_SPUR_SUBCHANNEL_SD_S	ar9003_phy.h	147;"	d
AR_PHY_SFCORR_LOW	ar9002_phy.h	139;"	d
AR_PHY_SFCORR_LOW	ar9003_phy.h	70;"	d
AR_PHY_SFCORR_LOW_M1_THRESH_LOW	ar9002_phy.h	143;"	d
AR_PHY_SFCORR_LOW_M1_THRESH_LOW	ar9003_phy.h	128;"	d
AR_PHY_SFCORR_LOW_M1_THRESH_LOW_S	ar9002_phy.h	144;"	d
AR_PHY_SFCORR_LOW_M1_THRESH_LOW_S	ar9003_phy.h	129;"	d
AR_PHY_SFCORR_LOW_M2COUNT_THR_LOW	ar9002_phy.h	141;"	d
AR_PHY_SFCORR_LOW_M2COUNT_THR_LOW	ar9003_phy.h	126;"	d
AR_PHY_SFCORR_LOW_M2COUNT_THR_LOW_S	ar9002_phy.h	142;"	d
AR_PHY_SFCORR_LOW_M2COUNT_THR_LOW_S	ar9003_phy.h	127;"	d
AR_PHY_SFCORR_LOW_M2_THRESH_LOW	ar9002_phy.h	145;"	d
AR_PHY_SFCORR_LOW_M2_THRESH_LOW	ar9003_phy.h	130;"	d
AR_PHY_SFCORR_LOW_M2_THRESH_LOW_S	ar9002_phy.h	146;"	d
AR_PHY_SFCORR_LOW_M2_THRESH_LOW_S	ar9003_phy.h	131;"	d
AR_PHY_SFCORR_LOW_USE_SELF_CORR_LOW	ar9002_phy.h	140;"	d
AR_PHY_SFCORR_LOW_USE_SELF_CORR_LOW	ar9003_phy.h	125;"	d
AR_PHY_SFCORR_M1_THRESH	ar9002_phy.h	151;"	d
AR_PHY_SFCORR_M1_THRESH	ar9003_phy.h	134;"	d
AR_PHY_SFCORR_M1_THRESH_S	ar9002_phy.h	152;"	d
AR_PHY_SFCORR_M1_THRESH_S	ar9003_phy.h	135;"	d
AR_PHY_SFCORR_M2COUNT_THR	ar9002_phy.h	149;"	d
AR_PHY_SFCORR_M2COUNT_THR	ar9003_phy.h	132;"	d
AR_PHY_SFCORR_M2COUNT_THR_S	ar9002_phy.h	150;"	d
AR_PHY_SFCORR_M2COUNT_THR_S	ar9003_phy.h	133;"	d
AR_PHY_SFCORR_M2_THRESH	ar9002_phy.h	153;"	d
AR_PHY_SFCORR_M2_THRESH	ar9003_phy.h	136;"	d
AR_PHY_SFCORR_M2_THRESH_S	ar9002_phy.h	154;"	d
AR_PHY_SFCORR_M2_THRESH_S	ar9003_phy.h	137;"	d
AR_PHY_SFCORR_SPUR_SUBCHNL_SD_S	ar9002_phy.h	353;"	d
AR_PHY_SFCORR_SPUR_SUBCHNL_SD_S	ar9003_phy.h	148;"	d
AR_PHY_SGI_DELTA	ar9003_phy.h	222;"	d
AR_PHY_SGI_DSC_EXP	ar9003_phy.h	251;"	d
AR_PHY_SGI_DSC_EXP_S	ar9003_phy.h	252;"	d
AR_PHY_SGI_DSC_MAN	ar9003_phy.h	249;"	d
AR_PHY_SGI_DSC_MAN_S	ar9003_phy.h	250;"	d
AR_PHY_SIGMA_DELTA	ar9002_phy.h	254;"	d
AR_PHY_SIGMA_DELTA_ADC_CLIP	ar9002_phy.h	261;"	d
AR_PHY_SIGMA_DELTA_ADC_CLIP_S	ar9002_phy.h	262;"	d
AR_PHY_SIGMA_DELTA_ADC_SEL	ar9002_phy.h	255;"	d
AR_PHY_SIGMA_DELTA_ADC_SEL_S	ar9002_phy.h	256;"	d
AR_PHY_SIGMA_DELTA_FILT1	ar9002_phy.h	259;"	d
AR_PHY_SIGMA_DELTA_FILT1_S	ar9002_phy.h	260;"	d
AR_PHY_SIGMA_DELTA_FILT2	ar9002_phy.h	257;"	d
AR_PHY_SIGMA_DELTA_FILT2_S	ar9002_phy.h	258;"	d
AR_PHY_SLEEP_CTR_CONTROL	ar9002_phy.h	156;"	d
AR_PHY_SLEEP_CTR_LIMIT	ar9002_phy.h	157;"	d
AR_PHY_SLEEP_SCAL	ar9002_phy.h	159;"	d
AR_PHY_SPECTRAL_SCAN	ar9002_phy.h	168;"	d
AR_PHY_SPECTRAL_SCAN	ar9003_phy.h	456;"	d
AR_PHY_SPECTRAL_SCAN_ACTIVE	ar9002_phy.h	172;"	d
AR_PHY_SPECTRAL_SCAN_ACTIVE	ar9003_phy.h	849;"	d
AR_PHY_SPECTRAL_SCAN_ACTIVE_S	ar9002_phy.h	173;"	d
AR_PHY_SPECTRAL_SCAN_ACTIVE_S	ar9003_phy.h	850;"	d
AR_PHY_SPECTRAL_SCAN_COMPRESSED_RPT	ar9003_phy.h	863;"	d
AR_PHY_SPECTRAL_SCAN_COMPRESSED_RPT_S	ar9003_phy.h	864;"	d
AR_PHY_SPECTRAL_SCAN_COUNT	ar9002_phy.h	178;"	d
AR_PHY_SPECTRAL_SCAN_COUNT	ar9003_phy.h	855;"	d
AR_PHY_SPECTRAL_SCAN_COUNT_S	ar9002_phy.h	179;"	d
AR_PHY_SPECTRAL_SCAN_COUNT_S	ar9003_phy.h	856;"	d
AR_PHY_SPECTRAL_SCAN_ENA	ar9002_phy.h	170;"	d
AR_PHY_SPECTRAL_SCAN_ENABLE	ar9002_phy.h	169;"	d
AR_PHY_SPECTRAL_SCAN_ENABLE	ar9003_phy.h	847;"	d
AR_PHY_SPECTRAL_SCAN_ENABLE_S	ar9003_phy.h	848;"	d
AR_PHY_SPECTRAL_SCAN_ENA_S	ar9002_phy.h	171;"	d
AR_PHY_SPECTRAL_SCAN_FFT_PERIOD	ar9002_phy.h	174;"	d
AR_PHY_SPECTRAL_SCAN_FFT_PERIOD	ar9003_phy.h	851;"	d
AR_PHY_SPECTRAL_SCAN_FFT_PERIOD_S	ar9002_phy.h	175;"	d
AR_PHY_SPECTRAL_SCAN_FFT_PERIOD_S	ar9003_phy.h	852;"	d
AR_PHY_SPECTRAL_SCAN_PERIOD	ar9002_phy.h	176;"	d
AR_PHY_SPECTRAL_SCAN_PERIOD	ar9003_phy.h	853;"	d
AR_PHY_SPECTRAL_SCAN_PERIOD_S	ar9002_phy.h	177;"	d
AR_PHY_SPECTRAL_SCAN_PERIOD_S	ar9003_phy.h	854;"	d
AR_PHY_SPECTRAL_SCAN_PRIORITY	ar9003_phy.h	859;"	d
AR_PHY_SPECTRAL_SCAN_PRIORITY_S	ar9003_phy.h	860;"	d
AR_PHY_SPECTRAL_SCAN_SHORT_REPEAT	ar9002_phy.h	180;"	d
AR_PHY_SPECTRAL_SCAN_SHORT_REPEAT	ar9003_phy.h	857;"	d
AR_PHY_SPECTRAL_SCAN_SHORT_REPEAT_S	ar9002_phy.h	181;"	d
AR_PHY_SPECTRAL_SCAN_SHORT_REPEAT_S	ar9003_phy.h	858;"	d
AR_PHY_SPECTRAL_SCAN_USE_ERR5	ar9003_phy.h	861;"	d
AR_PHY_SPECTRAL_SCAN_USE_ERR5_S	ar9003_phy.h	862;"	d
AR_PHY_SPUR_CCK_REP0	ar9003_phy.h	313;"	d
AR_PHY_SPUR_CCK_REP_1	ar9003_phy.h	934;"	d
AR_PHY_SPUR_MASK_A	ar9003_phy.h	454;"	d
AR_PHY_SPUR_MASK_A_CF_PUNC_MASK_A	ar9003_phy.h	492;"	d
AR_PHY_SPUR_MASK_A_CF_PUNC_MASK_A_S	ar9003_phy.h	493;"	d
AR_PHY_SPUR_MASK_A_CF_PUNC_MASK_IDX_A	ar9003_phy.h	490;"	d
AR_PHY_SPUR_MASK_A_CF_PUNC_MASK_IDX_A_S	ar9003_phy.h	491;"	d
AR_PHY_SPUR_MASK_B	ar9003_phy.h	455;"	d
AR_PHY_SPUR_REG	ar9002_phy.h	517;"	d
AR_PHY_SPUR_REG	ar9003_phy.h	32;"	d
AR_PHY_SPUR_REG_ENABLE_MASK_PPM	ar9002_phy.h	522;"	d
AR_PHY_SPUR_REG_ENABLE_MASK_PPM	ar9003_phy.h	52;"	d
AR_PHY_SPUR_REG_ENABLE_MASK_PPM_S	ar9003_phy.h	53;"	d
AR_PHY_SPUR_REG_ENABLE_NF_RSSI_SPUR_MIT	ar9003_phy.h	49;"	d
AR_PHY_SPUR_REG_ENABLE_NF_RSSI_SPUR_MIT_S	ar9003_phy.h	50;"	d
AR_PHY_SPUR_REG_ENABLE_VIT_SPUR_RSSI	ar9002_phy.h	525;"	d
AR_PHY_SPUR_REG_EN_VIT_SPUR_RSSI	ar9003_phy.h	56;"	d
AR_PHY_SPUR_REG_EN_VIT_SPUR_RSSI_S	ar9003_phy.h	57;"	d
AR_PHY_SPUR_REG_MASK_RATE_CNTL	ar9002_phy.h	519;"	d
AR_PHY_SPUR_REG_MASK_RATE_CNTL	ar9003_phy.h	58;"	d
AR_PHY_SPUR_REG_MASK_RATE_CNTL_S	ar9002_phy.h	520;"	d
AR_PHY_SPUR_REG_MASK_RATE_CNTL_S	ar9003_phy.h	59;"	d
AR_PHY_SPUR_REG_MASK_RATE_SELECT	ar9002_phy.h	523;"	d
AR_PHY_SPUR_REG_MASK_RATE_SELECT_S	ar9002_phy.h	524;"	d
AR_PHY_SPUR_REG_SPUR_RSSI_THRESH	ar9002_phy.h	526;"	d
AR_PHY_SPUR_REG_SPUR_RSSI_THRESH	ar9003_phy.h	54;"	d
AR_PHY_SPUR_REG_SPUR_RSSI_THRESH_S	ar9002_phy.h	527;"	d
AR_PHY_SPUR_REG_SPUR_RSSI_THRESH_S	ar9003_phy.h	55;"	d
AR_PHY_SPUR_REPORT_0	ar9003_phy.h	97;"	d
AR_PHY_SPUR_REPORT_1	ar9003_phy.h	914;"	d
AR_PHY_SPUR_REPORT_2	ar9003_phy.h	993;"	d
AR_PHY_SWAP_ALT_CHAIN	ar9002_phy.h	536;"	d
AR_PHY_SWAP_ALT_CHAIN	ar9003_phy.h	772;"	d
AR_PHY_SWITCH_CHAIN	ar9003_phy.h	1061;"	d
AR_PHY_SWITCH_CHAIN_0	ar9002_phy.h	251;"	d
AR_PHY_SWITCH_CHAIN_0	ar9003_phy.h	469;"	d
AR_PHY_SWITCH_CHAIN_1	ar9003_phy.h	948;"	d
AR_PHY_SWITCH_CHAIN_2	ar9003_phy.h	1024;"	d
AR_PHY_SWITCH_COM	ar9002_phy.h	252;"	d
AR_PHY_SWITCH_COM	ar9003_phy.h	470;"	d
AR_PHY_SWITCH_COM_2	ar9003_phy.h	471;"	d
AR_PHY_SYNTH4_LONG_SHIFT_SELECT	ar9003_phy.h	655;"	d
AR_PHY_SYNTH4_LONG_SHIFT_SELECT_S	ar9003_phy.h	656;"	d
AR_PHY_SYNTH_CONTROL	ar9002_phy.h	158;"	d
AR_PHY_SYNTH_CONTROL	ar9003_phy.h	480;"	d
AR_PHY_TEST	ar9002_phy.h	19;"	d
AR_PHY_TEST	ar9003_phy.h	495;"	d
AR_PHY_TEST2	ar9002_phy.h	37;"	d
AR_PHY_TEST_BBB_OBS_SEL	ar9003_phy.h	497;"	d
AR_PHY_TEST_BBB_OBS_SEL_S	ar9003_phy.h	498;"	d
AR_PHY_TEST_CHAIN_SEL	ar9003_phy.h	503;"	d
AR_PHY_TEST_CHAIN_SEL_S	ar9003_phy.h	504;"	d
AR_PHY_TEST_CTL_DEBUGPORT_SEL	ar9003_phy.h	517;"	d
AR_PHY_TEST_CTL_DEBUGPORT_SEL_S	ar9003_phy.h	518;"	d
AR_PHY_TEST_CTL_RX_OBS_SEL	ar9003_phy.h	515;"	d
AR_PHY_TEST_CTL_RX_OBS_SEL_S	ar9003_phy.h	516;"	d
AR_PHY_TEST_CTL_STATUS	ar9003_phy.h	506;"	d
AR_PHY_TEST_CTL_TSTADC_EN	ar9003_phy.h	513;"	d
AR_PHY_TEST_CTL_TSTADC_EN_S	ar9003_phy.h	514;"	d
AR_PHY_TEST_CTL_TSTDAC_EN	ar9003_phy.h	507;"	d
AR_PHY_TEST_CTL_TSTDAC_EN_S	ar9003_phy.h	508;"	d
AR_PHY_TEST_CTL_TX_OBS_MUX_SEL	ar9003_phy.h	511;"	d
AR_PHY_TEST_CTL_TX_OBS_MUX_SEL_S	ar9003_phy.h	512;"	d
AR_PHY_TEST_CTL_TX_OBS_SEL	ar9003_phy.h	509;"	d
AR_PHY_TEST_CTL_TX_OBS_SEL_S	ar9003_phy.h	510;"	d
AR_PHY_TEST_RX_OBS_SEL_BIT5	ar9003_phy.h	501;"	d
AR_PHY_TEST_RX_OBS_SEL_BIT5_S	ar9003_phy.h	500;"	d
AR_PHY_TIMING1	ar9003_phy.h	25;"	d
AR_PHY_TIMING10	ar9002_phy.h	291;"	d
AR_PHY_TIMING10_PILOT_MASK_2	ar9002_phy.h	292;"	d
AR_PHY_TIMING10_PILOT_MASK_2_S	ar9002_phy.h	293;"	d
AR_PHY_TIMING11	ar9002_phy.h	295;"	d
AR_PHY_TIMING11	ar9003_phy.h	31;"	d
AR_PHY_TIMING11_SPUR_DELTA_PHASE	ar9002_phy.h	296;"	d
AR_PHY_TIMING11_SPUR_DELTA_PHASE	ar9003_phy.h	40;"	d
AR_PHY_TIMING11_SPUR_DELTA_PHASE_S	ar9002_phy.h	297;"	d
AR_PHY_TIMING11_SPUR_DELTA_PHASE_S	ar9003_phy.h	41;"	d
AR_PHY_TIMING11_SPUR_FREQ_SD	ar9003_phy.h	37;"	d
AR_PHY_TIMING11_SPUR_FREQ_SD	phy.h	45;"	d
AR_PHY_TIMING11_SPUR_FREQ_SD_S	ar9003_phy.h	38;"	d
AR_PHY_TIMING11_SPUR_FREQ_SD_S	phy.h	46;"	d
AR_PHY_TIMING11_USE_SPUR_FILTER_IN_AGC	ar9003_phy.h	43;"	d
AR_PHY_TIMING11_USE_SPUR_FILTER_IN_AGC_S	ar9003_phy.h	44;"	d
AR_PHY_TIMING11_USE_SPUR_FILTER_IN_SELFCOR	ar9003_phy.h	46;"	d
AR_PHY_TIMING11_USE_SPUR_FILTER_IN_SELFCOR_S	ar9003_phy.h	47;"	d
AR_PHY_TIMING11_USE_SPUR_IN_AGC	ar9002_phy.h	298;"	d
AR_PHY_TIMING11_USE_SPUR_IN_SELFCOR	ar9002_phy.h	299;"	d
AR_PHY_TIMING2	ar9002_phy.h	39;"	d
AR_PHY_TIMING2	ar9003_phy.h	26;"	d
AR_PHY_TIMING2_FORCE_PPM_VAL	ar9003_phy.h	104;"	d
AR_PHY_TIMING2_USE_FORCE_PPM	ar9003_phy.h	103;"	d
AR_PHY_TIMING3	ar9002_phy.h	40;"	d
AR_PHY_TIMING3	ar9003_phy.h	27;"	d
AR_PHY_TIMING3_DSC_EXP	ar9002_phy.h	43;"	d
AR_PHY_TIMING3_DSC_EXP	ar9003_phy.h	107;"	d
AR_PHY_TIMING3_DSC_EXP_S	ar9002_phy.h	44;"	d
AR_PHY_TIMING3_DSC_EXP_S	ar9003_phy.h	108;"	d
AR_PHY_TIMING3_DSC_MAN	ar9002_phy.h	41;"	d
AR_PHY_TIMING3_DSC_MAN	ar9003_phy.h	105;"	d
AR_PHY_TIMING3_DSC_MAN_S	ar9002_phy.h	42;"	d
AR_PHY_TIMING3_DSC_MAN_S	ar9003_phy.h	106;"	d
AR_PHY_TIMING4	ar9003_phy.h	28;"	d
AR_PHY_TIMING4_DO_CAL	ar9003_phy.h	111;"	d
AR_PHY_TIMING4_ENABLE_CHAN_MASK	ar9003_phy.h	115;"	d
AR_PHY_TIMING4_ENABLE_CHAN_MASK_S	ar9003_phy.h	116;"	d
AR_PHY_TIMING4_ENABLE_PILOT_MASK	ar9003_phy.h	113;"	d
AR_PHY_TIMING4_ENABLE_PILOT_MASK_S	ar9003_phy.h	114;"	d
AR_PHY_TIMING4_ENABLE_SPUR_FILTER	ar9003_phy.h	118;"	d
AR_PHY_TIMING4_ENABLE_SPUR_FILTER_S	ar9003_phy.h	119;"	d
AR_PHY_TIMING4_ENABLE_SPUR_RSSI	ar9003_phy.h	120;"	d
AR_PHY_TIMING4_ENABLE_SPUR_RSSI_S	ar9003_phy.h	121;"	d
AR_PHY_TIMING4_IQCAL_LOG_COUNT_MAX	ar9003_phy.h	109;"	d
AR_PHY_TIMING4_IQCAL_LOG_COUNT_MAX_S	ar9003_phy.h	110;"	d
AR_PHY_TIMING5	ar9002_phy.h	202;"	d
AR_PHY_TIMING5	ar9003_phy.h	29;"	d
AR_PHY_TIMING5_CYCPWR_THR1	ar9002_phy.h	203;"	d
AR_PHY_TIMING5_CYCPWR_THR1	ar9003_phy.h	155;"	d
AR_PHY_TIMING5_CYCPWR_THR1A	ar9003_phy.h	159;"	d
AR_PHY_TIMING5_CYCPWR_THR1A_S	ar9003_phy.h	160;"	d
AR_PHY_TIMING5_CYCPWR_THR1_ENABLE	ar9003_phy.h	157;"	d
AR_PHY_TIMING5_CYCPWR_THR1_ENABLE_S	ar9003_phy.h	158;"	d
AR_PHY_TIMING5_CYCPWR_THR1_S	ar9002_phy.h	204;"	d
AR_PHY_TIMING5_CYCPWR_THR1_S	ar9003_phy.h	156;"	d
AR_PHY_TIMING5_RSSI_THR1A	ar9003_phy.h	161;"	d
AR_PHY_TIMING5_RSSI_THR1A_ENA	ar9003_phy.h	163;"	d
AR_PHY_TIMING5_RSSI_THR1A_S	ar9003_phy.h	162;"	d
AR_PHY_TIMING6	ar9003_phy.h	30;"	d
AR_PHY_TIMING7	ar9002_phy.h	271;"	d
AR_PHY_TIMING8	ar9002_phy.h	272;"	d
AR_PHY_TIMING8_PILOT_MASK_2	ar9002_phy.h	273;"	d
AR_PHY_TIMING8_PILOT_MASK_2_S	ar9002_phy.h	274;"	d
AR_PHY_TIMING9	ar9002_phy.h	290;"	d
AR_PHY_TIMING_3A	ar9003_phy.h	217;"	d
AR_PHY_TIMING_CONTROL4_DO_GAIN_DC_IQ_CAL_SHIFT	ar9003_phy.h	35;"	d
AR_PHY_TIMING_CTRL4	ar9002_phy.h	187;"	d
AR_PHY_TIMING_CTRL4_DO_CAL	ar9002_phy.h	195;"	d
AR_PHY_TIMING_CTRL4_ENABLE_CHAN_MASK	ar9002_phy.h	199;"	d
AR_PHY_TIMING_CTRL4_ENABLE_PILOT_MASK	ar9002_phy.h	200;"	d
AR_PHY_TIMING_CTRL4_ENABLE_SPUR_FILTER	ar9002_phy.h	198;"	d
AR_PHY_TIMING_CTRL4_ENABLE_SPUR_RSSI	ar9002_phy.h	197;"	d
AR_PHY_TIMING_CTRL4_IQCAL_LOG_COUNT_MAX	ar9002_phy.h	193;"	d
AR_PHY_TIMING_CTRL4_IQCAL_LOG_COUNT_MAX_S	ar9002_phy.h	194;"	d
AR_PHY_TIMING_CTRL4_IQCORR_ENABLE	ar9002_phy.h	192;"	d
AR_PHY_TIMING_CTRL4_IQCORR_Q_I_COFF	ar9002_phy.h	190;"	d
AR_PHY_TIMING_CTRL4_IQCORR_Q_I_COFF_S	ar9002_phy.h	191;"	d
AR_PHY_TIMING_CTRL4_IQCORR_Q_Q_COFF	ar9002_phy.h	188;"	d
AR_PHY_TIMING_CTRL4_IQCORR_Q_Q_COFF_S	ar9002_phy.h	189;"	d
AR_PHY_TPCGR1_FORCED_DAC_GAIN	ar9003_phy.h	818;"	d
AR_PHY_TPCGR1_FORCED_DAC_GAIN_S	ar9003_phy.h	819;"	d
AR_PHY_TPCGR1_FORCE_DAC_GAIN	ar9003_phy.h	820;"	d
AR_PHY_TPCRG1	ar9002_phy.h	459;"	d
AR_PHY_TPCRG1_NUM_PD_GAIN	ar9002_phy.h	460;"	d
AR_PHY_TPCRG1_NUM_PD_GAIN	ar9003_phy.h	810;"	d
AR_PHY_TPCRG1_NUM_PD_GAIN_S	ar9002_phy.h	461;"	d
AR_PHY_TPCRG1_NUM_PD_GAIN_S	ar9003_phy.h	811;"	d
AR_PHY_TPCRG1_PD_CAL_ENABLE	ar9002_phy.h	470;"	d
AR_PHY_TPCRG1_PD_CAL_ENABLE	ar9003_phy.h	743;"	d
AR_PHY_TPCRG1_PD_CAL_ENABLE_S	ar9002_phy.h	471;"	d
AR_PHY_TPCRG1_PD_CAL_ENABLE_S	ar9003_phy.h	744;"	d
AR_PHY_TPCRG1_PD_GAIN_1	ar9002_phy.h	463;"	d
AR_PHY_TPCRG1_PD_GAIN_1	ar9003_phy.h	812;"	d
AR_PHY_TPCRG1_PD_GAIN_1_S	ar9002_phy.h	464;"	d
AR_PHY_TPCRG1_PD_GAIN_1_S	ar9003_phy.h	813;"	d
AR_PHY_TPCRG1_PD_GAIN_2	ar9002_phy.h	465;"	d
AR_PHY_TPCRG1_PD_GAIN_2	ar9003_phy.h	814;"	d
AR_PHY_TPCRG1_PD_GAIN_2_S	ar9002_phy.h	466;"	d
AR_PHY_TPCRG1_PD_GAIN_2_S	ar9003_phy.h	815;"	d
AR_PHY_TPCRG1_PD_GAIN_3	ar9002_phy.h	467;"	d
AR_PHY_TPCRG1_PD_GAIN_3	ar9003_phy.h	816;"	d
AR_PHY_TPCRG1_PD_GAIN_3_S	ar9002_phy.h	468;"	d
AR_PHY_TPCRG1_PD_GAIN_3_S	ar9003_phy.h	817;"	d
AR_PHY_TPCRG5	ar9002_phy.h	538;"	d
AR_PHY_TPCRG5	ar9003_phy.h	1065;"	d
AR_PHY_TPCRG5_PD_GAIN_BOUNDARY_1	ar9002_phy.h	541;"	d
AR_PHY_TPCRG5_PD_GAIN_BOUNDARY_1	ar9003_phy.h	802;"	d
AR_PHY_TPCRG5_PD_GAIN_BOUNDARY_1_S	ar9002_phy.h	542;"	d
AR_PHY_TPCRG5_PD_GAIN_BOUNDARY_1_S	ar9003_phy.h	803;"	d
AR_PHY_TPCRG5_PD_GAIN_BOUNDARY_2	ar9002_phy.h	543;"	d
AR_PHY_TPCRG5_PD_GAIN_BOUNDARY_2	ar9003_phy.h	804;"	d
AR_PHY_TPCRG5_PD_GAIN_BOUNDARY_2_S	ar9002_phy.h	544;"	d
AR_PHY_TPCRG5_PD_GAIN_BOUNDARY_2_S	ar9003_phy.h	805;"	d
AR_PHY_TPCRG5_PD_GAIN_BOUNDARY_3	ar9002_phy.h	545;"	d
AR_PHY_TPCRG5_PD_GAIN_BOUNDARY_3	ar9003_phy.h	806;"	d
AR_PHY_TPCRG5_PD_GAIN_BOUNDARY_3_S	ar9002_phy.h	546;"	d
AR_PHY_TPCRG5_PD_GAIN_BOUNDARY_3_S	ar9003_phy.h	807;"	d
AR_PHY_TPCRG5_PD_GAIN_BOUNDARY_4	ar9002_phy.h	547;"	d
AR_PHY_TPCRG5_PD_GAIN_BOUNDARY_4	ar9003_phy.h	808;"	d
AR_PHY_TPCRG5_PD_GAIN_BOUNDARY_4_S	ar9002_phy.h	548;"	d
AR_PHY_TPCRG5_PD_GAIN_BOUNDARY_4_S	ar9003_phy.h	809;"	d
AR_PHY_TPCRG5_PD_GAIN_OVERLAP	ar9002_phy.h	539;"	d
AR_PHY_TPCRG5_PD_GAIN_OVERLAP	ar9003_phy.h	800;"	d
AR_PHY_TPCRG5_PD_GAIN_OVERLAP_S	ar9002_phy.h	540;"	d
AR_PHY_TPCRG5_PD_GAIN_OVERLAP_S	ar9003_phy.h	801;"	d
AR_PHY_TPC_1	ar9003_phy.h	546;"	d
AR_PHY_TPC_11_B0	ar9003_phy.h	556;"	d
AR_PHY_TPC_11_B1	ar9003_phy.h	557;"	d
AR_PHY_TPC_11_B1	ar9003_phy.h	956;"	d
AR_PHY_TPC_11_B2	ar9003_phy.h	1032;"	d
AR_PHY_TPC_11_B2	ar9003_phy.h	558;"	d
AR_PHY_TPC_11_OLPC_GAIN_DELTA	ar9003_phy.h	559;"	d
AR_PHY_TPC_11_OLPC_GAIN_DELTA_S	ar9003_phy.h	560;"	d
AR_PHY_TPC_12	ar9003_phy.h	562;"	d
AR_PHY_TPC_12_DESIRED_SCALE_HT40_5	ar9003_phy.h	563;"	d
AR_PHY_TPC_12_DESIRED_SCALE_HT40_5_S	ar9003_phy.h	564;"	d
AR_PHY_TPC_18	ar9003_phy.h	566;"	d
AR_PHY_TPC_18_THERM_CAL_VALUE	ar9003_phy.h	567;"	d
AR_PHY_TPC_18_THERM_CAL_VALUE_S	ar9003_phy.h	568;"	d
AR_PHY_TPC_18_VOLT_CAL_VALUE	ar9003_phy.h	569;"	d
AR_PHY_TPC_18_VOLT_CAL_VALUE_S	ar9003_phy.h	570;"	d
AR_PHY_TPC_19	ar9003_phy.h	572;"	d
AR_PHY_TPC_19_ALPHA_THERM	ar9003_phy.h	575;"	d
AR_PHY_TPC_19_ALPHA_THERM_S	ar9003_phy.h	576;"	d
AR_PHY_TPC_19_ALPHA_VOLT	ar9003_phy.h	573;"	d
AR_PHY_TPC_19_ALPHA_VOLT_S	ar9003_phy.h	574;"	d
AR_PHY_TPC_19_B1	ar9003_phy.h	959;"	d
AR_PHY_TPC_19_B1_ALPHA_THERM	ar9003_phy.h	960;"	d
AR_PHY_TPC_19_B1_ALPHA_THERM_S	ar9003_phy.h	961;"	d
AR_PHY_TPC_19_B2	ar9003_phy.h	1033;"	d
AR_PHY_TPC_1_FORCED_DAC_GAIN	ar9003_phy.h	547;"	d
AR_PHY_TPC_1_FORCED_DAC_GAIN_S	ar9003_phy.h	548;"	d
AR_PHY_TPC_1_FORCE_DAC_GAIN	ar9003_phy.h	549;"	d
AR_PHY_TPC_1_FORCE_DAC_GAIN_S	ar9003_phy.h	550;"	d
AR_PHY_TPC_4_B0	ar9003_phy.h	552;"	d
AR_PHY_TPC_4_B1	ar9003_phy.h	953;"	d
AR_PHY_TPC_4_B2	ar9003_phy.h	1029;"	d
AR_PHY_TPC_5_B0	ar9003_phy.h	553;"	d
AR_PHY_TPC_5_B1	ar9003_phy.h	954;"	d
AR_PHY_TPC_5_B2	ar9003_phy.h	1030;"	d
AR_PHY_TPC_6_B0	ar9003_phy.h	554;"	d
AR_PHY_TPC_6_B1	ar9003_phy.h	955;"	d
AR_PHY_TPC_6_B2	ar9003_phy.h	1031;"	d
AR_PHY_TPC_6_ERROR_EST_MODE	ar9003_phy.h	442;"	d
AR_PHY_TPC_6_ERROR_EST_MODE_S	ar9003_phy.h	443;"	d
AR_PHY_TPC_OLPC_GAIN_DELTA	ar9003_phy.h	439;"	d
AR_PHY_TPC_OLPC_GAIN_DELTA_PAL_ON	ar9003_phy.h	437;"	d
AR_PHY_TPC_OLPC_GAIN_DELTA_PAL_ON_S	ar9003_phy.h	438;"	d
AR_PHY_TPC_OLPC_GAIN_DELTA_S	ar9003_phy.h	440;"	d
AR_PHY_TSTDAC	ar9003_phy.h	521;"	d
AR_PHY_TSTDAC_CONST	ar9002_phy.h	89;"	d
AR_PHY_TST_ADC	ar9003_phy.h	225;"	d
AR_PHY_TST_DAC_CONST	ar9003_phy.h	96;"	d
AR_PHY_TURBO	ar9002_phy.h	23;"	d
AR_PHY_TXGAIN_FORCE	ar9003_phy.h	821;"	d
AR_PHY_TXGAIN_FORCED_PADVGNRA	ar9003_phy.h	823;"	d
AR_PHY_TXGAIN_FORCED_PADVGNRA_S	ar9003_phy.h	824;"	d
AR_PHY_TXGAIN_FORCED_PADVGNRB	ar9003_phy.h	825;"	d
AR_PHY_TXGAIN_FORCED_PADVGNRB_S	ar9003_phy.h	826;"	d
AR_PHY_TXGAIN_FORCED_PADVGNRD	ar9003_phy.h	827;"	d
AR_PHY_TXGAIN_FORCED_PADVGNRD_S	ar9003_phy.h	828;"	d
AR_PHY_TXGAIN_FORCED_TXBB1DBGAIN	ar9003_phy.h	831;"	d
AR_PHY_TXGAIN_FORCED_TXBB1DBGAIN_S	ar9003_phy.h	832;"	d
AR_PHY_TXGAIN_FORCED_TXMXRGAIN	ar9003_phy.h	829;"	d
AR_PHY_TXGAIN_FORCED_TXMXRGAIN_S	ar9003_phy.h	830;"	d
AR_PHY_TXGAIN_FORCE_S	ar9003_phy.h	822;"	d
AR_PHY_TXGAIN_TABLE	ar9003_phy.h	601;"	d
AR_PHY_TXPWRADJ	ar9002_phy.h	215;"	d
AR_PHY_TXPWRADJ_CCK_GAIN_DELTA	ar9002_phy.h	216;"	d
AR_PHY_TXPWRADJ_CCK_GAIN_DELTA_S	ar9002_phy.h	217;"	d
AR_PHY_TXPWRADJ_CCK_PCDAC_INDEX	ar9002_phy.h	218;"	d
AR_PHY_TXPWRADJ_CCK_PCDAC_INDEX_S	ar9002_phy.h	219;"	d
AR_PHY_TX_CRC	ar9003_phy.h	95;"	d
AR_PHY_TX_DESIRED_SCALE_CCK	ar9002_phy.h	493;"	d
AR_PHY_TX_DESIRED_SCALE_CCK_S	ar9002_phy.h	494;"	d
AR_PHY_TX_END_DATA_START	ar9002_phy.h	55;"	d
AR_PHY_TX_END_DATA_START	ar9003_phy.h	796;"	d
AR_PHY_TX_END_DATA_START_S	ar9002_phy.h	56;"	d
AR_PHY_TX_END_DATA_START_S	ar9003_phy.h	797;"	d
AR_PHY_TX_END_PA_ON	ar9002_phy.h	57;"	d
AR_PHY_TX_END_PA_ON	ar9003_phy.h	798;"	d
AR_PHY_TX_END_PA_ON_S	ar9002_phy.h	58;"	d
AR_PHY_TX_END_PA_ON_S	ar9003_phy.h	799;"	d
AR_PHY_TX_END_TO_A2_RX_ON	ar9002_phy.h	61;"	d
AR_PHY_TX_END_TO_A2_RX_ON	ar9003_phy.h	794;"	d
AR_PHY_TX_END_TO_A2_RX_ON_S	ar9002_phy.h	62;"	d
AR_PHY_TX_END_TO_A2_RX_ON_S	ar9003_phy.h	795;"	d
AR_PHY_TX_END_TO_ADC_ON	ar9002_phy.h	63;"	d
AR_PHY_TX_END_TO_ADC_ON_S	ar9002_phy.h	64;"	d
AR_PHY_TX_FORCED_GAIN	ar9003_phy.h	578;"	d
AR_PHY_TX_FORCED_GAIN_FORCED_ENABLE_PAL	ar9003_phy.h	595;"	d
AR_PHY_TX_FORCED_GAIN_FORCED_ENABLE_PAL_S	ar9003_phy.h	596;"	d
AR_PHY_TX_FORCED_GAIN_FORCED_PADRVGNA	ar9003_phy.h	587;"	d
AR_PHY_TX_FORCED_GAIN_FORCED_PADRVGNA_S	ar9003_phy.h	588;"	d
AR_PHY_TX_FORCED_GAIN_FORCED_PADRVGNB	ar9003_phy.h	589;"	d
AR_PHY_TX_FORCED_GAIN_FORCED_PADRVGNB_S	ar9003_phy.h	590;"	d
AR_PHY_TX_FORCED_GAIN_FORCED_PADRVGNC	ar9003_phy.h	591;"	d
AR_PHY_TX_FORCED_GAIN_FORCED_PADRVGNC_S	ar9003_phy.h	592;"	d
AR_PHY_TX_FORCED_GAIN_FORCED_PADRVGND	ar9003_phy.h	593;"	d
AR_PHY_TX_FORCED_GAIN_FORCED_PADRVGND_S	ar9003_phy.h	594;"	d
AR_PHY_TX_FORCED_GAIN_FORCED_TXBB1DBGAIN	ar9003_phy.h	581;"	d
AR_PHY_TX_FORCED_GAIN_FORCED_TXBB1DBGAIN_S	ar9003_phy.h	582;"	d
AR_PHY_TX_FORCED_GAIN_FORCED_TXBB6DBGAIN	ar9003_phy.h	583;"	d
AR_PHY_TX_FORCED_GAIN_FORCED_TXBB6DBGAIN_S	ar9003_phy.h	584;"	d
AR_PHY_TX_FORCED_GAIN_FORCED_TXMXRGAIN	ar9003_phy.h	585;"	d
AR_PHY_TX_FORCED_GAIN_FORCED_TXMXRGAIN_S	ar9003_phy.h	586;"	d
AR_PHY_TX_FORCED_GAIN_FORCE_TX_GAIN	ar9003_phy.h	579;"	d
AR_PHY_TX_FORCED_GAIN_FORCE_TX_GAIN_S	ar9003_phy.h	580;"	d
AR_PHY_TX_GAIN	ar9002_phy.h	499;"	d
AR_PHY_TX_GAIN	phy.h	31;"	d
AR_PHY_TX_GAIN_CLC	phy.h	29;"	d
AR_PHY_TX_GAIN_CLC_S	phy.h	30;"	d
AR_PHY_TX_GAIN_S	ar9002_phy.h	500;"	d
AR_PHY_TX_GAIN_S	phy.h	32;"	d
AR_PHY_TX_GAIN_TBL1	ar9002_phy.h	498;"	d
AR_PHY_TX_IQCAL_CONTROL_0	ar9003_phy.h	603;"	d
AR_PHY_TX_IQCAL_CONTROL_0_ENABLE_TXIQ_CAL	ar9003_phy.h	881;"	d
AR_PHY_TX_IQCAL_CONTROL_0_ENABLE_TXIQ_CAL_S	ar9003_phy.h	882;"	d
AR_PHY_TX_IQCAL_CONTROL_1	ar9003_phy.h	605;"	d
AR_PHY_TX_IQCAL_CONTROL_1_IQCORR_I_Q_COFF_DELPT	ar9003_phy.h	883;"	d
AR_PHY_TX_IQCAL_CONTROL_1_IQCORR_I_Q_COFF_DELPT_S	ar9003_phy.h	884;"	d
AR_PHY_TX_IQCAL_CONTROL_3	ar9003_phy.h	34;"	d
AR_PHY_TX_IQCAL_CONTROL_3_IQCORR_EN	ar9003_phy.h	64;"	d
AR_PHY_TX_IQCAL_CONTROL_3_IQCORR_EN_S	ar9003_phy.h	65;"	d
AR_PHY_TX_IQCAL_CORR_COEFF_00_COEFF_TABLE	ar9003_phy.h	892;"	d
AR_PHY_TX_IQCAL_CORR_COEFF_00_COEFF_TABLE_S	ar9003_phy.h	893;"	d
AR_PHY_TX_IQCAL_CORR_COEFF_01_COEFF_TABLE	ar9003_phy.h	894;"	d
AR_PHY_TX_IQCAL_CORR_COEFF_01_COEFF_TABLE_S	ar9003_phy.h	895;"	d
AR_PHY_TX_IQCAL_CORR_COEFF_B0	ar9003_phy.h	611;"	d
AR_PHY_TX_IQCAL_CORR_COEFF_B1	ar9003_phy.h	963;"	d
AR_PHY_TX_IQCAL_CORR_COEFF_B2	ar9003_phy.h	1035;"	d
AR_PHY_TX_IQCAL_START	ar9003_phy.h	607;"	d
AR_PHY_TX_IQCAL_START_DO_CAL	ar9003_phy.h	885;"	d
AR_PHY_TX_IQCAL_START_DO_CAL_S	ar9003_phy.h	886;"	d
AR_PHY_TX_IQCAL_STATUS_B0	ar9003_phy.h	609;"	d
AR_PHY_TX_IQCAL_STATUS_B1	ar9003_phy.h	962;"	d
AR_PHY_TX_IQCAL_STATUS_B2	ar9003_phy.h	1034;"	d
AR_PHY_TX_IQCAL_STATUS_B2_FAILED	ar9003_phy.h	1037;"	d
AR_PHY_TX_IQCAL_STATUS_FAILED	ar9003_phy.h	888;"	d
AR_PHY_TX_PHASE_RAMP_0	ar9003_phy.h	80;"	d
AR_PHY_TX_PHASE_RAMP_0_9300_10	ar9003_phy.h	88;"	d
AR_PHY_TX_PHASE_RAMP_1	ar9003_phy.h	911;"	d
AR_PHY_TX_PHASE_RAMP_2	ar9003_phy.h	990;"	d
AR_PHY_TX_PWRCTRL10	ar9002_phy.h	492;"	d
AR_PHY_TX_PWRCTRL4	ar9002_phy.h	473;"	d
AR_PHY_TX_PWRCTRL6_0	ar9002_phy.h	479;"	d
AR_PHY_TX_PWRCTRL6_1	ar9002_phy.h	480;"	d
AR_PHY_TX_PWRCTRL7	ar9002_phy.h	484;"	d
AR_PHY_TX_PWRCTRL8	ar9002_phy.h	488;"	d
AR_PHY_TX_PWRCTRL9	ar9002_phy.h	490;"	d
AR_PHY_TX_PWRCTRL9_RES_DC_REMOVAL	ar9002_phy.h	495;"	d
AR_PHY_TX_PWRCTRL9_RES_DC_REMOVAL_S	ar9002_phy.h	496;"	d
AR_PHY_TX_PWRCTRL_ERR_EST_MODE	ar9002_phy.h	481;"	d
AR_PHY_TX_PWRCTRL_ERR_EST_MODE_S	ar9002_phy.h	482;"	d
AR_PHY_TX_PWRCTRL_INIT_TX_GAIN	ar9002_phy.h	485;"	d
AR_PHY_TX_PWRCTRL_INIT_TX_GAIN_S	ar9002_phy.h	486;"	d
AR_PHY_TX_PWRCTRL_OLPC_TEMP_COMP	ar9002_phy.h	506;"	d
AR_PHY_TX_PWRCTRL_OLPC_TEMP_COMP_S	ar9002_phy.h	507;"	d
AR_PHY_TX_PWRCTRL_PD_AVG_OUT	ar9002_phy.h	476;"	d
AR_PHY_TX_PWRCTRL_PD_AVG_OUT_S	ar9002_phy.h	477;"	d
AR_PHY_TX_PWRCTRL_PD_AVG_VALID	ar9002_phy.h	474;"	d
AR_PHY_TX_PWRCTRL_PD_AVG_VALID_S	ar9002_phy.h	475;"	d
AR_PHY_TX_PWRCTRL_TX_GAIN_TAB_MAX	phy.h	27;"	d
AR_PHY_TX_PWRCTRL_TX_GAIN_TAB_MAX_S	phy.h	28;"	d
AR_PHY_VGAGAIN_LONG_SHIFT	ar9003_phy.h	731;"	d
AR_PHY_VGAGAIN_LONG_SHIFT_S	ar9003_phy.h	732;"	d
AR_PHY_VIT_MASK2_M_46_61	ar9002_phy.h	509;"	d
AR_PHY_WATCHDOG_AGC_SM	ar9003_phy.h	1100;"	d
AR_PHY_WATCHDOG_AGC_SM_S	ar9003_phy.h	1101;"	d
AR_PHY_WATCHDOG_CNTL2_MASK	ar9003_phy.h	1084;"	d
AR_PHY_WATCHDOG_CTL	ar9003_phy.h	619;"	d
AR_PHY_WATCHDOG_CTL_1	ar9003_phy.h	617;"	d
AR_PHY_WATCHDOG_CTL_2	ar9003_phy.h	618;"	d
AR_PHY_WATCHDOG_DET_HANG	ar9003_phy.h	1088;"	d
AR_PHY_WATCHDOG_DET_HANG_S	ar9003_phy.h	1089;"	d
AR_PHY_WATCHDOG_IDLE_ENABLE	ar9003_phy.h	1078;"	d
AR_PHY_WATCHDOG_IDLE_MASK	ar9003_phy.h	1079;"	d
AR_PHY_WATCHDOG_INFO	ar9003_phy.h	1086;"	d
AR_PHY_WATCHDOG_INFO_S	ar9003_phy.h	1087;"	d
AR_PHY_WATCHDOG_IRQ_ENABLE	ar9003_phy.h	1083;"	d
AR_PHY_WATCHDOG_NON_IDLE_ENABLE	ar9003_phy.h	1077;"	d
AR_PHY_WATCHDOG_NON_IDLE_MASK	ar9003_phy.h	1080;"	d
AR_PHY_WATCHDOG_RADAR_SM	ar9003_phy.h	1090;"	d
AR_PHY_WATCHDOG_RADAR_SM_S	ar9003_phy.h	1091;"	d
AR_PHY_WATCHDOG_RST_ENABLE	ar9003_phy.h	1082;"	d
AR_PHY_WATCHDOG_RX_CCK_SM	ar9003_phy.h	1094;"	d
AR_PHY_WATCHDOG_RX_CCK_SM_S	ar9003_phy.h	1095;"	d
AR_PHY_WATCHDOG_RX_OFDM_SM	ar9003_phy.h	1092;"	d
AR_PHY_WATCHDOG_RX_OFDM_SM_S	ar9003_phy.h	1093;"	d
AR_PHY_WATCHDOG_SRCH_SM	ar9003_phy.h	1102;"	d
AR_PHY_WATCHDOG_SRCH_SM_S	ar9003_phy.h	1103;"	d
AR_PHY_WATCHDOG_STATUS	ar9003_phy.h	616;"	d
AR_PHY_WATCHDOG_STATUS_CLR	ar9003_phy.h	1105;"	d
AR_PHY_WATCHDOG_TX_CCK_SM	ar9003_phy.h	1098;"	d
AR_PHY_WATCHDOG_TX_CCK_SM_S	ar9003_phy.h	1099;"	d
AR_PHY_WATCHDOG_TX_OFDM_SM	ar9003_phy.h	1096;"	d
AR_PHY_WATCHDOG_TX_OFDM_SM_S	ar9003_phy.h	1097;"	d
AR_PHY_XPA_CFG	ar9002_phy.h	565;"	d
AR_PHY_XPA_CFG	ar9003_phy.h	485;"	d
AR_PHY_XPA_TIMING_CTL	ar9003_phy.h	1110;"	d
AR_PHY_XPA_TIMING_CTL	ar9003_phy.h	467;"	d
AR_PHY_XPA_TIMING_CTL_FRAME_XPAA_ON	ar9003_phy.h	792;"	d
AR_PHY_XPA_TIMING_CTL_FRAME_XPAA_ON_S	ar9003_phy.h	793;"	d
AR_PHY_XPA_TIMING_CTL_FRAME_XPAB_ON	ar9003_phy.h	790;"	d
AR_PHY_XPA_TIMING_CTL_FRAME_XPAB_ON_S	ar9003_phy.h	791;"	d
AR_PHY_XPA_TIMING_CTL_TX_END_XPAA_OFF	ar9003_phy.h	788;"	d
AR_PHY_XPA_TIMING_CTL_TX_END_XPAA_OFF_S	ar9003_phy.h	789;"	d
AR_PHY_XPA_TIMING_CTL_TX_END_XPAB_OFF	ar9003_phy.h	786;"	d
AR_PHY_XPA_TIMING_CTL_TX_END_XPAB_OFF_S	ar9003_phy.h	787;"	d
AR_PMCTRL_AUX_PWR_DET	reg.h	1946;"	d
AR_PMCTRL_D3COLD_VAUX	reg.h	1947;"	d
AR_PMCTRL_HOST_PME_EN	reg.h	1948;"	d
AR_PMCTRL_PWR_PM_CTRL_ENA	reg.h	1955;"	d
AR_PMCTRL_PWR_STATE_D0	reg.h	1954;"	d
AR_PMCTRL_PWR_STATE_D1D3	reg.h	1952;"	d
AR_PMCTRL_PWR_STATE_D1D3_REAL	reg.h	1953;"	d
AR_PMCTRL_PWR_STATE_MASK	reg.h	1951;"	d
AR_PMCTRL_WOW_PME_CLR	reg.h	1950;"	d
AR_PM_STATE	reg.h	713;"	d
AR_PM_STATE_PME_D3COLD_VAUX	reg.h	714;"	d
AR_PacketDur0	mac.h	395;"	d
AR_PacketDur0_S	mac.h	396;"	d
AR_PacketDur1	mac.h	398;"	d
AR_PacketDur1_S	mac.h	399;"	d
AR_PacketDur2	mac.h	402;"	d
AR_PacketDur2_S	mac.h	403;"	d
AR_PacketDur3	mac.h	405;"	d
AR_PacketDur3_S	mac.h	406;"	d
AR_PadDelim	mac.h	412;"	d
AR_PadDelim_S	mac.h	413;"	d
AR_Parallel40	mac.h	531;"	d
AR_Parallel40_S	mac.h	532;"	d
AR_PostDelimCRCErr	mac.h	566;"	d
AR_PowerMgmt	mac.h	502;"	d
AR_PreDelimCRCErr	mac.h	557;"	d
AR_Q0_CBRCFG	reg.h	390;"	d
AR_Q0_MISC	reg.h	429;"	d
AR_Q0_RDYTIMECFG	reg.h	406;"	d
AR_Q0_STS	reg.h	457;"	d
AR_Q0_TXDP	reg.h	369;"	d
AR_Q1_CBRCFG	reg.h	391;"	d
AR_Q1_MISC	reg.h	430;"	d
AR_Q1_RDYTIMECFG	reg.h	407;"	d
AR_Q1_STS	reg.h	458;"	d
AR_Q1_TXDP	reg.h	370;"	d
AR_Q2_CBRCFG	reg.h	392;"	d
AR_Q2_MISC	reg.h	431;"	d
AR_Q2_RDYTIMECFG	reg.h	408;"	d
AR_Q2_STS	reg.h	459;"	d
AR_Q2_TXDP	reg.h	371;"	d
AR_Q3_CBRCFG	reg.h	393;"	d
AR_Q3_MISC	reg.h	432;"	d
AR_Q3_RDYTIMECFG	reg.h	409;"	d
AR_Q3_STS	reg.h	460;"	d
AR_Q3_TXDP	reg.h	372;"	d
AR_Q4_CBRCFG	reg.h	394;"	d
AR_Q4_MISC	reg.h	433;"	d
AR_Q4_RDYTIMECFG	reg.h	410;"	d
AR_Q4_STS	reg.h	461;"	d
AR_Q4_TXDP	reg.h	373;"	d
AR_Q5_CBRCFG	reg.h	395;"	d
AR_Q5_MISC	reg.h	434;"	d
AR_Q5_RDYTIMECFG	reg.h	411;"	d
AR_Q5_STS	reg.h	462;"	d
AR_Q5_TXDP	reg.h	374;"	d
AR_Q6_CBRCFG	reg.h	396;"	d
AR_Q6_MISC	reg.h	435;"	d
AR_Q6_RDYTIMECFG	reg.h	412;"	d
AR_Q6_STS	reg.h	463;"	d
AR_Q6_TXDP	reg.h	375;"	d
AR_Q7_CBRCFG	reg.h	397;"	d
AR_Q7_MISC	reg.h	436;"	d
AR_Q7_RDYTIMECFG	reg.h	413;"	d
AR_Q7_STS	reg.h	464;"	d
AR_Q7_TXDP	reg.h	376;"	d
AR_Q8_CBRCFG	reg.h	398;"	d
AR_Q8_MISC	reg.h	437;"	d
AR_Q8_RDYTIMECFG	reg.h	414;"	d
AR_Q8_STS	reg.h	465;"	d
AR_Q8_TXDP	reg.h	377;"	d
AR_Q9_CBRCFG	reg.h	399;"	d
AR_Q9_MISC	reg.h	438;"	d
AR_Q9_RDYTIMECFG	reg.h	415;"	d
AR_Q9_STS	reg.h	466;"	d
AR_Q9_TXDP	reg.h	378;"	d
AR_QCBRCFG	reg.h	400;"	d
AR_QCU_0	reg.h	358;"	d
AR_QCU_1	reg.h	359;"	d
AR_QCU_2	reg.h	360;"	d
AR_QCU_3	reg.h	361;"	d
AR_QCU_4	reg.h	362;"	d
AR_QCU_5	reg.h	363;"	d
AR_QCU_6	reg.h	364;"	d
AR_QCU_7	reg.h	365;"	d
AR_QCU_8	reg.h	366;"	d
AR_QCU_9	reg.h	367;"	d
AR_QMISC	reg.h	439;"	d
AR_QOS_NO_ACK	reg.h	1701;"	d
AR_QOS_NO_ACK_BIT_OFF	reg.h	1704;"	d
AR_QOS_NO_ACK_BIT_OFF_S	reg.h	1705;"	d
AR_QOS_NO_ACK_BYTE_OFF	reg.h	1706;"	d
AR_QOS_NO_ACK_BYTE_OFF_S	reg.h	1707;"	d
AR_QOS_NO_ACK_TWO_BIT	reg.h	1702;"	d
AR_QOS_NO_ACK_TWO_BIT_S	reg.h	1703;"	d
AR_QRDYTIMECFG	reg.h	416;"	d
AR_QSTS	reg.h	467;"	d
AR_QTXDP	reg.h	379;"	d
AR_QUIET1	reg.h	1685;"	d
AR_QUIET1_NEXT_QUIET_M	reg.h	1687;"	d
AR_QUIET1_NEXT_QUIET_S	reg.h	1686;"	d
AR_QUIET1_QUIET_ACK_CTS_ENABLE	reg.h	1689;"	d
AR_QUIET1_QUIET_ACK_CTS_ENABLE_S	reg.h	1690;"	d
AR_QUIET1_QUIET_ENABLE	reg.h	1688;"	d
AR_QUIET2	reg.h	1691;"	d
AR_QUIET2_QUIET_DUR	reg.h	1695;"	d
AR_QUIET2_QUIET_DUR_S	reg.h	1694;"	d
AR_QUIET2_QUIET_PERIOD_M	reg.h	1693;"	d
AR_QUIET2_QUIET_PERIOD_S	reg.h	1692;"	d
AR_QUIET_PERIOD	reg.h	1852;"	d
AR_QUIET_TIMER_EN	reg.h	1862;"	d
AR_Q_CBRCFG_INTERVAL	reg.h	401;"	d
AR_Q_CBRCFG_INTERVAL_S	reg.h	402;"	d
AR_Q_CBRCFG_OVF_THRESH	reg.h	403;"	d
AR_Q_CBRCFG_OVF_THRESH_S	reg.h	404;"	d
AR_Q_DESC_CRCCHK	reg.h	477;"	d
AR_Q_DESC_CRCCHK_EN	reg.h	479;"	d
AR_Q_MISC_BEACON_USE	reg.h	450;"	d
AR_Q_MISC_CBR_EXP_CNTR_LIMIT_EN	reg.h	451;"	d
AR_Q_MISC_CBR_INCR_DIS0	reg.h	449;"	d
AR_Q_MISC_CBR_INCR_DIS1	reg.h	448;"	d
AR_Q_MISC_DCU_EARLY_TERM_REQ	reg.h	454;"	d
AR_Q_MISC_FSP	reg.h	440;"	d
AR_Q_MISC_FSP_ASAP	reg.h	441;"	d
AR_Q_MISC_FSP_BEACON_RCVD_GATED	reg.h	446;"	d
AR_Q_MISC_FSP_BEACON_SENT_GATED	reg.h	445;"	d
AR_Q_MISC_FSP_CBR	reg.h	442;"	d
AR_Q_MISC_FSP_DBA_GATED	reg.h	443;"	d
AR_Q_MISC_FSP_TIM_GATED	reg.h	444;"	d
AR_Q_MISC_ONE_SHOT_EN	reg.h	447;"	d
AR_Q_MISC_RDYTIME_EXP_POLICY	reg.h	452;"	d
AR_Q_MISC_RESET_CBR_EXP_CTR	reg.h	453;"	d
AR_Q_MISC_RESV0	reg.h	455;"	d
AR_Q_ONESHOTARM_CC	reg.h	425;"	d
AR_Q_ONESHOTARM_CC_M	reg.h	426;"	d
AR_Q_ONESHOTARM_CC_RESV0	reg.h	427;"	d
AR_Q_ONESHOTARM_SC	reg.h	421;"	d
AR_Q_ONESHOTARM_SC_M	reg.h	422;"	d
AR_Q_ONESHOTARM_SC_RESV0	reg.h	423;"	d
AR_Q_RDYTIMECFG_DURATION	reg.h	417;"	d
AR_Q_RDYTIMECFG_DURATION_S	reg.h	418;"	d
AR_Q_RDYTIMECFG_EN	reg.h	419;"	d
AR_Q_RDYTIMESHDN	reg.h	473;"	d
AR_Q_RDYTIMESHDN_M	reg.h	474;"	d
AR_Q_STATUS_RING_END	reg.h	382;"	d
AR_Q_STATUS_RING_START	reg.h	381;"	d
AR_Q_STS_CBR_EXP_CNT	reg.h	470;"	d
AR_Q_STS_PEND_FR_CNT	reg.h	468;"	d
AR_Q_STS_RESV0	reg.h	469;"	d
AR_Q_STS_RESV1	reg.h	471;"	d
AR_Q_TXD	reg.h	387;"	d
AR_Q_TXD_M	reg.h	388;"	d
AR_Q_TXE	reg.h	384;"	d
AR_Q_TXE_M	reg.h	385;"	d
AR_RAD2122_SREV_MAJOR	reg.h	964;"	d
AR_RAD2133_SREV_MAJOR	reg.h	962;"	d
AR_RAD5122_SREV_MAJOR	reg.h	963;"	d
AR_RAD5133_SREV_MAJOR	reg.h	961;"	d
AR_RADIO_SREV_MAJOR	reg.h	960;"	d
AR_RATE_DURATION	reg.h	1942;"	d
AR_RATE_DURATION_0	reg.h	1939;"	d
AR_RATE_DURATION_31	reg.h	1940;"	d
AR_RATE_DURATION_32	reg.h	1941;"	d
AR_RC	reg.h	689;"	d
AR_RC_AHB	reg.h	690;"	d
AR_RC_APB	reg.h	691;"	d
AR_RC_HOSTIF	reg.h	692;"	d
AR_RESET_CONTROL	reg.h	1985;"	d
AR_RESET_TSF	reg.h	1564;"	d
AR_RESET_TSF_ONCE	reg.h	1565;"	d
AR_RESET_VALUE_MASK	reg.h	1986;"	d
AR_RIMT	reg.h	62;"	d
AR_RIMT_FIRST	reg.h	65;"	d
AR_RIMT_FIRST_S	reg.h	66;"	d
AR_RIMT_LAST	reg.h	63;"	d
AR_RIMT_LAST_S	reg.h	64;"	d
AR_RPCNT	reg.h	123;"	d
AR_RPCNT_MASK	reg.h	124;"	d
AR_RPGTO	reg.h	120;"	d
AR_RPGTO_MASK	reg.h	121;"	d
AR_RSSI_BCN_RSSI_RST	reg.h	1554;"	d
AR_RSSI_BCN_WEIGHT	reg.h	1552;"	d
AR_RSSI_BCN_WEIGHT_S	reg.h	1553;"	d
AR_RSSI_THR	reg.h	1548;"	d
AR_RSSI_THR_BM_THR	reg.h	1550;"	d
AR_RSSI_THR_BM_THR_S	reg.h	1551;"	d
AR_RSSI_THR_MASK	reg.h	1549;"	d
AR_RTC_9160_PLL_CLKSEL	reg.h	1234;"	d
AR_RTC_9160_PLL_CLKSEL_S	reg.h	1235;"	d
AR_RTC_9160_PLL_DIV	reg.h	1230;"	d
AR_RTC_9160_PLL_DIV_S	reg.h	1231;"	d
AR_RTC_9160_PLL_REFDIV	reg.h	1232;"	d
AR_RTC_9160_PLL_REFDIV_S	reg.h	1233;"	d
AR_RTC_9300_PLL_CLKSEL	reg.h	1227;"	d
AR_RTC_9300_PLL_CLKSEL_S	reg.h	1228;"	d
AR_RTC_9300_PLL_DIV	reg.h	1223;"	d
AR_RTC_9300_PLL_DIV_S	reg.h	1224;"	d
AR_RTC_9300_PLL_REFDIV	reg.h	1225;"	d
AR_RTC_9300_PLL_REFDIV_S	reg.h	1226;"	d
AR_RTC_BASE	reg.h	1237;"	d
AR_RTC_DERIVED_CLK	reg.h	1318;"	d
AR_RTC_DERIVED_CLK_PERIOD	reg.h	1320;"	d
AR_RTC_DERIVED_CLK_PERIOD_S	reg.h	1321;"	d
AR_RTC_FORCE_DERIVED_CLK	reg.h	1296;"	d
AR_RTC_FORCE_SWREG_PRD	reg.h	1297;"	d
AR_RTC_FORCE_WAKE	reg.h	1299;"	d
AR_RTC_FORCE_WAKE_EN	reg.h	1301;"	d
AR_RTC_FORCE_WAKE_ON_INT	reg.h	1302;"	d
AR_RTC_INTR_CAUSE	reg.h	1305;"	d
AR_RTC_INTR_ENABLE	reg.h	1308;"	d
AR_RTC_INTR_MASK	reg.h	1311;"	d
AR_RTC_KEEP_AWAKE	reg.h	1314;"	d
AR_RTC_PLL_BYPASS	reg.h	1267;"	d
AR_RTC_PLL_CLKSEL	reg.h	1265;"	d
AR_RTC_PLL_CLKSEL_S	reg.h	1266;"	d
AR_RTC_PLL_CONTROL	reg.h	1256;"	d
AR_RTC_PLL_CONTROL2	reg.h	1259;"	d
AR_RTC_PLL_DIV	reg.h	1261;"	d
AR_RTC_PLL_DIV2	reg.h	1263;"	d
AR_RTC_PLL_DIV_S	reg.h	1262;"	d
AR_RTC_PLL_NOPWD	reg.h	1268;"	d
AR_RTC_PLL_NOPWD_S	reg.h	1269;"	d
AR_RTC_PLL_REFDIV_5	reg.h	1264;"	d
AR_RTC_PM_STATUS_M	reg.h	1287;"	d
AR_RTC_RC	reg.h	1238;"	d
AR_RTC_RC_COLD_RESET	reg.h	1243;"	d
AR_RTC_RC_M	reg.h	1240;"	d
AR_RTC_RC_MAC_COLD	reg.h	1242;"	d
AR_RTC_RC_MAC_WARM	reg.h	1241;"	d
AR_RTC_RC_WARM_RESET	reg.h	1244;"	d
AR_RTC_REG_CONTROL0	reg.h	1250;"	d
AR_RTC_REG_CONTROL1	reg.h	1253;"	d
AR_RTC_REG_CONTROL1_SWREG_PROGRAM	reg.h	1254;"	d
AR_RTC_RESET	reg.h	1277;"	d
AR_RTC_RESET_EN	reg.h	1279;"	d
AR_RTC_SLEEP_CLK	reg.h	1294;"	d
AR_RTC_STATUS	reg.h	1281;"	d
AR_RTC_STATUS_M	reg.h	1284;"	d
AR_RTC_STATUS_ON	reg.h	1290;"	d
AR_RTC_STATUS_SHUTDOWN	reg.h	1289;"	d
AR_RTC_STATUS_SLEEP	reg.h	1291;"	d
AR_RTC_STATUS_WAKEUP	reg.h	1292;"	d
AR_RTC_XTAL_CONTROL	reg.h	1247;"	d
AR_RTSCTSQual0	mac.h	397;"	d
AR_RTSCTSQual1	mac.h	400;"	d
AR_RTSCTSQual2	mac.h	404;"	d
AR_RTSCTSQual3	mac.h	407;"	d
AR_RTSCTSRate	mac.h	435;"	d
AR_RTSCTSRate_S	mac.h	436;"	d
AR_RTSEnable	mac.h	353;"	d
AR_RTSFailCnt	mac.h	461;"	d
AR_RTSFailCnt_S	mac.h	462;"	d
AR_RTS_FAIL	reg.h	1663;"	d
AR_RTS_OK	reg.h	1662;"	d
AR_RXBP_THRESH	reg.h	42;"	d
AR_RXBP_THRESH_HP	reg.h	43;"	d
AR_RXBP_THRESH_HP_S	reg.h	44;"	d
AR_RXBP_THRESH_LP	reg.h	45;"	d
AR_RXBP_THRESH_LP_S	reg.h	46;"	d
AR_RXCFG	reg.h	97;"	d
AR_RXCFG_CHIRP	reg.h	98;"	d
AR_RXCFG_DMASZ_128B	reg.h	106;"	d
AR_RXCFG_DMASZ_16B	reg.h	103;"	d
AR_RXCFG_DMASZ_256B	reg.h	107;"	d
AR_RXCFG_DMASZ_32B	reg.h	104;"	d
AR_RXCFG_DMASZ_4B	reg.h	101;"	d
AR_RXCFG_DMASZ_512B	reg.h	108;"	d
AR_RXCFG_DMASZ_64B	reg.h	105;"	d
AR_RXCFG_DMASZ_8B	reg.h	102;"	d
AR_RXCFG_DMASZ_MASK	reg.h	100;"	d
AR_RXCFG_ZLFDMA	reg.h	99;"	d
AR_RXDP	reg.h	27;"	d
AR_RXFIFO_CFG	reg.h	1716;"	d
AR_RXNPTO	reg.h	113;"	d
AR_RXNPTO_MASK	reg.h	114;"	d
AR_RX_FILTER	reg.h	1570;"	d
AR_RcvTimestamp	mac.h	527;"	d
AR_RxAggr	mac.h	565;"	d
AR_RxAntenna	mac.h	535;"	d
AR_RxAntenna_S	mac.h	536;"	d
AR_RxCTLRsvd00	mac.h	505;"	d
AR_RxCtlRsvd00	mac.h	507;"	d
AR_RxCtlRsvd01	mac.h	509;"	d
AR_RxDone	mac.h	551;"	d
AR_RxEVM0	mac.h	547;"	d
AR_RxEVM1	mac.h	548;"	d
AR_RxEVM2	mac.h	549;"	d
AR_RxFrameOK	mac.h	552;"	d
AR_RxIntrReq	mac.h	508;"	d
AR_RxKeyIdxValid	mac.h	559;"	d
AR_RxMore	mac.h	522;"	d
AR_RxMoreAggr	mac.h	564;"	d
AR_RxRSSIAnt00	mac.h	511;"	d
AR_RxRSSIAnt00_S	mac.h	512;"	d
AR_RxRSSIAnt01	mac.h	513;"	d
AR_RxRSSIAnt01_S	mac.h	514;"	d
AR_RxRSSIAnt02	mac.h	515;"	d
AR_RxRSSIAnt02_S	mac.h	516;"	d
AR_RxRSSIAnt10	mac.h	538;"	d
AR_RxRSSIAnt10_S	mac.h	539;"	d
AR_RxRSSIAnt11	mac.h	540;"	d
AR_RxRSSIAnt11_S	mac.h	541;"	d
AR_RxRSSIAnt12	mac.h	542;"	d
AR_RxRSSIAnt12_S	mac.h	543;"	d
AR_RxRSSICombined	mac.h	544;"	d
AR_RxRSSICombined_S	mac.h	545;"	d
AR_RxRate	mac.h	517;"	d
AR_RxRate_S	mac.h	518;"	d
AR_RxStatusRsvd00	mac.h	519;"	d
AR_RxStatusRsvd10	mac.h	525;"	d
AR_RxStatusRsvd30	mac.h	534;"	d
AR_RxStatusRsvd70	mac.h	558;"	d
AR_RxStatusRsvd71	mac.h	567;"	d
AR_SELFGEN_MASK	reg.h	1897;"	d
AR_SEQ_MASK	reg.h	1323;"	d
AR_SLEEP1	reg.h	1668;"	d
AR_SLEEP1_ASSUME_DTIM	reg.h	1669;"	d
AR_SLEEP1_CAB_TIMEOUT	reg.h	1670;"	d
AR_SLEEP1_CAB_TIMEOUT_S	reg.h	1671;"	d
AR_SLEEP2	reg.h	1673;"	d
AR_SLEEP2_BEACON_TIMEOUT	reg.h	1674;"	d
AR_SLEEP2_BEACON_TIMEOUT_S	reg.h	1675;"	d
AR_SLP32_ENA	reg.h	1871;"	d
AR_SLP32_HALF_CLK_LATENCY	reg.h	1870;"	d
AR_SLP32_INC	reg.h	1877;"	d
AR_SLP32_MODE	reg.h	1869;"	d
AR_SLP32_TSF_WRITE_STATUS	reg.h	1872;"	d
AR_SLP32_TST_INC	reg.h	1878;"	d
AR_SLP32_WAKE	reg.h	1874;"	d
AR_SLP32_WAKE_XTL_TIME	reg.h	1875;"	d
AR_SLP_CNT	reg.h	1880;"	d
AR_SLP_CYCLE_CNT	reg.h	1881;"	d
AR_SLP_MIB_CLEAR	reg.h	1884;"	d
AR_SLP_MIB_CTRL	reg.h	1883;"	d
AR_SLP_MIB_PENDING	reg.h	1885;"	d
AR_SM1_BASE	ar9003_phy.h	946;"	d
AR_SM2_BASE	ar9003_phy.h	1022;"	d
AR_SM_BASE	ar9003_phy.h	448;"	d
AR_SPUR_5413_1	hw.h	300;"	d
AR_SPUR_5413_2	hw.h	301;"	d
AR_SPUR_FEEQ_BOUND_HT20	hw.h	306;"	d
AR_SPUR_FEEQ_BOUND_HT40	hw.h	305;"	d
AR_SREV	reg.h	745;"	d
AR_SREV_5416	reg.h	814;"	d
AR_SREV_5416_22_OR_LATER	reg.h	817;"	d
AR_SREV_9100	reg.h	822;"	d
AR_SREV_9100_OR_LATER	reg.h	824;"	d
AR_SREV_9160	reg.h	827;"	d
AR_SREV_9160_10_OR_LATER	reg.h	829;"	d
AR_SREV_9160_11	reg.h	831;"	d
AR_SREV_9271	reg.h	865;"	d
AR_SREV_9271_10	reg.h	867;"	d
AR_SREV_9271_11	reg.h	870;"	d
AR_SREV_9280	reg.h	834;"	d
AR_SREV_9280_20	reg.h	838;"	d
AR_SREV_9280_20_OR_LATER	reg.h	836;"	d
AR_SREV_9285	reg.h	841;"	d
AR_SREV_9285E_20	reg.h	909;"	d
AR_SREV_9285_12_OR_LATER	reg.h	843;"	d
AR_SREV_9287	reg.h	846;"	d
AR_SREV_9287_11	reg.h	850;"	d
AR_SREV_9287_11_OR_LATER	reg.h	848;"	d
AR_SREV_9287_12	reg.h	853;"	d
AR_SREV_9287_12_OR_LATER	reg.h	856;"	d
AR_SREV_9287_13_OR_LATER	reg.h	860;"	d
AR_SREV_9300	reg.h	874;"	d
AR_SREV_9300_20_OR_LATER	reg.h	876;"	d
AR_SREV_9300_22	reg.h	878;"	d
AR_SREV_9330	reg.h	882;"	d
AR_SREV_9330_10	reg.h	884;"	d
AR_SREV_9330_11	reg.h	887;"	d
AR_SREV_9330_12	reg.h	890;"	d
AR_SREV_9340	reg.h	902;"	d
AR_SREV_9340_13_OR_LATER	reg.h	905;"	d
AR_SREV_9462	reg.h	913;"	d
AR_SREV_9462_20	reg.h	915;"	d
AR_SREV_9462_20_OR_LATER	reg.h	921;"	d
AR_SREV_9462_21	reg.h	918;"	d
AR_SREV_9462_21_OR_LATER	reg.h	924;"	d
AR_SREV_9485	reg.h	894;"	d
AR_SREV_9485_11	reg.h	896;"	d
AR_SREV_9485_OR_LATER	reg.h	899;"	d
AR_SREV_9550	reg.h	935;"	d
AR_SREV_9565	reg.h	928;"	d
AR_SREV_9565_10	reg.h	931;"	d
AR_SREV_9580	reg.h	938;"	d
AR_SREV_9580_10	reg.h	942;"	d
AR_SREV_9580_10_OR_LATER	reg.h	947;"	d
AR_SREV_ID	reg.h	749;"	d
AR_SREV_ID2	reg.h	755;"	d
AR_SREV_REVISION	reg.h	753;"	d
AR_SREV_REVISION2	reg.h	762;"	d
AR_SREV_REVISION2_S	reg.h	763;"	d
AR_SREV_REVISION_5416_10	reg.h	767;"	d
AR_SREV_REVISION_5416_20	reg.h	768;"	d
AR_SREV_REVISION_5416_22	reg.h	769;"	d
AR_SREV_REVISION_9160_10	reg.h	772;"	d
AR_SREV_REVISION_9160_11	reg.h	773;"	d
AR_SREV_REVISION_9271_10	reg.h	788;"	d
AR_SREV_REVISION_9271_11	reg.h	789;"	d
AR_SREV_REVISION_9280_10	reg.h	775;"	d
AR_SREV_REVISION_9280_20	reg.h	776;"	d
AR_SREV_REVISION_9280_21	reg.h	777;"	d
AR_SREV_REVISION_9285_10	reg.h	779;"	d
AR_SREV_REVISION_9285_11	reg.h	780;"	d
AR_SREV_REVISION_9285_12	reg.h	781;"	d
AR_SREV_REVISION_9287_10	reg.h	783;"	d
AR_SREV_REVISION_9287_11	reg.h	784;"	d
AR_SREV_REVISION_9287_12	reg.h	785;"	d
AR_SREV_REVISION_9287_13	reg.h	786;"	d
AR_SREV_REVISION_9300_20	reg.h	791;"	d
AR_SREV_REVISION_9300_22	reg.h	792;"	d
AR_SREV_REVISION_9330_10	reg.h	794;"	d
AR_SREV_REVISION_9330_11	reg.h	795;"	d
AR_SREV_REVISION_9330_12	reg.h	796;"	d
AR_SREV_REVISION_9340_10	reg.h	801;"	d
AR_SREV_REVISION_9340_11	reg.h	802;"	d
AR_SREV_REVISION_9340_12	reg.h	803;"	d
AR_SREV_REVISION_9340_13	reg.h	804;"	d
AR_SREV_REVISION_9462_20	reg.h	808;"	d
AR_SREV_REVISION_9462_21	reg.h	809;"	d
AR_SREV_REVISION_9485_10	reg.h	798;"	d
AR_SREV_REVISION_9485_11	reg.h	799;"	d
AR_SREV_REVISION_9565_10	reg.h	811;"	d
AR_SREV_REVISION_9580_10	reg.h	806;"	d
AR_SREV_TYPE2	reg.h	758;"	d
AR_SREV_TYPE2_CHAIN	reg.h	760;"	d
AR_SREV_TYPE2_HOST_MODE	reg.h	761;"	d
AR_SREV_TYPE2_S	reg.h	759;"	d
AR_SREV_VERSION	reg.h	751;"	d
AR_SREV_VERSION2	reg.h	756;"	d
AR_SREV_VERSION2_S	reg.h	757;"	d
AR_SREV_VERSION_5416_PCI	reg.h	765;"	d
AR_SREV_VERSION_5416_PCIE	reg.h	766;"	d
AR_SREV_VERSION_9100	reg.h	770;"	d
AR_SREV_VERSION_9160	reg.h	771;"	d
AR_SREV_VERSION_9271	reg.h	787;"	d
AR_SREV_VERSION_9280	reg.h	774;"	d
AR_SREV_VERSION_9285	reg.h	778;"	d
AR_SREV_VERSION_9287	reg.h	782;"	d
AR_SREV_VERSION_9300	reg.h	790;"	d
AR_SREV_VERSION_9330	reg.h	793;"	d
AR_SREV_VERSION_9340	reg.h	800;"	d
AR_SREV_VERSION_9462	reg.h	807;"	d
AR_SREV_VERSION_9485	reg.h	797;"	d
AR_SREV_VERSION_9550	reg.h	812;"	d
AR_SREV_VERSION_9565	reg.h	810;"	d
AR_SREV_VERSION_9580	reg.h	805;"	d
AR_SREV_VERSION_S	reg.h	752;"	d
AR_STA_ID1_ACKCTS_6MB	reg.h	1524;"	d
AR_STA_ID1_ADHOC	reg.h	1516;"	d
AR_STA_ID1_AR9100_BA_FIX	reg.h	1522;"	d
AR_STA_ID1_BASE_RATE_11B	reg.h	1525;"	d
AR_STA_ID1_CBCIV_ENDIAN	reg.h	1530;"	d
AR_STA_ID1_CRPT_MIC_ENABLE	reg.h	1527;"	d
AR_STA_ID1_DEFANT_UPDATE	reg.h	1521;"	d
AR_STA_ID1_KSRCHDIS	reg.h	1518;"	d
AR_STA_ID1_KSRCH_MODE	reg.h	1528;"	d
AR_STA_ID1_MCAST_KSRCH	reg.h	1531;"	d
AR_STA_ID1_PCF	reg.h	1519;"	d
AR_STA_ID1_PRESERVE_SEQNUM	reg.h	1529;"	d
AR_STA_ID1_PWR_SAV	reg.h	1517;"	d
AR_STA_ID1_RTS_USE_DEF	reg.h	1523;"	d
AR_STA_ID1_SECTOR_SELF_GEN	reg.h	1526;"	d
AR_STA_ID1_STA_AP	reg.h	1515;"	d
AR_STA_ID1_USE_DEFANT	reg.h	1520;"	d
AR_STBC	mac.h	533;"	d
AR_STBC0	mac.h	437;"	d
AR_STBC1	mac.h	438;"	d
AR_STBC2	mac.h	439;"	d
AR_STBC3	mac.h	440;"	d
AR_STOMP_ALL_WLAN_WGHT	reg.h	1788;"	d
AR_STOMP_LOW_WLAN_WGHT	reg.h	1789;"	d
AR_STOMP_NONE_WLAN_WGHT	reg.h	1790;"	d
AR_SUBVENDOR_ID_NEW_A	hw.h	60;"	d
AR_SUBVENDOR_ID_NOG	hw.h	59;"	d
AR_SWBA_PERIOD	reg.h	1848;"	d
AR_SWBA_TIMER_EN	reg.h	1858;"	d
AR_SWITCH_TABLE_ALL	ar9003_phy.h	690;"	d
AR_SWITCH_TABLE_ALL_S	ar9003_phy.h	691;"	d
AR_SWITCH_TABLE_COM2_ALL	ar9003_phy.h	687;"	d
AR_SWITCH_TABLE_COM2_ALL_S	ar9003_phy.h	688;"	d
AR_SWITCH_TABLE_COM_ALL	ar9003_phy.h	677;"	d
AR_SWITCH_TABLE_COM_ALL_S	ar9003_phy.h	678;"	d
AR_SWITCH_TABLE_COM_AR9462_ALL	ar9003_phy.h	679;"	d
AR_SWITCH_TABLE_COM_AR9462_ALL_S	ar9003_phy.h	680;"	d
AR_SWITCH_TABLE_COM_AR9550_ALL	ar9003_phy.h	681;"	d
AR_SWITCH_TABLE_COM_AR9550_ALL_S	ar9003_phy.h	682;"	d
AR_SWITCH_TABLE_COM_SPDT	ar9003_phy.h	683;"	d
AR_SWITCH_TABLE_COM_SPDT_ALL	ar9003_phy.h	684;"	d
AR_SWITCH_TABLE_COM_SPDT_ALL_S	ar9003_phy.h	685;"	d
AR_SWITCH_TO_REFCLK	reg.h	1984;"	d
AR_SW_WOW_CONTROL	reg.h	1982;"	d
AR_SW_WOW_ENABLE	reg.h	1983;"	d
AR_SendTimestamp	mac.h	473;"	d
AR_SeqNum	mac.h	494;"	d
AR_SeqNum_S	mac.h	495;"	d
AR_TBTT_TIMER_EN	reg.h	1856;"	d
AR_TIMER_MODE	reg.h	1855;"	d
AR_TIMER_OVERFLOW_INDEX	reg.h	1864;"	d
AR_TIMER_OVERFLOW_INDEX_S	reg.h	1865;"	d
AR_TIMER_THRESH	reg.h	1866;"	d
AR_TIMER_THRESH_S	reg.h	1867;"	d
AR_TIME_OUT	reg.h	1542;"	d
AR_TIME_OUT_ACK	reg.h	1543;"	d
AR_TIME_OUT_ACK_S	reg.h	1544;"	d
AR_TIME_OUT_CTS	reg.h	1545;"	d
AR_TIME_OUT_CTS_S	reg.h	1546;"	d
AR_TIMT	reg.h	56;"	d
AR_TIMT_FIRST	reg.h	59;"	d
AR_TIMT_FIRST_S	reg.h	60;"	d
AR_TIMT_LAST	reg.h	57;"	d
AR_TIMT_LAST_S	reg.h	58;"	d
AR_TIM_PERIOD	reg.h	1850;"	d
AR_TIM_TIMER_EN	reg.h	1860;"	d
AR_TOPS	reg.h	110;"	d
AR_TOPS_MASK	reg.h	111;"	d
AR_TPC	reg.h	1677;"	d
AR_TPC_ACK	reg.h	1678;"	d
AR_TPC_ACK_S	reg.h	1679;"	d
AR_TPC_CHIRP	reg.h	1682;"	d
AR_TPC_CHIRP_S	reg.h	1683;"	d
AR_TPC_CTS	reg.h	1680;"	d
AR_TPC_CTS_S	reg.h	1681;"	d
AR_TSFOOR_THRESHOLD	reg.h	1757;"	d
AR_TSFOOR_THRESHOLD_VAL	reg.h	1758;"	d
AR_TSF_INCREMENT_M	reg.h	1698;"	d
AR_TSF_INCREMENT_S	reg.h	1699;"	d
AR_TSF_L32	reg.h	1612;"	d
AR_TSF_PARM	reg.h	1697;"	d
AR_TSF_U32	reg.h	1613;"	d
AR_TST_ADDAC	reg.h	1615;"	d
AR_TXCFG	reg.h	77;"	d
AR_TXCFG_ADHOC_BEACON_ATIM_TX_POLICY	reg.h	95;"	d
AR_TXCFG_DMASZ_128B	reg.h	84;"	d
AR_TXCFG_DMASZ_16B	reg.h	81;"	d
AR_TXCFG_DMASZ_256B	reg.h	85;"	d
AR_TXCFG_DMASZ_32B	reg.h	82;"	d
AR_TXCFG_DMASZ_4B	reg.h	79;"	d
AR_TXCFG_DMASZ_512B	reg.h	86;"	d
AR_TXCFG_DMASZ_64B	reg.h	83;"	d
AR_TXCFG_DMASZ_8B	reg.h	80;"	d
AR_TXCFG_DMASZ_MASK	reg.h	78;"	d
AR_TXNPTO	reg.h	116;"	d
AR_TXNPTO_MASK	reg.h	117;"	d
AR_TXNPTO_QCU_MASK	reg.h	118;"	d
AR_TXOP_0_3	reg.h	1824;"	d
AR_TXOP_12_15	reg.h	1827;"	d
AR_TXOP_4_7	reg.h	1825;"	d
AR_TXOP_8_11	reg.h	1826;"	d
AR_TXOP_X	reg.h	1820;"	d
AR_TXOP_X_VAL	reg.h	1821;"	d
AR_TXSIFS	reg.h	1813;"	d
AR_TXSIFS_ACK_SHIFT	reg.h	1817;"	d
AR_TXSIFS_ACK_SHIFT_S	reg.h	1818;"	d
AR_TXSIFS_TIME	reg.h	1814;"	d
AR_TXSIFS_TX_LATENCY	reg.h	1815;"	d
AR_TXSIFS_TX_LATENCY_S	reg.h	1816;"	d
AR_TxBaStatus	mac.h	449;"	d
AR_TxCtlRsvd00	mac.h	350;"	d
AR_TxCtlRsvd01	mac.h	356;"	d
AR_TxCtlRsvd60	mac.h	411;"	d
AR_TxCtlRsvd61	mac.h	416;"	d
AR_TxDataUnderrun	mac.h	468;"	d
AR_TxDelimUnderrun	mac.h	467;"	d
AR_TxDescId	ar9003_mac.h	32;"	d
AR_TxDescId_S	ar9003_mac.h	33;"	d
AR_TxDone	mac.h	493;"	d
AR_TxEVM0	mac.h	489;"	d
AR_TxEVM1	mac.h	490;"	d
AR_TxEVM2	mac.h	491;"	d
AR_TxIntrReq	mac.h	357;"	d
AR_TxMore	mac.h	361;"	d
AR_TxOpExceeded	mac.h	497;"	d
AR_TxPtrChkSum	ar9003_mac.h	34;"	d
AR_TxQcuNum	ar9003_mac.h	26;"	d
AR_TxQcuNum_S	ar9003_mac.h	27;"	d
AR_TxRSSIAnt00	mac.h	442;"	d
AR_TxRSSIAnt00_S	mac.h	443;"	d
AR_TxRSSIAnt01	mac.h	444;"	d
AR_TxRSSIAnt01_S	mac.h	445;"	d
AR_TxRSSIAnt02	mac.h	446;"	d
AR_TxRSSIAnt02_S	mac.h	447;"	d
AR_TxRSSIAnt10	mac.h	477;"	d
AR_TxRSSIAnt10_S	mac.h	478;"	d
AR_TxRSSIAnt11	mac.h	479;"	d
AR_TxRSSIAnt11_S	mac.h	480;"	d
AR_TxRSSIAnt12	mac.h	481;"	d
AR_TxRSSIAnt12_S	mac.h	482;"	d
AR_TxRSSICombined	mac.h	483;"	d
AR_TxRSSICombined_S	mac.h	484;"	d
AR_TxRxDesc	ar9003_mac.h	24;"	d
AR_TxRxDesc_S	ar9003_mac.h	25;"	d
AR_TxStatusRsvd00	mac.h	448;"	d
AR_TxStatusRsvd01	mac.h	450;"	d
AR_TxStatusRsvd10	mac.h	471;"	d
AR_TxStatusRsvd80	mac.h	496;"	d
AR_TxStatusRsvd81	mac.h	498;"	d
AR_TxStatusRsvd82	mac.h	501;"	d
AR_TxStatusRsvd83	mac.h	503;"	d
AR_TxTid	mac.h	486;"	d
AR_TxTid_S	mac.h	487;"	d
AR_TxTimerExpired	mac.h	470;"	d
AR_USEC	reg.h	1556;"	d
AR_USEC_ASYNC_FIFO	reg.h	1562;"	d
AR_USEC_RX_LAT	reg.h	1560;"	d
AR_USEC_RX_LAT_S	reg.h	1561;"	d
AR_USEC_TX_LAT	reg.h	1558;"	d
AR_USEC_TX_LAT_S	reg.h	1559;"	d
AR_USEC_USEC	reg.h	1557;"	d
AR_VEOL	mac.h	354;"	d
AR_VirtMoreFrag	mac.h	349;"	d
AR_VirtRetryCnt	mac.h	465;"	d
AR_VirtRetryCnt_S	mac.h	466;"	d
AR_WA	reg.h	694;"	d
AR_WA_ANALOG_SHIFT	reg.h	705;"	d
AR_WA_ASPM_TIMER_BASED_DISABLE	reg.h	702;"	d
AR_WA_BIT22	reg.h	707;"	d
AR_WA_BIT23	reg.h	697;"	d
AR_WA_BIT6	reg.h	695;"	d
AR_WA_BIT7	reg.h	696;"	d
AR_WA_D3_L1_DISABLE	reg.h	698;"	d
AR_WA_D3_TO_L1_DISABLE_REAL	reg.h	701;"	d
AR_WA_DEFAULT	reg.h	710;"	d
AR_WA_POR_SHORT	reg.h	706;"	d
AR_WA_RESET_EN	reg.h	703;"	d
AR_WA_UNTIE_RESET_EN	reg.h	699;"	d
AR_WOW_AIFS_CNT	reg.h	2015;"	d
AR_WOW_BACK_OFF_SHIFT	reg.h	1992;"	d
AR_WOW_BCN_EN	reg.h	1965;"	d
AR_WOW_BCN_TIMO	reg.h	1966;"	d
AR_WOW_BEACON_FAIL	reg.h	2002;"	d
AR_WOW_BEACON_FAIL_EN	reg.h	2020;"	d
AR_WOW_BEACON_TIMO	reg.h	2023;"	d
AR_WOW_BEACON_TIMO_MAX	reg.h	1957;"	d
AR_WOW_BMISSTHRESHOLD	reg.h	2040;"	d
AR_WOW_CLEAR_EVENTS	reg.h	2008;"	d
AR_WOW_CNT_AIFS_CNT	reg.h	2051;"	d
AR_WOW_CNT_KA_CNT	reg.h	2056;"	d
AR_WOW_CNT_SLOT_CNT	reg.h	2052;"	d
AR_WOW_COUNT	reg.h	1964;"	d
AR_WOW_EXACT	reg.h	1976;"	d
AR_WOW_KA_DATA_WORD0	reg.h	2065;"	d
AR_WOW_KA_DESC_WORD2	reg.h	2063;"	d
AR_WOW_KEEP_ALIVE	reg.h	1968;"	d
AR_WOW_KEEP_ALIVE_AUTO_DIS	reg.h	2030;"	d
AR_WOW_KEEP_ALIVE_CNT	reg.h	2017;"	d
AR_WOW_KEEP_ALIVE_DELAY	reg.h	1970;"	d
AR_WOW_KEEP_ALIVE_DELAY_VALUE	reg.h	2034;"	d
AR_WOW_KEEP_ALIVE_FAIL	reg.h	2001;"	d
AR_WOW_KEEP_ALIVE_FAIL_DIS	reg.h	2031;"	d
AR_WOW_KEEP_ALIVE_NEVER	reg.h	2027;"	d
AR_WOW_KEEP_ALIVE_TIMO	reg.h	1967;"	d
AR_WOW_KEEP_ALIVE_TIMO_VALUE	reg.h	2026;"	d
AR_WOW_LEN1_SHIFT	reg.h	2074;"	d
AR_WOW_LEN2_SHIFT	reg.h	2076;"	d
AR_WOW_LENGTH1	reg.h	1977;"	d
AR_WOW_LENGTH1_MASK	reg.h	2075;"	d
AR_WOW_LENGTH2	reg.h	1978;"	d
AR_WOW_LENGTH2_MASK	reg.h	2077;"	d
AR_WOW_LENGTH_MAX	reg.h	2073;"	d
AR_WOW_MAC_INTR	reg.h	2000;"	d
AR_WOW_MAC_INTR_EN	reg.h	1993;"	d
AR_WOW_MAGIC_EN	reg.h	1994;"	d
AR_WOW_MAGIC_PAT_FOUND	reg.h	1999;"	d
AR_WOW_PATTERN	reg.h	1963;"	d
AR_WOW_PATTERN_EN	reg.h	1995;"	d
AR_WOW_PATTERN_FOUND	reg.h	1997;"	d
AR_WOW_PATTERN_FOUND_MASK	reg.h	1998;"	d
AR_WOW_PATTERN_MATCH	reg.h	1971;"	d
AR_WOW_PATTERN_MATCH_LT_256B	reg.h	1980;"	d
AR_WOW_PATTERN_OFF1	reg.h	1972;"	d
AR_WOW_PATTERN_OFF2	reg.h	1973;"	d
AR_WOW_PATTERN_SUPPORTED	reg.h	2072;"	d
AR_WOW_PAT_BACKOFF	reg.h	2050;"	d
AR_WOW_PAT_END_OF_PKT	reg.h	2043;"	d
AR_WOW_PAT_FOUND_SHIFT	reg.h	1996;"	d
AR_WOW_PAT_OFF_MATCH	reg.h	2044;"	d
AR_WOW_SLOT_CNT	reg.h	2016;"	d
AR_WOW_STATUS	reg.h	2004;"	d
AR_WOW_TB_MASK	reg.h	2069;"	d
AR_WOW_TB_PATTERN	reg.h	2068;"	d
AR_WOW_TRANSMIT_BUFFER	reg.h	2059;"	d
AR_WOW_TXBUF	reg.h	2061;"	d
AR_WOW_US_SCALAR	reg.h	1969;"	d
AR_XmitDataTries0	mac.h	377;"	d
AR_XmitDataTries0_S	mac.h	378;"	d
AR_XmitDataTries1	mac.h	379;"	d
AR_XmitDataTries1_S	mac.h	380;"	d
AR_XmitDataTries2	mac.h	381;"	d
AR_XmitDataTries2_S	mac.h	382;"	d
AR_XmitDataTries3	mac.h	383;"	d
AR_XmitDataTries3_S	mac.h	384;"	d
AR_XmitPower	mac.h	351;"	d
AR_XmitPower_S	mac.h	352;"	d
AR_XmitRate0	mac.h	386;"	d
AR_XmitRate0_S	mac.h	387;"	d
AR_XmitRate1	mac.h	388;"	d
AR_XmitRate1_S	mac.h	389;"	d
AR_XmitRate2	mac.h	390;"	d
AR_XmitRate2_S	mac.h	391;"	d
AR_XmitRate3	mac.h	392;"	d
AR_XmitRate3_S	mac.h	393;"	d
ASTXQ	htc_drv_debug.c	950;"	d	file:
AT9285_COEX3WIRE_DA_SUBSYSID	hw.h	65;"	d
AT9285_COEX3WIRE_SA_SUBSYSID	hw.h	64;"	d
ATH9K_ANI_ALL	ani.h	/^	ATH9K_ANI_ALL = 0xfff$/;"	e	enum:ath9k_ani_cmd
ATH9K_ANI_CCK_DEF_LEVEL	ani.c	104;"	d	file:
ATH9K_ANI_CCK_MAX_LEVEL	ani.c	100;"	d	file:
ATH9K_ANI_CCK_MAX_LEVEL_LOW_RSSI	ani.c	102;"	d	file:
ATH9K_ANI_CCK_NUM_LEVEL	ani.c	98;"	d	file:
ATH9K_ANI_CCK_TRIG_HIGH	ani.h	29;"	d
ATH9K_ANI_CCK_TRIG_LOW	ani.h	30;"	d
ATH9K_ANI_CCK_WEAK_SIGNAL_THR	ani.h	/^	ATH9K_ANI_CCK_WEAK_SIGNAL_THR = 0x8,$/;"	e	enum:ath9k_ani_cmd
ATH9K_ANI_FIRSTEP_LEVEL	ani.h	/^	ATH9K_ANI_FIRSTEP_LEVEL = 0x10,$/;"	e	enum:ath9k_ani_cmd
ATH9K_ANI_FIRSTEP_LVL	ani.h	33;"	d
ATH9K_ANI_MODE	ani.h	/^	ATH9K_ANI_MODE = 0x40,$/;"	e	enum:ath9k_ani_cmd
ATH9K_ANI_MRC_CCK	ani.h	/^	ATH9K_ANI_MRC_CCK = 0x100,$/;"	e	enum:ath9k_ani_cmd
ATH9K_ANI_NOISE_IMMUNITY_LEVEL	ani.h	/^	ATH9K_ANI_NOISE_IMMUNITY_LEVEL = 0x2,$/;"	e	enum:ath9k_ani_cmd
ATH9K_ANI_OFDM_DEF_LEVEL	ani.c	56;"	d	file:
ATH9K_ANI_OFDM_MAX_LEVEL	ani.c	54;"	d	file:
ATH9K_ANI_OFDM_NUM_LEVEL	ani.c	52;"	d	file:
ATH9K_ANI_OFDM_TRIG_HIGH	ani.h	23;"	d
ATH9K_ANI_OFDM_TRIG_HIGH_BELOW_INI	ani.h	24;"	d
ATH9K_ANI_OFDM_TRIG_LOW	ani.h	26;"	d
ATH9K_ANI_OFDM_TRIG_LOW_ABOVE_INI	ani.h	27;"	d
ATH9K_ANI_OFDM_WEAK_SIGNAL_DETECTION	ani.h	/^	ATH9K_ANI_OFDM_WEAK_SIGNAL_DETECTION = 0x4,$/;"	e	enum:ath9k_ani_cmd
ATH9K_ANI_PERIOD	ani.h	38;"	d
ATH9K_ANI_PHYERR_RESET	ani.h	/^	ATH9K_ANI_PHYERR_RESET = 0x80,$/;"	e	enum:ath9k_ani_cmd
ATH9K_ANI_POLLINTERVAL	ani.h	41;"	d
ATH9K_ANI_PRESENT	ani.h	/^	ATH9K_ANI_PRESENT = 0x1,$/;"	e	enum:ath9k_ani_cmd
ATH9K_ANI_RSSI_THR_HIGH	ani.h	35;"	d
ATH9K_ANI_RSSI_THR_LOW	ani.h	36;"	d
ATH9K_ANI_SPUR_IMMUNE_LVL	ani.h	32;"	d
ATH9K_ANI_SPUR_IMMUNITY_LEVEL	ani.h	/^	ATH9K_ANI_SPUR_IMMUNITY_LEVEL = 0x20,$/;"	e	enum:ath9k_ani_cmd
ATH9K_ANTENNA0_CHAINMASK	hw.h	153;"	d
ATH9K_ANTENNA1_CHAINMASK	hw.h	154;"	d
ATH9K_CLOCK_FAST_RATE_5GHZ_OFDM	hw.h	1184;"	d
ATH9K_CLOCK_RATE_2GHZ_OFDM	hw.h	1183;"	d
ATH9K_CLOCK_RATE_5GHZ_OFDM	hw.h	1182;"	d
ATH9K_CLOCK_RATE_CCK	hw.h	1181;"	d
ATH9K_DECOMP_MASK_SIZE	mac.h	599;"	d
ATH9K_DFS_DEBUG_H	dfs_debug.h	20;"	d
ATH9K_DFS_H	dfs.h	19;"	d
ATH9K_DFS_POOL_STAT	dfs_debug.c	30;"	d	file:
ATH9K_DFS_STAT	dfs_debug.c	27;"	d	file:
ATH9K_H	ath9k.h	18;"	d
ATH9K_HAL_FREQ_BAND_2GHZ	eeprom.h	/^	ATH9K_HAL_FREQ_BAND_2GHZ = 1$/;"	e	enum:ath9k_hal_freq_band
ATH9K_HAL_FREQ_BAND_5GHZ	eeprom.h	/^	ATH9K_HAL_FREQ_BAND_5GHZ = 0,$/;"	e	enum:ath9k_hal_freq_band
ATH9K_HIF_USB	htc_hst.h	/^	ATH9K_HIF_USB,$/;"	e	enum:ath9k_hif_transports
ATH9K_HTC_AMPDU	htc.h	63;"	d
ATH9K_HTC_BEACON	htc.h	65;"	d
ATH9K_HTC_INIT_TXQ	htc_drv_txrx.c	30;"	d	file:
ATH9K_HTC_MAX_BCN_VIF	htc.h	199;"	d
ATH9K_HTC_MAX_STA	htc.h	252;"	d
ATH9K_HTC_MAX_TID	htc.h	253;"	d
ATH9K_HTC_MAX_VIF	htc.h	198;"	d
ATH9K_HTC_MGMT	htc.h	66;"	d
ATH9K_HTC_NORMAL	htc.h	64;"	d
ATH9K_HTC_OP_TX_DRAIN	htc.h	290;"	d
ATH9K_HTC_OP_TX_QUEUES_STOP	htc.h	289;"	d
ATH9K_HTC_RXBUF	htc.h	267;"	d
ATH9K_HTC_SSTATS_LEN	htc_drv_debug.c	929;"	d	file:
ATH9K_HTC_TXSTAT_ACK	wmi.h	51;"	d
ATH9K_HTC_TXSTAT_CW40	wmi.h	55;"	d
ATH9K_HTC_TXSTAT_EPID	wmi.h	67;"	d
ATH9K_HTC_TXSTAT_EPID_S	wmi.h	68;"	d
ATH9K_HTC_TXSTAT_FILT	wmi.h	52;"	d
ATH9K_HTC_TXSTAT_MCS	wmi.h	54;"	d
ATH9K_HTC_TXSTAT_RATE	wmi.h	64;"	d
ATH9K_HTC_TXSTAT_RATE_S	wmi.h	65;"	d
ATH9K_HTC_TXSTAT_RTC_CTS	wmi.h	53;"	d
ATH9K_HTC_TXSTAT_SGI	wmi.h	56;"	d
ATH9K_HTC_TX_CLEANUP_INTERVAL	htc.h	283;"	d
ATH9K_HTC_TX_CTSONLY	htc.h	68;"	d
ATH9K_HTC_TX_RESERVE	htc.h	285;"	d
ATH9K_HTC_TX_RTSCTS	htc.h	69;"	d
ATH9K_HTC_TX_THRESHOLD	htc.h	287;"	d
ATH9K_HTC_TX_TIMEOUT_COUNT	htc.h	286;"	d
ATH9K_HTC_TX_TIMEOUT_INTERVAL	htc.h	284;"	d
ATH9K_HW_CAP_2GHZ	hw.h	/^	ATH9K_HW_CAP_2GHZ			= BIT(11),$/;"	e	enum:ath9k_hw_caps
ATH9K_HW_CAP_4KB_SPLITTRANS	hw.h	/^	ATH9K_HW_CAP_4KB_SPLITTRANS             = BIT(3),$/;"	e	enum:ath9k_hw_caps
ATH9K_HW_CAP_5GHZ	hw.h	/^	ATH9K_HW_CAP_5GHZ			= BIT(12),$/;"	e	enum:ath9k_hw_caps
ATH9K_HW_CAP_ANT_DIV_COMB	hw.h	/^	ATH9K_HW_CAP_ANT_DIV_COMB		= BIT(10),$/;"	e	enum:ath9k_hw_caps
ATH9K_HW_CAP_APM	hw.h	/^	ATH9K_HW_CAP_APM			= BIT(13),$/;"	e	enum:ath9k_hw_caps
ATH9K_HW_CAP_AUTOSLEEP	hw.h	/^	ATH9K_HW_CAP_AUTOSLEEP                  = BIT(2),$/;"	e	enum:ath9k_hw_caps
ATH9K_HW_CAP_DFS	hw.h	/^	ATH9K_HW_CAP_DFS			= BIT(16),$/;"	e	enum:ath9k_hw_caps
ATH9K_HW_CAP_EDMA	hw.h	/^	ATH9K_HW_CAP_EDMA			= BIT(4),$/;"	e	enum:ath9k_hw_caps
ATH9K_HW_CAP_FASTCLOCK	hw.h	/^	ATH9K_HW_CAP_FASTCLOCK			= BIT(7),$/;"	e	enum:ath9k_hw_caps
ATH9K_HW_CAP_HT	hw.h	/^	ATH9K_HW_CAP_HT                         = BIT(0),$/;"	e	enum:ath9k_hw_caps
ATH9K_HW_CAP_LDPC	hw.h	/^	ATH9K_HW_CAP_LDPC			= BIT(6),$/;"	e	enum:ath9k_hw_caps
ATH9K_HW_CAP_MCI	hw.h	/^	ATH9K_HW_CAP_MCI			= BIT(15),$/;"	e	enum:ath9k_hw_caps
ATH9K_HW_CAP_PAPRD	hw.h	/^	ATH9K_HW_CAP_PAPRD			= BIT(18),$/;"	e	enum:ath9k_hw_caps
ATH9K_HW_CAP_RAC_SUPPORTED	hw.h	/^	ATH9K_HW_CAP_RAC_SUPPORTED		= BIT(5),$/;"	e	enum:ath9k_hw_caps
ATH9K_HW_CAP_RFSILENT	hw.h	/^	ATH9K_HW_CAP_RFSILENT                   = BIT(1),$/;"	e	enum:ath9k_hw_caps
ATH9K_HW_CAP_RTT	hw.h	/^	ATH9K_HW_CAP_RTT			= BIT(14),$/;"	e	enum:ath9k_hw_caps
ATH9K_HW_CAP_SGI_20	hw.h	/^	ATH9K_HW_CAP_SGI_20			= BIT(8),$/;"	e	enum:ath9k_hw_caps
ATH9K_HW_OPS_H	hw-ops.h	18;"	d
ATH9K_HW_RX_HP_QDEPTH	hw.h	180;"	d
ATH9K_HW_RX_LP_QDEPTH	hw.h	181;"	d
ATH9K_HW_WOW_DEVICE_CAPABLE	hw.h	/^	ATH9K_HW_WOW_DEVICE_CAPABLE		= BIT(17),$/;"	e	enum:ath9k_hw_caps
ATH9K_INT_BB_WATCHDOG	hw.h	/^	ATH9K_INT_BB_WATCHDOG = 0x00000400,$/;"	e	enum:ath9k_int
ATH9K_INT_BMISC	hw.h	/^	ATH9K_INT_BMISC = ATH9K_INT_TIM |$/;"	e	enum:ath9k_int
ATH9K_INT_BMISS	hw.h	/^	ATH9K_INT_BMISS = 0x00040000,$/;"	e	enum:ath9k_int
ATH9K_INT_BNR	hw.h	/^	ATH9K_INT_BNR = 0x00100000,$/;"	e	enum:ath9k_int
ATH9K_INT_CABEND	hw.h	/^	ATH9K_INT_CABEND = 0x02000000,$/;"	e	enum:ath9k_int
ATH9K_INT_COMMON	hw.h	/^	ATH9K_INT_COMMON = ATH9K_INT_RXNOFRM |$/;"	e	enum:ath9k_int
ATH9K_INT_CST	hw.h	/^	ATH9K_INT_CST = 0x10000000,$/;"	e	enum:ath9k_int
ATH9K_INT_DTIM	hw.h	/^	ATH9K_INT_DTIM = 0x00400000,$/;"	e	enum:ath9k_int
ATH9K_INT_DTIMSYNC	hw.h	/^	ATH9K_INT_DTIMSYNC = 0x00800000,$/;"	e	enum:ath9k_int
ATH9K_INT_FATAL	hw.h	/^	ATH9K_INT_FATAL = 0x40000000,$/;"	e	enum:ath9k_int
ATH9K_INT_GENTIMER	hw.h	/^	ATH9K_INT_GENTIMER = 0x08000000,$/;"	e	enum:ath9k_int
ATH9K_INT_GLOBAL	hw.h	/^	ATH9K_INT_GLOBAL = 0x80000000,$/;"	e	enum:ath9k_int
ATH9K_INT_GPIO	hw.h	/^	ATH9K_INT_GPIO = 0x01000000,$/;"	e	enum:ath9k_int
ATH9K_INT_GTT	hw.h	/^	ATH9K_INT_GTT = 0x20000000,$/;"	e	enum:ath9k_int
ATH9K_INT_MCI	hw.h	/^	ATH9K_INT_MCI = 0x00000200,$/;"	e	enum:ath9k_int
ATH9K_INT_MIB	hw.h	/^	ATH9K_INT_MIB = 0x00001000,$/;"	e	enum:ath9k_int
ATH9K_INT_NOCARD	hw.h	/^	ATH9K_INT_NOCARD = 0xffffffff$/;"	e	enum:ath9k_int
ATH9K_INT_RX	hw.h	/^	ATH9K_INT_RX = 0x00000001,$/;"	e	enum:ath9k_int
ATH9K_INT_RXDESC	hw.h	/^	ATH9K_INT_RXDESC = 0x00000002,$/;"	e	enum:ath9k_int
ATH9K_INT_RXEOL	hw.h	/^	ATH9K_INT_RXEOL = 0x00000010,$/;"	e	enum:ath9k_int
ATH9K_INT_RXHP	hw.h	/^	ATH9K_INT_RXHP = 0x00000001,$/;"	e	enum:ath9k_int
ATH9K_INT_RXKCM	hw.h	/^	ATH9K_INT_RXKCM = 0x00008000,$/;"	e	enum:ath9k_int
ATH9K_INT_RXLP	hw.h	/^	ATH9K_INT_RXLP = 0x00000002,$/;"	e	enum:ath9k_int
ATH9K_INT_RXNOFRM	hw.h	/^	ATH9K_INT_RXNOFRM = 0x00000008,$/;"	e	enum:ath9k_int
ATH9K_INT_RXORN	hw.h	/^	ATH9K_INT_RXORN = 0x00000020,$/;"	e	enum:ath9k_int
ATH9K_INT_RXPHY	hw.h	/^	ATH9K_INT_RXPHY = 0x00004000,$/;"	e	enum:ath9k_int
ATH9K_INT_SWBA	hw.h	/^	ATH9K_INT_SWBA = 0x00010000,$/;"	e	enum:ath9k_int
ATH9K_INT_TIM	hw.h	/^	ATH9K_INT_TIM = 0x00200000,$/;"	e	enum:ath9k_int
ATH9K_INT_TIM_TIMER	hw.h	/^	ATH9K_INT_TIM_TIMER = 0x00000100,$/;"	e	enum:ath9k_int
ATH9K_INT_TSFOOR	hw.h	/^	ATH9K_INT_TSFOOR = 0x04000000,$/;"	e	enum:ath9k_int
ATH9K_INT_TX	hw.h	/^	ATH9K_INT_TX = 0x00000040,$/;"	e	enum:ath9k_int
ATH9K_INT_TXDESC	hw.h	/^	ATH9K_INT_TXDESC = 0x00000080,$/;"	e	enum:ath9k_int
ATH9K_INT_TXURN	hw.h	/^	ATH9K_INT_TXURN = 0x00000800,$/;"	e	enum:ath9k_int
ATH9K_KEY_TYPE_AES	mac.h	/^	ATH9K_KEY_TYPE_AES,$/;"	e	enum:ath9k_key_type
ATH9K_KEY_TYPE_CLEAR	mac.h	/^	ATH9K_KEY_TYPE_CLEAR,$/;"	e	enum:ath9k_key_type
ATH9K_KEY_TYPE_TKIP	mac.h	/^	ATH9K_KEY_TYPE_TKIP,$/;"	e	enum:ath9k_key_type
ATH9K_KEY_TYPE_WEP	mac.h	/^	ATH9K_KEY_TYPE_WEP,$/;"	e	enum:ath9k_key_type
ATH9K_MAX_TSF_READ	hw.c	2925;"	d	file:
ATH9K_NF_CAL_HIST_MAX	calib.h	28;"	d
ATH9K_NF_CAL_NOISE_THRESH	calib.h	25;"	d
ATH9K_NUM_CHANNELS	hw.h	73;"	d
ATH9K_NUM_DMA_DEBUG_REGS	hw.h	156;"	d
ATH9K_NUM_QUEUES	hw.h	157;"	d
ATH9K_NUM_TX_QUEUES	mac.h	580;"	d
ATH9K_PCI_CUS198	ath9k.h	636;"	d
ATH9K_PCI_CUS217	ath9k.h	638;"	d
ATH9K_PCI_CUS230	ath9k.h	637;"	d
ATH9K_PCI_WOW	ath9k.h	639;"	d
ATH9K_PHYERR_CCK_HEADER_CRC	mac.h	/^	ATH9K_PHYERR_CCK_HEADER_CRC       = 26,$/;"	e	enum:ath9k_phyerr
ATH9K_PHYERR_CCK_LENGTH_ILLEGAL	mac.h	/^	ATH9K_PHYERR_CCK_LENGTH_ILLEGAL   = 32,$/;"	e	enum:ath9k_phyerr
ATH9K_PHYERR_CCK_POWER_DROP	mac.h	/^	ATH9K_PHYERR_CCK_POWER_DROP       = 33,$/;"	e	enum:ath9k_phyerr
ATH9K_PHYERR_CCK_RATE_ILLEGAL	mac.h	/^	ATH9K_PHYERR_CCK_RATE_ILLEGAL     = 27,$/;"	e	enum:ath9k_phyerr
ATH9K_PHYERR_CCK_RESTART	mac.h	/^	ATH9K_PHYERR_CCK_RESTART          = 31,$/;"	e	enum:ath9k_phyerr
ATH9K_PHYERR_CCK_SERVICE	mac.h	/^	ATH9K_PHYERR_CCK_SERVICE          = 30,$/;"	e	enum:ath9k_phyerr
ATH9K_PHYERR_CCK_TIMING	mac.h	/^	ATH9K_PHYERR_CCK_TIMING           = 25,$/;"	e	enum:ath9k_phyerr
ATH9K_PHYERR_FALSE_RADAR_EXT	mac.h	/^	ATH9K_PHYERR_FALSE_RADAR_EXT      = 24,$/;"	e	enum:ath9k_phyerr
ATH9K_PHYERR_HT_CRC_ERROR	mac.h	/^	ATH9K_PHYERR_HT_CRC_ERROR         = 34,$/;"	e	enum:ath9k_phyerr
ATH9K_PHYERR_HT_LENGTH_ILLEGAL	mac.h	/^	ATH9K_PHYERR_HT_LENGTH_ILLEGAL    = 35,$/;"	e	enum:ath9k_phyerr
ATH9K_PHYERR_HT_RATE_ILLEGAL	mac.h	/^	ATH9K_PHYERR_HT_RATE_ILLEGAL      = 36,$/;"	e	enum:ath9k_phyerr
ATH9K_PHYERR_LENGTH	mac.h	/^	ATH9K_PHYERR_LENGTH               = 4,  \/* Illegal length *\/$/;"	e	enum:ath9k_phyerr
ATH9K_PHYERR_MAX	mac.h	/^	ATH9K_PHYERR_MAX                  = 39,$/;"	e	enum:ath9k_phyerr
ATH9K_PHYERR_OFDM_LENGTH_ILLEGAL	mac.h	/^	ATH9K_PHYERR_OFDM_LENGTH_ILLEGAL  = 20,$/;"	e	enum:ath9k_phyerr
ATH9K_PHYERR_OFDM_POWER_DROP	mac.h	/^	ATH9K_PHYERR_OFDM_POWER_DROP      = 21,$/;"	e	enum:ath9k_phyerr
ATH9K_PHYERR_OFDM_RATE_ILLEGAL	mac.h	/^	ATH9K_PHYERR_OFDM_RATE_ILLEGAL    = 19,$/;"	e	enum:ath9k_phyerr
ATH9K_PHYERR_OFDM_RESTART	mac.h	/^	ATH9K_PHYERR_OFDM_RESTART         = 23,$/;"	e	enum:ath9k_phyerr
ATH9K_PHYERR_OFDM_SERVICE	mac.h	/^	ATH9K_PHYERR_OFDM_SERVICE         = 22,$/;"	e	enum:ath9k_phyerr
ATH9K_PHYERR_OFDM_SIGNAL_PARITY	mac.h	/^	ATH9K_PHYERR_OFDM_SIGNAL_PARITY   = 18,$/;"	e	enum:ath9k_phyerr
ATH9K_PHYERR_OFDM_TIMING	mac.h	/^	ATH9K_PHYERR_OFDM_TIMING          = 17,$/;"	e	enum:ath9k_phyerr
ATH9K_PHYERR_PARITY	mac.h	/^	ATH9K_PHYERR_PARITY               = 2,  \/* Illegal parity *\/$/;"	e	enum:ath9k_phyerr
ATH9K_PHYERR_RADAR	mac.h	/^	ATH9K_PHYERR_RADAR                = 5,  \/* Radar detect *\/$/;"	e	enum:ath9k_phyerr
ATH9K_PHYERR_RATE	mac.h	/^	ATH9K_PHYERR_RATE                 = 3,  \/* Illegal rate *\/$/;"	e	enum:ath9k_phyerr
ATH9K_PHYERR_SERVICE	mac.h	/^	ATH9K_PHYERR_SERVICE              = 6,  \/* Illegal service *\/$/;"	e	enum:ath9k_phyerr
ATH9K_PHYERR_SPECTRAL	mac.h	/^	ATH9K_PHYERR_SPECTRAL		  = 38,$/;"	e	enum:ath9k_phyerr
ATH9K_PHYERR_TIMING	mac.h	/^	ATH9K_PHYERR_TIMING               = 1,  \/* Timing error *\/$/;"	e	enum:ath9k_phyerr
ATH9K_PHYERR_TOR	mac.h	/^	ATH9K_PHYERR_TOR                  = 7,  \/* Transmit override receive *\/$/;"	e	enum:ath9k_phyerr
ATH9K_PHYERR_UNDERRUN	mac.h	/^	ATH9K_PHYERR_UNDERRUN             = 0,  \/* Transmit underrun *\/$/;"	e	enum:ath9k_phyerr
ATH9K_PKT_TYPE_ATIM	mac.h	/^	ATH9K_PKT_TYPE_ATIM,$/;"	e	enum:ath9k_pkt_type
ATH9K_PKT_TYPE_BEACON	mac.h	/^	ATH9K_PKT_TYPE_BEACON,$/;"	e	enum:ath9k_pkt_type
ATH9K_PKT_TYPE_CHIRP	mac.h	/^	ATH9K_PKT_TYPE_CHIRP,$/;"	e	enum:ath9k_pkt_type
ATH9K_PKT_TYPE_GRP_POLL	mac.h	/^	ATH9K_PKT_TYPE_GRP_POLL,$/;"	e	enum:ath9k_pkt_type
ATH9K_PKT_TYPE_NORMAL	mac.h	/^	ATH9K_PKT_TYPE_NORMAL = 0,$/;"	e	enum:ath9k_pkt_type
ATH9K_PKT_TYPE_PROBE_RESP	mac.h	/^	ATH9K_PKT_TYPE_PROBE_RESP,$/;"	e	enum:ath9k_pkt_type
ATH9K_PKT_TYPE_PSPOLL	mac.h	/^	ATH9K_PKT_TYPE_PSPOLL,$/;"	e	enum:ath9k_pkt_type
ATH9K_PM_AWAKE	hw.h	/^	ATH9K_PM_AWAKE = 0,$/;"	e	enum:ath9k_power_mode
ATH9K_PM_FULL_SLEEP	hw.h	/^	ATH9K_PM_FULL_SLEEP,$/;"	e	enum:ath9k_power_mode
ATH9K_PM_NETWORK_SLEEP	hw.h	/^	ATH9K_PM_NETWORK_SLEEP,$/;"	e	enum:ath9k_power_mode
ATH9K_PM_OPS	pci.c	420;"	d	file:
ATH9K_PM_OPS	pci.c	424;"	d	file:
ATH9K_PM_UNDEFINED	hw.h	/^	ATH9K_PM_UNDEFINED$/;"	e	enum:ath9k_power_mode
ATH9K_POW_SM	eeprom.h	97;"	d
ATH9K_RATESERIES_2040	mac.h	653;"	d
ATH9K_RATESERIES_HALFGI	mac.h	654;"	d
ATH9K_RATESERIES_RTS_CTS	mac.h	652;"	d
ATH9K_RATESERIES_STBC	mac.h	655;"	d
ATH9K_READY_TIME_HI_BOUND	mac.h	601;"	d
ATH9K_READY_TIME_LO_BOUND	mac.h	600;"	d
ATH9K_RESET_COLD	hw.h	/^	ATH9K_RESET_COLD,$/;"	e	enum:__anon5
ATH9K_RESET_POWER_ON	hw.h	/^	ATH9K_RESET_POWER_ON,$/;"	e	enum:__anon5
ATH9K_RESET_WARM	hw.h	/^	ATH9K_RESET_WARM,$/;"	e	enum:__anon5
ATH9K_RSSI_BAD	hw.h	71;"	d
ATH9K_RXDESC_INTREQ	mac.h	269;"	d
ATH9K_RXERR_CORRUPT_DESC	mac.h	183;"	d
ATH9K_RXERR_CRC	mac.h	177;"	d
ATH9K_RXERR_DECRYPT	mac.h	180;"	d
ATH9K_RXERR_FIFO	mac.h	179;"	d
ATH9K_RXERR_KEYMISS	mac.h	182;"	d
ATH9K_RXERR_MIC	mac.h	181;"	d
ATH9K_RXERR_PHY	mac.h	178;"	d
ATH9K_RXKEYIX_INVALID	mac.h	193;"	d
ATH9K_RX_2040	mac.h	188;"	d
ATH9K_RX_DECRYPT_BUSY	mac.h	191;"	d
ATH9K_RX_DELIM_CRC_POST	mac.h	190;"	d
ATH9K_RX_DELIM_CRC_PRE	mac.h	189;"	d
ATH9K_RX_FILTER_4ADDRESS	mac.h	/^	ATH9K_RX_FILTER_4ADDRESS = 0x00100000,$/;"	e	enum:ath9k_rx_filter
ATH9K_RX_FILTER_BCAST	mac.h	/^	ATH9K_RX_FILTER_BCAST = 0x00000004,$/;"	e	enum:ath9k_rx_filter
ATH9K_RX_FILTER_BEACON	mac.h	/^	ATH9K_RX_FILTER_BEACON = 0x00000010,$/;"	e	enum:ath9k_rx_filter
ATH9K_RX_FILTER_COMP_BA	mac.h	/^	ATH9K_RX_FILTER_COMP_BA = 0x00000800,$/;"	e	enum:ath9k_rx_filter
ATH9K_RX_FILTER_COMP_BAR	mac.h	/^	ATH9K_RX_FILTER_COMP_BAR = 0x00000400,$/;"	e	enum:ath9k_rx_filter
ATH9K_RX_FILTER_CONTROL	mac.h	/^	ATH9K_RX_FILTER_CONTROL = 0x00000008,$/;"	e	enum:ath9k_rx_filter
ATH9K_RX_FILTER_CONTROL_WRAPPER	mac.h	/^	ATH9K_RX_FILTER_CONTROL_WRAPPER = 0x00080000,$/;"	e	enum:ath9k_rx_filter
ATH9K_RX_FILTER_MCAST	mac.h	/^	ATH9K_RX_FILTER_MCAST = 0x00000002,$/;"	e	enum:ath9k_rx_filter
ATH9K_RX_FILTER_MCAST_BCAST_ALL	mac.h	/^	ATH9K_RX_FILTER_MCAST_BCAST_ALL = 0x00008000,$/;"	e	enum:ath9k_rx_filter
ATH9K_RX_FILTER_MYBEACON	mac.h	/^	ATH9K_RX_FILTER_MYBEACON = 0x00000200,$/;"	e	enum:ath9k_rx_filter
ATH9K_RX_FILTER_PHYERR	mac.h	/^	ATH9K_RX_FILTER_PHYERR = 0x00000100,$/;"	e	enum:ath9k_rx_filter
ATH9K_RX_FILTER_PHYRADAR	mac.h	/^	ATH9K_RX_FILTER_PHYRADAR = 0x00002000,$/;"	e	enum:ath9k_rx_filter
ATH9K_RX_FILTER_PROBEREQ	mac.h	/^	ATH9K_RX_FILTER_PROBEREQ = 0x00000080,$/;"	e	enum:ath9k_rx_filter
ATH9K_RX_FILTER_PROM	mac.h	/^	ATH9K_RX_FILTER_PROM = 0x00000020,$/;"	e	enum:ath9k_rx_filter
ATH9K_RX_FILTER_PSPOLL	mac.h	/^	ATH9K_RX_FILTER_PSPOLL = 0x00004000,$/;"	e	enum:ath9k_rx_filter
ATH9K_RX_FILTER_UCAST	mac.h	/^	ATH9K_RX_FILTER_UCAST = 0x00000001,$/;"	e	enum:ath9k_rx_filter
ATH9K_RX_FILTER_UNCOMP_BA_BAR	mac.h	/^	ATH9K_RX_FILTER_UNCOMP_BA_BAR = 0x00001000,$/;"	e	enum:ath9k_rx_filter
ATH9K_RX_GI	mac.h	187;"	d
ATH9K_RX_MORE	mac.h	185;"	d
ATH9K_RX_MORE_AGGR	mac.h	186;"	d
ATH9K_RX_QUEUE_HP	hw.h	/^	ATH9K_RX_QUEUE_HP,$/;"	e	enum:ath9k_rx_qtype
ATH9K_RX_QUEUE_LP	hw.h	/^	ATH9K_RX_QUEUE_LP,$/;"	e	enum:ath9k_rx_qtype
ATH9K_RX_QUEUE_MAX	hw.h	/^	ATH9K_RX_QUEUE_MAX,$/;"	e	enum:ath9k_rx_qtype
ATH9K_SIG_FIRSTEP_SETTING_MAX	ani.h	44;"	d
ATH9K_SIG_FIRSTEP_SETTING_MIN	ani.h	43;"	d
ATH9K_SIG_SPUR_IMM_SETTING_MAX	ani.h	46;"	d
ATH9K_SIG_SPUR_IMM_SETTING_MIN	ani.h	45;"	d
ATH9K_SLOT_TIME_20	mac.h	70;"	d
ATH9K_SLOT_TIME_6	mac.h	68;"	d
ATH9K_SLOT_TIME_9	mac.h	69;"	d
ATH9K_SSTATS_LEN	debug.c	1658;"	d	file:
ATH9K_TIME_QUANTUM	mac.c	173;"	d	file:
ATH9K_TIME_QUANTUM	mac.c	192;"	d	file:
ATH9K_TSFOOR_THRESHOLD	hw.h	480;"	d
ATH9K_TXDESC_CLRDMASK	mac.h	264;"	d
ATH9K_TXDESC_CTSENA	mac.h	242;"	d
ATH9K_TXDESC_EXT_AND_CTL	mac.h	259;"	d
ATH9K_TXDESC_EXT_ONLY	mac.h	258;"	d
ATH9K_TXDESC_FRAG_IS_ON	mac.h	261;"	d
ATH9K_TXDESC_INTREQ	mac.h	256;"	d
ATH9K_TXDESC_LDPC	mac.h	263;"	d
ATH9K_TXDESC_LOWRXCHAIN	mac.h	262;"	d
ATH9K_TXDESC_NOACK	mac.h	240;"	d
ATH9K_TXDESC_PAPRD	mac.h	266;"	d
ATH9K_TXDESC_PAPRD_S	mac.h	267;"	d
ATH9K_TXDESC_RTSENA	mac.h	241;"	d
ATH9K_TXDESC_VEOL	mac.h	257;"	d
ATH9K_TXDESC_VMF	mac.h	260;"	d
ATH9K_TXERR_FIFO	mac.h	74;"	d
ATH9K_TXERR_FILT	mac.h	73;"	d
ATH9K_TXERR_MASK	mac.h	79;"	d
ATH9K_TXERR_TIMER_EXPIRED	mac.h	76;"	d
ATH9K_TXERR_XRETRY	mac.h	72;"	d
ATH9K_TXERR_XTXOP	mac.h	75;"	d
ATH9K_TXKEYIX_INVALID	mac.h	194;"	d
ATH9K_TXQ_USEDEFAULT	mac.h	596;"	d
ATH9K_TXQ_USE_LOCKOUT_BKOFF_DIS	mac.h	597;"	d
ATH9K_TX_ACKED	mac.h	77;"	d
ATH9K_TX_BA	mac.h	83;"	d
ATH9K_TX_DATA_UNDERRUN	mac.h	86;"	d
ATH9K_TX_DELIM_UNDERRUN	mac.h	87;"	d
ATH9K_TX_DESC_CFG_ERR	mac.h	85;"	d
ATH9K_TX_FLUSH	mac.h	78;"	d
ATH9K_TX_PWRMGMT	mac.h	84;"	d
ATH9K_TX_QUEUE_BEACON	mac.h	/^	ATH9K_TX_QUEUE_BEACON,$/;"	e	enum:ath9k_tx_queue
ATH9K_TX_QUEUE_CAB	mac.h	/^	ATH9K_TX_QUEUE_CAB,$/;"	e	enum:ath9k_tx_queue
ATH9K_TX_QUEUE_DATA	mac.h	/^	ATH9K_TX_QUEUE_DATA,$/;"	e	enum:ath9k_tx_queue
ATH9K_TX_QUEUE_INACTIVE	mac.h	/^	ATH9K_TX_QUEUE_INACTIVE = 0,$/;"	e	enum:ath9k_tx_queue
ATH9K_TX_QUEUE_PSPOLL	mac.h	/^	ATH9K_TX_QUEUE_PSPOLL$/;"	e	enum:ath9k_tx_queue
ATH9K_TX_QUEUE_UAPSD	mac.h	/^	ATH9K_TX_QUEUE_UAPSD,$/;"	e	enum:ath9k_tx_queue
ATH9K_TX_STOP_DMA_TIMEOUT	mac.c	172;"	d	file:
ATH9K_TX_STOP_DMA_TIMEOUT	mac.c	191;"	d	file:
ATH9K_TX_SW_FILTERED	mac.h	88;"	d
ATH9K_WME_UPSD	mac.h	583;"	d
ATHEROS_VENDOR_ID	hw.h	35;"	d
ATH_AGGR_DELIM_SZ	ath9k.h	134;"	d
ATH_AGGR_ENCRYPTDELIM	ath9k.h	137;"	d
ATH_AGGR_GET_NDELIM	ath9k.h	165;"	d
ATH_AGGR_MINPLEN	ath9k.h	135;"	d
ATH_AGGR_MIN_QDEPTH	ath9k.h	139;"	d
ATH_AMPDU_LIMIT_MAX	hw.h	67;"	d
ATH_ANI_MAX_SKIP_COUNT	ath9k.h	442;"	d
ATH_ANI_POLLINTERVAL	htc.h	37;"	d
ATH_ANI_POLLINTERVAL_NEW	ath9k.h	438;"	d
ATH_ANI_POLLINTERVAL_OLD	ath9k.h	437;"	d
ATH_ANT_DIV_COMB_ALT_ANT_RATIO	ath9k.h	588;"	d
ATH_ANT_DIV_COMB_ALT_ANT_RATIO2	ath9k.h	589;"	d
ATH_ANT_DIV_COMB_INIT_COUNT	ath9k.h	586;"	d
ATH_ANT_DIV_COMB_LNA1	ath9k.h	/^	ATH_ANT_DIV_COMB_LNA1,$/;"	e	enum:ath9k_ant_div_comb_lna_conf
ATH_ANT_DIV_COMB_LNA1_DELTA_HI	ath9k.h	592;"	d
ATH_ANT_DIV_COMB_LNA1_DELTA_LOW	ath9k.h	594;"	d
ATH_ANT_DIV_COMB_LNA1_DELTA_MID	ath9k.h	593;"	d
ATH_ANT_DIV_COMB_LNA1_LNA2_SWITCH_DELTA	ath9k.h	591;"	d
ATH_ANT_DIV_COMB_LNA1_MINUS_LNA2	ath9k.h	/^	ATH_ANT_DIV_COMB_LNA1_MINUS_LNA2,$/;"	e	enum:ath9k_ant_div_comb_lna_conf
ATH_ANT_DIV_COMB_LNA1_PLUS_LNA2	ath9k.h	/^	ATH_ANT_DIV_COMB_LNA1_PLUS_LNA2,$/;"	e	enum:ath9k_ant_div_comb_lna_conf
ATH_ANT_DIV_COMB_LNA2	ath9k.h	/^	ATH_ANT_DIV_COMB_LNA2,$/;"	e	enum:ath9k_ant_div_comb_lna_conf
ATH_ANT_DIV_COMB_MAX_COUNT	ath9k.h	587;"	d
ATH_ANT_DIV_COMB_MAX_PKTCOUNT	ath9k.h	585;"	d
ATH_ANT_DIV_COMB_SHORT_SCAN_INTR	ath9k.h	583;"	d
ATH_ANT_DIV_COMB_SHORT_SCAN_PKTCOUNT	ath9k.h	584;"	d
ATH_ANT_RX_CURRENT_SHIFT	ath9k.h	579;"	d
ATH_ANT_RX_MAIN_SHIFT	ath9k.h	580;"	d
ATH_ANT_RX_MASK	ath9k.h	581;"	d
ATH_AN_2_TID	ath9k.h	172;"	d
ATH_AP_SHORT_CALINTERVAL	ath9k.h	436;"	d
ATH_AP_SHORT_CALINTERVAL	htc.h	36;"	d
ATH_BA_INDEX	ath9k.h	159;"	d
ATH_BA_INDEX2SEQ	ath9k.h	162;"	d
ATH_BA_ISSET	ath9k.h	155;"	d
ATH_BCBUF	ath9k.h	385;"	d
ATH_BTACTIVE_GPIO_9280	btcoex.h	23;"	d
ATH_BTACTIVE_GPIO_9300	btcoex.h	27;"	d
ATH_BTCOEX_BMISS_THRESH	btcoex.h	33;"	d
ATH_BTCOEX_BTSCAN_DUTY_CYCLE	btcoex.h	32;"	d
ATH_BTCOEX_CFG_2WIRE	btcoex.h	/^	ATH_BTCOEX_CFG_2WIRE,$/;"	e	enum:ath_btcoex_scheme
ATH_BTCOEX_CFG_3WIRE	btcoex.h	/^	ATH_BTCOEX_CFG_3WIRE,$/;"	e	enum:ath_btcoex_scheme
ATH_BTCOEX_CFG_NONE	btcoex.h	/^	ATH_BTCOEX_CFG_NONE,$/;"	e	enum:ath_btcoex_scheme
ATH_BTCOEX_DEF_BT_PERIOD	btcoex.h	30;"	d
ATH_BTCOEX_DEF_DUTY_CYCLE	btcoex.h	31;"	d
ATH_BTCOEX_HT20_MAX_TXPOWER	btcoex.h	42;"	d
ATH_BTCOEX_HT40_MAX_TXPOWER	btcoex.h	43;"	d
ATH_BTCOEX_RX_WAIT_TIME	btcoex.h	39;"	d
ATH_BTCOEX_STOMP_ALL	btcoex.h	/^	ATH_BTCOEX_STOMP_ALL,$/;"	e	enum:ath_stomp_type
ATH_BTCOEX_STOMP_AUDIO	btcoex.h	/^	ATH_BTCOEX_STOMP_AUDIO,$/;"	e	enum:ath_stomp_type
ATH_BTCOEX_STOMP_FTP_THRESH	btcoex.h	40;"	d
ATH_BTCOEX_STOMP_LOW	btcoex.h	/^	ATH_BTCOEX_STOMP_LOW,$/;"	e	enum:ath_stomp_type
ATH_BTCOEX_STOMP_LOW_FTP	btcoex.h	/^	ATH_BTCOEX_STOMP_LOW_FTP,$/;"	e	enum:ath_stomp_type
ATH_BTCOEX_STOMP_MAX	btcoex.h	/^	ATH_BTCOEX_STOMP_MAX$/;"	e	enum:ath_stomp_type
ATH_BTCOEX_STOMP_NONE	btcoex.h	/^	ATH_BTCOEX_STOMP_NONE,$/;"	e	enum:ath_stomp_type
ATH_BTPRIORITY_GPIO_9285	btcoex.h	24;"	d
ATH_BTPRIORITY_GPIO_9300	btcoex.h	28;"	d
ATH_BT_CNT_SCAN_THRESHOLD	btcoex.h	37;"	d
ATH_BT_CNT_THRESHOLD	btcoex.h	36;"	d
ATH_BT_COEX_MODE_DISABLED	btcoex.c	/^	ATH_BT_COEX_MODE_DISABLED,      \/* coexistence disabled *\/$/;"	e	enum:ath_bt_mode	file:
ATH_BT_COEX_MODE_LEGACY	btcoex.c	/^	ATH_BT_COEX_MODE_LEGACY,        \/* legacy rx_clear mode *\/$/;"	e	enum:ath_bt_mode	file:
ATH_BT_COEX_MODE_SLOTTED	btcoex.c	/^	ATH_BT_COEX_MODE_SLOTTED,       \/* slotted mode *\/$/;"	e	enum:ath_bt_mode	file:
ATH_BT_COEX_MODE_UNSLOTTED	btcoex.c	/^	ATH_BT_COEX_MODE_UNSLOTTED,     \/* untimed\/unslotted mode *\/$/;"	e	enum:ath_bt_mode	file:
ATH_BT_PRIORITY_TIME_THRESHOLD	btcoex.h	35;"	d
ATH_CABQ_READY_TIME	ath9k.h	647;"	d
ATH_CHAN_MAX	ath9k.h	649;"	d
ATH_DEFAULT_BINTVAL	ath9k.h	386;"	d
ATH_DEFAULT_BMISS_LIMIT	ath9k.h	387;"	d
ATH_DEFAULT_BMISS_LIMIT	htc.h	41;"	d
ATH_DEFAULT_NOISE_FLOOR	hw.h	69;"	d
ATH_DESC_4KB_BOUND_CHECK	ath9k.h	105;"	d
ATH_DESC_4KB_BOUND_NUM_SKIPPED	ath9k.h	106;"	d
ATH_DIAG_DISABLE_RX	hw.h	/^	ATH_DIAG_DISABLE_RX,$/;"	e	enum:__anon6
ATH_DIAG_DISABLE_TX	hw.h	/^	ATH_DIAG_DISABLE_TX,$/;"	e	enum:__anon6
ATH_DIAG_TRIGGER_ERROR	hw.h	/^	ATH_DIAG_TRIGGER_ERROR,$/;"	e	enum:__anon6
ATH_DUMP_BTCOEX	ath9k.h	466;"	d
ATH_EP_MUL	common.h	34;"	d
ATH_EP_RND	common.h	42;"	d
ATH_FFT_SAMPLE_HT20	ath9k.h	/^	ATH_FFT_SAMPLE_HT20 = 1,$/;"	e	enum:ath_fft_sample_type
ATH_HTC_BTCOEX_PRODUCT_ID	htc_drv_gpio.c	23;"	d	file:
ATH_HTC_RATE_MAX	htc.h	139;"	d
ATH_INI_CORE	hw.h	/^	ATH_INI_CORE,$/;"	e	enum:ath_ini_subsys
ATH_INI_NUM_SPLIT	hw.h	/^	ATH_INI_NUM_SPLIT,$/;"	e	enum:ath_ini_subsys
ATH_INI_POST	hw.h	/^	ATH_INI_POST,$/;"	e	enum:ath_ini_subsys
ATH_INI_PRE	hw.h	/^	ATH_INI_PRE = 0,$/;"	e	enum:ath_ini_subsys
ATH_LED_PIN_7010	htc.h	397;"	d
ATH_LED_PIN_9271	htc.h	396;"	d
ATH_LED_PIN_9287	ath9k.h	550;"	d
ATH_LED_PIN_9287	htc.h	395;"	d
ATH_LED_PIN_9300	ath9k.h	551;"	d
ATH_LED_PIN_9462	ath9k.h	553;"	d
ATH_LED_PIN_9485	ath9k.h	552;"	d
ATH_LED_PIN_DEF	ath9k.h	549;"	d
ATH_LED_PIN_DEF	htc.h	394;"	d
ATH_LONG_CALINTERVAL	ath9k.h	440;"	d
ATH_LONG_CALINTERVAL	htc.h	38;"	d
ATH_LONG_CALINTERVAL_INT	ath9k.h	439;"	d
ATH_LPF_RSSI	common.h	36;"	d
ATH_MAX_GEN_TIMER	hw.h	523;"	d
ATH_MAX_QDEPTH	ath9k.h	125;"	d
ATH_MAX_SW_RETRIES	ath9k.h	648;"	d
ATH_MCI_BDR_DUTY_CYCLE	mci.h	26;"	d
ATH_MCI_CONCUR_TX_SWITCH	mci.h	38;"	d
ATH_MCI_CONFIG_AGGR_THRESH	ar9003_mci.h	89;"	d
ATH_MCI_CONFIG_AGGR_THRESH_S	ar9003_mci.h	90;"	d
ATH_MCI_CONFIG_CLK_DIV	ar9003_mci.h	92;"	d
ATH_MCI_CONFIG_CLK_DIV_S	ar9003_mci.h	93;"	d
ATH_MCI_CONFIG_CONCUR_TX	ar9003_mci.h	82;"	d
ATH_MCI_CONFIG_DISABLE_AGGR_THRESH	ar9003_mci.h	91;"	d
ATH_MCI_CONFIG_DISABLE_FTP_STOMP	ar9003_mci.h	88;"	d
ATH_MCI_CONFIG_DISABLE_MCI	ar9003_mci.h	96;"	d
ATH_MCI_CONFIG_DISABLE_MCI_CAL	ar9003_mci.h	86;"	d
ATH_MCI_CONFIG_DISABLE_OSLA	ar9003_mci.h	87;"	d
ATH_MCI_CONFIG_DISABLE_TUNING	ar9003_mci.h	94;"	d
ATH_MCI_CONFIG_MCI_OBS_BT	ar9003_mci.h	85;"	d
ATH_MCI_CONFIG_MCI_OBS_GPIO	ar9003_mci.h	101;"	d
ATH_MCI_CONFIG_MCI_OBS_MASK	ar9003_mci.h	98;"	d
ATH_MCI_CONFIG_MCI_OBS_MCI	ar9003_mci.h	83;"	d
ATH_MCI_CONFIG_MCI_OBS_TXRX	ar9003_mci.h	84;"	d
ATH_MCI_CONFIG_MCI_WEIGHT_DBG	ar9003_mci.h	95;"	d
ATH_MCI_DEF_AGGR_LIMIT	mci.h	29;"	d
ATH_MCI_DEF_BT_PERIOD	mci.h	25;"	d
ATH_MCI_GPM_BUF_SIZE	mci.h	24;"	d
ATH_MCI_GPM_MAX_ENTRY	mci.h	23;"	d
ATH_MCI_HI_PRIO	mci.h	36;"	d
ATH_MCI_INQUIRY_PRIO	mci.h	35;"	d
ATH_MCI_MAX_ACL_PROFILE	mci.h	30;"	d
ATH_MCI_MAX_DUTY_CYCLE	mci.h	27;"	d
ATH_MCI_MAX_PROFILE	mci.h	32;"	d
ATH_MCI_MAX_SCO_PROFILE	mci.h	31;"	d
ATH_MCI_NUM_BT_CHANNELS	mci.h	37;"	d
ATH_MCI_SCHED_BUF_SIZE	mci.h	22;"	d
ATH_NON_AGGR_MIN_QDEPTH	ath9k.h	141;"	d
ATH_PAPRD_TIMEOUT	ath9k.h	444;"	d
ATH_PLL_WORK_INTERVAL	ath9k.h	445;"	d
ATH_RATE_DUMMY_MARKER	ath9k.h	652;"	d
ATH_RATE_MAX	rc.h	26;"	d
ATH_RC_TX_STBC_FLAG	htc.h	145;"	d
ATH_REGCLASSIDS_MAX	ath9k.h	646;"	d
ATH_RESTART_CALINTERVAL	ath9k.h	441;"	d
ATH_RESTART_CALINTERVAL	htc.h	39;"	d
ATH_RSSI_DUMMY_MARKER	common.h	30;"	d
ATH_RSSI_EP_MULTIPLIER	common.h	33;"	d
ATH_RSSI_IN	common.h	35;"	d
ATH_RSSI_LPF	common.h	38;"	d
ATH_RSSI_LPF_LEN	common.h	31;"	d
ATH_RXBUF	ath9k.h	122;"	d
ATH_RXBUF_RESET	ath9k.h	82;"	d
ATH_STA_SHORT_CALINTERVAL	ath9k.h	435;"	d
ATH_STA_SHORT_CALINTERVAL	htc.h	35;"	d
ATH_TID_MAX_BUFS	common.h	28;"	d
ATH_TXBUF	ath9k.h	123;"	d
ATH_TXBUF_RESERVE	ath9k.h	124;"	d
ATH_TXBUF_RESET	ath9k.h	74;"	d
ATH_TXFIFO_DEPTH	ath9k.h	178;"	d
ATH_TXMAXTRY	ath9k.h	126;"	d
ATH_TXPOWER_MAX	ath9k.h	651;"	d
ATH_TXQ_AC_BE	hw.h	/^	ATH_TXQ_AC_BE = 0,$/;"	e	enum:ath_hw_txq_subtype
ATH_TXQ_AC_BK	hw.h	/^	ATH_TXQ_AC_BK = 1,$/;"	e	enum:ath_hw_txq_subtype
ATH_TXQ_AC_VI	hw.h	/^	ATH_TXQ_AC_VI = 2,$/;"	e	enum:ath_hw_txq_subtype
ATH_TXQ_AC_VO	hw.h	/^	ATH_TXQ_AC_VO = 3,$/;"	e	enum:ath_hw_txq_subtype
ATH_TXQ_SETUP	ath9k.h	63;"	d
ATH_TXSTATUS_RING_SIZE	ath9k.h	101;"	d
ATH_TX_COMPLETE_POLL_INT	ath9k.h	176;"	d
ATH_TX_ERROR	ath9k.h	282;"	d
ATH_USB_RX_STREAM_MODE_TAG	hif_usb.h	32;"	d
ATH_USB_TX_STREAM_MODE_TAG	hif_usb.h	33;"	d
ATH_WLANACTIVE_GPIO_9280	btcoex.h	22;"	d
ATH_WLANACTIVE_GPIO_9300	btcoex.h	26;"	d
AWDATA	debug.c	1677;"	d	file:
AWDATA_RX	debug.c	1685;"	d	file:
Ar5416RateSize	eeprom.h	/^	Ar5416RateSize$/;"	e	enum:ar5416_rates
BASE_ACTIVATE_DELAY	hw.h	148;"	d
BAW_WITHIN	ath9k.h	169;"	d
BEACON_RSSI	ani.h	20;"	d
BEACON_TIMEOUT_VAL	hw.h	170;"	d
BITS_PER_BYTE	xmit.c	23;"	d	file:
BSTUCK_THRESH	ath9k.h	384;"	d
BSTUCK_THRESHOLD	htc.h	399;"	d
BTCOEX_H	btcoex.h	18;"	d
BT_OP_PRIORITY_DETECTED	ath9k.h	/^	BT_OP_PRIORITY_DETECTED,$/;"	e	enum:bt_op_flags
BT_OP_SCAN	ath9k.h	/^	BT_OP_SCAN,$/;"	e	enum:bt_op_flags
BUF_AGGR	ath9k.h	/^	BUF_AGGR		= BIT(1),$/;"	e	enum:buffer_type
BUF_AMPDU	ath9k.h	/^	BUF_AMPDU		= BIT(0),$/;"	e	enum:buffer_type
CAB_STAT_INC	htc.h	330;"	d
CAB_STAT_INC	htc.h	383;"	d
CAB_TIMEOUT_VAL	hw.h	169;"	d
CALIB_H	calib.h	18;"	d
CAL_DONE	calib.h	/^	CAL_DONE$/;"	e	enum:ath9k_cal_state
CAL_INACTIVE	calib.h	/^	CAL_INACTIVE,$/;"	e	enum:ath9k_cal_state
CAL_RUNNING	calib.h	/^	CAL_RUNNING,$/;"	e	enum:ath9k_cal_state
CAL_WAITING	calib.h	/^	CAL_WAITING,$/;"	e	enum:ath9k_cal_state
CCK_PLCP_BITS	mac.h	42;"	d
CCK_PREAMBLE_BITS	mac.h	41;"	d
CCK_SIFS_TIME	mac.h	40;"	d
CHAN2G	htc_drv_init.c	37;"	d	file:
CHAN2G	init.c	63;"	d	file:
CHAN5G	htc_drv_init.c	43;"	d	file:
CHAN5G	init.c	70;"	d	file:
CHANNEL_2GHZ	hw.h	370;"	d
CHANNEL_5GHZ	hw.h	371;"	d
CHANNEL_A	hw.h	380;"	d
CHANNEL_ALL	hw.h	389;"	d
CHANNEL_A_HT20	hw.h	384;"	d
CHANNEL_A_HT40MINUS	hw.h	388;"	d
CHANNEL_A_HT40PLUS	hw.h	387;"	d
CHANNEL_B	hw.h	381;"	d
CHANNEL_CCK	hw.h	368;"	d
CHANNEL_DYN	hw.h	373;"	d
CHANNEL_G	hw.h	382;"	d
CHANNEL_G_HT20	hw.h	383;"	d
CHANNEL_G_HT40MINUS	hw.h	386;"	d
CHANNEL_G_HT40PLUS	hw.h	385;"	d
CHANNEL_HALF	hw.h	374;"	d
CHANNEL_HT20	hw.h	376;"	d
CHANNEL_HT40MINUS	hw.h	378;"	d
CHANNEL_HT40PLUS	hw.h	377;"	d
CHANNEL_OFDM	hw.h	369;"	d
CHANNEL_PASSIVE	hw.h	372;"	d
CHANNEL_QUARTER	hw.h	375;"	d
CHANSEL_2G	phy.h	21;"	d
CHANSEL_5G	phy.h	22;"	d
CHANSEL_DIV	phy.h	20;"	d
CHECK_ANI	main.c	1589;"	d	file:
CHECK_ANI	main.c	1669;"	d	file:
CL_TAB_ENTRY	hw.h	401;"	d
CMP_CTL	eeprom_9287.c	554;"	d	file:
CMP_CTL	eeprom_9287.c	758;"	d	file:
CMP_NO_CTL	eeprom_9287.c	558;"	d	file:
CMP_NO_CTL	eeprom_9287.c	759;"	d	file:
CMP_TEST_GRP	eeprom_4k.c	461;"	d	file:
CMP_TEST_GRP	eeprom_4k.c	641;"	d	file:
COEF_SCALE_S	hw.h	150;"	d
COMMIT	ath9k.h	/^		COMMIT		\/* beacon sent, commit change *\/$/;"	e	enum:ath_beacon::__anon2
COMP_CKSUM_LEN	ar9003_eeprom.c	24;"	d	file:
COMP_HDR_LEN	ar9003_eeprom.c	23;"	d	file:
CTL	ar9003_eeprom.c	38;"	d	file:
CTL_11A	eeprom.h	66;"	d
CTL_11A_EXT	ar9003_eeprom.c	31;"	d	file:
CTL_11A_EXT	eeprom.h	75;"	d
CTL_11B	eeprom.h	67;"	d
CTL_11B_EXT	ar9003_eeprom.c	33;"	d	file:
CTL_11B_EXT	eeprom.h	77;"	d
CTL_11G	eeprom.h	68;"	d
CTL_11G_EXT	ar9003_eeprom.c	32;"	d	file:
CTL_11G_EXT	eeprom.h	76;"	d
CTL_2GHT20	eeprom.h	69;"	d
CTL_2GHT40	eeprom.h	71;"	d
CTL_5GHT20	eeprom.h	70;"	d
CTL_5GHT40	eeprom.h	72;"	d
CTL_EDGE_FLAGS	eeprom.h	206;"	d
CTL_EDGE_TPOWER	eeprom.h	205;"	d
CTL_MODE_M	eeprom.h	65;"	d
CTRY_DEBUG	eeprom.h	32;"	d
CTRY_DEFAULT	eeprom.h	33;"	d
CalValid	hw.h	/^	int32_t CalValid;$/;"	m	struct:ath9k_hw_cal_data
ChSel	mac.h	/^	u32 ChSel;$/;"	m	struct:ath9k_11n_rate_series
CompressAlgorithm	ar9003_eeprom.h	/^enum CompressAlgorithm {$/;"	g
DCU_COMPLETE_STATE	hw.c	1609;"	d	file:
DCU_COMPLETE_STATE_MASK	hw.c	1610;"	d	file:
DEBUG_H	debug.h	18;"	d
DECR	ath9k.h	55;"	d
DEC_PROF	mci.h	81;"	d
DEC_VIF	htc.h	220;"	d
DEFAULT_CACHELINE	ath9k.h	645;"	d
DEFAULT_SWBA_RESPONSE	htc.h	405;"	d
DELPT	ar9003_calib.c	397;"	d	file:
DFS_PATTERN_DETECTOR_H	dfs_pattern_detector.h	18;"	d
DFS_POOL_STAT_DEC	dfs_debug.h	72;"	d
DFS_POOL_STAT_DEC	dfs_debug.h	81;"	d
DFS_POOL_STAT_INC	dfs_debug.h	71;"	d
DFS_POOL_STAT_INC	dfs_debug.h	80;"	d
DFS_PRI_DETECTOR_H	dfs_pri_detector.h	18;"	d
DFS_STATS_RESET_MAGIC	dfs_debug.c	85;"	d	file:
DFS_STAT_INC	dfs_debug.h	68;"	d
DFS_STAT_INC	dfs_debug.h	77;"	d
DMA_BUF_LEN	debug.c	89;"	d	file:
DO_DELAY	hw.h	117;"	d
DS2PHYS	ath9k.h	103;"	d
EEPROM_4K_SIZE	eeprom_4k.c	185;"	d	file:
EEPROM_4K_SIZE	eeprom_4k.c	294;"	d	file:
EEPROM_DATA_LEN_9485	ar9003_eeprom.c	40;"	d	file:
EEPROM_H	eeprom.h	18;"	d
EEPROM_PROTECT_RP_0_31	reg.h	728;"	d
EEPROM_PROTECT_RP_1024_2047	reg.h	742;"	d
EEPROM_PROTECT_RP_128_191	reg.h	734;"	d
EEPROM_PROTECT_RP_192_255	reg.h	736;"	d
EEPROM_PROTECT_RP_256_511	reg.h	738;"	d
EEPROM_PROTECT_RP_32_63	reg.h	730;"	d
EEPROM_PROTECT_RP_512_1023	reg.h	740;"	d
EEPROM_PROTECT_RP_64_127	reg.h	732;"	d
EEPROM_PROTECT_WP_0_31	reg.h	729;"	d
EEPROM_PROTECT_WP_1024_2047	reg.h	743;"	d
EEPROM_PROTECT_WP_128_191	reg.h	735;"	d
EEPROM_PROTECT_WP_192_255	reg.h	737;"	d
EEPROM_PROTECT_WP_256_511	reg.h	739;"	d
EEPROM_PROTECT_WP_32_63	reg.h	731;"	d
EEPROM_PROTECT_WP_512_1023	reg.h	741;"	d
EEPROM_PROTECT_WP_64_127	reg.h	733;"	d
EEP_4K_BB_DESIRED_SCALE_MASK	eeprom.h	436;"	d
EEP_ANTENNA_GAIN_2G	eeprom.h	/^	EEP_ANTENNA_GAIN_2G,$/;"	e	enum:eeprom_param
EEP_ANTENNA_GAIN_5G	eeprom.h	/^	EEP_ANTENNA_GAIN_5G,$/;"	e	enum:eeprom_param
EEP_ANT_DIV_CTL1	eeprom.h	/^	EEP_ANT_DIV_CTL1,$/;"	e	enum:eeprom_param
EEP_CHAIN_MASK_REDUCE	eeprom.h	/^	EEP_CHAIN_MASK_REDUCE,$/;"	e	enum:eeprom_param
EEP_DAC_HPWR_5G	eeprom.h	/^	EEP_DAC_HPWR_5G,$/;"	e	enum:eeprom_param
EEP_DB_2	eeprom.h	/^	EEP_DB_2,$/;"	e	enum:eeprom_param
EEP_DB_5	eeprom.h	/^	EEP_DB_5,$/;"	e	enum:eeprom_param
EEP_DEF_SPURCHAN	eeprom_def.c	1340;"	d	file:
EEP_DEF_SPURCHAN	eeprom_def.c	1364;"	d	file:
EEP_DEV_TYPE	eeprom.h	/^	EEP_DEV_TYPE,$/;"	e	enum:eeprom_param
EEP_FRAC_N_5G	eeprom.h	/^	EEP_FRAC_N_5G,$/;"	e	enum:eeprom_param
EEP_FSTCLK_5G	eeprom.h	/^	EEP_FSTCLK_5G,$/;"	e	enum:eeprom_param
EEP_MAC_LSW	eeprom.h	/^	EEP_MAC_LSW,$/;"	e	enum:eeprom_param
EEP_MAC_MID	eeprom.h	/^	EEP_MAC_MID,$/;"	e	enum:eeprom_param
EEP_MAC_MSW	eeprom.h	/^	EEP_MAC_MSW,$/;"	e	enum:eeprom_param
EEP_MAP4K_SPURCHAN	eeprom_4k.c	1069;"	d	file:
EEP_MAP4K_SPURCHAN	eeprom_4k.c	1093;"	d	file:
EEP_MAP9287_SPURCHAN	eeprom_9287.c	1007;"	d	file:
EEP_MAP9287_SPURCHAN	eeprom_9287.c	1031;"	d	file:
EEP_MINOR_REV	eeprom.h	/^	EEP_MINOR_REV,$/;"	e	enum:eeprom_param
EEP_MODAL_VER	eeprom.h	/^	EEP_MODAL_VER,$/;"	e	enum:eeprom_param
EEP_NFTHRESH_2	eeprom.h	/^	EEP_NFTHRESH_2,$/;"	e	enum:eeprom_param
EEP_NFTHRESH_5	eeprom.h	/^	EEP_NFTHRESH_5,$/;"	e	enum:eeprom_param
EEP_OB_2	eeprom.h	/^	EEP_OB_2,$/;"	e	enum:eeprom_param
EEP_OB_5	eeprom.h	/^	EEP_OB_5,$/;"	e	enum:eeprom_param
EEP_OL_PWRCTRL	eeprom.h	/^	EEP_OL_PWRCTRL,$/;"	e	enum:eeprom_param
EEP_OP_CAP	eeprom.h	/^	EEP_OP_CAP,$/;"	e	enum:eeprom_param
EEP_OP_MODE	eeprom.h	/^	EEP_OP_MODE,$/;"	e	enum:eeprom_param
EEP_PAPRD	eeprom.h	/^	EEP_PAPRD,$/;"	e	enum:eeprom_param
EEP_PWR_TABLE_OFFSET	eeprom.h	/^	EEP_PWR_TABLE_OFFSET,$/;"	e	enum:eeprom_param
EEP_RC_CHAIN_MASK	eeprom.h	/^	EEP_RC_CHAIN_MASK,$/;"	e	enum:eeprom_param
EEP_REG_0	eeprom.h	/^	EEP_REG_0,$/;"	e	enum:eeprom_param
EEP_RFSILENT_ENABLED	eeprom.h	108;"	d
EEP_RFSILENT_ENABLED_S	eeprom.h	109;"	d
EEP_RFSILENT_GPIO_SEL	eeprom.h	112;"	d
EEP_RFSILENT_GPIO_SEL_S	eeprom.h	113;"	d
EEP_RFSILENT_POLARITY	eeprom.h	110;"	d
EEP_RFSILENT_POLARITY_S	eeprom.h	111;"	d
EEP_RF_SILENT	eeprom.h	/^	EEP_RF_SILENT,$/;"	e	enum:eeprom_param
EEP_RXGAIN_TYPE	eeprom.h	/^	EEP_RXGAIN_TYPE,$/;"	e	enum:eeprom_param
EEP_RX_MASK	eeprom.h	/^	EEP_RX_MASK,$/;"	e	enum:eeprom_param
EEP_TEMPSENSE_SLOPE	eeprom.h	/^	EEP_TEMPSENSE_SLOPE,$/;"	e	enum:eeprom_param
EEP_TEMPSENSE_SLOPE_PAL_ON	eeprom.h	/^	EEP_TEMPSENSE_SLOPE_PAL_ON,$/;"	e	enum:eeprom_param
EEP_TXGAIN_TYPE	eeprom.h	/^	EEP_TXGAIN_TYPE,$/;"	e	enum:eeprom_param
EEP_TX_MASK	eeprom.h	/^	EEP_TX_MASK,$/;"	e	enum:eeprom_param
ENABLE_REGWRITE_BUFFER	hw.h	88;"	d
ENDPOINT0	htc_hst.h	/^	ENDPOINT0 = 0,$/;"	e	enum:htc_endpoint_id
ENDPOINT1	htc_hst.h	/^	ENDPOINT1 = 1,$/;"	e	enum:htc_endpoint_id
ENDPOINT2	htc_hst.h	/^	ENDPOINT2 = 2,$/;"	e	enum:htc_endpoint_id
ENDPOINT3	htc_hst.h	/^	ENDPOINT3 = 3,$/;"	e	enum:htc_endpoint_id
ENDPOINT4	htc_hst.h	/^	ENDPOINT4 = 4,$/;"	e	enum:htc_endpoint_id
ENDPOINT5	htc_hst.h	/^	ENDPOINT5 = 5,$/;"	e	enum:htc_endpoint_id
ENDPOINT6	htc_hst.h	/^	ENDPOINT6 = 6,$/;"	e	enum:htc_endpoint_id
ENDPOINT7	htc_hst.h	/^	ENDPOINT7 = 7,$/;"	e	enum:htc_endpoint_id
ENDPOINT8	htc_hst.h	/^	ENDPOINT8 = 8,$/;"	e	enum:htc_endpoint_id
ENDPOINT_MAX	htc_hst.h	/^	ENDPOINT_MAX = 22$/;"	e	enum:htc_endpoint_id
ENDPOINT_UNUSED	htc_hst.h	/^	ENDPOINT_UNUSED = -1,$/;"	e	enum:htc_endpoint_id
ETSI_PATTERN	dfs_pattern_detector.c	51;"	d	file:
EXT_ADDITIVE	ar9003_eeprom.c	30;"	d	file:
EXT_ADDITIVE	eeprom.h	74;"	d
EXT_CH_RADAR_FOUND	dfs.c	130;"	d	file:
EXT_CH_RADAR_FOUND	dfs.c	49;"	d	file:
FBIN2FREQ	eeprom.h	99;"	d
FIRMWARE_AR7010_1_1	hif_usb.c	/^MODULE_FIRMWARE(FIRMWARE_AR7010_1_1);$/;"	v
FIRMWARE_AR7010_1_1	hif_usb.c	21;"	d	file:
FIRMWARE_AR9271	hif_usb.c	/^MODULE_FIRMWARE(FIRMWARE_AR9271);$/;"	v
FIRMWARE_AR9271	hif_usb.c	22;"	d	file:
FIRMWARE_DOWNLOAD	hif_usb.h	29;"	d
FIRMWARE_DOWNLOAD_COMP	hif_usb.h	30;"	d
FIRST_DESC_NDELIMS	xmit.c	816;"	d	file:
FREQ2FBIN	eeprom.h	98;"	d
FUDGE	beacon.c	20;"	d	file:
FUDGE	htc_drv_beacon.c	19;"	d	file:
HIF_USB_MAX_RXPIPES	hif_usb.h	56;"	d
HIF_USB_MAX_TXPIPES	hif_usb.h	57;"	d
HIF_USB_READY	hif_usb.h	88;"	d
HIF_USB_START	hif_usb.h	87;"	d
HIF_USB_TX_FLUSH	hif_usb.h	70;"	d
HIF_USB_TX_STOP	hif_usb.h	69;"	d
HT40_CHANNEL_CENTER_SHIFT	hw.h	151;"	d
HTC_CONTROL_BUFFER_SIZE	htc_hst.h	98;"	d
HTC_CTRL_RSVD_SVC	htc_hst.h	149;"	d
HTC_FLAGS_RECV_TRAILER	htc_hst.h	57;"	d
HTC_H	htc.h	18;"	d
HTC_HST_H	htc_hst.h	18;"	d
HTC_LOOPBACK_RSVD_SVC	htc_hst.h	150;"	d
HTC_MAX_CONTROL_MESSAGE_LENGTH	htc_hst.h	97;"	d
HTC_MAX_TX_STATUS	wmi.h	49;"	d
HTC_MODE_11NA	htc.h	/^	HTC_MODE_11NA		= 0,$/;"	e	enum:htc_phymode
HTC_MODE_11NG	htc.h	/^	HTC_MODE_11NG		= 1$/;"	e	enum:htc_phymode
HTC_MSG_CONFIG_PIPE_ID	htc_hst.h	/^	HTC_MSG_CONFIG_PIPE_ID,$/;"	e	enum:htc_msg_id
HTC_MSG_CONFIG_PIPE_RESPONSE_ID	htc_hst.h	/^	HTC_MSG_CONFIG_PIPE_RESPONSE_ID,$/;"	e	enum:htc_msg_id
HTC_MSG_CONNECT_SERVICE_ID	htc_hst.h	/^	HTC_MSG_CONNECT_SERVICE_ID,$/;"	e	enum:htc_msg_id
HTC_MSG_CONNECT_SERVICE_RESPONSE_ID	htc_hst.h	/^	HTC_MSG_CONNECT_SERVICE_RESPONSE_ID,$/;"	e	enum:htc_msg_id
HTC_MSG_READY_ID	htc_hst.h	/^	HTC_MSG_READY_ID = 1,$/;"	e	enum:htc_msg_id
HTC_MSG_SETUP_COMPLETE_ID	htc_hst.h	/^	HTC_MSG_SETUP_COMPLETE_ID,$/;"	e	enum:htc_msg_id
HTC_M_AHDEMO	htc.h	/^	HTC_M_AHDEMO	= 3,$/;"	e	enum:htc_opmode
HTC_M_HOSTAP	htc.h	/^	HTC_M_HOSTAP	= 6,$/;"	e	enum:htc_opmode
HTC_M_IBSS	htc.h	/^	HTC_M_IBSS	= 0,$/;"	e	enum:htc_opmode
HTC_M_MONITOR	htc.h	/^	HTC_M_MONITOR	= 8,$/;"	e	enum:htc_opmode
HTC_M_STA	htc.h	/^	HTC_M_STA	= 1,$/;"	e	enum:htc_opmode
HTC_M_WDS	htc.h	/^	HTC_M_WDS	= 2$/;"	e	enum:htc_opmode
HTC_OP_CONFIG_PIPE_CREDITS	htc_hst.h	102;"	d
HTC_OP_START_WAIT	htc_hst.h	101;"	d
HTC_RX_FRAME_HEADER_SIZE	htc.h	268;"	d
HTC_SERVICE_FAILED	htc_hst.h	175;"	d
HTC_SERVICE_GROUP_LAST	htc_hst.h	/^	HTC_SERVICE_GROUP_LAST = 255$/;"	e	enum:htc_service_group_ids
HTC_SERVICE_NOT_FOUND	htc_hst.h	174;"	d
HTC_SERVICE_NO_MORE_EP	htc_hst.h	177;"	d
HTC_SERVICE_NO_RESOURCES	htc_hst.h	176;"	d
HTC_SERVICE_SUCCESS	htc_hst.h	173;"	d
HTC_SKB_CB	htc.h	/^static inline struct ath9k_htc_tx_ctl *HTC_SKB_CB(struct sk_buff *skb)$/;"	f
HTC_USB_H	hif_usb.h	18;"	d
HT_LTF	xmit.c	31;"	d	file:
HT_RC_2_STREAMS	xmit.c	25;"	d	file:
HT_SIG	xmit.c	29;"	d	file:
HT_STF	xmit.c	30;"	d	file:
HT_TARGET_RATE_0_8_16	ar9003_eeprom.h	/^	HT_TARGET_RATE_0_8_16,$/;"	e	enum:targetPowerHTRates
HT_TARGET_RATE_12	ar9003_eeprom.h	/^	HT_TARGET_RATE_12,$/;"	e	enum:targetPowerHTRates
HT_TARGET_RATE_13	ar9003_eeprom.h	/^	HT_TARGET_RATE_13,$/;"	e	enum:targetPowerHTRates
HT_TARGET_RATE_14	ar9003_eeprom.h	/^	HT_TARGET_RATE_14,$/;"	e	enum:targetPowerHTRates
HT_TARGET_RATE_15	ar9003_eeprom.h	/^	HT_TARGET_RATE_15,$/;"	e	enum:targetPowerHTRates
HT_TARGET_RATE_1_3_9_11_17_19	ar9003_eeprom.h	/^	HT_TARGET_RATE_1_3_9_11_17_19,$/;"	e	enum:targetPowerHTRates
HT_TARGET_RATE_20	ar9003_eeprom.h	/^	HT_TARGET_RATE_20,$/;"	e	enum:targetPowerHTRates
HT_TARGET_RATE_21	ar9003_eeprom.h	/^	HT_TARGET_RATE_21,$/;"	e	enum:targetPowerHTRates
HT_TARGET_RATE_22	ar9003_eeprom.h	/^	HT_TARGET_RATE_22,$/;"	e	enum:targetPowerHTRates
HT_TARGET_RATE_23	ar9003_eeprom.h	/^	HT_TARGET_RATE_23$/;"	e	enum:targetPowerHTRates
HT_TARGET_RATE_4	ar9003_eeprom.h	/^	HT_TARGET_RATE_4,$/;"	e	enum:targetPowerHTRates
HT_TARGET_RATE_5	ar9003_eeprom.h	/^	HT_TARGET_RATE_5,$/;"	e	enum:targetPowerHTRates
HT_TARGET_RATE_6	ar9003_eeprom.h	/^	HT_TARGET_RATE_6,$/;"	e	enum:targetPowerHTRates
HT_TARGET_RATE_7	ar9003_eeprom.h	/^	HT_TARGET_RATE_7,$/;"	e	enum:targetPowerHTRates
HW_H	hw.h	18;"	d
IEEE80211_MAX_MPDU_LEN	ath9k.h	148;"	d
IEEE80211_MS_TO_TU	ath9k.h	388;"	d
IEEE80211_MS_TO_TU	htc.h	42;"	d
IEEE80211_SEQ_MAX	ath9k.h	144;"	d
IEEE80211_SEQ_SEQ_SHIFT	ath9k.h	143;"	d
IEEE80211_WEP_CRCLEN	ath9k.h	147;"	d
IEEE80211_WEP_IVLEN	ath9k.h	145;"	d
IEEE80211_WEP_KIDLEN	ath9k.h	146;"	d
INCR	ath9k.h	49;"	d
INC_PROF	mci.h	56;"	d
INC_VIF	htc.h	201;"	d
INITVALS_9003_2P2_H	ar9003_2p2_initvals.h	19;"	d
INITVALS_9330_1P1_H	ar9330_1p1_initvals.h	19;"	d
INITVALS_9330_1P2_H	ar9330_1p2_initvals.h	19;"	d
INITVALS_9340_H	ar9340_initvals.h	19;"	d
INITVALS_9462_2P0_H	ar9462_2p0_initvals.h	19;"	d
INITVALS_9462_2P1_H	ar9462_2p1_initvals.h	19;"	d
INITVALS_9485_H	ar9485_initvals.h	19;"	d
INITVALS_955X_1P0_H	ar955x_1p0_initvals.h	19;"	d
INITVALS_9565_1P0_H	ar9565_1p0_initvals.h	19;"	d
INITVALS_9580_1P0_H	ar9580_1p0_initvals.h	19;"	d
INIT_AIFS	mac.h	59;"	d
INIT_BCON_CNTRL_REG	hw.h	176;"	d
INIT_CAL	calib.h	51;"	d
INIT_CONFIG_STATUS	hw.h	174;"	d
INIT_CWMAX	mac.h	62;"	d
INIT_CWMIN	mac.h	60;"	d
INIT_CWMIN_11B	mac.h	61;"	d
INIT_INI_ARRAY	calib.h	42;"	d
INIT_LG_RETRY	mac.h	64;"	d
INIT_LOG_COUNT	calib.h	78;"	d
INIT_RSSI_THR	hw.h	175;"	d
INIT_SH_RETRY	mac.h	63;"	d
INIT_SLG_RETRY	mac.h	66;"	d
INIT_SSH_RETRY	mac.h	65;"	d
INI_RA	calib.h	48;"	d
INSERT_CAL	calib.h	56;"	d
IQ_MISMATCH_CAL	ar9002_calib.c	/^	IQ_MISMATCH_CAL = BIT(2),$/;"	e	enum:ar9002_cal_types	file:
IQ_MISMATCH_CAL	ar9003_calib.c	/^	IQ_MISMATCH_CAL = BIT(0),$/;"	e	enum:ar9003_cal_types	file:
IS_AR7010_DEVICE	hif_usb.h	23;"	d
IS_CCK_RATE	ath9k.h	174;"	d
IS_CHAN_2GHZ	hw.h	440;"	d
IS_CHAN_5GHZ	hw.h	439;"	d
IS_CHAN_A_FAST_CLOCK	hw.h	443;"	d
IS_CHAN_B	hw.h	448;"	d
IS_CHAN_G	hw.h	434;"	d
IS_CHAN_HALF_RATE	hw.h	441;"	d
IS_CHAN_HT	hw.h	455;"	d
IS_CHAN_HT20	hw.h	449;"	d
IS_CHAN_HT40	hw.h	451;"	d
IS_CHAN_OFDM	hw.h	438;"	d
IS_CHAN_QUARTER_RATE	hw.h	442;"	d
IS_HT_RATE	xmit.c	52;"	d	file:
KAL_ANTENNA_MODE	hw.h	198;"	d
KAL_DELAY	hw.h	200;"	d
KAL_DURATION_ID	hw.h	195;"	d
KAL_FRAME_LEN	hw.h	192;"	d
KAL_FRAME_SUB_TYPE	hw.h	194;"	d
KAL_FRAME_TYPE	hw.h	193;"	d
KAL_NUM_DATA_WORDS	hw.h	196;"	d
KAL_NUM_DESC_WORDS	hw.h	197;"	d
KAL_TIMEOUT	hw.h	201;"	d
KAL_TO_DS	hw.h	199;"	d
LE16	ar9003_eeprom.c	26;"	d	file:
LE32	ar9003_eeprom.c	27;"	d	file:
LEGACY_TARGET_RATE_11L	ar9003_eeprom.h	/^	LEGACY_TARGET_RATE_11L,$/;"	e	enum:targetPowerCckRates
LEGACY_TARGET_RATE_11S	ar9003_eeprom.h	/^	LEGACY_TARGET_RATE_11S$/;"	e	enum:targetPowerCckRates
LEGACY_TARGET_RATE_1L_5L	ar9003_eeprom.h	/^	LEGACY_TARGET_RATE_1L_5L,$/;"	e	enum:targetPowerCckRates
LEGACY_TARGET_RATE_36	ar9003_eeprom.h	/^	LEGACY_TARGET_RATE_36,$/;"	e	enum:targetPowerLegacyRates
LEGACY_TARGET_RATE_48	ar9003_eeprom.h	/^	LEGACY_TARGET_RATE_48,$/;"	e	enum:targetPowerLegacyRates
LEGACY_TARGET_RATE_54	ar9003_eeprom.h	/^	LEGACY_TARGET_RATE_54$/;"	e	enum:targetPowerLegacyRates
LEGACY_TARGET_RATE_5S	ar9003_eeprom.h	/^	LEGACY_TARGET_RATE_5S,$/;"	e	enum:targetPowerCckRates
LEGACY_TARGET_RATE_6_24	ar9003_eeprom.h	/^	LEGACY_TARGET_RATE_6_24,$/;"	e	enum:targetPowerLegacyRates
LNA_CTL_BUF_IN	eeprom.h	211;"	d
LNA_CTL_BUF_MODE	eeprom.h	208;"	d
LNA_CTL_FEM_BAND	eeprom.h	212;"	d
LNA_CTL_FORCE_XPA	eeprom.h	214;"	d
LNA_CTL_ISEL_HI	eeprom.h	210;"	d
LNA_CTL_ISEL_LO	eeprom.h	209;"	d
LNA_CTL_LOCAL_BIAS	eeprom.h	213;"	d
LNA_CTL_USE_ANT1	eeprom.h	215;"	d
L_LTF	xmit.c	27;"	d	file:
L_SIG	xmit.c	28;"	d	file:
L_STF	xmit.c	26;"	d	file:
MAC_H	mac.h	18;"	d
MAJOR_VERSION_REQ	hif_usb.h	20;"	d
MAKE_SERVICE_ID	htc_hst.h	145;"	d
MAP_ISR_S2_BB_WATCHDOG	ar9003_mac.h	51;"	d
MAP_ISR_S2_CABEND	ar9003_mac.h	47;"	d
MAP_ISR_S2_CST	ar9003_mac.h	44;"	d
MAP_ISR_S2_DTIM	ar9003_mac.h	49;"	d
MAP_ISR_S2_DTIMSYNC	ar9003_mac.h	48;"	d
MAP_ISR_S2_GTT	ar9003_mac.h	45;"	d
MAP_ISR_S2_TIM	ar9003_mac.h	46;"	d
MAP_ISR_S2_TSFOOR	ar9003_mac.h	50;"	d
MAX_CAL_SAMPLES	calib.h	77;"	d
MAX_CL_TAB_ENTRY	hw.h	400;"	d
MAX_CMD_NUMBER	wmi.h	127;"	d
MAX_IQCAL_MEASUREMENT	hw.h	399;"	d
MAX_MAG_DELTA	ar9003_calib.c	24;"	d	file:
MAX_MEASUREMENT	ar9003_calib.c	23;"	d	file:
MAX_NUM_PATTERN	hw.h	205;"	d
MAX_NUM_USER_PATTERN	hw.h	206;"	d
MAX_PACAL_SKIPCOUNT	calib.h	103;"	d
MAX_PATTERN_MASK_SIZE	hw.h	204;"	d
MAX_PATTERN_SIZE	hw.h	203;"	d
MAX_PHS_DELTA	ar9003_calib.c	25;"	d	file:
MAX_PKT_NUM_IN_TRANSFER	hif_usb.h	43;"	d
MAX_RATE_POWER	hw.h	159;"	d
MAX_REG_IN_BUF_SIZE	hif_usb.h	48;"	d
MAX_REG_IN_URB_NUM	hif_usb.h	46;"	d
MAX_REG_OUT_URB_NUM	hif_usb.h	45;"	d
MAX_RTT_TABLE_ENTRY	hw.h	398;"	d
MAX_RX_BUF_SIZE	hif_usb.h	42;"	d
MAX_RX_URB_NUM	hif_usb.h	41;"	d
MAX_TX_AGGR_NUM	hif_usb.h	39;"	d
MAX_TX_AMPDU_SUBFRAMES_7010	htc.h	101;"	d
MAX_TX_AMPDU_SUBFRAMES_9271	htc.h	100;"	d
MAX_TX_BUF_NUM	hif_usb.h	37;"	d
MAX_TX_BUF_SIZE	hif_usb.h	38;"	d
MAX_TX_FIFO_THRESHOLD	mac.h	98;"	d
MAX_TX_URB_NUM	hif_usb.h	36;"	d
MCI_2G_FLAGS	ar9003_mci.h	72;"	d
MCI_2G_FLAGS_CLEAR_MASK	ar9003_mci.h	70;"	d
MCI_2G_FLAGS_SET_MASK	ar9003_mci.h	71;"	d
MCI_5G_FLAGS	ar9003_mci.h	76;"	d
MCI_5G_FLAGS_CLEAR_MASK	ar9003_mci.h	74;"	d
MCI_5G_FLAGS_SET_MASK	ar9003_mci.h	75;"	d
MCI_BT_AWAKE	ar9003_mci.h	/^	MCI_BT_AWAKE,$/;"	e	enum:mci_bt_state
MCI_BT_CAL	ar9003_mci.h	/^	MCI_BT_CAL$/;"	e	enum:mci_bt_state
MCI_BT_CAL_START	ar9003_mci.h	/^	MCI_BT_CAL_START,$/;"	e	enum:mci_bt_state
MCI_BT_MCI_FLAGS_AR9462_MODE	ar9003_mci.h	60;"	d
MCI_BT_MCI_FLAGS_COEX_GPM	ar9003_mci.h	57;"	d
MCI_BT_MCI_FLAGS_CONT_MSG	ar9003_mci.h	56;"	d
MCI_BT_MCI_FLAGS_CPU_INT_MSG	ar9003_mci.h	58;"	d
MCI_BT_MCI_FLAGS_DEBUG	ar9003_mci.h	54;"	d
MCI_BT_MCI_FLAGS_LNA_CTRL	ar9003_mci.h	53;"	d
MCI_BT_MCI_FLAGS_MCI_MODE	ar9003_mci.h	59;"	d
MCI_BT_MCI_FLAGS_OTHER	ar9003_mci.h	61;"	d
MCI_BT_MCI_FLAGS_SCHED_MSG	ar9003_mci.h	55;"	d
MCI_BT_MCI_FLAGS_UPDATE_CORR	ar9003_mci.h	50;"	d
MCI_BT_MCI_FLAGS_UPDATE_HDR	ar9003_mci.h	51;"	d
MCI_BT_MCI_FLAGS_UPDATE_PLD	ar9003_mci.h	52;"	d
MCI_BT_SLEEP	ar9003_mci.h	/^	MCI_BT_SLEEP,$/;"	e	enum:mci_bt_state
MCI_CONT_INFO	ar9003_mci.h	/^	MCI_CONT_INFO    = 0x30,        \/* len = 4 *\/$/;"	e	enum:mci_message_header
MCI_CONT_NACK	ar9003_mci.h	/^	MCI_CONT_NACK    = 0x20,        \/* len = 0 *\/$/;"	e	enum:mci_message_header
MCI_CONT_RST	ar9003_mci.h	/^	MCI_CONT_RST     = 0x40,        \/* len = 0 *\/$/;"	e	enum:mci_message_header
MCI_CPU_INT	ar9003_mci.h	/^	MCI_CPU_INT      = 0x60,        \/* len = 4 *\/$/;"	e	enum:mci_message_header
MCI_DEBUG_16	ar9003_mci.h	/^	MCI_DEBUG_16     = 0xfe,        \/* len = 2 *\/$/;"	e	enum:mci_message_header
MCI_DEFAULT_BT_MCI_FLAGS	ar9003_mci.h	63;"	d
MCI_FLAG_DISABLE_TIMESTAMP	ar9003_mci.h	20;"	d
MCI_GPM	ar9003_mci.h	/^	MCI_GPM          = 0x80,        \/* len = 16 *\/$/;"	e	enum:mci_message_header
MCI_GPM_BT_CAL_DONE	ar9003_mci.h	/^	MCI_GPM_BT_CAL_DONE     = 2,$/;"	e	enum:mci_gpm_subtype
MCI_GPM_BT_CAL_GRANT	ar9003_mci.h	/^	MCI_GPM_BT_CAL_GRANT    = 1,$/;"	e	enum:mci_gpm_subtype
MCI_GPM_BT_CAL_REQ	ar9003_mci.h	/^	MCI_GPM_BT_CAL_REQ      = 0,$/;"	e	enum:mci_gpm_subtype
MCI_GPM_BT_DEBUG	ar9003_mci.h	/^	MCI_GPM_BT_DEBUG        = 0xff$/;"	e	enum:mci_gpm_subtype
MCI_GPM_CLR_CHANNEL_BIT	mci.h	48;"	d
MCI_GPM_COEX_AGENT	ar9003_mci.h	/^	MCI_GPM_COEX_AGENT      = 0x0c,$/;"	e	enum:mci_gpm_subtype
MCI_GPM_COEX_BT_FLAGS_CLEAR	ar9003_mci.h	/^	MCI_GPM_COEX_BT_FLAGS_CLEAR$/;"	e	enum:mci_gpm_coex_bt_update_flags_op
MCI_GPM_COEX_BT_FLAGS_READ	ar9003_mci.h	/^	MCI_GPM_COEX_BT_FLAGS_READ,$/;"	e	enum:mci_gpm_coex_bt_update_flags_op
MCI_GPM_COEX_BT_FLAGS_SET	ar9003_mci.h	/^	MCI_GPM_COEX_BT_FLAGS_SET,$/;"	e	enum:mci_gpm_coex_bt_update_flags_op
MCI_GPM_COEX_BT_GPM_HALT	ar9003_mci.h	/^	MCI_GPM_COEX_BT_GPM_HALT$/;"	e	enum:mci_gpm_coex_halt_bt_gpm
MCI_GPM_COEX_BT_GPM_UNHALT	ar9003_mci.h	/^	MCI_GPM_COEX_BT_GPM_UNHALT,$/;"	e	enum:mci_gpm_coex_halt_bt_gpm
MCI_GPM_COEX_BT_PROFILE_INFO	ar9003_mci.h	/^	MCI_GPM_COEX_BT_PROFILE_INFO,$/;"	e	enum:mci_gpm_coex_opcode
MCI_GPM_COEX_BT_STATUS_UPDATE	ar9003_mci.h	/^	MCI_GPM_COEX_BT_STATUS_UPDATE,$/;"	e	enum:mci_gpm_coex_opcode
MCI_GPM_COEX_BT_UPDATE_FLAGS	ar9003_mci.h	/^	MCI_GPM_COEX_BT_UPDATE_FLAGS,$/;"	e	enum:mci_gpm_coex_opcode
MCI_GPM_COEX_B_BT_BITMAP	ar9003_mci.h	/^	MCI_GPM_COEX_B_BT_BITMAP        = 6,$/;"	e	enum:__anon1
MCI_GPM_COEX_B_BT_FLAGS_OP	ar9003_mci.h	/^	MCI_GPM_COEX_B_BT_FLAGS_OP      = 10$/;"	e	enum:__anon1
MCI_GPM_COEX_B_CHANNEL_MAP	ar9003_mci.h	/^	MCI_GPM_COEX_B_CHANNEL_MAP      = 6,$/;"	e	enum:__anon1
MCI_GPM_COEX_B_GPM_OPCODE	ar9003_mci.h	/^	MCI_GPM_COEX_B_GPM_OPCODE       = 5,$/;"	e	enum:__anon1
MCI_GPM_COEX_B_GPM_TYPE	ar9003_mci.h	/^	MCI_GPM_COEX_B_GPM_TYPE         = 4,$/;"	e	enum:__anon1
MCI_GPM_COEX_B_HALT_STATE	ar9003_mci.h	/^	MCI_GPM_COEX_B_HALT_STATE       = 6,$/;"	e	enum:__anon1
MCI_GPM_COEX_B_MAJOR_VERSION	ar9003_mci.h	/^	MCI_GPM_COEX_B_MAJOR_VERSION    = 6,$/;"	e	enum:__anon1
MCI_GPM_COEX_B_MINOR_VERSION	ar9003_mci.h	/^	MCI_GPM_COEX_B_MINOR_VERSION    = 7,$/;"	e	enum:__anon1
MCI_GPM_COEX_B_PROFILE_A	ar9003_mci.h	/^	MCI_GPM_COEX_B_PROFILE_A        = 15,$/;"	e	enum:__anon1
MCI_GPM_COEX_B_PROFILE_LINKID	ar9003_mci.h	/^	MCI_GPM_COEX_B_PROFILE_LINKID   = 7,$/;"	e	enum:__anon1
MCI_GPM_COEX_B_PROFILE_RATE	ar9003_mci.h	/^	MCI_GPM_COEX_B_PROFILE_RATE     = 10,$/;"	e	enum:__anon1
MCI_GPM_COEX_B_PROFILE_ROLE	ar9003_mci.h	/^	MCI_GPM_COEX_B_PROFILE_ROLE     = 9,$/;"	e	enum:__anon1
MCI_GPM_COEX_B_PROFILE_STATE	ar9003_mci.h	/^	MCI_GPM_COEX_B_PROFILE_STATE    = 8,$/;"	e	enum:__anon1
MCI_GPM_COEX_B_PROFILE_TYPE	ar9003_mci.h	/^	MCI_GPM_COEX_B_PROFILE_TYPE     = 6,$/;"	e	enum:__anon1
MCI_GPM_COEX_B_PROFILE_VOTYPE	ar9003_mci.h	/^	MCI_GPM_COEX_B_PROFILE_VOTYPE   = 11,$/;"	e	enum:__anon1
MCI_GPM_COEX_B_PROFILE_W	ar9003_mci.h	/^	MCI_GPM_COEX_B_PROFILE_W        = 14,$/;"	e	enum:__anon1
MCI_GPM_COEX_B_STATUS_LINKID	ar9003_mci.h	/^	MCI_GPM_COEX_B_STATUS_LINKID    = 7,$/;"	e	enum:__anon1
MCI_GPM_COEX_B_STATUS_STATE	ar9003_mci.h	/^	MCI_GPM_COEX_B_STATUS_STATE     = 8,$/;"	e	enum:__anon1
MCI_GPM_COEX_B_STATUS_TYPE	ar9003_mci.h	/^	MCI_GPM_COEX_B_STATUS_TYPE      = 6,$/;"	e	enum:__anon1
MCI_GPM_COEX_B_WLAN_BITMAP	ar9003_mci.h	/^	MCI_GPM_COEX_B_WLAN_BITMAP      = 7,$/;"	e	enum:__anon1
MCI_GPM_COEX_HALT_BT_GPM	ar9003_mci.h	/^	MCI_GPM_COEX_HALT_BT_GPM,$/;"	e	enum:mci_gpm_coex_opcode
MCI_GPM_COEX_H_PROFILE_T	ar9003_mci.h	/^	MCI_GPM_COEX_H_PROFILE_T        = 12,$/;"	e	enum:__anon1
MCI_GPM_COEX_MAJOR_VERSION_DEFAULT	ar9003_mci.h	24;"	d
MCI_GPM_COEX_MAJOR_VERSION_WLAN	ar9003_mci.h	28;"	d
MCI_GPM_COEX_MINOR_VERSION_DEFAULT	ar9003_mci.h	25;"	d
MCI_GPM_COEX_MINOR_VERSION_WLAN	ar9003_mci.h	29;"	d
MCI_GPM_COEX_NOOP	ar9003_mci.h	/^	MCI_GPM_COEX_NOOP,$/;"	e	enum:mci_gpm_coex_opcode
MCI_GPM_COEX_PROFILE_A2DP	ar9003_mci.h	/^	MCI_GPM_COEX_PROFILE_A2DP,$/;"	e	enum:ath_mci_gpm_coex_profile_type
MCI_GPM_COEX_PROFILE_A2DPVO	ar9003_mci.h	/^	MCI_GPM_COEX_PROFILE_A2DPVO,$/;"	e	enum:ath_mci_gpm_coex_profile_type
MCI_GPM_COEX_PROFILE_BNEP	ar9003_mci.h	/^	MCI_GPM_COEX_PROFILE_BNEP,$/;"	e	enum:ath_mci_gpm_coex_profile_type
MCI_GPM_COEX_PROFILE_HID	ar9003_mci.h	/^	MCI_GPM_COEX_PROFILE_HID,$/;"	e	enum:ath_mci_gpm_coex_profile_type
MCI_GPM_COEX_PROFILE_MAX	ar9003_mci.h	/^	MCI_GPM_COEX_PROFILE_MAX$/;"	e	enum:ath_mci_gpm_coex_profile_type
MCI_GPM_COEX_PROFILE_RFCOMM	ar9003_mci.h	/^	MCI_GPM_COEX_PROFILE_RFCOMM,$/;"	e	enum:ath_mci_gpm_coex_profile_type
MCI_GPM_COEX_PROFILE_UNKNOWN	ar9003_mci.h	/^	MCI_GPM_COEX_PROFILE_UNKNOWN,$/;"	e	enum:ath_mci_gpm_coex_profile_type
MCI_GPM_COEX_PROFILE_VOICE	ar9003_mci.h	/^	MCI_GPM_COEX_PROFILE_VOICE,$/;"	e	enum:ath_mci_gpm_coex_profile_type
MCI_GPM_COEX_QUERY_BT_ALL_INFO	ar9003_mci.h	/^	MCI_GPM_COEX_QUERY_BT_ALL_INFO      = BIT(0),$/;"	e	enum:mci_gpm_coex_query_type
MCI_GPM_COEX_QUERY_BT_DEBUG	ar9003_mci.h	/^	MCI_GPM_COEX_QUERY_BT_DEBUG         = BIT(2),$/;"	e	enum:mci_gpm_coex_query_type
MCI_GPM_COEX_QUERY_BT_TOPOLOGY	ar9003_mci.h	/^	MCI_GPM_COEX_QUERY_BT_TOPOLOGY      = BIT(1),$/;"	e	enum:mci_gpm_coex_query_type
MCI_GPM_COEX_STATUS_QUERY	ar9003_mci.h	/^	MCI_GPM_COEX_STATUS_QUERY,$/;"	e	enum:mci_gpm_coex_opcode
MCI_GPM_COEX_VERSION_QUERY	ar9003_mci.h	/^	MCI_GPM_COEX_VERSION_QUERY,$/;"	e	enum:mci_gpm_coex_opcode
MCI_GPM_COEX_VERSION_RESPONSE	ar9003_mci.h	/^	MCI_GPM_COEX_VERSION_RESPONSE,$/;"	e	enum:mci_gpm_coex_opcode
MCI_GPM_COEX_WLAN_CHANNELS	ar9003_mci.h	/^	MCI_GPM_COEX_WLAN_CHANNELS,$/;"	e	enum:mci_gpm_coex_opcode
MCI_GPM_COEX_W_BT_FLAGS	ar9003_mci.h	/^	MCI_GPM_COEX_W_BT_FLAGS         = 6,$/;"	e	enum:__anon1
MCI_GPM_COEX_W_GPM_PAYLOAD	ar9003_mci.h	/^	MCI_GPM_COEX_W_GPM_PAYLOAD      = 1,$/;"	e	enum:__anon1
MCI_GPM_INVALID	ar9003_mci.h	222;"	d
MCI_GPM_IS_CAL_TYPE	ar9003_mci.h	244;"	d
MCI_GPM_MORE	ar9003_mci.h	221;"	d
MCI_GPM_NOMORE	ar9003_mci.h	220;"	d
MCI_GPM_OPCODE	ar9003_mci.h	232;"	d
MCI_GPM_RECYCLE	ar9003_mci.h	224;"	d
MCI_GPM_RSVD_PATTERN	ar9003_mci.h	/^	MCI_GPM_RSVD_PATTERN    = 0xfe,$/;"	e	enum:mci_gpm_subtype
MCI_GPM_RSVD_PATTERN32	ar9003_mci.h	/^	MCI_GPM_RSVD_PATTERN32  = 0xfefefefe,$/;"	e	enum:mci_gpm_subtype
MCI_GPM_SET_CAL_TYPE	ar9003_mci.h	235;"	d
MCI_GPM_SET_CHANNEL_BIT	mci.h	40;"	d
MCI_GPM_SET_TYPE_OPCODE	ar9003_mci.h	239;"	d
MCI_GPM_TYPE	ar9003_mci.h	229;"	d
MCI_GPM_WLAN_CAL_DONE	ar9003_mci.h	/^	MCI_GPM_WLAN_CAL_DONE   = 5,$/;"	e	enum:mci_gpm_subtype
MCI_GPM_WLAN_CAL_GRANT	ar9003_mci.h	/^	MCI_GPM_WLAN_CAL_GRANT  = 4,$/;"	e	enum:mci_gpm_subtype
MCI_GPM_WLAN_CAL_REQ	ar9003_mci.h	/^	MCI_GPM_WLAN_CAL_REQ    = 3,$/;"	e	enum:mci_gpm_subtype
MCI_GPM_WLAN_CAL_W_SEQUENCE	ar9003_mci.h	/^	MCI_GPM_WLAN_CAL_W_SEQUENCE     = 2,$/;"	e	enum:__anon1
MCI_H	mci.h	18;"	d
MCI_LNA_CTRL	ar9003_mci.h	/^	MCI_LNA_CTRL     = 0x10,        \/* len = 0 *\/$/;"	e	enum:mci_message_header
MCI_LNA_INFO	ar9003_mci.h	/^	MCI_LNA_INFO     = 0x90,        \/* len = 1 *\/$/;"	e	enum:mci_message_header
MCI_LNA_STATE	ar9003_mci.h	/^	MCI_LNA_STATE    = 0x94,$/;"	e	enum:mci_message_header
MCI_LNA_TAKE	ar9003_mci.h	/^	MCI_LNA_TAKE     = 0x98,$/;"	e	enum:mci_message_header
MCI_LNA_TRANS	ar9003_mci.h	/^	MCI_LNA_TRANS    = 0x9c,$/;"	e	enum:mci_message_header
MCI_NUM_BT_CHANNELS	ar9003_mci.h	48;"	d
MCI_RECOVERY_DUR_TSF	ar9003_mci.h	21;"	d
MCI_REMOTE_RESET	ar9003_mci.h	/^	MCI_REMOTE_RESET = 0xff         \/* len = 16 *\/$/;"	e	enum:mci_message_header
MCI_REQ_WAKE	ar9003_mci.h	/^	MCI_REQ_WAKE     = 0xc0,        \/* len = 0 *\/$/;"	e	enum:mci_message_header
MCI_SCHD_INFO	ar9003_mci.h	/^	MCI_SCHD_INFO    = 0x50,        \/* len = 16 *\/$/;"	e	enum:mci_message_header
MCI_STATE_DEBUG	ar9003_mci.h	/^	MCI_STATE_DEBUG,$/;"	e	enum:mci_state_type
MCI_STATE_ENABLE	ar9003_mci.h	/^	MCI_STATE_ENABLE,$/;"	e	enum:mci_state_type
MCI_STATE_LAST_SCHD_MSG_OFFSET	ar9003_mci.h	/^	MCI_STATE_LAST_SCHD_MSG_OFFSET,$/;"	e	enum:mci_state_type
MCI_STATE_MAX	ar9003_mci.h	/^	MCI_STATE_MAX$/;"	e	enum:mci_state_type
MCI_STATE_NEED_FLUSH_BT_INFO	ar9003_mci.h	/^	MCI_STATE_NEED_FLUSH_BT_INFO,$/;"	e	enum:mci_state_type
MCI_STATE_NEED_FTP_STOMP	ar9003_mci.h	/^	MCI_STATE_NEED_FTP_STOMP,$/;"	e	enum:mci_state_type
MCI_STATE_RECOVER_RX	ar9003_mci.h	/^	MCI_STATE_RECOVER_RX,$/;"	e	enum:mci_state_type
MCI_STATE_REMOTE_SLEEP	ar9003_mci.h	/^	MCI_STATE_REMOTE_SLEEP,$/;"	e	enum:mci_state_type
MCI_STATE_RESET_REQ_WAKE	ar9003_mci.h	/^	MCI_STATE_RESET_REQ_WAKE,$/;"	e	enum:mci_state_type
MCI_STATE_SEND_STATUS_QUERY	ar9003_mci.h	/^	MCI_STATE_SEND_STATUS_QUERY,$/;"	e	enum:mci_state_type
MCI_STATE_SEND_VERSION_QUERY	ar9003_mci.h	/^	MCI_STATE_SEND_VERSION_QUERY,$/;"	e	enum:mci_state_type
MCI_STATE_SEND_WLAN_COEX_VERSION	ar9003_mci.h	/^	MCI_STATE_SEND_WLAN_COEX_VERSION,$/;"	e	enum:mci_state_type
MCI_STATE_SET_BT_AWAKE	ar9003_mci.h	/^	MCI_STATE_SET_BT_AWAKE,$/;"	e	enum:mci_state_type
MCI_SYS_SLEEPING	ar9003_mci.h	/^	MCI_SYS_SLEEPING = 0xa0,        \/* len = 0 *\/$/;"	e	enum:mci_message_header
MCI_SYS_WAKING	ar9003_mci.h	/^	MCI_SYS_WAKING   = 0x70,        \/* len = 0 *\/$/;"	e	enum:mci_message_header
MCI_TOGGLE_BT_MCI_FLAGS	ar9003_mci.h	65;"	d
MCS_HT20	xmit.c	/^	MCS_HT20,$/;"	e	enum:__anon20	file:
MCS_HT20_SGI	xmit.c	/^	MCS_HT20_SGI,$/;"	e	enum:__anon20	file:
MCS_HT40	xmit.c	/^	MCS_HT40,$/;"	e	enum:__anon20	file:
MCS_HT40_SGI	xmit.c	/^	MCS_HT40_SGI,$/;"	e	enum:__anon20	file:
MDEFAULT	ar9003_eeprom.c	3257;"	d	file:
MID_5G_SUB_BAND_START	hw.h	167;"	d
MINOR_VERSION_REQ	hif_usb.h	21;"	d
MIN_BEACON_TIMEOUT_VAL	hw.h	171;"	d
MIN_CAL_SAMPLES	calib.h	76;"	d
MIN_PPB_THRESH	dfs_pattern_detector.c	43;"	d	file:
MIN_SWBA_RESPONSE	htc.h	406;"	d
MIN_TX_FIFO_THRESHOLD	mac.h	91;"	d
MS	hw.h	107;"	d
MSTATE	ar9003_eeprom.c	3258;"	d	file:
MS_REG_READ	hw.c	2705;"	d	file:
NO_CTL	eeprom.h	64;"	d
NUM_BIN	ar9003_paprd.c	417;"	d	file:
NUM_NF_READINGS	calib.h	27;"	d
NUM_PDADC	eeprom_def.c	788;"	d	file:
NUM_PDADC	eeprom_def.c	809;"	d	file:
NUM_PROF	mci.h	106;"	d
NUM_STATUS_READS	hw.c	1611;"	d	file:
NUM_SYMBOLS_PER_USEC	xmit.c	36;"	d	file:
NUM_SYMBOLS_PER_USEC_HALFGI	xmit.c	37;"	d	file:
N_LOOP	ar9003_eeprom.c	2939;"	d	file:
N_LOOP	ar9003_eeprom.c	2946;"	d	file:
OFDM_PLCP_BITS	mac.h	46;"	d
OFDM_PLCP_BITS	xmit.c	24;"	d	file:
OFDM_PLCP_BITS_HALF	mac.h	51;"	d
OFDM_PLCP_BITS_QUARTER	mac.h	56;"	d
OFDM_PREAMBLE_TIME	mac.h	45;"	d
OFDM_PREAMBLE_TIME_HALF	mac.h	50;"	d
OFDM_PREAMBLE_TIME_QUARTER	mac.h	55;"	d
OFDM_SIFS_TIME	mac.h	44;"	d
OFDM_SIFS_TIME_HALF	mac.h	49;"	d
OFDM_SIFS_TIME_QUARTER	mac.h	54;"	d
OFDM_SYMBOL_TIME	mac.h	47;"	d
OFDM_SYMBOL_TIME_HALF	mac.h	52;"	d
OFDM_SYMBOL_TIME_QUARTER	mac.h	57;"	d
OK	ath9k.h	/^		OK,		\/* no change needed *\/$/;"	e	enum:ath_beacon::__anon2
OLC_FOR_AR9280_20_LATER	eeprom.h	103;"	d
OLC_FOR_AR9287_10_LATER	eeprom.h	105;"	d
OP_ANI_RUNNING	htc.h	446;"	d
OP_BT_PRIORITY_DETECTED	htc.h	444;"	d
OP_BT_SCAN	htc.h	445;"	d
OP_ENABLE_BEACON	htc.h	443;"	d
OP_INVALID	htc.h	441;"	d
OP_SCANNING	htc.h	442;"	d
OP_TSF_RESET	htc.h	447;"	d
PADBYTES	xmit.c	1030;"	d	file:
PADBYTES	xmit.c	954;"	d	file:
PAPRD_GAIN_TABLE_ENTRIES	hw.h	183;"	d
PAPRD_IDEAL_AGC2_PWR_RANGE	hw.h	185;"	d
PAPRD_TABLE_SZ	hw.h	184;"	d
PCT	ar9003_phy.c	1752;"	d	file:
PDADCdelta	hw.h	/^	int PDADCdelta;$/;"	m	struct:ath_hw
PER_MAX_LOG_COUNT	calib.h	80;"	d
PER_MIN_LOG_COUNT	calib.h	79;"	d
PHY_AGC_CLR	ar9002_phy.h	20;"	d
PHY_AGC_CLR	ar9003_phy.h	838;"	d
PHY_ERR	debug.c	863;"	d	file:
PHY_ERR	debug.c	937;"	d	file:
PHY_ERR	htc_drv_debug.c	275;"	d	file:
PHY_ERR	htc_drv_debug.c	356;"	d	file:
PHY_H	phy.h	18;"	d
PLL3	reg.h	1271;"	d
PLL3_DO_MEAS_MASK	reg.h	1272;"	d
PLL4	reg.h	1273;"	d
PLL4_MEAS_DONE	reg.h	1274;"	d
POWER_CORRECTION_FOR_THREE_CHAIN	eeprom.h	83;"	d
POWER_CORRECTION_FOR_TWO_CHAIN	eeprom.h	82;"	d
POWER_UP_TIME	hw.h	164;"	d
POW_SM	ar9003_eeprom.c	4299;"	d	file:
POW_SM	ar9003_eeprom.c	4411;"	d	file:
PPB_THRESH	dfs_pattern_detector.c	44;"	d	file:
PR	debug.h	190;"	d
PRF2PRI	dfs_pattern_detector.c	45;"	d	file:
PRI_CH_RADAR_FOUND	dfs.c	129;"	d	file:
PRI_CH_RADAR_FOUND	dfs.c	48;"	d	file:
PRI_TOLERANCE	dfs_pattern_detector.c	28;"	d	file:
PR_EEP	htc_drv_debug.c	628;"	d	file:
PR_EEP	htc_drv_debug.c	700;"	d	file:
PR_EEP	htc_drv_debug.c	707;"	d	file:
PR_EEP	htc_drv_debug.c	808;"	d	file:
PR_EEP	htc_drv_debug.c	815;"	d	file:
PR_EEP	htc_drv_debug.c	880;"	d	file:
PR_EEP	hw.h	100;"	d
PR_IS	debug.c	490;"	d	file:
PR_QNUM	debug.h	188;"	d
PS_BEACON_SYNC	ath9k.h	668;"	d
PS_WAIT_FOR_ANI	ath9k.h	669;"	d
PS_WAIT_FOR_BEACON	ath9k.h	664;"	d
PS_WAIT_FOR_CAB	ath9k.h	665;"	d
PS_WAIT_FOR_PSPOLL_DATA	ath9k.h	666;"	d
PS_WAIT_FOR_TX_ACK	ath9k.h	667;"	d
PktDuration	mac.h	/^	u32 PktDuration;$/;"	m	struct:ath9k_11n_rate_series
RATE	htc_drv_init.c	102;"	d	file:
RATE	init.c	137;"	d	file:
RATE_TABLE_SIZE	rc.h	27;"	d
RC_ALL	rc.h	65;"	d
RC_ALL_STREAM	rc.h	44;"	d
RC_DS	rc.h	32;"	d
RC_DS_OR_LATER	rc.h	38;"	d
RC_H	rc.h	20;"	d
RC_HT_20	rc.h	34;"	d
RC_HT_2040	rc.h	43;"	d
RC_HT_40	rc.h	35;"	d
RC_HT_DT_20	rc.h	55;"	d
RC_HT_DT_40	rc.h	57;"	d
RC_HT_D_20	rc.h	48;"	d
RC_HT_D_40	rc.h	51;"	d
RC_HT_SDT_20	rc.h	62;"	d
RC_HT_SDT_2040	rc.h	60;"	d
RC_HT_SDT_40	rc.h	63;"	d
RC_HT_SD_20	rc.h	54;"	d
RC_HT_SD_2040	rc.h	59;"	d
RC_HT_SD_40	rc.h	56;"	d
RC_HT_S_20	rc.h	47;"	d
RC_HT_S_40	rc.h	50;"	d
RC_HT_T_20	rc.h	49;"	d
RC_HT_T_40	rc.h	52;"	d
RC_INVALID	rc.h	29;"	d
RC_LEGACY	rc.h	30;"	d
RC_L_SD	rc.h	45;"	d
RC_L_SDT	rc.h	46;"	d
RC_SS	rc.h	31;"	d
RC_SS_OR_LEGACY	rc.h	41;"	d
RC_STREAM_MASK	rc.h	37;"	d
RC_TS	rc.h	33;"	d
RC_TS_ONLY	rc.h	40;"	d
REDUCE_CHAIN_0	phy.h	41;"	d
REDUCE_CHAIN_1	phy.h	42;"	d
REGDUMP_LINE_SIZE	debug.c	1350;"	d	file:
REGWRITE_BUFFER_FLUSH	hw.h	94;"	d
REG_CLR_BIT	hw.h	114;"	d
REG_EXT_FCC_DFS_HT40	eeprom.h	/^	REG_EXT_FCC_DFS_HT40 = 2,$/;"	e	enum:reg_ext_bitmap
REG_EXT_FCC_MIDBAND	eeprom.h	/^	REG_EXT_FCC_MIDBAND = 0,$/;"	e	enum:reg_ext_bitmap
REG_EXT_JAPAN_DFS_HT40	eeprom.h	/^	REG_EXT_JAPAN_DFS_HT40 = 4$/;"	e	enum:reg_ext_bitmap
REG_EXT_JAPAN_MIDBAND	eeprom.h	/^	REG_EXT_JAPAN_MIDBAND = 1,$/;"	e	enum:reg_ext_bitmap
REG_EXT_JAPAN_NONDFS_HT40	eeprom.h	/^	REG_EXT_JAPAN_NONDFS_HT40 = 3,$/;"	e	enum:reg_ext_bitmap
REG_H	reg.h	18;"	d
REG_READ	hw.h	79;"	d
REG_READ_D	debug.c	27;"	d	file:
REG_READ_FIELD	hw.h	110;"	d
REG_READ_MULTI	hw.h	82;"	d
REG_RMW	hw.h	85;"	d
REG_RMW_FIELD	hw.h	108;"	d
REG_SET_BIT	hw.h	112;"	d
REG_WRITE	hw.h	76;"	d
REG_WRITE_ARRAY	hw.h	124;"	d
REG_WRITE_D	debug.c	25;"	d	file:
RESET_STAT_INC	debug.h	30;"	d
RESET_STAT_INC	debug.h	33;"	d
RESET_TYPE_BB_HANG	debug.h	/^	RESET_TYPE_BB_HANG,$/;"	e	enum:ath_reset_type
RESET_TYPE_BB_WATCHDOG	debug.h	/^	RESET_TYPE_BB_WATCHDOG,$/;"	e	enum:ath_reset_type
RESET_TYPE_BEACON_STUCK	debug.h	/^	RESET_TYPE_BEACON_STUCK,$/;"	e	enum:ath_reset_type
RESET_TYPE_FATAL_INT	debug.h	/^	RESET_TYPE_FATAL_INT,$/;"	e	enum:ath_reset_type
RESET_TYPE_MAC_HANG	debug.h	/^	RESET_TYPE_MAC_HANG,$/;"	e	enum:ath_reset_type
RESET_TYPE_MCI	debug.h	/^	RESET_TYPE_MCI,$/;"	e	enum:ath_reset_type
RESET_TYPE_PLL_HANG	debug.h	/^	RESET_TYPE_PLL_HANG,$/;"	e	enum:ath_reset_type
RESET_TYPE_TX_ERROR	debug.h	/^	RESET_TYPE_TX_ERROR,$/;"	e	enum:ath_reset_type
RESET_TYPE_TX_HANG	debug.h	/^	RESET_TYPE_TX_HANG,$/;"	e	enum:ath_reset_type
RFSILENT_BB	ar9002_phy.h	21;"	d
RFSILENT_BB	ar9003_phy.h	839;"	d
RSSI_LPF_THRESHOLD	common.h	32;"	d
RSVD_SERVICE_GROUP	htc_hst.h	/^	RSVD_SERVICE_GROUP = 0,$/;"	e	enum:htc_service_group_ids
RTC_PLL_SETTLE_DELAY	hw.h	149;"	d
RTT_ACCESS_TIMEOUT	ar9003_rtt.c	23;"	d	file:
RTT_BAD_VALUE	ar9003_rtt.c	24;"	d	file:
RTT_RESTORE_TIMEOUT	ar9003_rtt.c	22;"	d	file:
RT_AR_DELTA	eeprom_def.c	1200;"	d	file:
RXS_ERR	debug.c	867;"	d	file:
RXS_ERR	debug.c	936;"	d	file:
RX_FILTER_PRESERVE	htc_drv_txrx.c	850;"	d	file:
RX_FILTER_PRESERVE	htc_drv_txrx.c	895;"	d	file:
RX_PHY_ERR_INC	debug.c	942;"	d	file:
RX_PHY_ERR_INC	debug.c	966;"	d	file:
RX_PHY_ERR_INC	htc_drv_debug.c	248;"	d	file:
RX_PHY_ERR_INC	htc_drv_debug.c	269;"	d	file:
RX_STAT_ADD	htc.h	329;"	d
RX_STAT_ADD	htc.h	382;"	d
RX_STAT_INC	debug.h	200;"	d
RX_STAT_INC	debug.h	290;"	d
RX_STAT_INC	htc.h	328;"	d
RX_STAT_INC	htc.h	381;"	d
Rate	mac.h	/^	u32 Rate;$/;"	m	struct:ath9k_11n_rate_series
RateFlags	mac.h	/^	u32 RateFlags;$/;"	m	struct:ath9k_11n_rate_series
SCHED_INTR	main.c	417;"	d	file:
SCHED_INTR	main.c	546;"	d	file:
SC_OP_ANI_RUN	ath9k.h	/^	SC_OP_ANI_RUN,$/;"	e	enum:sc_op_flags
SC_OP_BEACONS	ath9k.h	/^	SC_OP_BEACONS,$/;"	e	enum:sc_op_flags
SC_OP_HW_RESET	ath9k.h	/^	SC_OP_HW_RESET,$/;"	e	enum:sc_op_flags
SC_OP_INVALID	ath9k.h	/^	SC_OP_INVALID,$/;"	e	enum:sc_op_flags
SC_OP_PRIM_STA_VIF	ath9k.h	/^	SC_OP_PRIM_STA_VIF,$/;"	e	enum:sc_op_flags
SC_OP_SCANNING	ath9k.h	/^	SC_OP_SCANNING,$/;"	e	enum:sc_op_flags
SD_NO_CTL	eeprom.h	63;"	d
SER_REG_MODE_AUTO	hw.h	/^	SER_REG_MODE_AUTO = 2,$/;"	e	enum:ser_reg_mode
SER_REG_MODE_OFF	hw.h	/^	SER_REG_MODE_OFF = 0,$/;"	e	enum:ser_reg_mode
SER_REG_MODE_ON	hw.h	/^	SER_REG_MODE_ON = 1,$/;"	e	enum:ser_reg_mode
SHPCHECK	htc_drv_init.c	99;"	d	file:
SHPCHECK	init.c	134;"	d	file:
SIZE_EEPROM_4K	eeprom_4k.c	181;"	d	file:
SIZE_EEPROM_4K	eeprom_4k.c	31;"	d	file:
SIZE_EEPROM_AR9287	eeprom_9287.c	21;"	d	file:
SIZE_EEPROM_DEF	eeprom_def.c	129;"	d	file:
SIZE_EEPROM_DEF	eeprom_def.c	90;"	d	file:
SKB_CB_ATHBUF	recv.c	22;"	d	file:
SLEEP_SLOP	hw.h	172;"	d
SM	hw.h	106;"	d
SM_PDGAIN_B	eeprom_def.c	816;"	d	file:
SM_PDGAIN_B	eeprom_def.c	968;"	d	file:
SM_PD_GAIN	eeprom_def.c	815;"	d	file:
SM_PD_GAIN	eeprom_def.c	967;"	d	file:
SPECTRAL_BACKGROUND	ath9k.h	/^	SPECTRAL_BACKGROUND,$/;"	e	enum:spectral_mode
SPECTRAL_CHANSCAN	ath9k.h	/^	SPECTRAL_CHANSCAN,$/;"	e	enum:spectral_mode
SPECTRAL_DISABLED	ath9k.h	/^	SPECTRAL_DISABLED = 0,$/;"	e	enum:spectral_mode
SPECTRAL_HT20_40_NUM_BINS	ath9k.h	839;"	d
SPECTRAL_HT20_40_TOTAL_DATA_LEN	ath9k.h	851;"	d
SPECTRAL_HT20_NUM_BINS	ath9k.h	810;"	d
SPECTRAL_HT20_TOTAL_DATA_LEN	ath9k.h	821;"	d
SPECTRAL_MANUAL	ath9k.h	/^	SPECTRAL_MANUAL,$/;"	e	enum:spectral_mode
SPECTRAL_SCAN_BITMASK	ath9k.h	790;"	d
SPUR_DISABLE	hw.h	297;"	d
SPUR_ENABLE_EEPROM	hw.h	299;"	d
SPUR_ENABLE_IOCTL	hw.h	298;"	d
SPUR_RSSI_THRESH	hw.h	165;"	d
SQSUM_DVC_MASK	reg.h	1275;"	d
SRXBASE	htc_drv_debug.c	949;"	d	file:
STATIC_INI_ARRAY	calib.h	36;"	d
STORAGE_DEVICE	reg.h	/^	STORAGE_DEVICE = 3,$/;"	e	enum:ath_usb_dev
STXBASE	htc_drv_debug.c	948;"	d	file:
SUB_NUM_CTL_MODES_AT_2G_40	ar9003_eeprom.c	36;"	d	file:
SUB_NUM_CTL_MODES_AT_2G_40	eeprom.h	80;"	d
SUB_NUM_CTL_MODES_AT_5G_40	ar9003_eeprom.c	35;"	d	file:
SUB_NUM_CTL_MODES_AT_5G_40	eeprom.h	79;"	d
SUPPORTED_FILTERS	htc_drv_main.c	1248;"	d	file:
SUPPORTED_FILTERS	main.c	1327;"	d	file:
SYMBOL_TIME	xmit.c	32;"	d	file:
SYMBOL_TIME_HALFGI	xmit.c	33;"	d	file:
T	mci.h	/^	u16 T;		\/* Voice: Tvoice, HID: Tsniff,        in slots *\/$/;"	m	struct:ath_mci_profile_info
TID_TO_WME_AC	ath9k.h	128;"	d
TIME_SYMBOLS	xmit.c	34;"	d	file:
TIME_SYMBOLS_HALFGI	xmit.c	35;"	d	file:
TSF_TO_TU	ath9k.h	60;"	d
TSF_TO_TU	htc.h	43;"	d
TU_TO_USEC	hw.h	178;"	d
TXQ_FLAG_BACKOFF_DISABLE	mac.h	/^	TXQ_FLAG_BACKOFF_DISABLE = 0x0010,$/;"	e	enum:ath9k_tx_queue_flags
TXQ_FLAG_COMPRESSION_ENABLE	mac.h	/^	TXQ_FLAG_COMPRESSION_ENABLE = 0x0020,$/;"	e	enum:ath9k_tx_queue_flags
TXQ_FLAG_FRAG_BURST_BACKOFF_ENABLE	mac.h	/^	TXQ_FLAG_FRAG_BURST_BACKOFF_ENABLE = 0x0080,$/;"	e	enum:ath9k_tx_queue_flags
TXQ_FLAG_RDYTIME_EXP_POLICY_ENABLE	mac.h	/^	TXQ_FLAG_RDYTIME_EXP_POLICY_ENABLE = 0x0040,$/;"	e	enum:ath9k_tx_queue_flags
TXQ_FLAG_TXDESCINT_ENABLE	mac.h	/^	TXQ_FLAG_TXDESCINT_ENABLE = 0x0002,$/;"	e	enum:ath9k_tx_queue_flags
TXQ_FLAG_TXEOLINT_ENABLE	mac.h	/^	TXQ_FLAG_TXEOLINT_ENABLE = 0x0004,$/;"	e	enum:ath9k_tx_queue_flags
TXQ_FLAG_TXINT_ENABLE	mac.h	/^	TXQ_FLAG_TXINT_ENABLE = 0x0001,$/;"	e	enum:ath9k_tx_queue_flags
TXQ_FLAG_TXURNINT_ENABLE	mac.h	/^	TXQ_FLAG_TXURNINT_ENABLE = 0x0008,$/;"	e	enum:ath9k_tx_queue_flags
TXSTATS	debug.h	189;"	d
TX_CL_CAL	hw.h	/^	TX_CL_CAL         =	BIT(2),$/;"	e	enum:ath_cal_list
TX_IQ_CAL	hw.h	/^	TX_IQ_CAL         =	BIT(0),$/;"	e	enum:ath_cal_list
TX_IQ_ON_AGC_CAL	hw.h	/^	TX_IQ_ON_AGC_CAL  =	BIT(1),$/;"	e	enum:ath_cal_list
TX_QSTAT_INC	htc.h	332;"	d
TX_QSTAT_INC	htc.h	385;"	d
TX_STAT_ADD	htc.h	327;"	d
TX_STAT_ADD	htc.h	380;"	d
TX_STAT_INC	debug.h	29;"	d
TX_STAT_INC	debug.h	32;"	d
TX_STAT_INC	htc.h	326;"	d
TX_STAT_INC	htc.h	379;"	d
Tries	mac.h	/^	u32 Tries;$/;"	m	struct:ath9k_11n_rate_series
UPDATE	ath9k.h	/^		UPDATE,		\/* update pending *\/$/;"	e	enum:ath_beacon::__anon2
UPPER_5G_SUB_BAND_START	hw.h	166;"	d
USB_REG_IN_PIPE	hif_usb.h	53;"	d
USB_REG_OUT_PIPE	hif_usb.h	54;"	d
USB_WLAN_RX_PIPE	hif_usb.h	52;"	d
USB_WLAN_TX_PIPE	hif_usb.h	51;"	d
W	mci.h	/^	u8 W;		\/* Voice: Wvoice, HID: Sniff timeout, in slots *\/$/;"	m	struct:ath_mci_profile_info
WARegVal	hw.h	/^	u32 WARegVal;$/;"	m	struct:ath_hw
WIDTH_LOWER	dfs_pattern_detector.c	48;"	d	file:
WIDTH_TOLERANCE	dfs_pattern_detector.c	47;"	d	file:
WIDTH_UPPER	dfs_pattern_detector.c	49;"	d	file:
WLAN_RC_40_FLAG	htc.h	142;"	d
WLAN_RC_40_FLAG	rc.h	130;"	d
WLAN_RC_CAP_MODE	rc.h	114;"	d
WLAN_RC_CAP_STREAM	rc.h	117;"	d
WLAN_RC_DS_FLAG	htc.h	141;"	d
WLAN_RC_DS_FLAG	rc.h	128;"	d
WLAN_RC_HT_FLAG	htc.h	144;"	d
WLAN_RC_HT_FLAG	rc.h	132;"	d
WLAN_RC_PHY_20	rc.h	93;"	d
WLAN_RC_PHY_40	rc.h	99;"	d
WLAN_RC_PHY_CCK	rc.h	/^	WLAN_RC_PHY_CCK,$/;"	e	enum:__anon16
WLAN_RC_PHY_DS	rc.h	85;"	d
WLAN_RC_PHY_HT	rc.h	112;"	d
WLAN_RC_PHY_HT_20_DS	rc.h	/^	WLAN_RC_PHY_HT_20_DS,$/;"	e	enum:__anon16
WLAN_RC_PHY_HT_20_DS_HGI	rc.h	/^	WLAN_RC_PHY_HT_20_DS_HGI,$/;"	e	enum:__anon16
WLAN_RC_PHY_HT_20_SS	rc.h	/^	WLAN_RC_PHY_HT_20_SS,$/;"	e	enum:__anon16
WLAN_RC_PHY_HT_20_SS_HGI	rc.h	/^	WLAN_RC_PHY_HT_20_SS_HGI,$/;"	e	enum:__anon16
WLAN_RC_PHY_HT_20_TS	rc.h	/^	WLAN_RC_PHY_HT_20_TS,$/;"	e	enum:__anon16
WLAN_RC_PHY_HT_20_TS_HGI	rc.h	/^	WLAN_RC_PHY_HT_20_TS_HGI,$/;"	e	enum:__anon16
WLAN_RC_PHY_HT_40_DS	rc.h	/^	WLAN_RC_PHY_HT_40_DS,$/;"	e	enum:__anon16
WLAN_RC_PHY_HT_40_DS_HGI	rc.h	/^	WLAN_RC_PHY_HT_40_DS_HGI,$/;"	e	enum:__anon16
WLAN_RC_PHY_HT_40_SS	rc.h	/^	WLAN_RC_PHY_HT_40_SS,$/;"	e	enum:__anon16
WLAN_RC_PHY_HT_40_SS_HGI	rc.h	/^	WLAN_RC_PHY_HT_40_SS_HGI,$/;"	e	enum:__anon16
WLAN_RC_PHY_HT_40_TS	rc.h	/^	WLAN_RC_PHY_HT_40_TS,$/;"	e	enum:__anon16
WLAN_RC_PHY_HT_40_TS_HGI	rc.h	/^	WLAN_RC_PHY_HT_40_TS_HGI,$/;"	e	enum:__anon16
WLAN_RC_PHY_HT_VALID	rc.h	124;"	d
WLAN_RC_PHY_MAX	rc.h	/^	WLAN_RC_PHY_MAX$/;"	e	enum:__anon16
WLAN_RC_PHY_OFDM	rc.h	/^	WLAN_RC_PHY_OFDM,$/;"	e	enum:__anon16
WLAN_RC_PHY_SGI	rc.h	105;"	d
WLAN_RC_PHY_TS	rc.h	89;"	d
WLAN_RC_SGI_FLAG	htc.h	143;"	d
WLAN_RC_SGI_FLAG	rc.h	131;"	d
WLAN_RC_TS_FLAG	rc.h	129;"	d
WME_BA_BMP_SIZE	common.h	26;"	d
WME_MAX_BA	common.h	27;"	d
WMI_ABORT_TXQ_CMDID	wmi.h	/^	WMI_ABORT_TXQ_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_ABORT_TX_DMA_CMDID	wmi.h	/^	WMI_ABORT_TX_DMA_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_ACCESS_MEMORY_CMDID	wmi.h	/^	WMI_ACCESS_MEMORY_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_ATH_INIT_CMDID	wmi.h	/^	WMI_ATH_INIT_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_BEACON_SVC	htc_hst.h	153;"	d
WMI_BITRATE_MASK_CMDID	wmi.h	/^	WMI_BITRATE_MASK_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_BMISS_EVENTID	wmi.h	/^	WMI_BMISS_EVENTID,$/;"	e	enum:wmi_event_id
WMI_CAB_SVC	htc_hst.h	154;"	d
WMI_CMD	wmi.h	177;"	d
WMI_CMD_BUF	wmi.h	184;"	d
WMI_CONTROL_SVC	htc_hst.h	152;"	d
WMI_DATA_BE_SVC	htc_hst.h	159;"	d
WMI_DATA_BK_SVC	htc_hst.h	160;"	d
WMI_DATA_VI_SVC	htc_hst.h	158;"	d
WMI_DATA_VO_SVC	htc_hst.h	157;"	d
WMI_DELBA_EVENTID	wmi.h	/^	WMI_DELBA_EVENTID,$/;"	e	enum:wmi_event_id
WMI_DISABLE_INTR_CMDID	wmi.h	/^	WMI_DISABLE_INTR_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_DRAIN_TXQ_ALL_CMDID	wmi.h	/^	WMI_DRAIN_TXQ_ALL_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_DRAIN_TXQ_CMDID	wmi.h	/^	WMI_DRAIN_TXQ_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_ECHO_CMDID	wmi.h	/^	WMI_ECHO_CMDID = 0x0001,$/;"	e	enum:wmi_cmd_id
WMI_ENABLE_INTR_CMDID	wmi.h	/^	WMI_ENABLE_INTR_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_FATAL_EVENTID	wmi.h	/^	WMI_FATAL_EVENTID,$/;"	e	enum:wmi_event_id
WMI_FLUSH_RECV_CMDID	wmi.h	/^	WMI_FLUSH_RECV_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_GET_FW_VERSION	wmi.h	/^	WMI_GET_FW_VERSION,$/;"	e	enum:wmi_cmd_id
WMI_H	wmi.h	18;"	d
WMI_INT_STATS_CMDID	wmi.h	/^	WMI_INT_STATS_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_MGMT_SVC	htc_hst.h	156;"	d
WMI_NODE_CREATE_CMDID	wmi.h	/^	WMI_NODE_CREATE_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_NODE_REMOVE_CMDID	wmi.h	/^	WMI_NODE_REMOVE_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_NODE_UPDATE_CMDID	wmi.h	/^	WMI_NODE_UPDATE_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_RC_RATE_UPDATE_CMDID	wmi.h	/^	WMI_RC_RATE_UPDATE_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_RC_STATE_CHANGE_CMDID	wmi.h	/^	WMI_RC_STATE_CHANGE_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_REG_READ_CMDID	wmi.h	/^	WMI_REG_READ_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_REG_WRITE_CMDID	wmi.h	/^	WMI_REG_WRITE_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_RX_STATS_CMDID	wmi.h	/^	WMI_RX_STATS_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_SERVICE_GROUP	htc_hst.h	/^	WMI_SERVICE_GROUP = 1,$/;"	e	enum:htc_service_group_ids
WMI_SET_MODE_CMDID	wmi.h	/^	WMI_SET_MODE_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_START_RECV_CMDID	wmi.h	/^	WMI_START_RECV_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_STOP_RECV_CMDID	wmi.h	/^	WMI_STOP_RECV_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_STOP_TX_DMA_CMDID	wmi.h	/^	WMI_STOP_TX_DMA_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_SWBA_EVENTID	wmi.h	/^	WMI_SWBA_EVENTID,$/;"	e	enum:wmi_event_id
WMI_TARGET_IC_UPDATE_CMDID	wmi.h	/^	WMI_TARGET_IC_UPDATE_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_TGT_DETACH_CMDID	wmi.h	/^	WMI_TGT_DETACH_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_TGT_RDY_EVENTID	wmi.h	/^	WMI_TGT_RDY_EVENTID = 0x1001,$/;"	e	enum:wmi_event_id
WMI_TXSTATUS_EVENTID	wmi.h	/^	WMI_TXSTATUS_EVENTID,$/;"	e	enum:wmi_event_id
WMI_TXTO_EVENTID	wmi.h	/^	WMI_TXTO_EVENTID,$/;"	e	enum:wmi_event_id
WMI_TX_AGGR_ENABLE_CMDID	wmi.h	/^	WMI_TX_AGGR_ENABLE_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_TX_STATS_CMDID	wmi.h	/^	WMI_TX_STATS_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_UAPSD_SVC	htc_hst.h	155;"	d
WMI_VAP_CREATE_CMDID	wmi.h	/^	WMI_VAP_CREATE_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_VAP_REMOVE_CMDID	wmi.h	/^	WMI_VAP_REMOVE_CMDID,$/;"	e	enum:wmi_cmd_id
XPA_LVL_FREQ	eeprom_def.c	691;"	d	file:
XPA_LVL_FREQ	eeprom_def.c	739;"	d	file:
_Compress4	ar9003_eeprom.h	/^	_Compress4,$/;"	e	enum:CompressAlgorithm
_Compress5	ar9003_eeprom.h	/^	_Compress5,$/;"	e	enum:CompressAlgorithm
_Compress6	ar9003_eeprom.h	/^	_Compress6,$/;"	e	enum:CompressAlgorithm
_Compress7	ar9003_eeprom.h	/^	_Compress7,$/;"	e	enum:CompressAlgorithm
_CompressBlock	ar9003_eeprom.h	/^	_CompressBlock,$/;"	e	enum:CompressAlgorithm
_CompressLzma	ar9003_eeprom.h	/^	_CompressLzma,$/;"	e	enum:CompressAlgorithm
_CompressNone	ar9003_eeprom.h	/^	_CompressNone = 0,$/;"	e	enum:CompressAlgorithm
_CompressPairs	ar9003_eeprom.h	/^	_CompressPairs,$/;"	e	enum:CompressAlgorithm
__RESET_TYPE_MAX	debug.h	/^	__RESET_TYPE_MAX$/;"	e	enum:ath_reset_type
__ath9k_htc_check_tx_aggr	htc_drv_txrx.c	/^static inline bool __ath9k_htc_check_tx_aggr(struct ath9k_htc_priv *priv,$/;"	f	file:
__ath9k_htc_remove_monitor_interface	htc_drv_main.c	/^static void __ath9k_htc_remove_monitor_interface(struct ath9k_htc_priv *priv)$/;"	f	file:
__ath9k_hw_4k_fill_eeprom	eeprom_4k.c	/^static bool __ath9k_hw_4k_fill_eeprom(struct ath_hw *ah)$/;"	f	file:
__ath9k_hw_ar9287_fill_eeprom	eeprom_9287.c	/^static bool __ath9k_hw_ar9287_fill_eeprom(struct ath_hw *ah)$/;"	f	file:
__ath9k_hw_def_fill_eeprom	eeprom_def.c	/^static bool __ath9k_hw_def_fill_eeprom(struct ath_hw *ah)$/;"	f	file:
__ath9k_hw_init	hw.c	/^static int __ath9k_hw_init(struct ath_hw *ah)$/;"	f	file:
__ath9k_hw_usb_4k_fill_eeprom	eeprom_4k.c	/^static bool __ath9k_hw_usb_4k_fill_eeprom(struct ath_hw *ah)$/;"	f	file:
__ath9k_hw_usb_ar9287_fill_eeprom	eeprom_9287.c	/^static bool __ath9k_hw_usb_ar9287_fill_eeprom(struct ath_hw *ah)$/;"	f	file:
__ath9k_hw_usb_def_fill_eeprom	eeprom_def.c	/^static bool __ath9k_hw_usb_def_fill_eeprom(struct ath_hw *ah)$/;"	f	file:
__ath9k_reg_rmw	init.c	/^static unsigned int __ath9k_reg_rmw(struct ath_softc *sc, u32 reg_offset,$/;"	f	file:
__ath_cancel_work	main.c	/^static void __ath_cancel_work(struct ath_softc *sc)$/;"	f	file:
__hif_usb_tx	hif_usb.c	/^static int __hif_usb_tx(struct hif_device_usb *hif_dev)$/;"	f	file:
__packed	ar9003_eeprom.h	/^} __packed;$/;"	v	typeref:struct:ar9300_BaseExtension_1
__packed	ar9003_eeprom.h	/^} __packed;$/;"	v	typeref:struct:ar9300_BaseExtension_2
__packed	ar9003_eeprom.h	/^} __packed;$/;"	v	typeref:struct:ar9300_base_eep_hdr
__packed	ar9003_eeprom.h	/^} __packed;$/;"	v	typeref:struct:ar9300_cal_data_per_freq_op_loop
__packed	ar9003_eeprom.h	/^} __packed;$/;"	v	typeref:struct:ar9300_eeprom
__packed	ar9003_eeprom.h	/^} __packed;$/;"	v	typeref:struct:ar9300_modal_eep_header
__packed	ar9003_eeprom.h	/^} __packed;$/;"	v	typeref:struct:cal_ctl_data_2g
__packed	ar9003_eeprom.h	/^} __packed;$/;"	v	typeref:struct:cal_ctl_data_5g
__packed	ar9003_eeprom.h	/^} __packed;$/;"	v	typeref:struct:cal_tgt_pow_ht
__packed	ar9003_eeprom.h	/^} __packed;$/;"	v	typeref:struct:cal_tgt_pow_legacy
__packed	ar9003_eeprom.h	/^} __packed;$/;"	v	typeref:struct:eepFlags
__packed	ath9k.h	/^} __packed;$/;"	v	typeref:struct:ath_ht20_40_fft_packet
__packed	ath9k.h	/^} __packed;$/;"	v	typeref:struct:ath_ht20_40_mag_info
__packed	ath9k.h	/^} __packed;$/;"	v	typeref:struct:ath_ht20_fft_packet
__packed	ath9k.h	/^} __packed;$/;"	v	typeref:struct:ath_ht20_mag_info
__packed	ath9k.h	/^} __packed;$/;"	v	typeref:struct:ath_radar_info
__packed	ath9k.h	/^} __packed;$/;"	v	typeref:struct:fft_sample_ht20
__packed	ath9k.h	/^} __packed;$/;"	v	typeref:struct:fft_sample_tlv
__packed	eeprom.h	/^} __packed;$/;"	v	typeref:struct:ar5416_eeprom_4k
__packed	eeprom.h	/^} __packed;$/;"	v	typeref:struct:ar5416_eeprom_def
__packed	eeprom.h	/^} __packed;$/;"	v	typeref:struct:ar9287_eeprom
__packed	eeprom.h	/^} __packed;$/;"	v	typeref:struct:base_eep_ar9287_header
__packed	eeprom.h	/^} __packed;$/;"	v	typeref:struct:base_eep_header
__packed	eeprom.h	/^} __packed;$/;"	v	typeref:struct:base_eep_header_4k
__packed	eeprom.h	/^} __packed;$/;"	v	typeref:struct:calDataPerFreqOpLoop
__packed	eeprom.h	/^} __packed;$/;"	v	typeref:struct:cal_ctl_data
__packed	eeprom.h	/^} __packed;$/;"	v	typeref:struct:cal_ctl_data_4k
__packed	eeprom.h	/^} __packed;$/;"	v	typeref:struct:cal_ctl_data_ar9287
__packed	eeprom.h	/^} __packed;$/;"	v	typeref:struct:cal_ctl_edges
__packed	eeprom.h	/^} __packed;$/;"	v	typeref:struct:cal_data_op_loop_ar9287
__packed	eeprom.h	/^} __packed;$/;"	v	typeref:struct:cal_data_per_freq
__packed	eeprom.h	/^} __packed;$/;"	v	typeref:struct:cal_data_per_freq_4k
__packed	eeprom.h	/^} __packed;$/;"	v	typeref:struct:cal_data_per_freq_ar9287
__packed	eeprom.h	/^} __packed;$/;"	v	typeref:struct:cal_target_power_ht
__packed	eeprom.h	/^} __packed;$/;"	v	typeref:struct:cal_target_power_leg
__packed	eeprom.h	/^} __packed;$/;"	v	typeref:struct:modal_eep_4k_header
__packed	eeprom.h	/^} __packed;$/;"	v	typeref:struct:modal_eep_ar9287_header
__packed	eeprom.h	/^} __packed;$/;"	v	typeref:struct:modal_eep_header
__packed	eeprom.h	/^} __packed;$/;"	v	typeref:struct:spur_chan
__packed	eeprom.h	/^} __packed;$/;"	v	typeref:union:cal_data_per_freq_ar9287_u
__packed	htc.h	/^} __packed;$/;"	v	typeref:struct:ath9k_htc_cap_target
__packed	htc.h	/^} __packed;$/;"	v	typeref:struct:ath9k_htc_rate
__packed	htc.h	/^} __packed;$/;"	v	typeref:struct:ath9k_htc_target_aggr
__packed	htc.h	/^} __packed;$/;"	v	typeref:struct:ath9k_htc_target_int_stats
__packed	htc.h	/^} __packed;$/;"	v	typeref:struct:ath9k_htc_target_rate_mask
__packed	htc.h	/^} __packed;$/;"	v	typeref:struct:ath9k_htc_target_rx_stats
__packed	htc.h	/^} __packed;$/;"	v	typeref:struct:ath9k_htc_target_sta
__packed	htc.h	/^} __packed;$/;"	v	typeref:struct:ath9k_htc_target_tx_stats
__packed	htc.h	/^} __packed;$/;"	v	typeref:struct:ath9k_htc_target_vif
__packed	htc.h	/^} __packed;$/;"	v	typeref:struct:tx_beacon_header
__packed	htc.h	/^} __packed;$/;"	v	typeref:struct:tx_frame_hdr
__packed	htc.h	/^} __packed;$/;"	v	typeref:struct:tx_mgmt_hdr
__packed	htc_hst.h	/^} __packed;$/;"	v	typeref:struct:htc_comp_msg
__packed	htc_hst.h	/^} __packed;$/;"	v	typeref:struct:htc_config_pipe_msg
__packed	htc_hst.h	/^} __packed;$/;"	v	typeref:struct:htc_conn_svc_msg
__packed	htc_hst.h	/^} __packed;$/;"	v	typeref:struct:htc_conn_svc_rspmsg
__packed	htc_hst.h	/^} __packed;$/;"	v	typeref:struct:htc_frame_hdr
__packed	htc_hst.h	/^} __packed;$/;"	v	typeref:struct:htc_ready_msg
__packed	wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_cmd_hdr
__packed	wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_event_txrate
__packed	wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_event_txstatus
__packed	wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_fw_version
__this_module	ath9k.mod.c	/^struct module __this_module$/;"	v	typeref:struct:module
__this_module	ath9k_common.mod.c	/^struct module __this_module$/;"	v	typeref:struct:module
__this_module	ath9k_htc.mod.c	/^struct module __this_module$/;"	v	typeref:struct:module
__this_module	ath9k_hw.mod.c	/^struct module __this_module$/;"	v	typeref:struct:module
__used	ath9k.mod.c	/^__used$/;"	v	file:
__used	ath9k_common.mod.c	/^__used$/;"	v	file:
__used	ath9k_htc.mod.c	/^__used$/;"	v	file:
__used	ath9k_hw.mod.c	/^__used$/;"	v	file:
__wmi_event_txstatus	wmi.h	/^struct __wmi_event_txstatus {$/;"	s
a_aggr	debug.h	/^	u32 a_aggr;$/;"	m	struct:ath_tx_stats
a_completed	debug.h	/^	u32 a_completed;$/;"	m	struct:ath_tx_stats
a_queued_hw	debug.h	/^	u32 a_queued_hw;$/;"	m	struct:ath_tx_stats
a_queued_sw	debug.h	/^	u32 a_queued_sw;$/;"	m	struct:ath_tx_stats
a_retries	debug.h	/^	u32 a_retries;$/;"	m	struct:ath_tx_stats
a_xretries	debug.h	/^	u32 a_xretries;$/;"	m	struct:ath_tx_stats
ac	ath9k.h	/^	struct ath_atx_ac *ac;$/;"	m	struct:ath_atx_tid	typeref:struct:ath_atx_tid::ath_atx_ac
ac	ath9k.h	/^	struct ath_atx_ac ac[IEEE80211_NUM_ACS];$/;"	m	struct:ath_node	typeref:struct:ath_node::ath_atx_ac
ack_6mb	hw.h	/^	int ack_6mb;$/;"	m	struct:ath9k_ops_config
ackrcv_bad	ani.h	/^	u32 ackrcv_bad;$/;"	m	struct:ath9k_mib_stats
active	ath9k.h	/^	bool active;$/;"	m	struct:ath_atx_tid
adcDesiredSize	ar9003_eeprom.h	/^	int8_t adcDesiredSize;$/;"	m	struct:ar9300_modal_eep_header
adcDesiredSize	eeprom.h	/^	int8_t adcDesiredSize;$/;"	m	struct:modal_eep_ar9287_header
adcDesiredSize	eeprom.h	/^	u8 adcDesiredSize;$/;"	m	struct:modal_eep_4k_header
adcDesiredSize	eeprom.h	/^	u8 adcDesiredSize;$/;"	m	struct:modal_eep_header
adc_dc_cal_multi_sample	ar9002_calib.c	/^static const struct ath9k_percal_data adc_dc_cal_multi_sample = {$/;"	v	typeref:struct:ath9k_percal_data	file:
adc_dc_cal_single_sample	ar9002_calib.c	/^static const struct ath9k_percal_data adc_dc_cal_single_sample = {$/;"	v	typeref:struct:ath9k_percal_data	file:
adc_gain_cal_multi_sample	ar9002_calib.c	/^static const struct ath9k_percal_data adc_gain_cal_multi_sample = {$/;"	v	typeref:struct:ath9k_percal_data	file:
adc_gain_cal_single_sample	ar9002_calib.c	/^static const struct ath9k_percal_data adc_gain_cal_single_sample = {$/;"	v	typeref:struct:ath9k_percal_data	file:
adcdc_caldata	hw.h	/^	struct ath9k_cal_list adcdc_caldata;$/;"	m	struct:ath_hw	typeref:struct:ath_hw::ath9k_cal_list
adcgain_caldata	hw.h	/^	struct ath9k_cal_list adcgain_caldata;$/;"	m	struct:ath_hw	typeref:struct:ath_hw::ath9k_cal_list
add_pulse	dfs_pattern_detector.h	/^	bool (*add_pulse)(struct dfs_pattern_detector *dpd,$/;"	m	struct:dfs_pattern_detector
add_pulse	dfs_pri_detector.h	/^	     (*add_pulse)(struct pri_detector *de, struct pulse_event *e);$/;"	m	struct:pri_detector	typeref:struct:pri_detector::add_pulse
additional_swba_backoff	hw.h	/^	int additional_swba_backoff;$/;"	m	struct:ath9k_ops_config
aggr	mac.h	/^	enum aggr_type aggr;$/;"	m	struct:ath_tx_info	typeref:enum:ath_tx_info::aggr_type
aggr_enable	htc.h	/^	u8 aggr_enable;$/;"	m	struct:ath9k_htc_target_aggr
aggr_len	mac.h	/^	u16 aggr_len;$/;"	m	struct:ath_tx_info
aggr_limit	mci.h	/^	u16 aggr_limit;$/;"	m	struct:ath_mci_profile
aggr_type	mac.h	/^enum aggr_type {$/;"	g
ah	dfs_pattern_detector.h	/^	struct ath_hw *ah;$/;"	m	struct:dfs_pattern_detector	typeref:struct:dfs_pattern_detector::ath_hw
ah	htc.h	/^	struct ath_hw *ah;$/;"	m	struct:ath9k_htc_priv	typeref:struct:ath9k_htc_priv::ath_hw
ah	init.c	/^	struct ath_hw *ah;$/;"	m	struct:ath9k_eeprom_ctx	typeref:struct:ath9k_eeprom_ctx::ath_hw	file:
ah_flags	hw.h	/^	u32 ah_flags;$/;"	m	struct:ath_hw
ah_mibStats	ani.h	120;"	d
all_bins	ath9k.h	/^	u8 all_bins[3];$/;"	m	struct:ath_ht20_mag_info
alt_gaintb	hw.h	/^	u8 alt_gaintb;$/;"	m	struct:ath_hw_antcomb_conf
alt_good	ath9k.h	/^	bool alt_good;$/;"	m	struct:ath_ant_comb
alt_lna_conf	hw.h	/^	u8 alt_lna_conf;$/;"	m	struct:ath_hw_antcomb_conf
alt_recv_cnt	ath9k.h	/^	int alt_recv_cnt;$/;"	m	struct:ath_ant_comb
alt_total_rssi	ath9k.h	/^	int alt_total_rssi;$/;"	m	struct:ath_ant_comb
ampdu_limit	htc.h	/^	__be32 ampdu_limit;$/;"	m	struct:ath9k_htc_cap_target
ampdu_ref	ath9k.h	/^	u32 ampdu_ref;$/;"	m	struct:ath_rx
ampdu_subframes	htc.h	/^	u8 ampdu_subframes;$/;"	m	struct:ath9k_htc_cap_target
an	ath9k.h	/^	struct ath_node *an;$/;"	m	struct:ath_atx_tid	typeref:struct:ath_atx_tid::ath_node
an	ath9k.h	/^	struct ath_node *an;$/;"	m	struct:ath_tx_control	typeref:struct:ath_tx_control::ath_node
analog2GhzRev	hw.h	/^	u16 analog2GhzRev;$/;"	m	struct:ath9k_hw_version
analog5GhzRev	hw.h	/^	u16 analog5GhzRev;$/;"	m	struct:ath9k_hw_version
analogBank6Data	hw.h	/^	u32 *analogBank6Data;$/;"	m	struct:ath_hw
analog_shiftreg	hw.h	/^	u8 analog_shiftreg;$/;"	m	struct:ath9k_ops_config
ani	hw.h	/^	struct ar5416AniState ani;$/;"	m	struct:ath_hw	typeref:struct:ath_hw::ar5416AniState
ani_cache_ini_regs	hw.h	/^	void (*ani_cache_ini_regs)(struct ath_hw *ah);$/;"	m	struct:ath_hw_private_ops
ani_cck_level_entry	ani.c	/^struct ani_cck_level_entry {$/;"	s	file:
ani_control	hw.h	/^	bool (*ani_control)(struct ath_hw *ah, enum ath9k_ani_cmd cmd,$/;"	m	struct:ath_hw_private_ops
ani_function	hw.h	/^	enum ath9k_ani_cmd ani_function;$/;"	m	struct:ath_hw	typeref:enum:ath_hw::ath9k_ani_cmd
ani_ofdm_level_entry	ani.c	/^struct ani_ofdm_level_entry {$/;"	s	file:
ani_poll_interval	hw.h	/^	u16 ani_poll_interval; \/* ANI poll interval in ms *\/$/;"	m	struct:ath9k_ops_config
ani_skip_count	hw.h	/^	u32 ani_skip_count;$/;"	m	struct:ath_hw
ani_work	htc.h	/^	struct delayed_work ani_work;$/;"	m	struct:ath9k_htc_priv	typeref:struct:ath9k_htc_priv::delayed_work
aniperiod	hw.h	/^	u32 aniperiod;$/;"	m	struct:ath_hw
antCtrlChain	ar9003_eeprom.h	/^	__le16 antCtrlChain[AR9300_MAX_CHAINS];$/;"	m	struct:ar9300_modal_eep_header
antCtrlChain	eeprom.h	/^	u32 antCtrlChain[AR5416_EEP4K_MAX_CHAINS];$/;"	m	struct:modal_eep_4k_header
antCtrlChain	eeprom.h	/^	u32 antCtrlChain[AR5416_MAX_CHAINS];$/;"	m	struct:modal_eep_header
antCtrlChain	eeprom.h	/^	u32 antCtrlChain[AR9287_MAX_CHAINS];$/;"	m	struct:modal_eep_ar9287_header
antCtrlCommon	ar9003_eeprom.h	/^	__le32 antCtrlCommon;$/;"	m	struct:ar9300_modal_eep_header
antCtrlCommon	eeprom.h	/^	u32 antCtrlCommon;$/;"	m	struct:modal_eep_4k_header
antCtrlCommon	eeprom.h	/^	u32 antCtrlCommon;$/;"	m	struct:modal_eep_ar9287_header
antCtrlCommon	eeprom.h	/^	u32 antCtrlCommon;$/;"	m	struct:modal_eep_header
antCtrlCommon2	ar9003_eeprom.h	/^	__le32 antCtrlCommon2;$/;"	m	struct:ar9300_modal_eep_header
ant_comb	ath9k.h	/^	struct ath_ant_comb ant_comb;$/;"	m	struct:ath_softc	typeref:struct:ath_softc::ath_ant_comb
ant_div_control	ar9003_eeprom.h	/^	u8 ant_div_control;$/;"	m	struct:ar9300_BaseExtension_1
ant_rx	ath9k.h	/^	u8 ant_tx, ant_rx;$/;"	m	struct:ath_softc
ant_tx	ath9k.h	/^	u8 ant_tx, ant_rx;$/;"	m	struct:ath_softc
antctrl_shared_chain_lnadiv	hw.h	/^	void (*antctrl_shared_chain_lnadiv)(struct ath_hw *hw, bool enable);$/;"	m	struct:ath_hw_ops
antdiv_comb_conf_get	hw.h	/^	void (*antdiv_comb_conf_get)(struct ath_hw *ah,$/;"	m	struct:ath_hw_ops
antdiv_comb_conf_set	hw.h	/^	void (*antdiv_comb_conf_set)(struct ath_hw *ah,$/;"	m	struct:ath_hw_ops
antdiv_ctl1	eeprom.h	/^	u8 antdiv_ctl1:4, ob_4:4;$/;"	m	struct:modal_eep_4k_header
antdiv_ctl1	eeprom.h	/^	u8 ob_4:4, antdiv_ctl1:4;$/;"	m	struct:modal_eep_4k_header
antdiv_ctl2	eeprom.h	/^	u8 antdiv_ctl2:4, db1_4:4;$/;"	m	struct:modal_eep_4k_header
antdiv_ctl2	eeprom.h	/^	u8 db1_4:4, antdiv_ctl2:4;$/;"	m	struct:modal_eep_4k_header
antennaGain	ar9003_eeprom.h	/^	int8_t antennaGain;$/;"	m	struct:ar9300_modal_eep_header
antennaGainCh	eeprom.h	/^	int8_t antennaGainCh[AR9287_MAX_CHAINS];$/;"	m	struct:modal_eep_ar9287_header
antennaGainCh	eeprom.h	/^	u8 antennaGainCh[AR5416_EEP4K_MAX_CHAINS];$/;"	m	struct:modal_eep_4k_header
antennaGainCh	eeprom.h	/^	u8 antennaGainCh[AR5416_MAX_CHAINS];$/;"	m	struct:modal_eep_header
apb_timeout	debug.h	/^	u32 apb_timeout;$/;"	m	struct:ath_interrupt_stats
ar5008_hw_ani_cache_ini_regs	ar5008_phy.c	/^static void ar5008_hw_ani_cache_ini_regs(struct ath_hw *ah)$/;"	f	file:
ar5008_hw_ani_control_new	ar5008_phy.c	/^static bool ar5008_hw_ani_control_new(struct ath_hw *ah,$/;"	f	file:
ar5008_hw_attach_phy_ops	ar5008_phy.c	/^int ar5008_hw_attach_phy_ops(struct ath_hw *ah)$/;"	f
ar5008_hw_compute_pll_control	ar5008_phy.c	/^static u32 ar5008_hw_compute_pll_control(struct ath_hw *ah,$/;"	f	file:
ar5008_hw_do_getnf	ar5008_phy.c	/^static void ar5008_hw_do_getnf(struct ath_hw *ah,$/;"	f	file:
ar5008_hw_force_bias	ar5008_phy.c	/^static void ar5008_hw_force_bias(struct ath_hw *ah, u16 synth_freq)$/;"	f	file:
ar5008_hw_init_bb	ar5008_phy.c	/^static void ar5008_hw_init_bb(struct ath_hw *ah,$/;"	f	file:
ar5008_hw_init_chain_masks	ar5008_phy.c	/^static void ar5008_hw_init_chain_masks(struct ath_hw *ah)$/;"	f	file:
ar5008_hw_mark_phy_inactive	ar5008_phy.c	/^static void ar5008_hw_mark_phy_inactive(struct ath_hw *ah)$/;"	f	file:
ar5008_hw_override_ini	ar5008_phy.c	/^static void ar5008_hw_override_ini(struct ath_hw *ah,$/;"	f	file:
ar5008_hw_phy_modify_rx_buffer	ar5008_phy.c	/^static void ar5008_hw_phy_modify_rx_buffer(u32 *rfBuf, u32 reg32,$/;"	f	file:
ar5008_hw_process_ini	ar5008_phy.c	/^static int ar5008_hw_process_ini(struct ath_hw *ah,$/;"	f	file:
ar5008_hw_rf_alloc_ext_banks	ar5008_phy.c	/^static int ar5008_hw_rf_alloc_ext_banks(struct ath_hw *ah)$/;"	f	file:
ar5008_hw_rfbus_done	ar5008_phy.c	/^static void ar5008_hw_rfbus_done(struct ath_hw *ah)$/;"	f	file:
ar5008_hw_rfbus_req	ar5008_phy.c	/^static bool ar5008_hw_rfbus_req(struct ath_hw *ah)$/;"	f	file:
ar5008_hw_set_channel	ar5008_phy.c	/^static int ar5008_hw_set_channel(struct ath_hw *ah, struct ath9k_channel *chan)$/;"	f	file:
ar5008_hw_set_channel_regs	ar5008_phy.c	/^static void ar5008_hw_set_channel_regs(struct ath_hw *ah,$/;"	f	file:
ar5008_hw_set_delta_slope	ar5008_phy.c	/^static void ar5008_hw_set_delta_slope(struct ath_hw *ah,$/;"	f	file:
ar5008_hw_set_nf_limits	ar5008_phy.c	/^static void ar5008_hw_set_nf_limits(struct ath_hw *ah)$/;"	f	file:
ar5008_hw_set_radar_conf	ar5008_phy.c	/^static void ar5008_hw_set_radar_conf(struct ath_hw *ah)$/;"	f	file:
ar5008_hw_set_radar_params	ar5008_phy.c	/^static void ar5008_hw_set_radar_params(struct ath_hw *ah,$/;"	f	file:
ar5008_hw_set_rf_regs	ar5008_phy.c	/^static bool ar5008_hw_set_rf_regs(struct ath_hw *ah,$/;"	f	file:
ar5008_hw_set_rfmode	ar5008_phy.c	/^static void ar5008_hw_set_rfmode(struct ath_hw *ah, struct ath9k_channel *chan)$/;"	f	file:
ar5008_hw_spur_mitigate	ar5008_phy.c	/^static void ar5008_hw_spur_mitigate(struct ath_hw *ah,$/;"	f	file:
ar5008_restore_chainmask	ar5008_phy.c	/^static void ar5008_restore_chainmask(struct ath_hw *ah)$/;"	f	file:
ar5008_write_bank6	ar5008_phy.c	/^static void ar5008_write_bank6(struct ath_hw *ah, unsigned int *writecnt)$/;"	f	file:
ar5416Addac	ar5008_initvals.h	/^static const u32 ar5416Addac[][2] = {$/;"	v
ar5416Addac_9100	ar9001_initvals.h	/^static const u32 ar5416Addac_9100[][2] = {$/;"	v
ar5416Addac_9160	ar9001_initvals.h	/^static const u32 ar5416Addac_9160[][2] = {$/;"	v
ar5416Addac_9160_1_1	ar9001_initvals.h	/^static const u32 ar5416Addac_9160_1_1[][2] = {$/;"	v
ar5416AniState	ani.h	/^struct ar5416AniState {$/;"	s
ar5416BB_RfGain	ar5008_initvals.h	/^static const u32 ar5416BB_RfGain[][3] = {$/;"	v
ar5416Bank0	ar5008_initvals.h	/^static const u32 ar5416Bank0[][2] = {$/;"	v
ar5416Bank1	ar5008_initvals.h	/^static const u32 ar5416Bank1[][2] = {$/;"	v
ar5416Bank2	ar5008_initvals.h	/^static const u32 ar5416Bank2[][2] = {$/;"	v
ar5416Bank3	ar5008_initvals.h	/^static const u32 ar5416Bank3[][3] = {$/;"	v
ar5416Bank6	ar5008_initvals.h	/^static const u32 ar5416Bank6[][3] = {$/;"	v
ar5416Bank6TPC	ar5008_initvals.h	/^static const u32 ar5416Bank6TPC[][3] = {$/;"	v
ar5416Bank6TPC_9100	ar9001_initvals.h	/^static const u32 ar5416Bank6TPC_9100[][3] = {$/;"	v
ar5416Bank6_9100	ar9001_initvals.h	/^static const u32 ar5416Bank6_9100[][3] = {$/;"	v
ar5416Bank7	ar5008_initvals.h	/^static const u32 ar5416Bank7[][2] = {$/;"	v
ar5416Common	ar5008_initvals.h	/^static const u32 ar5416Common[][2] = {$/;"	v
ar5416Common_9100	ar9001_initvals.h	/^static const u32 ar5416Common_9100[][2] = {$/;"	v
ar5416Common_9160	ar9001_initvals.h	/^static const u32 ar5416Common_9160[][2] = {$/;"	v
ar5416IniArray	calib.h	/^struct ar5416IniArray {$/;"	s
ar5416Modes	ar5008_initvals.h	/^static const u32 ar5416Modes[][5] = {$/;"	v
ar5416Modes_9100	ar9001_initvals.h	/^static const u32 ar5416Modes_9100[][5] = {$/;"	v
ar5416Modes_9160	ar9001_initvals.h	/^static const u32 ar5416Modes_9160[][5] = {$/;"	v
ar5416Stats	ani.h	/^struct ar5416Stats {$/;"	s
ar5416_11a_ratetable	rc.c	/^static const struct ath_rate_table ar5416_11a_ratetable = {$/;"	v	typeref:struct:ath_rate_table	file:
ar5416_11g_ratetable	rc.c	/^static const struct ath_rate_table ar5416_11g_ratetable = {$/;"	v	typeref:struct:ath_rate_table	file:
ar5416_11na_ratetable	rc.c	/^static const struct ath_rate_table ar5416_11na_ratetable = {$/;"	v	typeref:struct:ath_rate_table	file:
ar5416_11ng_ratetable	rc.c	/^static const struct ath_rate_table ar5416_11ng_ratetable = {$/;"	v	typeref:struct:ath_rate_table	file:
ar5416_desc	mac.h	/^struct ar5416_desc {$/;"	s
ar5416_eeprom_4k	eeprom.h	/^struct ar5416_eeprom_4k {$/;"	s
ar5416_eeprom_def	eeprom.h	/^struct ar5416_eeprom_def {$/;"	s
ar5416_get_ntxchains	eeprom.h	707;"	d
ar5416_rates	eeprom.h	/^enum ar5416_rates {$/;"	g
ar9002_cal_types	ar9002_calib.c	/^enum ar9002_cal_types {$/;"	g	file:
ar9002_hw_adc_dccal_calibrate	ar9002_calib.c	/^static void ar9002_hw_adc_dccal_calibrate(struct ath_hw *ah, u8 numChains)$/;"	f	file:
ar9002_hw_adc_dccal_collect	ar9002_calib.c	/^static void ar9002_hw_adc_dccal_collect(struct ath_hw *ah)$/;"	f	file:
ar9002_hw_adc_gaincal_calibrate	ar9002_calib.c	/^static void ar9002_hw_adc_gaincal_calibrate(struct ath_hw *ah, u8 numChains)$/;"	f	file:
ar9002_hw_adc_gaincal_collect	ar9002_calib.c	/^static void ar9002_hw_adc_gaincal_collect(struct ath_hw *ah)$/;"	f	file:
ar9002_hw_antdiv_comb_conf_get	ar9002_phy.c	/^static void ar9002_hw_antdiv_comb_conf_get(struct ath_hw *ah,$/;"	f	file:
ar9002_hw_antdiv_comb_conf_set	ar9002_phy.c	/^static void ar9002_hw_antdiv_comb_conf_set(struct ath_hw *ah,$/;"	f	file:
ar9002_hw_attach_calib_ops	ar9002_calib.c	/^void ar9002_hw_attach_calib_ops(struct ath_hw *ah)$/;"	f
ar9002_hw_attach_mac_ops	ar9002_mac.c	/^void ar9002_hw_attach_mac_ops(struct ath_hw *ah)$/;"	f
ar9002_hw_attach_ops	ar9002_hw.c	/^int ar9002_hw_attach_ops(struct ath_hw *ah)$/;"	f
ar9002_hw_attach_phy_ops	ar9002_phy.c	/^void ar9002_hw_attach_phy_ops(struct ath_hw *ah)$/;"	f
ar9002_hw_calibrate	ar9002_calib.c	/^static bool ar9002_hw_calibrate(struct ath_hw *ah,$/;"	f	file:
ar9002_hw_compute_pll_control	ar9002_phy.c	/^static u32 ar9002_hw_compute_pll_control(struct ath_hw *ah,$/;"	f	file:
ar9002_hw_configpcipowersave	ar9002_hw.c	/^static void ar9002_hw_configpcipowersave(struct ath_hw *ah,$/;"	f	file:
ar9002_hw_do_getnf	ar9002_phy.c	/^static void ar9002_hw_do_getnf(struct ath_hw *ah,$/;"	f	file:
ar9002_hw_enable_async_fifo	ar9002_hw.c	/^void ar9002_hw_enable_async_fifo(struct ath_hw *ah)$/;"	f
ar9002_hw_get_isr	ar9002_mac.c	/^static bool ar9002_hw_get_isr(struct ath_hw *ah, enum ath9k_int *masked)$/;"	f	file:
ar9002_hw_get_radiorev	ar9002_hw.c	/^static int ar9002_hw_get_radiorev(struct ath_hw *ah)$/;"	f	file:
ar9002_hw_init_cal	ar9002_calib.c	/^static bool ar9002_hw_init_cal(struct ath_hw *ah, struct ath9k_channel *chan)$/;"	f	file:
ar9002_hw_init_cal_settings	ar9002_calib.c	/^static void ar9002_hw_init_cal_settings(struct ath_hw *ah)$/;"	f	file:
ar9002_hw_init_mode_gain_regs	ar9002_hw.c	/^static void ar9002_hw_init_mode_gain_regs(struct ath_hw *ah)$/;"	f	file:
ar9002_hw_init_mode_regs	ar9002_hw.c	/^static int ar9002_hw_init_mode_regs(struct ath_hw *ah)$/;"	f	file:
ar9002_hw_iqcal_collect	ar9002_calib.c	/^static void ar9002_hw_iqcal_collect(struct ath_hw *ah)$/;"	f	file:
ar9002_hw_iqcalibrate	ar9002_calib.c	/^static void ar9002_hw_iqcalibrate(struct ath_hw *ah, u8 numChains)$/;"	f	file:
ar9002_hw_is_cal_supported	ar9002_calib.c	/^static bool ar9002_hw_is_cal_supported(struct ath_hw *ah,$/;"	f	file:
ar9002_hw_load_ani_reg	ar9002_hw.c	/^void ar9002_hw_load_ani_reg(struct ath_hw *ah, struct ath9k_channel *chan)$/;"	f
ar9002_hw_olc_temp_compensation	ar9002_calib.c	/^static void ar9002_hw_olc_temp_compensation(struct ath_hw *ah)$/;"	f	file:
ar9002_hw_pa_cal	ar9002_calib.c	/^static void ar9002_hw_pa_cal(struct ath_hw *ah, bool is_reset)$/;"	f	file:
ar9002_hw_per_calibration	ar9002_calib.c	/^static bool ar9002_hw_per_calibration(struct ath_hw *ah,$/;"	f	file:
ar9002_hw_proc_txdesc	ar9002_mac.c	/^static int ar9002_hw_proc_txdesc(struct ath_hw *ah, void *ds,$/;"	f	file:
ar9002_hw_rf_claim	ar9002_hw.c	/^int ar9002_hw_rf_claim(struct ath_hw *ah)$/;"	f
ar9002_hw_rx_enable	ar9002_mac.c	/^static void ar9002_hw_rx_enable(struct ath_hw *ah)$/;"	f	file:
ar9002_hw_set_channel	ar9002_phy.c	/^static int ar9002_hw_set_channel(struct ath_hw *ah, struct ath9k_channel *chan)$/;"	f	file:
ar9002_hw_set_desc_link	ar9002_mac.c	/^static void ar9002_hw_set_desc_link(void *ds, u32 ds_link)$/;"	f	file:
ar9002_hw_set_nf_limits	ar9002_phy.c	/^static void ar9002_hw_set_nf_limits(struct ath_hw *ah)$/;"	f	file:
ar9002_hw_setup_calibration	ar9002_calib.c	/^static void ar9002_hw_setup_calibration(struct ath_hw *ah,$/;"	f	file:
ar9002_hw_spectral_scan_config	ar9002_phy.c	/^static void ar9002_hw_spectral_scan_config(struct ath_hw *ah,$/;"	f	file:
ar9002_hw_spectral_scan_trigger	ar9002_phy.c	/^static void ar9002_hw_spectral_scan_trigger(struct ath_hw *ah)$/;"	f	file:
ar9002_hw_spectral_scan_wait	ar9002_phy.c	/^static void ar9002_hw_spectral_scan_wait(struct ath_hw *ah)$/;"	f	file:
ar9002_hw_spur_mitigate	ar9002_phy.c	/^static void ar9002_hw_spur_mitigate(struct ath_hw *ah,$/;"	f	file:
ar9002_olc_init	ar9002_phy.c	/^static void ar9002_olc_init(struct ath_hw *ah)$/;"	f	file:
ar9002_set_txdesc	ar9002_mac.c	/^ar9002_set_txdesc(struct ath_hw *ah, void *ds, struct ath_tx_info *i)$/;"	f	file:
ar9003_cal_types	ar9003_calib.c	/^enum ar9003_cal_types {$/;"	g	file:
ar9003_calc_ptr_chksum	ar9003_mac.c	/^static u16 ar9003_calc_ptr_chksum(struct ar9003_txc *ads)$/;"	f	file:
ar9003_dump_modal_eeprom	ar9003_eeprom.c	/^static u32 ar9003_dump_modal_eeprom(char *buf, u32 len, u32 size,$/;"	f	file:
ar9003_eeprom_struct_find_by_id	ar9003_eeprom.c	/^static const struct ar9300_eeprom *ar9003_eeprom_struct_find_by_id(int id)$/;"	f	file:
ar9003_get_desired_gain	ar9003_paprd.c	/^static unsigned int ar9003_get_desired_gain(struct ath_hw *ah, int chain,$/;"	f	file:
ar9003_get_paprd_scale_factor	ar9003_eeprom.c	/^unsigned int ar9003_get_paprd_scale_factor(struct ath_hw *ah,$/;"	f
ar9003_get_pll_sqsum_dvc	hw.c	/^EXPORT_SYMBOL(ar9003_get_pll_sqsum_dvc);$/;"	v
ar9003_get_pll_sqsum_dvc	hw.c	/^u32 ar9003_get_pll_sqsum_dvc(struct ath_hw *ah)$/;"	f
ar9003_get_spur_chan_ptr	ar9003_eeprom.c	/^u8 *ar9003_get_spur_chan_ptr(struct ath_hw *ah, bool is2ghz)$/;"	f
ar9003_get_training_power_2g	ar9003_paprd.c	/^static int ar9003_get_training_power_2g(struct ath_hw *ah)$/;"	f	file:
ar9003_get_training_power_5g	ar9003_paprd.c	/^static int ar9003_get_training_power_5g(struct ath_hw *ah)$/;"	f	file:
ar9003_hw_ani_cache_ini_regs	ar9003_phy.c	/^static void ar9003_hw_ani_cache_ini_regs(struct ath_hw *ah)$/;"	f	file:
ar9003_hw_ani_control	ar9003_phy.c	/^static bool ar9003_hw_ani_control(struct ath_hw *ah,$/;"	f	file:
ar9003_hw_ant_ctrl_apply	ar9003_eeprom.c	/^static void ar9003_hw_ant_ctrl_apply(struct ath_hw *ah, bool is2ghz)$/;"	f	file:
ar9003_hw_ant_ctrl_chain_get	ar9003_eeprom.c	/^static u16 ar9003_hw_ant_ctrl_chain_get(struct ath_hw *ah, int chain,$/;"	f	file:
ar9003_hw_ant_ctrl_common_2_get	ar9003_eeprom.c	/^static u32 ar9003_hw_ant_ctrl_common_2_get(struct ath_hw *ah, bool is2ghz)$/;"	f	file:
ar9003_hw_ant_ctrl_common_get	ar9003_eeprom.c	/^static u32 ar9003_hw_ant_ctrl_common_get(struct ath_hw *ah, bool is2ghz)$/;"	f	file:
ar9003_hw_antctrl_shared_chain_lnadiv	ar9003_phy.c	/^static void ar9003_hw_antctrl_shared_chain_lnadiv(struct ath_hw *ah,$/;"	f	file:
ar9003_hw_antdiv_comb_conf_get	ar9003_phy.c	/^static void ar9003_hw_antdiv_comb_conf_get(struct ath_hw *ah,$/;"	f	file:
ar9003_hw_antdiv_comb_conf_set	ar9003_phy.c	/^static void ar9003_hw_antdiv_comb_conf_set(struct ath_hw *ah,$/;"	f	file:
ar9003_hw_apply_tuning_caps	ar9003_eeprom.c	/^static void ar9003_hw_apply_tuning_caps(struct ath_hw *ah)$/;"	f	file:
ar9003_hw_attach_calib_ops	ar9003_calib.c	/^void ar9003_hw_attach_calib_ops(struct ath_hw *ah)$/;"	f
ar9003_hw_attach_mac_ops	ar9003_mac.c	/^void ar9003_hw_attach_mac_ops(struct ath_hw *hw)$/;"	f
ar9003_hw_attach_ops	ar9003_hw.c	/^void ar9003_hw_attach_ops(struct ath_hw *ah)$/;"	f
ar9003_hw_attach_phy_ops	ar9003_phy.c	/^void ar9003_hw_attach_phy_ops(struct ath_hw *ah)$/;"	f
ar9003_hw_atten_apply	ar9003_eeprom.c	/^static void ar9003_hw_atten_apply(struct ath_hw *ah, struct ath9k_channel *chan)$/;"	f	file:
ar9003_hw_atten_chain_get	ar9003_eeprom.c	/^static u16 ar9003_hw_atten_chain_get(struct ath_hw *ah, int chain,$/;"	f	file:
ar9003_hw_atten_chain_get_margin	ar9003_eeprom.c	/^static u16 ar9003_hw_atten_chain_get_margin(struct ath_hw *ah, int chain,$/;"	f	file:
ar9003_hw_bb_watchdog_config	ar9003_phy.c	/^void ar9003_hw_bb_watchdog_config(struct ath_hw *ah)$/;"	f
ar9003_hw_bb_watchdog_dbg_info	ar9003_phy.c	/^EXPORT_SYMBOL(ar9003_hw_bb_watchdog_dbg_info);$/;"	v
ar9003_hw_bb_watchdog_dbg_info	ar9003_phy.c	/^void ar9003_hw_bb_watchdog_dbg_info(struct ath_hw *ah)$/;"	f
ar9003_hw_bb_watchdog_read	ar9003_phy.c	/^void ar9003_hw_bb_watchdog_read(struct ath_hw *ah)$/;"	f
ar9003_hw_cal_pier_get	ar9003_eeprom.c	/^static int ar9003_hw_cal_pier_get(struct ath_hw *ah,$/;"	f	file:
ar9003_hw_calc_iq_corr	ar9003_calib.c	/^static bool ar9003_hw_calc_iq_corr(struct ath_hw *ah,$/;"	f	file:
ar9003_hw_calibrate	ar9003_calib.c	/^static bool ar9003_hw_calibrate(struct ath_hw *ah,$/;"	f	file:
ar9003_hw_calibration_apply	ar9003_eeprom.c	/^static int ar9003_hw_calibration_apply(struct ath_hw *ah, int frequency)$/;"	f	file:
ar9003_hw_cl_cal_post_proc	ar9003_calib.c	/^static void ar9003_hw_cl_cal_post_proc(struct ath_hw *ah, bool is_reusable)$/;"	f	file:
ar9003_hw_compute_pll_control	ar9003_phy.c	/^static u32 ar9003_hw_compute_pll_control(struct ath_hw *ah,$/;"	f	file:
ar9003_hw_configpcipowersave	ar9003_hw.c	/^static void ar9003_hw_configpcipowersave(struct ath_hw *ah,$/;"	f	file:
ar9003_hw_detect_outlier	ar9003_calib.c	/^static void ar9003_hw_detect_outlier(int *mp_coeff, int nmeasurement,$/;"	f	file:
ar9003_hw_disable_phy_restart	ar9003_phy.c	/^EXPORT_SYMBOL(ar9003_hw_disable_phy_restart);$/;"	v
ar9003_hw_disable_phy_restart	ar9003_phy.c	/^void ar9003_hw_disable_phy_restart(struct ath_hw *ah)$/;"	f
ar9003_hw_do_getnf	ar9003_phy.c	/^static void ar9003_hw_do_getnf(struct ath_hw *ah,$/;"	f	file:
ar9003_hw_do_manual_peak_cal	ar9003_calib.c	/^static void ar9003_hw_do_manual_peak_cal(struct ath_hw *ah,$/;"	f	file:
ar9003_hw_drive_strength_apply	ar9003_eeprom.c	/^static void ar9003_hw_drive_strength_apply(struct ath_hw *ah)$/;"	f	file:
ar9003_hw_eeprom_get_cck_tgt_pwr	ar9003_eeprom.c	/^static u8 ar9003_hw_eeprom_get_cck_tgt_pwr(struct ath_hw *ah,$/;"	f	file:
ar9003_hw_eeprom_get_ht20_tgt_pwr	ar9003_eeprom.c	/^static u8 ar9003_hw_eeprom_get_ht20_tgt_pwr(struct ath_hw *ah,$/;"	f	file:
ar9003_hw_eeprom_get_ht40_tgt_pwr	ar9003_eeprom.c	/^static u8 ar9003_hw_eeprom_get_ht40_tgt_pwr(struct ath_hw *ah,$/;"	f	file:
ar9003_hw_eeprom_get_tgt_pwr	ar9003_eeprom.c	/^static u8 ar9003_hw_eeprom_get_tgt_pwr(struct ath_hw *ah,$/;"	f	file:
ar9003_hw_fast_chan_change	ar9003_phy.c	/^static int ar9003_hw_fast_chan_change(struct ath_hw *ah,$/;"	f	file:
ar9003_hw_find_mag_approx	ar9003_calib.c	/^static s32 ar9003_hw_find_mag_approx(struct ath_hw *ah, s32 in_re, s32 in_im)$/;"	f	file:
ar9003_hw_get_cck_target_powers	ar9003_eeprom.c	/^static void ar9003_hw_get_cck_target_powers(struct ath_hw *ah, u16 freq,$/;"	f	file:
ar9003_hw_get_direct_edge_power	ar9003_eeprom.c	/^static u16 ar9003_hw_get_direct_edge_power(struct ar9300_eeprom *eep,$/;"	f	file:
ar9003_hw_get_ht20_target_powers	ar9003_eeprom.c	/^static void ar9003_hw_get_ht20_target_powers(struct ath_hw *ah, u16 freq,$/;"	f	file:
ar9003_hw_get_ht40_target_powers	ar9003_eeprom.c	/^static void ar9003_hw_get_ht40_target_powers(struct ath_hw *ah,$/;"	f	file:
ar9003_hw_get_indirect_edge_power	ar9003_eeprom.c	/^static u16 ar9003_hw_get_indirect_edge_power(struct ar9300_eeprom *eep,$/;"	f	file:
ar9003_hw_get_isr	ar9003_mac.c	/^static bool ar9003_hw_get_isr(struct ath_hw *ah, enum ath9k_int *masked)$/;"	f	file:
ar9003_hw_get_legacy_target_powers	ar9003_eeprom.c	/^static void ar9003_hw_get_legacy_target_powers(struct ath_hw *ah, u16 freq,$/;"	f	file:
ar9003_hw_get_max_edge_power	ar9003_eeprom.c	/^static u16 ar9003_hw_get_max_edge_power(struct ar9300_eeprom *eep,$/;"	f	file:
ar9003_hw_get_rx_gain_idx	ar9003_eeprom.c	/^s32 ar9003_hw_get_rx_gain_idx(struct ath_hw *ah)$/;"	f
ar9003_hw_get_target_power_eeprom	ar9003_eeprom.c	/^static void ar9003_hw_get_target_power_eeprom(struct ath_hw *ah,$/;"	f	file:
ar9003_hw_get_thermometer	ar9003_eeprom.c	/^static int ar9003_hw_get_thermometer(struct ath_hw *ah)$/;"	f	file:
ar9003_hw_get_tx_gain_idx	ar9003_eeprom.c	/^s32 ar9003_hw_get_tx_gain_idx(struct ath_hw *ah)$/;"	f
ar9003_hw_init_bb	ar9003_phy.c	/^static void ar9003_hw_init_bb(struct ath_hw *ah,$/;"	f	file:
ar9003_hw_init_cal	ar9003_calib.c	/^static bool ar9003_hw_init_cal(struct ath_hw *ah,$/;"	f	file:
ar9003_hw_init_cal_settings	ar9003_calib.c	/^static void ar9003_hw_init_cal_settings(struct ath_hw *ah)$/;"	f	file:
ar9003_hw_init_mode_gain_regs	ar9003_hw.c	/^static void ar9003_hw_init_mode_gain_regs(struct ath_hw *ah)$/;"	f	file:
ar9003_hw_init_mode_regs	ar9003_hw.c	/^static void ar9003_hw_init_mode_regs(struct ath_hw *ah)$/;"	f	file:
ar9003_hw_internal_regulator_apply	ar9003_eeprom.c	/^void ar9003_hw_internal_regulator_apply(struct ath_hw *ah)$/;"	f
ar9003_hw_iqcal_collect	ar9003_calib.c	/^static void ar9003_hw_iqcal_collect(struct ath_hw *ah)$/;"	f	file:
ar9003_hw_iqcalibrate	ar9003_calib.c	/^static void ar9003_hw_iqcalibrate(struct ath_hw *ah, u8 numChains)$/;"	f	file:
ar9003_hw_manual_peak_cal	ar9003_calib.c	/^static void ar9003_hw_manual_peak_cal(struct ath_hw *ah, u8 chain, bool is_2g)$/;"	f	file:
ar9003_hw_mark_phy_inactive	ar9003_phy.c	/^static void ar9003_hw_mark_phy_inactive(struct ath_hw *ah)$/;"	f	file:
ar9003_hw_override_ini	ar9003_phy.c	/^static void ar9003_hw_override_ini(struct ath_hw *ah)$/;"	f	file:
ar9003_hw_per_calibration	ar9003_calib.c	/^static bool ar9003_hw_per_calibration(struct ath_hw *ah,$/;"	f	file:
ar9003_hw_power_control_override	ar9003_eeprom.c	/^static void ar9003_hw_power_control_override(struct ath_hw *ah,$/;"	f	file:
ar9003_hw_power_interpolate	ar9003_eeprom.c	/^static int ar9003_hw_power_interpolate(int32_t x,$/;"	f	file:
ar9003_hw_proc_txdesc	ar9003_mac.c	/^static int ar9003_hw_proc_txdesc(struct ath_hw *ah, void *ds,$/;"	f	file:
ar9003_hw_process_ini	ar9003_phy.c	/^static int ar9003_hw_process_ini(struct ath_hw *ah,$/;"	f	file:
ar9003_hw_prog_ini	ar9003_phy.c	/^static void ar9003_hw_prog_ini(struct ath_hw *ah,$/;"	f	file:
ar9003_hw_quick_drop_apply	ar9003_eeprom.c	/^static void ar9003_hw_quick_drop_apply(struct ath_hw *ah, u16 freq)$/;"	f	file:
ar9003_hw_rfbus_done	ar9003_phy.c	/^static void ar9003_hw_rfbus_done(struct ath_hw *ah)$/;"	f	file:
ar9003_hw_rfbus_req	ar9003_phy.c	/^static bool ar9003_hw_rfbus_req(struct ath_hw *ah)$/;"	f	file:
ar9003_hw_rtt_clear_hist	ar9003_rtt.c	/^void ar9003_hw_rtt_clear_hist(struct ath_hw *ah)$/;"	f
ar9003_hw_rtt_disable	ar9003_rtt.c	/^void ar9003_hw_rtt_disable(struct ath_hw *ah)$/;"	f
ar9003_hw_rtt_enable	ar9003_rtt.c	/^void ar9003_hw_rtt_enable(struct ath_hw *ah)$/;"	f
ar9003_hw_rtt_fill_hist	ar9003_rtt.c	/^void ar9003_hw_rtt_fill_hist(struct ath_hw *ah)$/;"	f
ar9003_hw_rtt_fill_hist_entry	ar9003_rtt.c	/^static int ar9003_hw_rtt_fill_hist_entry(struct ath_hw *ah, u8 chain, u32 index)$/;"	f	file:
ar9003_hw_rtt_force_restore	ar9003_rtt.c	/^bool ar9003_hw_rtt_force_restore(struct ath_hw *ah)$/;"	f
ar9003_hw_rtt_load_hist	ar9003_rtt.c	/^void ar9003_hw_rtt_load_hist(struct ath_hw *ah)$/;"	f
ar9003_hw_rtt_load_hist_entry	ar9003_rtt.c	/^static void ar9003_hw_rtt_load_hist_entry(struct ath_hw *ah, u8 chain,$/;"	f	file:
ar9003_hw_rtt_restore	ar9003_rtt.c	/^bool ar9003_hw_rtt_restore(struct ath_hw *ah, struct ath9k_channel *chan)$/;"	f
ar9003_hw_rtt_set_mask	ar9003_rtt.c	/^void ar9003_hw_rtt_set_mask(struct ath_hw *ah, u32 rtt_mask)$/;"	f
ar9003_hw_rx_enable	ar9003_mac.c	/^static void ar9003_hw_rx_enable(struct ath_hw *hw)$/;"	f	file:
ar9003_hw_set_chain_masks	ar9003_phy.c	/^void ar9003_hw_set_chain_masks(struct ath_hw *ah, u8 rx, u8 tx)$/;"	f
ar9003_hw_set_channel	ar9003_phy.c	/^static int ar9003_hw_set_channel(struct ath_hw *ah, struct ath9k_channel *chan)$/;"	f	file:
ar9003_hw_set_channel_regs	ar9003_phy.c	/^static void ar9003_hw_set_channel_regs(struct ath_hw *ah,$/;"	f	file:
ar9003_hw_set_delta_slope	ar9003_phy.c	/^static void ar9003_hw_set_delta_slope(struct ath_hw *ah,$/;"	f	file:
ar9003_hw_set_desc_link	ar9003_mac.c	/^static void ar9003_hw_set_desc_link(void *ds, u32 ds_link)$/;"	f	file:
ar9003_hw_set_nf_limits	ar9003_phy.c	/^static void ar9003_hw_set_nf_limits(struct ath_hw *ah)$/;"	f	file:
ar9003_hw_set_power_per_rate_table	ar9003_eeprom.c	/^static void ar9003_hw_set_power_per_rate_table(struct ath_hw *ah,$/;"	f	file:
ar9003_hw_set_radar_conf	ar9003_phy.c	/^static void ar9003_hw_set_radar_conf(struct ath_hw *ah)$/;"	f	file:
ar9003_hw_set_radar_params	ar9003_phy.c	/^static void ar9003_hw_set_radar_params(struct ath_hw *ah,$/;"	f	file:
ar9003_hw_set_rfmode	ar9003_phy.c	/^static void ar9003_hw_set_rfmode(struct ath_hw *ah,$/;"	f	file:
ar9003_hw_setup_calibration	ar9003_calib.c	/^static void ar9003_hw_setup_calibration(struct ath_hw *ah,$/;"	f	file:
ar9003_hw_solve_iq_cal	ar9003_calib.c	/^static bool ar9003_hw_solve_iq_cal(struct ath_hw *ah,$/;"	f	file:
ar9003_hw_spectral_scan_config	ar9003_phy.c	/^static void ar9003_hw_spectral_scan_config(struct ath_hw *ah,$/;"	f	file:
ar9003_hw_spectral_scan_trigger	ar9003_phy.c	/^static void ar9003_hw_spectral_scan_trigger(struct ath_hw *ah)$/;"	f	file:
ar9003_hw_spectral_scan_wait	ar9003_phy.c	/^static void ar9003_hw_spectral_scan_wait(struct ath_hw *ah)$/;"	f	file:
ar9003_hw_spur_mitigate	ar9003_phy.c	/^static void ar9003_hw_spur_mitigate(struct ath_hw *ah,$/;"	f	file:
ar9003_hw_spur_mitigate_mrc_cck	ar9003_phy.c	/^static void ar9003_hw_spur_mitigate_mrc_cck(struct ath_hw *ah,$/;"	f	file:
ar9003_hw_spur_mitigate_ofdm	ar9003_phy.c	/^static void ar9003_hw_spur_mitigate_ofdm(struct ath_hw *ah,$/;"	f	file:
ar9003_hw_spur_ofdm	ar9003_phy.c	/^static void ar9003_hw_spur_ofdm(struct ath_hw *ah,$/;"	f	file:
ar9003_hw_spur_ofdm_9565	ar9003_phy.c	/^static void ar9003_hw_spur_ofdm_9565(struct ath_hw *ah,$/;"	f	file:
ar9003_hw_spur_ofdm_clear	ar9003_phy.c	/^static void ar9003_hw_spur_ofdm_clear(struct ath_hw *ah)$/;"	f	file:
ar9003_hw_spur_ofdm_work	ar9003_phy.c	/^static void ar9003_hw_spur_ofdm_work(struct ath_hw *ah,$/;"	f	file:
ar9003_hw_thermo_cal_apply	ar9003_eeprom.c	/^static void ar9003_hw_thermo_cal_apply(struct ath_hw *ah)$/;"	f	file:
ar9003_hw_thermometer_apply	ar9003_eeprom.c	/^static void ar9003_hw_thermometer_apply(struct ath_hw *ah)$/;"	f	file:
ar9003_hw_tx_iq_cal_post_proc	ar9003_calib.c	/^static void ar9003_hw_tx_iq_cal_post_proc(struct ath_hw *ah, bool is_reusable)$/;"	f	file:
ar9003_hw_tx_iq_cal_reload	ar9003_calib.c	/^static void ar9003_hw_tx_iq_cal_reload(struct ath_hw *ah)$/;"	f	file:
ar9003_hw_tx_iq_cal_run	ar9003_calib.c	/^static bool ar9003_hw_tx_iq_cal_run(struct ath_hw *ah)$/;"	f	file:
ar9003_hw_tx_iqcal_load_avg_2_passes	ar9003_calib.c	/^static void ar9003_hw_tx_iqcal_load_avg_2_passes(struct ath_hw *ah,$/;"	f	file:
ar9003_hw_tx_power_regwrite	ar9003_eeprom.c	/^static int ar9003_hw_tx_power_regwrite(struct ath_hw *ah, u8 * pPwrArray)$/;"	f	file:
ar9003_hw_txend_to_xpa_off_apply	ar9003_eeprom.c	/^static void ar9003_hw_txend_to_xpa_off_apply(struct ath_hw *ah, bool is2ghz)$/;"	f	file:
ar9003_hw_xlna_bias_strength_apply	ar9003_eeprom.c	/^static void ar9003_hw_xlna_bias_strength_apply(struct ath_hw *ah, bool is2ghz)$/;"	f	file:
ar9003_hw_xpa_bias_level_apply	ar9003_eeprom.c	/^static void ar9003_hw_xpa_bias_level_apply(struct ath_hw *ah, bool is2ghz)$/;"	f	file:
ar9003_hw_xpa_timing_control_apply	ar9003_eeprom.c	/^static void ar9003_hw_xpa_timing_control_apply(struct ath_hw *ah, bool is2ghz)$/;"	f	file:
ar9003_is_paprd_enabled	ar9003_paprd.c	/^EXPORT_SYMBOL(ar9003_is_paprd_enabled);$/;"	v
ar9003_is_paprd_enabled	ar9003_paprd.c	/^bool ar9003_is_paprd_enabled(struct ath_hw *ah)$/;"	f
ar9003_mci_2g5g_changed	ar9003_mci.c	/^static void ar9003_mci_2g5g_changed(struct ath_hw *ah, bool is_2g)$/;"	f	file:
ar9003_mci_2g5g_switch	ar9003_mci.c	/^void ar9003_mci_2g5g_switch(struct ath_hw *ah, bool force)$/;"	f
ar9003_mci_2g5g_switch	ar9003_mci.h	/^static inline void ar9003_mci_2g5g_switch(struct ath_hw *ah, bool wait_done)$/;"	f
ar9003_mci_bt_gain_ctrl	ar9003_mci.c	/^void ar9003_mci_bt_gain_ctrl(struct ath_hw *ah)$/;"	f
ar9003_mci_bt_gain_ctrl	ar9003_mci.h	/^static inline void ar9003_mci_bt_gain_ctrl(struct ath_hw *ah)$/;"	f
ar9003_mci_check_bt	ar9003_mci.c	/^void ar9003_mci_check_bt(struct ath_hw *ah)$/;"	f
ar9003_mci_check_bt	ar9003_mci.h	/^static inline void ar9003_mci_check_bt(struct ath_hw *ah)$/;"	f
ar9003_mci_check_gpm_offset	ar9003_mci.c	/^void ar9003_mci_check_gpm_offset(struct ath_hw *ah)$/;"	f
ar9003_mci_check_gpm_offset	ar9003_mci.h	/^static inline void ar9003_mci_check_gpm_offset(struct ath_hw *ah)$/;"	f
ar9003_mci_check_int	ar9003_mci.c	/^static bool ar9003_mci_check_int(struct ath_hw *ah, u32 ints)$/;"	f	file:
ar9003_mci_cleanup	ar9003_mci.c	/^EXPORT_SYMBOL(ar9003_mci_cleanup);$/;"	v
ar9003_mci_cleanup	ar9003_mci.c	/^void ar9003_mci_cleanup(struct ath_hw *ah)$/;"	f
ar9003_mci_disable_interrupt	ar9003_mci.c	/^static void ar9003_mci_disable_interrupt(struct ath_hw *ah)$/;"	f	file:
ar9003_mci_enable_interrupt	ar9003_mci.c	/^static void ar9003_mci_enable_interrupt(struct ath_hw *ah)$/;"	f	file:
ar9003_mci_end_reset	ar9003_mci.c	/^int ar9003_mci_end_reset(struct ath_hw *ah, struct ath9k_channel *chan,$/;"	f
ar9003_mci_end_reset	ar9003_mci.h	/^static inline int ar9003_mci_end_reset(struct ath_hw *ah, struct ath9k_channel *chan,$/;"	f
ar9003_mci_get_interrupt	ar9003_mci.c	/^EXPORT_SYMBOL(ar9003_mci_get_interrupt);$/;"	v
ar9003_mci_get_interrupt	ar9003_mci.c	/^void ar9003_mci_get_interrupt(struct ath_hw *ah, u32 *raw_intr,$/;"	f
ar9003_mci_get_isr	ar9003_mci.c	/^void ar9003_mci_get_isr(struct ath_hw *ah, enum ath9k_int *masked)$/;"	f
ar9003_mci_get_isr	ar9003_mci.h	/^static inline void ar9003_mci_get_isr(struct ath_hw *ah, enum ath9k_int *masked)$/;"	f
ar9003_mci_get_max_txpower	ar9003_mci.c	/^u16 ar9003_mci_get_max_txpower(struct ath_hw *ah, u8 ctlmode)$/;"	f
ar9003_mci_get_max_txpower	ar9003_mci.h	/^static inline u16 ar9003_mci_get_max_txpower(struct ath_hw *ah, u8 ctlmode)$/;"	f
ar9003_mci_get_next_gpm_offset	ar9003_mci.c	/^EXPORT_SYMBOL(ar9003_mci_get_next_gpm_offset);$/;"	v
ar9003_mci_get_next_gpm_offset	ar9003_mci.c	/^u32 ar9003_mci_get_next_gpm_offset(struct ath_hw *ah, bool first, u32 *more)$/;"	f
ar9003_mci_init_cal_done	ar9003_mci.c	/^void ar9003_mci_init_cal_done(struct ath_hw *ah)$/;"	f
ar9003_mci_init_cal_done	ar9003_mci.h	/^static inline void ar9003_mci_init_cal_done(struct ath_hw *ah)$/;"	f
ar9003_mci_init_cal_req	ar9003_mci.c	/^void ar9003_mci_init_cal_req(struct ath_hw *ah, bool *is_reusable)$/;"	f
ar9003_mci_init_cal_req	ar9003_mci.h	/^static inline void ar9003_mci_init_cal_req(struct ath_hw *ah, bool *is_reusable)$/;"	f
ar9003_mci_is_gpm_valid	ar9003_mci.c	/^static bool ar9003_mci_is_gpm_valid(struct ath_hw *ah, u32 msg_index)$/;"	f	file:
ar9003_mci_mute_bt	ar9003_mci.c	/^static void ar9003_mci_mute_bt(struct ath_hw *ah)$/;"	f	file:
ar9003_mci_observation_set_up	ar9003_mci.c	/^static void ar9003_mci_observation_set_up(struct ath_hw *ah)$/;"	f	file:
ar9003_mci_osla_setup	ar9003_mci.c	/^static void ar9003_mci_osla_setup(struct ath_hw *ah, bool enable)$/;"	f	file:
ar9003_mci_prep_interface	ar9003_mci.c	/^static void ar9003_mci_prep_interface(struct ath_hw *ah)$/;"	f	file:
ar9003_mci_process_gpm_extra	ar9003_mci.c	/^static void ar9003_mci_process_gpm_extra(struct ath_hw *ah, u8 gpm_type,$/;"	f	file:
ar9003_mci_queue_unsent_gpm	ar9003_mci.c	/^static void ar9003_mci_queue_unsent_gpm(struct ath_hw *ah, u8 header,$/;"	f	file:
ar9003_mci_remote_reset	ar9003_mci.c	/^static void ar9003_mci_remote_reset(struct ath_hw *ah, bool wait_done)$/;"	f	file:
ar9003_mci_reset	ar9003_mci.c	/^int ar9003_mci_reset(struct ath_hw *ah, bool en_int, bool is_2g,$/;"	f
ar9003_mci_reset	ar9003_mci.h	/^static inline void ar9003_mci_reset(struct ath_hw *ah, bool en_int, bool is_2g,$/;"	f
ar9003_mci_reset_req_wakeup	ar9003_mci.c	/^static void ar9003_mci_reset_req_wakeup(struct ath_hw *ah)$/;"	f	file:
ar9003_mci_send_2g5g_status	ar9003_mci.c	/^static void ar9003_mci_send_2g5g_status(struct ath_hw *ah, bool wait_done)$/;"	f	file:
ar9003_mci_send_coex_bt_flags	ar9003_mci.c	/^static bool ar9003_mci_send_coex_bt_flags(struct ath_hw *ah, bool wait_done,$/;"	f	file:
ar9003_mci_send_coex_bt_status_query	ar9003_mci.c	/^static void ar9003_mci_send_coex_bt_status_query(struct ath_hw *ah,$/;"	f	file:
ar9003_mci_send_coex_halt_bt_gpm	ar9003_mci.c	/^static void ar9003_mci_send_coex_halt_bt_gpm(struct ath_hw *ah, bool halt,$/;"	f	file:
ar9003_mci_send_coex_version_query	ar9003_mci.c	/^static void ar9003_mci_send_coex_version_query(struct ath_hw *ah,$/;"	f	file:
ar9003_mci_send_coex_version_response	ar9003_mci.c	/^static void ar9003_mci_send_coex_version_response(struct ath_hw *ah,$/;"	f	file:
ar9003_mci_send_coex_wlan_channels	ar9003_mci.c	/^static void ar9003_mci_send_coex_wlan_channels(struct ath_hw *ah,$/;"	f	file:
ar9003_mci_send_lna_take	ar9003_mci.c	/^static void ar9003_mci_send_lna_take(struct ath_hw *ah, bool wait_done)$/;"	f	file:
ar9003_mci_send_lna_transfer	ar9003_mci.c	/^static void ar9003_mci_send_lna_transfer(struct ath_hw *ah, bool wait_done)$/;"	f	file:
ar9003_mci_send_message	ar9003_mci.c	/^EXPORT_SYMBOL(ar9003_mci_send_message);$/;"	v
ar9003_mci_send_message	ar9003_mci.c	/^bool ar9003_mci_send_message(struct ath_hw *ah, u8 header, u32 flag,$/;"	f
ar9003_mci_send_req_wake	ar9003_mci.c	/^static void ar9003_mci_send_req_wake(struct ath_hw *ah, bool wait_done)$/;"	f	file:
ar9003_mci_send_sys_sleeping	ar9003_mci.c	/^static void ar9003_mci_send_sys_sleeping(struct ath_hw *ah, bool wait_done)$/;"	f	file:
ar9003_mci_send_sys_waking	ar9003_mci.c	/^static void ar9003_mci_send_sys_waking(struct ath_hw *ah, bool wait_done)$/;"	f	file:
ar9003_mci_send_wlan_channels	ar9003_mci.c	/^EXPORT_SYMBOL(ar9003_mci_send_wlan_channels);$/;"	v
ar9003_mci_send_wlan_channels	ar9003_mci.c	/^void ar9003_mci_send_wlan_channels(struct ath_hw *ah)$/;"	f
ar9003_mci_set_bt_version	ar9003_mci.c	/^EXPORT_SYMBOL(ar9003_mci_set_bt_version);$/;"	v
ar9003_mci_set_bt_version	ar9003_mci.c	/^void ar9003_mci_set_bt_version(struct ath_hw *ah, u8 major, u8 minor)$/;"	f
ar9003_mci_set_full_sleep	ar9003_mci.c	/^void ar9003_mci_set_full_sleep(struct ath_hw *ah)$/;"	f
ar9003_mci_set_full_sleep	ar9003_mci.h	/^static inline void ar9003_mci_set_full_sleep(struct ath_hw *ah)$/;"	f
ar9003_mci_set_power_awake	ar9003_mci.c	/^void ar9003_mci_set_power_awake(struct ath_hw *ah)$/;"	f
ar9003_mci_set_power_awake	ar9003_mci.h	/^static inline void ar9003_mci_set_power_awake(struct ath_hw *ah)$/;"	f
ar9003_mci_setup	ar9003_mci.c	/^EXPORT_SYMBOL(ar9003_mci_setup);$/;"	v
ar9003_mci_setup	ar9003_mci.c	/^int ar9003_mci_setup(struct ath_hw *ah, u32 gpm_addr, void *gpm_buf,$/;"	f
ar9003_mci_start_reset	ar9003_mci.c	/^bool ar9003_mci_start_reset(struct ath_hw *ah, struct ath9k_channel *chan)$/;"	f
ar9003_mci_start_reset	ar9003_mci.h	/^static inline bool ar9003_mci_start_reset(struct ath_hw *ah, struct ath9k_channel *chan)$/;"	f
ar9003_mci_state	ar9003_mci.c	/^EXPORT_SYMBOL(ar9003_mci_state);$/;"	v
ar9003_mci_state	ar9003_mci.c	/^u32 ar9003_mci_state(struct ath_hw *ah, u32 state_type)$/;"	f
ar9003_mci_stop_bt	ar9003_mci.c	/^void ar9003_mci_stop_bt(struct ath_hw *ah, bool save_fullsleep)$/;"	f
ar9003_mci_stop_bt	ar9003_mci.h	/^static inline void ar9003_mci_stop_bt(struct ath_hw *ah, bool save_fullsleep)$/;"	f
ar9003_mci_sync_bt_state	ar9003_mci.c	/^static void ar9003_mci_sync_bt_state(struct ath_hw *ah)$/;"	f	file:
ar9003_mci_wait_for_gpm	ar9003_mci.c	/^static u32 ar9003_mci_wait_for_gpm(struct ath_hw *ah, u8 gpm_type,$/;"	f	file:
ar9003_mci_wait_for_interrupt	ar9003_mci.c	/^static int ar9003_mci_wait_for_interrupt(struct ath_hw *ah, u32 address,$/;"	f	file:
ar9003_modal_header	ar9003_eeprom.c	/^static struct ar9300_modal_eep_header *ar9003_modal_header(struct ath_hw *ah,$/;"	f	file:
ar9003_paprd_create_curve	ar9003_paprd.c	/^EXPORT_SYMBOL(ar9003_paprd_create_curve);$/;"	v
ar9003_paprd_create_curve	ar9003_paprd.c	/^int ar9003_paprd_create_curve(struct ath_hw *ah,$/;"	f
ar9003_paprd_enable	ar9003_paprd.c	/^EXPORT_SYMBOL(ar9003_paprd_enable);$/;"	v
ar9003_paprd_enable	ar9003_paprd.c	/^void ar9003_paprd_enable(struct ath_hw *ah, bool val)$/;"	f
ar9003_paprd_get_gain_table	ar9003_paprd.c	/^static void ar9003_paprd_get_gain_table(struct ath_hw *ah)$/;"	f	file:
ar9003_paprd_init_table	ar9003_paprd.c	/^EXPORT_SYMBOL(ar9003_paprd_init_table);$/;"	v
ar9003_paprd_init_table	ar9003_paprd.c	/^int ar9003_paprd_init_table(struct ath_hw *ah)$/;"	f
ar9003_paprd_is_done	ar9003_paprd.c	/^EXPORT_SYMBOL(ar9003_paprd_is_done);$/;"	v
ar9003_paprd_is_done	ar9003_paprd.c	/^bool ar9003_paprd_is_done(struct ath_hw *ah)$/;"	f
ar9003_paprd_populate_single_table	ar9003_paprd.c	/^EXPORT_SYMBOL(ar9003_paprd_populate_single_table);$/;"	v
ar9003_paprd_populate_single_table	ar9003_paprd.c	/^void ar9003_paprd_populate_single_table(struct ath_hw *ah,$/;"	f
ar9003_paprd_retrain_pa_in	ar9003_paprd.c	/^static bool ar9003_paprd_retrain_pa_in(struct ath_hw *ah,$/;"	f	file:
ar9003_paprd_set_txpower	ar9003_eeprom.c	/^static void ar9003_paprd_set_txpower(struct ath_hw *ah,$/;"	f	file:
ar9003_paprd_setup_gain_table	ar9003_paprd.c	/^EXPORT_SYMBOL(ar9003_paprd_setup_gain_table);$/;"	v
ar9003_paprd_setup_gain_table	ar9003_paprd.c	/^void ar9003_paprd_setup_gain_table(struct ath_hw *ah, int chain)$/;"	f
ar9003_paprd_setup_single_table	ar9003_paprd.c	/^static int ar9003_paprd_setup_single_table(struct ath_hw *ah)$/;"	f	file:
ar9003_rx_gain_table_apply	ar9003_hw.c	/^static void ar9003_rx_gain_table_apply(struct ath_hw *ah)$/;"	f	file:
ar9003_rx_gain_table_mode0	ar9003_hw.c	/^static void ar9003_rx_gain_table_mode0(struct ath_hw *ah)$/;"	f	file:
ar9003_rx_gain_table_mode1	ar9003_hw.c	/^static void ar9003_rx_gain_table_mode1(struct ath_hw *ah)$/;"	f	file:
ar9003_rx_gain_table_mode2	ar9003_hw.c	/^static void ar9003_rx_gain_table_mode2(struct ath_hw *ah)$/;"	f	file:
ar9003_rx_gain_table_mode3	ar9003_hw.c	/^static void ar9003_rx_gain_table_mode3(struct ath_hw *ah)$/;"	f	file:
ar9003_rxs	ar9003_mac.h	/^struct ar9003_rxs {$/;"	s
ar9003_set_txdesc	ar9003_mac.c	/^ar9003_set_txdesc(struct ath_hw *ah, void *ds, struct ath_tx_info *i)$/;"	f	file:
ar9003_switch_com_spdt_get	ar9003_eeprom.c	/^static u16 ar9003_switch_com_spdt_get(struct ath_hw *ah, bool is2ghz)$/;"	f	file:
ar9003_tx_force_gain	ar9003_paprd.c	/^static void ar9003_tx_force_gain(struct ath_hw *ah, unsigned int gain_index)$/;"	f	file:
ar9003_tx_gain_table_apply	ar9003_hw.c	/^static void ar9003_tx_gain_table_apply(struct ath_hw *ah)$/;"	f	file:
ar9003_tx_gain_table_mode0	ar9003_hw.c	/^static void ar9003_tx_gain_table_mode0(struct ath_hw *ah)$/;"	f	file:
ar9003_tx_gain_table_mode1	ar9003_hw.c	/^static void ar9003_tx_gain_table_mode1(struct ath_hw *ah)$/;"	f	file:
ar9003_tx_gain_table_mode2	ar9003_hw.c	/^static void ar9003_tx_gain_table_mode2(struct ath_hw *ah)$/;"	f	file:
ar9003_tx_gain_table_mode3	ar9003_hw.c	/^static void ar9003_tx_gain_table_mode3(struct ath_hw *ah)$/;"	f	file:
ar9003_tx_gain_table_mode4	ar9003_hw.c	/^static void ar9003_tx_gain_table_mode4(struct ath_hw *ah)$/;"	f	file:
ar9003_tx_gain_table_mode5	ar9003_hw.c	/^static void ar9003_tx_gain_table_mode5(struct ath_hw *ah)$/;"	f	file:
ar9003_tx_gain_table_mode6	ar9003_hw.c	/^static void ar9003_tx_gain_table_mode6(struct ath_hw *ah)$/;"	f	file:
ar9003_txc	ar9003_mac.h	/^struct ar9003_txc {$/;"	s
ar9003_txs	ar9003_mac.h	/^struct ar9003_txs {$/;"	s
ar9003_wlan_weights	btcoex.c	/^static const u32 ar9003_wlan_weights[ATH_BTCOEX_STOMP_MAX]$/;"	v	file:
ar9160_hw_compute_pll_control	ar5008_phy.c	/^static u32 ar9160_hw_compute_pll_control(struct ath_hw *ah,$/;"	f	file:
ar9271Common_9271	ar9002_initvals.h	/^static const u32 ar9271Common_9271[][2] = {$/;"	v
ar9271Modes_9271	ar9002_initvals.h	/^static const u32 ar9271Modes_9271[][5] = {$/;"	v
ar9271Modes_9271_ANI_reg	ar9002_initvals.h	/^static const u32 ar9271Modes_9271_ANI_reg[][5] = {$/;"	v
ar9271Modes_high_power_tx_gain_9271	ar9002_initvals.h	/^static const u32 ar9271Modes_high_power_tx_gain_9271[][5] = {$/;"	v
ar9271Modes_normal_power_tx_gain_9271	ar9002_initvals.h	/^static const u32 ar9271Modes_normal_power_tx_gain_9271[][5] = {$/;"	v
ar9271_hw_init_txgain_ini	ar9002_hw.c	/^static void ar9271_hw_init_txgain_ini(struct ath_hw *ah, u32 txgain_type)$/;"	f	file:
ar9271_hw_pa_cal	ar9002_calib.c	/^static void ar9271_hw_pa_cal(struct ath_hw *ah, bool is_reset)$/;"	f	file:
ar9280Common_9280_2	ar9002_initvals.h	/^static const u32 ar9280Common_9280_2[][2] = {$/;"	v
ar9280Modes_9280_2	ar9002_initvals.h	/^static const u32 ar9280Modes_9280_2[][5] = {$/;"	v
ar9280Modes_backoff_13db_rxgain_9280_2	ar9002_initvals.h	/^static const u32 ar9280Modes_backoff_13db_rxgain_9280_2[][5] = {$/;"	v
ar9280Modes_backoff_23db_rxgain_9280_2	ar9002_initvals.h	/^static const u32 ar9280Modes_backoff_23db_rxgain_9280_2[][5] = {$/;"	v
ar9280Modes_fast_clock_9280_2	ar9002_initvals.h	/^static const u32 ar9280Modes_fast_clock_9280_2[][3] = {$/;"	v
ar9280Modes_high_power_tx_gain_9280_2	ar9002_initvals.h	/^static const u32 ar9280Modes_high_power_tx_gain_9280_2[][5] = {$/;"	v
ar9280Modes_original_rxgain_9280_2	ar9002_initvals.h	/^static const u32 ar9280Modes_original_rxgain_9280_2[][5] = {$/;"	v
ar9280Modes_original_tx_gain_9280_2	ar9002_initvals.h	/^static const u32 ar9280Modes_original_tx_gain_9280_2[][5] = {$/;"	v
ar9280PciePhy_clkreq_always_on_L1_9280	ar9002_initvals.h	/^static const u32 ar9280PciePhy_clkreq_always_on_L1_9280[][2] = {$/;"	v
ar9280PciePhy_clkreq_off_L1_9280	ar9002_initvals.h	/^static const u32 ar9280PciePhy_clkreq_off_L1_9280[][2] = {$/;"	v
ar9280_20_hw_init_rxgain_ini	ar9002_hw.c	/^static void ar9280_20_hw_init_rxgain_ini(struct ath_hw *ah)$/;"	f	file:
ar9280_20_hw_init_txgain_ini	ar9002_hw.c	/^static void ar9280_20_hw_init_txgain_ini(struct ath_hw *ah, u32 txgain_type)$/;"	f	file:
ar9280_hw_olc_temp_compensation	ar9002_calib.c	/^static void ar9280_hw_olc_temp_compensation(struct ath_hw *ah)$/;"	f	file:
ar9285Common_9285_1_2	ar9002_initvals.h	/^static const u32 ar9285Common_9285_1_2[][2] = {$/;"	v
ar9285Modes_9285_1_2	ar9002_initvals.h	/^static const u32 ar9285Modes_9285_1_2[][5] = {$/;"	v
ar9285Modes_XE2_0_high_power	ar9002_initvals.h	/^static const u32 ar9285Modes_XE2_0_high_power[][5] = {$/;"	v
ar9285Modes_XE2_0_normal_power	ar9002_initvals.h	/^static const u32 ar9285Modes_XE2_0_normal_power[][5] = {$/;"	v
ar9285Modes_high_power_tx_gain_9285_1_2	ar9002_initvals.h	/^static const u32 ar9285Modes_high_power_tx_gain_9285_1_2[][5] = {$/;"	v
ar9285Modes_original_tx_gain_9285_1_2	ar9002_initvals.h	/^static const u32 ar9285Modes_original_tx_gain_9285_1_2[][5] = {$/;"	v
ar9285_hw_cl_cal	ar9002_calib.c	/^static bool ar9285_hw_cl_cal(struct ath_hw *ah, struct ath9k_channel *chan)$/;"	f	file:
ar9285_hw_clc	ar9002_calib.c	/^static bool ar9285_hw_clc(struct ath_hw *ah, struct ath9k_channel *chan)$/;"	f	file:
ar9285_hw_pa_cal	ar9002_calib.c	/^static inline void ar9285_hw_pa_cal(struct ath_hw *ah, bool is_reset)$/;"	f	file:
ar9287Common_9287_1_1	ar9002_initvals.h	/^static const u32 ar9287Common_9287_1_1[][2] = {$/;"	v
ar9287Common_japan_2484_cck_fir_coeff_9287_1_1	ar9002_initvals.h	/^static const u32 ar9287Common_japan_2484_cck_fir_coeff_9287_1_1[][2] = {$/;"	v
ar9287Common_normal_cck_fir_coeff_9287_1_1	ar9002_initvals.h	/^static const u32 ar9287Common_normal_cck_fir_coeff_9287_1_1[][2] = {$/;"	v
ar9287Modes_9287_1_1	ar9002_initvals.h	/^static const u32 ar9287Modes_9287_1_1[][5] = {$/;"	v
ar9287Modes_rx_gain_9287_1_1	ar9002_initvals.h	/^static const u32 ar9287Modes_rx_gain_9287_1_1[][5] = {$/;"	v
ar9287Modes_tx_gain_9287_1_1	ar9002_initvals.h	/^static const u32 ar9287Modes_tx_gain_9287_1_1[][5] = {$/;"	v
ar9287_dump_modal_eeprom	eeprom_9287.c	/^static u32 ar9287_dump_modal_eeprom(char *buf, u32 len, u32 size,$/;"	f	file:
ar9287_eeprom	eeprom.h	/^struct ar9287_eeprom {$/;"	s
ar9287_eeprom_get_tx_gain_index	eeprom_9287.c	/^static void ar9287_eeprom_get_tx_gain_index(struct ath_hw *ah,$/;"	f	file:
ar9287_eeprom_olpc_set_pdadcs	eeprom_9287.c	/^static void ar9287_eeprom_olpc_set_pdadcs(struct ath_hw *ah,$/;"	f	file:
ar9287_hw_olc_temp_compensation	ar9002_calib.c	/^static void ar9287_hw_olc_temp_compensation(struct ath_hw *ah)$/;"	f	file:
ar9300Common_rx_gain_table_2p2	ar9003_2p2_initvals.h	/^static const u32 ar9300Common_rx_gain_table_2p2[][2] = {$/;"	v
ar9300Common_wo_xlna_rx_gain_table_2p2	ar9003_2p2_initvals.h	/^static const u32 ar9300Common_wo_xlna_rx_gain_table_2p2[][2] = {$/;"	v
ar9300Modes_fast_clock_2p2	ar9003_2p2_initvals.h	/^static const u32 ar9300Modes_fast_clock_2p2[][3] = {$/;"	v
ar9300Modes_high_ob_db_tx_gain_table_2p2	ar9003_2p2_initvals.h	/^static const u32 ar9300Modes_high_ob_db_tx_gain_table_2p2[][5] = {$/;"	v
ar9300Modes_high_power_tx_gain_table_2p2	ar9003_2p2_initvals.h	/^static const u32 ar9300Modes_high_power_tx_gain_table_2p2[][5] = {$/;"	v
ar9300Modes_low_ob_db_tx_gain_table_2p2	ar9003_2p2_initvals.h	/^static const u32 ar9300Modes_low_ob_db_tx_gain_table_2p2[][5] = {$/;"	v
ar9300Modes_lowest_ob_db_tx_gain_table_2p2	ar9003_2p2_initvals.h	/^static const u32 ar9300Modes_lowest_ob_db_tx_gain_table_2p2[][5] = {$/;"	v
ar9300Modes_mixed_ob_db_tx_gain_table_2p2	ar9003_2p2_initvals.h	/^static const u32 ar9300Modes_mixed_ob_db_tx_gain_table_2p2[][5] = {$/;"	v
ar9300Modes_type5_tx_gain_table_2p2	ar9003_2p2_initvals.h	/^static const u32 ar9300Modes_type5_tx_gain_table_2p2[][5] = {$/;"	v
ar9300PciePhy_clkreq_disable_L1_2p2	ar9003_2p2_initvals.h	/^static const u32 ar9300PciePhy_clkreq_disable_L1_2p2[][2] = {$/;"	v
ar9300PciePhy_clkreq_enable_L1_2p2	ar9003_2p2_initvals.h	/^static const u32 ar9300PciePhy_clkreq_enable_L1_2p2[][2] = {$/;"	v
ar9300PciePhy_pll_on_clkreq_disable_L1_2p2	ar9003_2p2_initvals.h	/^static const u32 ar9300PciePhy_pll_on_clkreq_disable_L1_2p2[][2] = {$/;"	v
ar9300RateSize	ar9003_eeprom.h	/^	ar9300RateSize,$/;"	e	enum:ar9300_Rates
ar9300_2p2_baseband_core	ar9003_2p2_initvals.h	/^static const u32 ar9300_2p2_baseband_core[][2] = {$/;"	v
ar9300_2p2_baseband_postamble	ar9003_2p2_initvals.h	/^static const u32 ar9300_2p2_baseband_postamble[][5] = {$/;"	v
ar9300_2p2_mac_core	ar9003_2p2_initvals.h	/^static const u32 ar9300_2p2_mac_core[][2] = {$/;"	v
ar9300_2p2_mac_postamble	ar9003_2p2_initvals.h	/^static const u32 ar9300_2p2_mac_postamble[][5] = {$/;"	v
ar9300_2p2_radio_core	ar9003_2p2_initvals.h	/^static const u32 ar9300_2p2_radio_core[][2] = {$/;"	v
ar9300_2p2_radio_postamble	ar9003_2p2_initvals.h	/^static const u32 ar9300_2p2_radio_postamble[][5] = {$/;"	v
ar9300_2p2_soc_postamble	ar9003_2p2_initvals.h	/^static const u32 ar9300_2p2_soc_postamble[][5] = {$/;"	v
ar9300_2p2_soc_preamble	ar9003_2p2_initvals.h	/^static const u32 ar9300_2p2_soc_preamble[][2] = {$/;"	v
ar9300_BaseExtension_1	ar9003_eeprom.h	/^struct ar9300_BaseExtension_1 {$/;"	s
ar9300_BaseExtension_2	ar9003_eeprom.h	/^struct ar9300_BaseExtension_2 {$/;"	s
ar9300_Rates	ar9003_eeprom.h	/^enum ar9300_Rates {$/;"	g
ar9300_base_eep_hdr	ar9003_eeprom.h	/^struct ar9300_base_eep_hdr {$/;"	s
ar9300_cal_data_per_freq_op_loop	ar9003_eeprom.h	/^struct ar9300_cal_data_per_freq_op_loop {$/;"	s
ar9300_check_eeprom_header	ar9003_eeprom.c	/^static bool ar9300_check_eeprom_header(struct ath_hw *ah, eeprom_read_op read,$/;"	f	file:
ar9300_check_header	ar9003_eeprom.c	/^static bool ar9300_check_header(void *data)$/;"	f	file:
ar9300_comp_cksum	ar9003_eeprom.c	/^static u16 ar9300_comp_cksum(u8 *data, int dsize)$/;"	f	file:
ar9300_comp_hdr_unpack	ar9003_eeprom.c	/^static void ar9300_comp_hdr_unpack(u8 *best, int *code, int *reference,$/;"	f	file:
ar9300_compress_decision	ar9003_eeprom.c	/^static int ar9300_compress_decision(struct ath_hw *ah,$/;"	f	file:
ar9300_default	ar9003_eeprom.c	/^static const struct ar9300_eeprom ar9300_default = {$/;"	v	typeref:struct:ar9300_eeprom	file:
ar9300_eep	hw.h	/^		struct ar9300_eeprom ar9300_eep;$/;"	m	union:ath_hw::__anon8	typeref:struct:ath_hw::__anon8::ar9300_eeprom
ar9300_eep_templates	ar9003_eeprom.c	/^static const struct ar9300_eeprom *ar9300_eep_templates[] = {$/;"	v	typeref:struct:ar9300_eeprom	file:
ar9300_eeprom	ar9003_eeprom.h	/^struct ar9300_eeprom {$/;"	s
ar9300_eeprom_read_byte	ar9003_eeprom.c	/^static bool ar9300_eeprom_read_byte(struct ath_hw *ah, int address,$/;"	f	file:
ar9300_eeprom_read_word	ar9003_eeprom.c	/^static bool ar9300_eeprom_read_word(struct ath_hw *ah, int address,$/;"	f	file:
ar9300_eeprom_restore_flash	ar9003_eeprom.c	/^static int ar9300_eeprom_restore_flash(struct ath_hw *ah, u8 *mptr,$/;"	f	file:
ar9300_eeprom_restore_internal	ar9003_eeprom.c	/^static int ar9300_eeprom_restore_internal(struct ath_hw *ah,$/;"	f	file:
ar9300_h112	ar9003_eeprom.c	/^static const struct ar9300_eeprom ar9300_h112 = {$/;"	v	typeref:struct:ar9300_eeprom	file:
ar9300_h116	ar9003_eeprom.c	/^static const struct ar9300_eeprom ar9300_h116 = {$/;"	v	typeref:struct:ar9300_eeprom	file:
ar9300_modal_eep_header	ar9003_eeprom.h	/^struct ar9300_modal_eep_header {$/;"	s
ar9300_otp_read_word	ar9003_eeprom.c	/^static bool ar9300_otp_read_word(struct ath_hw *ah, int addr, u32 *data)$/;"	f	file:
ar9300_read_eeprom	ar9003_eeprom.c	/^static bool ar9300_read_eeprom(struct ath_hw *ah, int address, u8 *buffer,$/;"	f	file:
ar9300_read_otp	ar9003_eeprom.c	/^static bool ar9300_read_otp(struct ath_hw *ah, int address, u8 *buffer,$/;"	f	file:
ar9300_uncompress_block	ar9003_eeprom.c	/^static bool ar9300_uncompress_block(struct ath_hw *ah,$/;"	f	file:
ar9300_x112	ar9003_eeprom.c	/^static const struct ar9300_eeprom ar9300_x112 = {$/;"	v	typeref:struct:ar9300_eeprom	file:
ar9300_x113	ar9003_eeprom.c	/^static const struct ar9300_eeprom ar9300_x113 = {$/;"	v	typeref:struct:ar9300_eeprom	file:
ar9331_1p1_baseband_core	ar9330_1p1_initvals.h	/^static const u32 ar9331_1p1_baseband_core[][2] = {$/;"	v
ar9331_1p1_baseband_core_txfir_coeff_japan_2484	ar9330_1p1_initvals.h	340;"	d
ar9331_1p1_baseband_postamble	ar9330_1p1_initvals.h	/^static const u32 ar9331_1p1_baseband_postamble[][5] = {$/;"	v
ar9331_1p1_mac_core	ar9330_1p1_initvals.h	/^static const u32 ar9331_1p1_mac_core[][2] = {$/;"	v
ar9331_1p1_mac_postamble	ar9330_1p1_initvals.h	781;"	d
ar9331_1p1_radio_core	ar9330_1p1_initvals.h	/^static const u32 ar9331_1p1_radio_core[][2] = {$/;"	v
ar9331_1p1_soc_postamble	ar9330_1p1_initvals.h	/^static const u32 ar9331_1p1_soc_postamble[][5] = {$/;"	v
ar9331_1p1_soc_preamble	ar9330_1p1_initvals.h	/^static const u32 ar9331_1p1_soc_preamble[][2] = {$/;"	v
ar9331_1p1_xtal_25M	ar9330_1p1_initvals.h	/^static const u32 ar9331_1p1_xtal_25M[][2] = {$/;"	v
ar9331_1p1_xtal_40M	ar9330_1p1_initvals.h	/^static const u32 ar9331_1p1_xtal_40M[][2] = {$/;"	v
ar9331_1p2_baseband_core	ar9330_1p2_initvals.h	228;"	d
ar9331_1p2_baseband_core_txfir_coeff_japan_2484	ar9330_1p2_initvals.h	222;"	d
ar9331_1p2_baseband_postamble	ar9330_1p2_initvals.h	/^static const u32 ar9331_1p2_baseband_postamble[][5] = {$/;"	v
ar9331_1p2_mac_core	ar9330_1p2_initvals.h	236;"	d
ar9331_1p2_mac_postamble	ar9330_1p2_initvals.h	232;"	d
ar9331_1p2_radio_core	ar9330_1p2_initvals.h	/^static const u32 ar9331_1p2_radio_core[][2] = {$/;"	v
ar9331_1p2_soc_postamble	ar9330_1p2_initvals.h	230;"	d
ar9331_1p2_soc_preamble	ar9330_1p2_initvals.h	234;"	d
ar9331_1p2_xtal_25M	ar9330_1p2_initvals.h	224;"	d
ar9331_1p2_xtal_40M	ar9330_1p2_initvals.h	226;"	d
ar9331_common_rx_gain_1p1	ar9330_1p1_initvals.h	/^static const u32 ar9331_common_rx_gain_1p1[][2] = {$/;"	v
ar9331_common_rx_gain_1p2	ar9330_1p2_initvals.h	240;"	d
ar9331_common_tx_gain_offset1_1	ar9330_1p1_initvals.h	/^static const u32 ar9331_common_tx_gain_offset1_1[][1] = {$/;"	v
ar9331_common_wo_xlna_rx_gain_1p1	ar9330_1p1_initvals.h	/^static const u32 ar9331_common_wo_xlna_rx_gain_1p1[][2] = {$/;"	v
ar9331_common_wo_xlna_rx_gain_1p2	ar9330_1p2_initvals.h	238;"	d
ar9331_modes_high_ob_db_tx_gain_1p1	ar9330_1p1_initvals.h	/^static const u32 ar9331_modes_high_ob_db_tx_gain_1p1[][5] = {$/;"	v
ar9331_modes_high_ob_db_tx_gain_1p2	ar9330_1p2_initvals.h	/^static const u32 ar9331_modes_high_ob_db_tx_gain_1p2[][5] = {$/;"	v
ar9331_modes_high_power_tx_gain_1p1	ar9330_1p1_initvals.h	/^static const u32 ar9331_modes_high_power_tx_gain_1p1[][5] = {$/;"	v
ar9331_modes_high_power_tx_gain_1p2	ar9330_1p2_initvals.h	106;"	d
ar9331_modes_low_ob_db_tx_gain_1p1	ar9330_1p1_initvals.h	/^static const u32 ar9331_modes_low_ob_db_tx_gain_1p1[][5] = {$/;"	v
ar9331_modes_low_ob_db_tx_gain_1p2	ar9330_1p2_initvals.h	108;"	d
ar9331_modes_lowest_ob_db_tx_gain_1p1	ar9330_1p1_initvals.h	/^static const u32 ar9331_modes_lowest_ob_db_tx_gain_1p1[][5] = {$/;"	v
ar9331_modes_lowest_ob_db_tx_gain_1p2	ar9330_1p2_initvals.h	110;"	d
ar9340Common_rx_gain_table_1p0	ar9340_initvals.h	/^static const u32 ar9340Common_rx_gain_table_1p0[][2] = {$/;"	v
ar9340Common_wo_xlna_rx_gain_table_1p0	ar9340_initvals.h	1440;"	d
ar9340Modes_fast_clock_1p0	ar9340_initvals.h	103;"	d
ar9340Modes_high_ob_db_tx_gain_table_1p0	ar9340_initvals.h	/^static const u32 ar9340Modes_high_ob_db_tx_gain_table_1p0[][5] = {$/;"	v
ar9340Modes_high_power_tx_gain_table_1p0	ar9340_initvals.h	/^static const u32 ar9340Modes_high_power_tx_gain_table_1p0[][5] = {$/;"	v
ar9340Modes_low_ob_db_and_spur_tx_gain_table_1p0	ar9340_initvals.h	/^static const u32 ar9340Modes_low_ob_db_and_spur_tx_gain_table_1p0[][5] = {$/;"	v
ar9340Modes_low_ob_db_tx_gain_table_1p0	ar9340_initvals.h	/^static const u32 ar9340Modes_low_ob_db_tx_gain_table_1p0[][5] = {$/;"	v
ar9340Modes_lowest_ob_db_tx_gain_table_1p0	ar9340_initvals.h	/^static const u32 ar9340Modes_lowest_ob_db_tx_gain_table_1p0[][5] = {$/;"	v
ar9340Modes_mixed_ob_db_tx_gain_table_1p0	ar9340_initvals.h	/^static const u32 ar9340Modes_mixed_ob_db_tx_gain_table_1p0[][5] = {$/;"	v
ar9340Modes_ub124_tx_gain_table_1p0	ar9340_initvals.h	/^static const u32 ar9340Modes_ub124_tx_gain_table_1p0[][5] = {$/;"	v
ar9340_1p0_baseband_core	ar9340_initvals.h	/^static const u32 ar9340_1p0_baseband_core[][2] = {$/;"	v
ar9340_1p0_baseband_postamble	ar9340_initvals.h	/^static const u32 ar9340_1p0_baseband_postamble[][5] = {$/;"	v
ar9340_1p0_mac_core	ar9340_initvals.h	/^static const u32 ar9340_1p0_mac_core[][2] = {$/;"	v
ar9340_1p0_mac_postamble	ar9340_initvals.h	218;"	d
ar9340_1p0_radio_core	ar9340_initvals.h	/^static const u32 ar9340_1p0_radio_core[][2] = {$/;"	v
ar9340_1p0_radio_core_40M	ar9340_initvals.h	/^static const u32 ar9340_1p0_radio_core_40M[][2] = {$/;"	v
ar9340_1p0_radio_postamble	ar9340_initvals.h	/^static const u32 ar9340_1p0_radio_postamble[][5] = {$/;"	v
ar9340_1p0_soc_postamble	ar9340_initvals.h	220;"	d
ar9340_1p0_soc_preamble	ar9340_initvals.h	/^static const u32 ar9340_1p0_soc_preamble[][2] = {$/;"	v
ar9462_2p0_5g_xlna_only_rxgain	ar9462_2p0_initvals.h	/^static const u32 ar9462_2p0_5g_xlna_only_rxgain[][2] = {$/;"	v
ar9462_2p0_baseband_core	ar9462_2p0_initvals.h	/^static const u32 ar9462_2p0_baseband_core[][2] = {$/;"	v
ar9462_2p0_baseband_core_mix_rxgain	ar9462_2p0_initvals.h	/^static const u32 ar9462_2p0_baseband_core_mix_rxgain[][2] = {$/;"	v
ar9462_2p0_baseband_core_txfir_coeff_japan_2484	ar9462_2p0_initvals.h	/^static const u32 ar9462_2p0_baseband_core_txfir_coeff_japan_2484[][2] = {$/;"	v
ar9462_2p0_baseband_postamble	ar9462_2p0_initvals.h	/^static const u32 ar9462_2p0_baseband_postamble[][5] = {$/;"	v
ar9462_2p0_baseband_postamble_5g_xlna	ar9462_2p0_initvals.h	/^static const u32 ar9462_2p0_baseband_postamble_5g_xlna[][5] = {$/;"	v
ar9462_2p0_baseband_postamble_mix_rxgain	ar9462_2p0_initvals.h	/^static const u32 ar9462_2p0_baseband_postamble_mix_rxgain[][5] = {$/;"	v
ar9462_2p0_mac_core	ar9462_2p0_initvals.h	/^static const u32 ar9462_2p0_mac_core[][2] = {$/;"	v
ar9462_2p0_mac_postamble	ar9462_2p0_initvals.h	/^static const u32 ar9462_2p0_mac_postamble[][5] = {$/;"	v
ar9462_2p0_radio_core	ar9462_2p0_initvals.h	/^static const u32 ar9462_2p0_radio_core[][2] = {$/;"	v
ar9462_2p0_radio_postamble	ar9462_2p0_initvals.h	/^static const u32 ar9462_2p0_radio_postamble[][5] = {$/;"	v
ar9462_2p0_radio_postamble_sys2ant	ar9462_2p0_initvals.h	/^static const u32 ar9462_2p0_radio_postamble_sys2ant[][5] = {$/;"	v
ar9462_2p0_soc_postamble	ar9462_2p0_initvals.h	/^static const u32 ar9462_2p0_soc_postamble[][5] = {$/;"	v
ar9462_2p0_soc_preamble	ar9462_2p0_initvals.h	/^static const u32 ar9462_2p0_soc_preamble[][2] = {$/;"	v
ar9462_2p1_baseband_core	ar9462_2p1_initvals.h	/^static const u32 ar9462_2p1_baseband_core[][2] = {$/;"	v
ar9462_2p1_baseband_core_mix_rxgain	ar9462_2p1_initvals.h	/^static const u32 ar9462_2p1_baseband_core_mix_rxgain[][2] = {$/;"	v
ar9462_2p1_baseband_core_txfir_coeff_japan_2484	ar9462_2p1_initvals.h	/^static const u32 ar9462_2p1_baseband_core_txfir_coeff_japan_2484[][2] = {$/;"	v
ar9462_2p1_baseband_postamble	ar9462_2p1_initvals.h	/^static const u32 ar9462_2p1_baseband_postamble[][5] = {$/;"	v
ar9462_2p1_baseband_postamble_5g_xlna	ar9462_2p1_initvals.h	/^static const u32 ar9462_2p1_baseband_postamble_5g_xlna[][5] = {$/;"	v
ar9462_2p1_baseband_postamble_mix_rxgain	ar9462_2p1_initvals.h	/^static const u32 ar9462_2p1_baseband_postamble_mix_rxgain[][5] = {$/;"	v
ar9462_2p1_common_5g_xlna_only_rx_gain	ar9462_2p1_initvals.h	/^static const u32 ar9462_2p1_common_5g_xlna_only_rx_gain[][2] = {$/;"	v
ar9462_2p1_common_mixed_rx_gain	ar9462_2p1_initvals.h	/^static const u32 ar9462_2p1_common_mixed_rx_gain[][2] = {$/;"	v
ar9462_2p1_common_rx_gain	ar9462_2p1_initvals.h	/^static const u32 ar9462_2p1_common_rx_gain[][2] = {$/;"	v
ar9462_2p1_common_wo_xlna_rx_gain	ar9462_2p1_initvals.h	/^static const u32 ar9462_2p1_common_wo_xlna_rx_gain[][2] = {$/;"	v
ar9462_2p1_mac_core	ar9462_2p1_initvals.h	/^static const u32 ar9462_2p1_mac_core[][2] = {$/;"	v
ar9462_2p1_mac_postamble	ar9462_2p1_initvals.h	/^static const u32 ar9462_2p1_mac_postamble[][5] = {$/;"	v
ar9462_2p1_modes_fast_clock	ar9462_2p1_initvals.h	/^static const u32 ar9462_2p1_modes_fast_clock[][3] = {$/;"	v
ar9462_2p1_modes_high_ob_db_tx_gain	ar9462_2p1_initvals.h	/^static const u32 ar9462_2p1_modes_high_ob_db_tx_gain[][5] = {$/;"	v
ar9462_2p1_modes_low_ob_db_tx_gain	ar9462_2p1_initvals.h	/^static const u32 ar9462_2p1_modes_low_ob_db_tx_gain[][5] = {$/;"	v
ar9462_2p1_modes_mix_ob_db_tx_gain	ar9462_2p1_initvals.h	/^static const u32 ar9462_2p1_modes_mix_ob_db_tx_gain[][5] = {$/;"	v
ar9462_2p1_radio_core	ar9462_2p1_initvals.h	/^static const u32 ar9462_2p1_radio_core[][2] = {$/;"	v
ar9462_2p1_radio_postamble	ar9462_2p1_initvals.h	/^static const u32 ar9462_2p1_radio_postamble[][5] = {$/;"	v
ar9462_2p1_radio_postamble_sys2ant	ar9462_2p1_initvals.h	/^static const u32 ar9462_2p1_radio_postamble_sys2ant[][5] = {$/;"	v
ar9462_2p1_soc_postamble	ar9462_2p1_initvals.h	/^static const u32 ar9462_2p1_soc_postamble[][5] = {$/;"	v
ar9462_2p1_soc_preamble	ar9462_2p1_initvals.h	/^static const u32 ar9462_2p1_soc_preamble[][2] = {$/;"	v
ar9462_common_mixed_rx_gain_table_2p0	ar9462_2p0_initvals.h	/^static const u32 ar9462_common_mixed_rx_gain_table_2p0[][2] = {$/;"	v
ar9462_common_rx_gain_table_2p0	ar9462_2p0_initvals.h	/^static const u32 ar9462_common_rx_gain_table_2p0[][2] = {$/;"	v
ar9462_common_wo_xlna_rx_gain_table_2p0	ar9462_2p0_initvals.h	/^static const u32 ar9462_common_wo_xlna_rx_gain_table_2p0[][2] = {$/;"	v
ar9462_modes_fast_clock_2p0	ar9462_2p0_initvals.h	/^static const u32 ar9462_modes_fast_clock_2p0[][3] = {$/;"	v
ar9462_modes_high_ob_db_tx_gain_table_2p0	ar9462_2p0_initvals.h	/^static const u32 ar9462_modes_high_ob_db_tx_gain_table_2p0[][5] = {$/;"	v
ar9462_modes_low_ob_db_tx_gain_table_2p0	ar9462_2p0_initvals.h	/^static const u32 ar9462_modes_low_ob_db_tx_gain_table_2p0[][5] = {$/;"	v
ar9462_modes_mix_ob_db_tx_gain_table_2p0	ar9462_2p0_initvals.h	/^static const u32 ar9462_modes_mix_ob_db_tx_gain_table_2p0[][5] = {$/;"	v
ar9462_pciephy_clkreq_disable_L1_2p0	ar9462_2p0_initvals.h	/^static const u32 ar9462_pciephy_clkreq_disable_L1_2p0[][2] = {$/;"	v
ar9462_pciephy_clkreq_enable_L1_2p0	ar9462_2p0_initvals.h	/^static const u32 ar9462_pciephy_clkreq_enable_L1_2p0[][2] = {$/;"	v
ar9462_pciephy_pll_on_clkreq_disable_L1_2p0	ar9462_2p0_initvals.h	/^static const u32 ar9462_pciephy_pll_on_clkreq_disable_L1_2p0[][2] = {$/;"	v
ar9485Common_wo_xlna_rx_gain_1_1	ar9485_initvals.h	/^static const u32 ar9485Common_wo_xlna_rx_gain_1_1[][2] = {$/;"	v
ar9485Modes_green_ob_db_tx_gain_1_1	ar9485_initvals.h	/^static const u32 ar9485Modes_green_ob_db_tx_gain_1_1[][5] = {$/;"	v
ar9485Modes_green_spur_ob_db_tx_gain_1_1	ar9485_initvals.h	/^static const u32 ar9485Modes_green_spur_ob_db_tx_gain_1_1[][5] = {$/;"	v
ar9485Modes_high_ob_db_tx_gain_1_1	ar9485_initvals.h	/^static const u32 ar9485Modes_high_ob_db_tx_gain_1_1[][5] = {$/;"	v
ar9485Modes_high_power_tx_gain_1_1	ar9485_initvals.h	/^static const u32 ar9485Modes_high_power_tx_gain_1_1[][5] = {$/;"	v
ar9485Modes_low_ob_db_tx_gain_1_1	ar9485_initvals.h	/^static const u32 ar9485Modes_low_ob_db_tx_gain_1_1[][5] = {$/;"	v
ar9485_1_1	ar9485_initvals.h	/^static const u32 ar9485_1_1[][2] = {$/;"	v
ar9485_1_1_baseband_core	ar9485_initvals.h	/^static const u32 ar9485_1_1_baseband_core[][2] = {$/;"	v
ar9485_1_1_baseband_core_txfir_coeff_japan_2484	ar9485_initvals.h	1209;"	d
ar9485_1_1_baseband_postamble	ar9485_initvals.h	/^static const u32 ar9485_1_1_baseband_postamble[][5] = {$/;"	v
ar9485_1_1_mac_core	ar9485_initvals.h	/^static const u32 ar9485_1_1_mac_core[][2] = {$/;"	v
ar9485_1_1_mac_postamble	ar9485_initvals.h	23;"	d
ar9485_1_1_pcie_phy_clkreq_disable_L1	ar9485_initvals.h	/^static const u32 ar9485_1_1_pcie_phy_clkreq_disable_L1[][2] = {$/;"	v
ar9485_1_1_pcie_phy_clkreq_enable_L1	ar9485_initvals.h	/^static const u32 ar9485_1_1_pcie_phy_clkreq_enable_L1[][2] = {$/;"	v
ar9485_1_1_pcie_phy_pll_on_clkreq_disable_L1	ar9485_initvals.h	/^static const u32 ar9485_1_1_pcie_phy_pll_on_clkreq_disable_L1[][2] = {$/;"	v
ar9485_1_1_pcie_phy_pll_on_clkreq_enable_L1	ar9485_initvals.h	/^static const u32 ar9485_1_1_pcie_phy_pll_on_clkreq_enable_L1[][2] = {$/;"	v
ar9485_1_1_radio_core	ar9485_initvals.h	/^static const u32 ar9485_1_1_radio_core[][2] = {$/;"	v
ar9485_1_1_radio_postamble	ar9485_initvals.h	/^static const u32 ar9485_1_1_radio_postamble[][2] = {$/;"	v
ar9485_1_1_soc_preamble	ar9485_initvals.h	/^static const u32 ar9485_1_1_soc_preamble[][2] = {$/;"	v
ar9485_common_rx_gain_1_1	ar9485_initvals.h	/^static const u32 ar9485_common_rx_gain_1_1[][2] = {$/;"	v
ar9485_fast_clock_1_1_baseband_postamble	ar9485_initvals.h	/^static const u32 ar9485_fast_clock_1_1_baseband_postamble[][3] = {$/;"	v
ar9485_modes_lowest_ob_db_tx_gain_1_1	ar9485_initvals.h	524;"	d
ar9550_hw_get_modes_txgain_index	ar9003_phy.c	/^static int ar9550_hw_get_modes_txgain_index(struct ath_hw *ah,$/;"	f	file:
ar955x_1p0_baseband_core	ar955x_1p0_initvals.h	/^static const u32 ar955x_1p0_baseband_core[][2] = {$/;"	v
ar955x_1p0_baseband_core_txfir_coeff_japan_2484	ar955x_1p0_initvals.h	/^static const u32 ar955x_1p0_baseband_core_txfir_coeff_japan_2484[][2] = {$/;"	v
ar955x_1p0_baseband_postamble	ar955x_1p0_initvals.h	/^static const u32 ar955x_1p0_baseband_postamble[][5] = {$/;"	v
ar955x_1p0_common_rx_gain_bounds	ar955x_1p0_initvals.h	/^static const u32 ar955x_1p0_common_rx_gain_bounds[][5] = {$/;"	v
ar955x_1p0_common_rx_gain_table	ar955x_1p0_initvals.h	/^static const u32 ar955x_1p0_common_rx_gain_table[][2] = {$/;"	v
ar955x_1p0_common_wo_xlna_rx_gain_bounds	ar955x_1p0_initvals.h	/^static const u32 ar955x_1p0_common_wo_xlna_rx_gain_bounds[][5] = {$/;"	v
ar955x_1p0_common_wo_xlna_rx_gain_table	ar955x_1p0_initvals.h	/^static const u32 ar955x_1p0_common_wo_xlna_rx_gain_table[][2] = {$/;"	v
ar955x_1p0_mac_core	ar955x_1p0_initvals.h	/^static const u32 ar955x_1p0_mac_core[][2] = {$/;"	v
ar955x_1p0_mac_postamble	ar955x_1p0_initvals.h	/^static const u32 ar955x_1p0_mac_postamble[][5] = {$/;"	v
ar955x_1p0_modes_fast_clock	ar955x_1p0_initvals.h	/^static const u32 ar955x_1p0_modes_fast_clock[][3] = {$/;"	v
ar955x_1p0_modes_no_xpa_tx_gain_table	ar955x_1p0_initvals.h	/^static const u32 ar955x_1p0_modes_no_xpa_tx_gain_table[][9] = {$/;"	v
ar955x_1p0_modes_xpa_tx_gain_table	ar955x_1p0_initvals.h	/^static const u32 ar955x_1p0_modes_xpa_tx_gain_table[][9] = {$/;"	v
ar955x_1p0_radio_core	ar955x_1p0_initvals.h	/^static const u32 ar955x_1p0_radio_core[][2] = {$/;"	v
ar955x_1p0_radio_postamble	ar955x_1p0_initvals.h	/^static const u32 ar955x_1p0_radio_postamble[][5] = {$/;"	v
ar955x_1p0_soc_postamble	ar955x_1p0_initvals.h	/^static const u32 ar955x_1p0_soc_postamble[][5] = {$/;"	v
ar955x_1p0_soc_preamble	ar955x_1p0_initvals.h	/^static const u32 ar955x_1p0_soc_preamble[][2] = {$/;"	v
ar9565_1p0_Common_rx_gain_table	ar9565_1p0_initvals.h	/^static const u32 ar9565_1p0_Common_rx_gain_table[][2] = {$/;"	v
ar9565_1p0_Modes_lowest_ob_db_tx_gain_table	ar9565_1p0_initvals.h	/^static const u32 ar9565_1p0_Modes_lowest_ob_db_tx_gain_table[][5] = {$/;"	v
ar9565_1p0_baseband_core	ar9565_1p0_initvals.h	/^static const u32 ar9565_1p0_baseband_core[][2] = {$/;"	v
ar9565_1p0_baseband_postamble	ar9565_1p0_initvals.h	/^static const u32 ar9565_1p0_baseband_postamble[][5] = {$/;"	v
ar9565_1p0_common_wo_xlna_rx_gain_table	ar9565_1p0_initvals.h	/^static const u32 ar9565_1p0_common_wo_xlna_rx_gain_table[][2] = {$/;"	v
ar9565_1p0_mac_core	ar9565_1p0_initvals.h	/^static const u32 ar9565_1p0_mac_core[][2] = {$/;"	v
ar9565_1p0_mac_postamble	ar9565_1p0_initvals.h	/^static const u32 ar9565_1p0_mac_postamble[][5] = {$/;"	v
ar9565_1p0_modes_fast_clock	ar9565_1p0_initvals.h	/^static const u32 ar9565_1p0_modes_fast_clock[][3] = {$/;"	v
ar9565_1p0_modes_high_ob_db_tx_gain_table	ar9565_1p0_initvals.h	/^static const u32 ar9565_1p0_modes_high_ob_db_tx_gain_table[][5] = {$/;"	v
ar9565_1p0_modes_high_power_tx_gain_table	ar9565_1p0_initvals.h	/^static const u32 ar9565_1p0_modes_high_power_tx_gain_table[][5] = {$/;"	v
ar9565_1p0_modes_low_ob_db_tx_gain_table	ar9565_1p0_initvals.h	/^static const u32 ar9565_1p0_modes_low_ob_db_tx_gain_table[][5] = {$/;"	v
ar9565_1p0_pciephy_clkreq_disable_L1	ar9565_1p0_initvals.h	/^static const u32 ar9565_1p0_pciephy_clkreq_disable_L1[][2] = {$/;"	v
ar9565_1p0_radio_core	ar9565_1p0_initvals.h	/^static const u32 ar9565_1p0_radio_core[][2] = {$/;"	v
ar9565_1p0_radio_postamble	ar9565_1p0_initvals.h	/^static const u32 ar9565_1p0_radio_postamble[][5] = {$/;"	v
ar9565_1p0_soc_postamble	ar9565_1p0_initvals.h	/^static const u32 ar9565_1p0_soc_postamble[][5] = {$/;"	v
ar9565_1p0_soc_preamble	ar9565_1p0_initvals.h	/^static const u32 ar9565_1p0_soc_preamble[][2] = {$/;"	v
ar9580_1p0_baseband_core	ar9580_1p0_initvals.h	/^static const u32 ar9580_1p0_baseband_core[][2] = {$/;"	v
ar9580_1p0_baseband_core_txfir_coeff_japan_2484	ar9580_1p0_initvals.h	417;"	d
ar9580_1p0_baseband_postamble	ar9580_1p0_initvals.h	/^static const u32 ar9580_1p0_baseband_postamble[][5] = {$/;"	v
ar9580_1p0_high_ob_db_tx_gain_table	ar9580_1p0_initvals.h	686;"	d
ar9580_1p0_high_power_tx_gain_table	ar9580_1p0_initvals.h	309;"	d
ar9580_1p0_low_ob_db_tx_gain_table	ar9580_1p0_initvals.h	/^static const u32 ar9580_1p0_low_ob_db_tx_gain_table[][5] = {$/;"	v
ar9580_1p0_lowest_ob_db_tx_gain_table	ar9580_1p0_initvals.h	/^static const u32 ar9580_1p0_lowest_ob_db_tx_gain_table[][5] = {$/;"	v
ar9580_1p0_mac_core	ar9580_1p0_initvals.h	/^static const u32 ar9580_1p0_mac_core[][2] = {$/;"	v
ar9580_1p0_mac_postamble	ar9580_1p0_initvals.h	201;"	d
ar9580_1p0_mixed_ob_db_tx_gain_table	ar9580_1p0_initvals.h	/^static const u32 ar9580_1p0_mixed_ob_db_tx_gain_table[][5] = {$/;"	v
ar9580_1p0_modes_fast_clock	ar9580_1p0_initvals.h	23;"	d
ar9580_1p0_pcie_phy_clkreq_disable_L1	ar9580_1p0_initvals.h	/^static const u32 ar9580_1p0_pcie_phy_clkreq_disable_L1[][2] = {$/;"	v
ar9580_1p0_pcie_phy_clkreq_enable_L1	ar9580_1p0_initvals.h	/^static const u32 ar9580_1p0_pcie_phy_clkreq_enable_L1[][2] = {$/;"	v
ar9580_1p0_pcie_phy_pll_on_clkreq	ar9580_1p0_initvals.h	/^static const u32 ar9580_1p0_pcie_phy_pll_on_clkreq[][2] = {$/;"	v
ar9580_1p0_radio_core	ar9580_1p0_initvals.h	/^static const u32 ar9580_1p0_radio_core[][2] = {$/;"	v
ar9580_1p0_radio_postamble	ar9580_1p0_initvals.h	/^static const u32 ar9580_1p0_radio_postamble[][5] = {$/;"	v
ar9580_1p0_rx_gain_table	ar9580_1p0_initvals.h	774;"	d
ar9580_1p0_soc_postamble	ar9580_1p0_initvals.h	684;"	d
ar9580_1p0_soc_preamble	ar9580_1p0_initvals.h	/^static const u32 ar9580_1p0_soc_preamble[][2] = {$/;"	v
ar9580_1p0_type5_tx_gain_table	ar9580_1p0_initvals.h	688;"	d
ar9580_1p0_type6_tx_gain_table	ar9580_1p0_initvals.h	/^static const u32 ar9580_1p0_type6_tx_gain_table[][5] = {$/;"	v
ar9580_1p0_wo_xlna_rx_gain_table	ar9580_1p0_initvals.h	682;"	d
arg	hw.h	/^	void *arg;$/;"	m	struct:ath_gen_timer
aspm_enabled	hw.h	/^	bool aspm_enabled;$/;"	m	struct:ath_hw
aspm_init	hw.h	/^	void (*aspm_init)(struct ath_common *common);$/;"	m	struct:ath_bus_ops
ast_ani_cckerrs	ani.h	/^	u32 ast_ani_cckerrs;$/;"	m	struct:ar5416Stats
ast_ani_cckhigh	ani.h	/^	u32 ast_ani_cckhigh;$/;"	m	struct:ar5416Stats
ast_ani_ccklow	ani.h	/^	u32 ast_ani_ccklow;$/;"	m	struct:ar5416Stats
ast_ani_lneg_or_lzero	ani.h	/^	u32 ast_ani_lneg_or_lzero;$/;"	m	struct:ar5416Stats
ast_ani_ofdmerrs	ani.h	/^	u32 ast_ani_ofdmerrs;$/;"	m	struct:ar5416Stats
ast_ani_ofdmoff	ani.h	/^	u32 ast_ani_ofdmoff;$/;"	m	struct:ar5416Stats
ast_ani_ofdmon	ani.h	/^	u32 ast_ani_ofdmon;$/;"	m	struct:ar5416Stats
ast_ani_reset	ani.h	/^	u32 ast_ani_reset;$/;"	m	struct:ar5416Stats
ast_ani_spurdown	ani.h	/^	u32 ast_ani_spurdown;$/;"	m	struct:ar5416Stats
ast_ani_spurup	ani.h	/^	u32 ast_ani_spurup;$/;"	m	struct:ar5416Stats
ast_ani_stepdown	ani.h	/^	u32 ast_ani_stepdown;$/;"	m	struct:ar5416Stats
ast_ani_stepup	ani.h	/^	u32 ast_ani_stepup;$/;"	m	struct:ar5416Stats
ast_mibstats	ani.h	/^	struct ath9k_mib_stats ast_mibstats;$/;"	m	struct:ar5416Stats	typeref:struct:ar5416Stats::ath9k_mib_stats
ath9k_11n_rate_series	mac.h	/^struct ath9k_11n_rate_series {$/;"	s
ath9k_2ghz_channels	htc_drv_init.c	/^static struct ieee80211_channel ath9k_2ghz_channels[] = {$/;"	v	typeref:struct:ieee80211_channel	file:
ath9k_2ghz_chantable	init.c	/^static const struct ieee80211_channel ath9k_2ghz_chantable[] = {$/;"	v	typeref:struct:ieee80211_channel	file:
ath9k_5ghz_channels	htc_drv_init.c	/^static struct ieee80211_channel ath9k_5ghz_channels[] = {$/;"	v	typeref:struct:ieee80211_channel	file:
ath9k_5ghz_chantable	init.c	/^static const struct ieee80211_channel ath9k_5ghz_chantable[] = {$/;"	v	typeref:struct:ieee80211_channel	file:
ath9k_add_interface	main.c	/^static int ath9k_add_interface(struct ieee80211_hw *hw,$/;"	f	file:
ath9k_adjust_pdadc_values	eeprom_def.c	/^static void ath9k_adjust_pdadc_values(struct ath_hw *ah,$/;"	f	file:
ath9k_allow_beacon_config	beacon.c	/^bool ath9k_allow_beacon_config(struct ath_softc *sc, struct ieee80211_vif *vif)$/;"	f
ath9k_ampdu_action	main.c	/^static int ath9k_ampdu_action(struct ieee80211_hw *hw,$/;"	f	file:
ath9k_ani_cmd	ani.h	/^enum ath9k_ani_cmd {$/;"	g
ath9k_ani_default	ani.h	/^struct ath9k_ani_default {$/;"	s
ath9k_ani_reset	ani.c	/^void ath9k_ani_reset(struct ath_hw *ah, bool is_scanning)$/;"	f
ath9k_ani_restart	ani.c	/^static void ath9k_ani_restart(struct ath_hw *ah)$/;"	f	file:
ath9k_ant_div_comb_lna_conf	ath9k.h	/^enum ath9k_ant_div_comb_lna_conf {$/;"	g
ath9k_apply_ampdu_details	recv.c	/^static void ath9k_apply_ampdu_details(struct ath_softc *sc,$/;"	f	file:
ath9k_beacon_assign_slot	beacon.c	/^void ath9k_beacon_assign_slot(struct ath_softc *sc, struct ieee80211_vif *vif)$/;"	f
ath9k_beacon_choose_slot	beacon.c	/^static int ath9k_beacon_choose_slot(struct ath_softc *sc)$/;"	f	file:
ath9k_beacon_config	beacon.c	/^void ath9k_beacon_config(struct ath_softc *sc, struct ieee80211_vif *vif,$/;"	f
ath9k_beacon_config_adhoc	beacon.c	/^static void ath9k_beacon_config_adhoc(struct ath_softc *sc,$/;"	f	file:
ath9k_beacon_config_ap	beacon.c	/^static void ath9k_beacon_config_ap(struct ath_softc *sc,$/;"	f	file:
ath9k_beacon_config_sta	beacon.c	/^static void ath9k_beacon_config_sta(struct ath_softc *sc,$/;"	f	file:
ath9k_beacon_generate	beacon.c	/^static struct ath_buf *ath9k_beacon_generate(struct ieee80211_hw *hw,$/;"	f	file:
ath9k_beacon_init	beacon.c	/^static void ath9k_beacon_init(struct ath_softc *sc, u32 nexttbtt,$/;"	f	file:
ath9k_beacon_remove_slot	beacon.c	/^void ath9k_beacon_remove_slot(struct ath_softc *sc, struct ieee80211_vif *vif)$/;"	f
ath9k_beacon_setup	beacon.c	/^static void ath9k_beacon_setup(struct ath_softc *sc, struct ieee80211_vif *vif,$/;"	f	file:
ath9k_beacon_state	hw.h	/^struct ath9k_beacon_state {$/;"	s
ath9k_beacon_tasklet	beacon.c	/^void ath9k_beacon_tasklet(unsigned long data)$/;"	f
ath9k_beaconq_config	beacon.c	/^static void ath9k_beaconq_config(struct ath_softc *sc)$/;"	f	file:
ath9k_bss_assoc_iter	main.c	/^static void ath9k_bss_assoc_iter(void *data, u8 *mac, struct ieee80211_vif *vif)$/;"	f	file:
ath9k_bss_info_changed	main.c	/^static void ath9k_bss_info_changed(struct ieee80211_hw *hw,$/;"	f	file:
ath9k_btcoex_aggr_limit	ath9k.h	/^static inline u16 ath9k_btcoex_aggr_limit(struct ath_softc *sc,$/;"	f
ath9k_btcoex_aggr_limit	gpio.c	/^u16 ath9k_btcoex_aggr_limit(struct ath_softc *sc, u32 max_4ms_framelen)$/;"	f
ath9k_btcoex_enable	init.c	/^static int ath9k_btcoex_enable;$/;"	v	file:
ath9k_btcoex_handle_interrupt	ath9k.h	/^static inline void ath9k_btcoex_handle_interrupt(struct ath_softc *sc,$/;"	f
ath9k_btcoex_handle_interrupt	gpio.c	/^void ath9k_btcoex_handle_interrupt(struct ath_softc *sc, u32 status)$/;"	f
ath9k_btcoex_stop_gen_timer	ath9k.h	/^static inline void ath9k_btcoex_stop_gen_timer(struct ath_softc *sc)$/;"	f
ath9k_btcoex_stop_gen_timer	gpio.c	/^void ath9k_btcoex_stop_gen_timer(struct ath_softc *sc)$/;"	f
ath9k_btcoex_timer_pause	gpio.c	/^void ath9k_btcoex_timer_pause(struct ath_softc *sc)$/;"	f
ath9k_btcoex_timer_resume	gpio.c	/^void ath9k_btcoex_timer_resume(struct ath_softc *sc)$/;"	f
ath9k_cache_beacon_config	beacon.c	/^static void ath9k_cache_beacon_config(struct ath_softc *sc,$/;"	f	file:
ath9k_cal_list	calib.h	/^struct ath9k_cal_list {$/;"	s
ath9k_cal_state	calib.h	/^enum ath9k_cal_state {$/;"	g
ath9k_calculate_iter_data	main.c	/^void ath9k_calculate_iter_data(struct ieee80211_hw *hw,$/;"	f
ath9k_calculate_summary_state	main.c	/^static void ath9k_calculate_summary_state(struct ieee80211_hw *hw,$/;"	f	file:
ath9k_change_gain_boundary_setting	eeprom_def.c	/^static int16_t ath9k_change_gain_boundary_setting(struct ath_hw *ah,$/;"	f	file:
ath9k_change_interface	main.c	/^static int ath9k_change_interface(struct ieee80211_hw *hw,$/;"	f	file:
ath9k_channel	hw.h	/^struct ath9k_channel {$/;"	s
ath9k_check_auto_sleep	recv.c	/^static inline bool ath9k_check_auto_sleep(struct ath_softc *sc)$/;"	f	file:
ath9k_cmn_count_streams	common.c	/^EXPORT_SYMBOL(ath9k_cmn_count_streams);$/;"	v
ath9k_cmn_count_streams	common.c	/^int ath9k_cmn_count_streams(unsigned int chainmask, int max)$/;"	f
ath9k_cmn_exit	common.c	/^module_exit(ath9k_cmn_exit);$/;"	v
ath9k_cmn_exit	common.c	/^static void __exit ath9k_cmn_exit(void)$/;"	f	file:
ath9k_cmn_get_curchannel	common.c	/^EXPORT_SYMBOL(ath9k_cmn_get_curchannel);$/;"	v
ath9k_cmn_get_curchannel	common.c	/^struct ath9k_channel *ath9k_cmn_get_curchannel(struct ieee80211_hw *hw,$/;"	f
ath9k_cmn_get_hw_crypto_keytype	common.c	/^EXPORT_SYMBOL(ath9k_cmn_get_hw_crypto_keytype);$/;"	v
ath9k_cmn_get_hw_crypto_keytype	common.c	/^int ath9k_cmn_get_hw_crypto_keytype(struct sk_buff *skb)$/;"	f
ath9k_cmn_init	common.c	/^module_init(ath9k_cmn_init);$/;"	v
ath9k_cmn_init	common.c	/^static int __init ath9k_cmn_init(void)$/;"	f	file:
ath9k_cmn_init_crypto	common.c	/^EXPORT_SYMBOL(ath9k_cmn_init_crypto);$/;"	v
ath9k_cmn_init_crypto	common.c	/^void ath9k_cmn_init_crypto(struct ath_hw *ah)$/;"	f
ath9k_cmn_update_ichannel	common.c	/^EXPORT_SYMBOL(ath9k_cmn_update_ichannel);$/;"	v
ath9k_cmn_update_ichannel	common.c	/^void ath9k_cmn_update_ichannel(struct ath9k_channel *ichan,$/;"	f
ath9k_cmn_update_txpow	common.c	/^EXPORT_SYMBOL(ath9k_cmn_update_txpow);$/;"	v
ath9k_cmn_update_txpow	common.c	/^void ath9k_cmn_update_txpow(struct ath_hw *ah, u16 cur_txpow,$/;"	f
ath9k_common-y	Makefile	/^ath9k_common-y:=	common.o$/;"	m
ath9k_conf_tx	main.c	/^static int ath9k_conf_tx(struct ieee80211_hw *hw,$/;"	f	file:
ath9k_config	main.c	/^int ath9k_config(struct ieee80211_hw *hw, u32 changed)$/;"	f
ath9k_configure_filter	main.c	/^static void ath9k_configure_filter(struct ieee80211_hw *hw,$/;"	f	file:
ath9k_country_entry	eeprom.h	/^struct ath9k_country_entry {$/;"	s
ath9k_debug	debug.h	/^struct ath9k_debug {$/;"	s
ath9k_debug	htc.h	/^struct ath9k_debug {$/;"	s
ath9k_debug	htc_drv_init.c	/^static unsigned int ath9k_debug = ATH_DBG_DEFAULT;$/;"	v	file:
ath9k_debug	init.c	/^static unsigned int ath9k_debug = ATH_DBG_DEFAULT;$/;"	v	file:
ath9k_debug_sync_cause	hw.c	/^void ath9k_debug_sync_cause(struct ath_common *common, u32 sync_cause)$/;"	f
ath9k_debug_sync_cause	hw.h	/^static inline void ath9k_debug_sync_cause(struct ath_common *common,$/;"	f
ath9k_debugfs_read_buf	debug.c	/^static ssize_t ath9k_debugfs_read_buf(struct file *file, char __user *user_buf,$/;"	f	file:
ath9k_debugfs_release_buf	debug.c	/^static int ath9k_debugfs_release_buf(struct inode *inode, struct file *file)$/;"	f	file:
ath9k_def_dump_modal_eeprom	eeprom_def.c	/^static u32 ath9k_def_dump_modal_eeprom(char *buf, u32 len, u32 size,$/;"	f	file:
ath9k_deinit_btcoex	ath9k.h	/^static inline void ath9k_deinit_btcoex(struct ath_softc *sc)$/;"	f
ath9k_deinit_btcoex	gpio.c	/^void ath9k_deinit_btcoex(struct ath_softc *sc)$/;"	f
ath9k_deinit_debug	debug.c	/^void ath9k_deinit_debug(struct ath_softc *sc)$/;"	f
ath9k_deinit_debug	debug.h	/^static inline void ath9k_deinit_debug(struct ath_softc *sc)$/;"	f
ath9k_deinit_device	htc_drv_init.c	/^static void ath9k_deinit_device(struct ath9k_htc_priv *priv)$/;"	f	file:
ath9k_deinit_device	init.c	/^void ath9k_deinit_device(struct ath_softc *sc)$/;"	f
ath9k_deinit_leds	htc.h	/^static inline void ath9k_deinit_leds(struct ath9k_htc_priv *priv)$/;"	f
ath9k_deinit_leds	htc_drv_gpio.c	/^void ath9k_deinit_leds(struct ath9k_htc_priv *priv)$/;"	f
ath9k_deinit_priv	htc_drv_init.c	/^static void ath9k_deinit_priv(struct ath9k_htc_priv *priv)$/;"	f	file:
ath9k_deinit_softc	init.c	/^static void ath9k_deinit_softc(struct ath_softc *sc)$/;"	f	file:
ath9k_deinit_wmi	wmi.c	/^void ath9k_deinit_wmi(struct ath9k_htc_priv *priv)$/;"	f
ath9k_del_ps_key	main.c	/^static void ath9k_del_ps_key(struct ath_softc *sc,$/;"	f	file:
ath9k_dfs_init_debug	dfs_debug.c	/^void ath9k_dfs_init_debug(struct ath_softc *sc)$/;"	f
ath9k_dfs_init_debug	dfs_debug.h	/^static inline void ath9k_dfs_init_debug(struct ath_softc *sc) { }$/;"	f
ath9k_dfs_process_phyerr	dfs.c	/^void ath9k_dfs_process_phyerr(struct ath_softc *sc, void *data,$/;"	f
ath9k_dfs_process_phyerr	dfs.h	/^ath9k_dfs_process_phyerr(struct ath_softc *sc, void *data,$/;"	f
ath9k_disable_ps	main.c	/^static void ath9k_disable_ps(struct ath_softc *sc)$/;"	f	file:
ath9k_dump_4k_modal_eeprom	eeprom_4k.c	/^static u32 ath9k_dump_4k_modal_eeprom(char *buf, u32 len, u32 size,$/;"	f	file:
ath9k_dump_btcoex	ath9k.h	/^static inline int ath9k_dump_btcoex(struct ath_softc *sc, u8 *buf, u32 size)$/;"	f
ath9k_dump_btcoex	gpio.c	/^int ath9k_dump_btcoex(struct ath_softc *sc, u8 *buf, u32 size)$/;"	f
ath9k_dump_legacy_btcoex	gpio.c	/^static int ath9k_dump_legacy_btcoex(struct ath_softc *sc, u8 *buf, u32 size)$/;"	f	file:
ath9k_dump_mci_btcoex	gpio.c	/^static int ath9k_dump_mci_btcoex(struct ath_softc *sc, u8 *buf, u32 size)$/;"	f	file:
ath9k_eeprom_ctx	init.c	/^struct ath9k_eeprom_ctx {$/;"	s	file:
ath9k_eeprom_release	init.c	/^static void ath9k_eeprom_release(struct ath_softc *sc)$/;"	f	file:
ath9k_eeprom_request	init.c	/^static int ath9k_eeprom_request(struct ath_softc *sc, const char *name)$/;"	f	file:
ath9k_eeprom_request_cb	init.c	/^static void ath9k_eeprom_request_cb(const struct firmware *eeprom_blob,$/;"	f	file:
ath9k_enable_diversity	init.c	/^static int ath9k_enable_diversity;$/;"	v	file:
ath9k_enable_mib_counters	ani.c	/^void ath9k_enable_mib_counters(struct ath_hw *ah)$/;"	f
ath9k_enable_ps	main.c	/^static void ath9k_enable_ps(struct ath_softc *sc)$/;"	f	file:
ath9k_enable_regwrite_buffer	htc_drv_init.c	/^static void ath9k_enable_regwrite_buffer(void *hw_priv)$/;"	f	file:
ath9k_exit	hw.c	/^module_exit(ath9k_exit);$/;"	v
ath9k_exit	hw.c	/^static void __exit ath9k_exit(void)$/;"	f	file:
ath9k_exit	init.c	/^module_exit(ath9k_exit);$/;"	v
ath9k_exit	init.c	/^static void __exit ath9k_exit(void)$/;"	f	file:
ath9k_fatal_work	wmi.c	/^void ath9k_fatal_work(struct work_struct *work)$/;"	f
ath9k_flush	main.c	/^static void ath9k_flush(struct ieee80211_hw *hw, u32 queues, bool drop)$/;"	f	file:
ath9k_gen_timer_start	gpio.c	/^static void ath9k_gen_timer_start(struct ath_hw *ah,$/;"	f	file:
ath9k_gen_timer_stop	gpio.c	/^static void ath9k_gen_timer_stop(struct ath_hw *ah, struct ath_gen_timer *timer)$/;"	f	file:
ath9k_get_antenna	main.c	/^static int ath9k_get_antenna(struct ieee80211_hw *hw, u32 *tx_ant, u32 *rx_ant)$/;"	f	file:
ath9k_get_et_sset_count	debug.c	/^int ath9k_get_et_sset_count(struct ieee80211_hw *hw,$/;"	f
ath9k_get_et_stats	debug.c	/^void ath9k_get_et_stats(struct ieee80211_hw *hw,$/;"	f
ath9k_get_et_strings	debug.c	/^void ath9k_get_et_strings(struct ieee80211_hw *hw,$/;"	f
ath9k_get_extchanmode	common.c	/^static u32 ath9k_get_extchanmode(struct ieee80211_channel *chan,$/;"	f	file:
ath9k_get_stats	main.c	/^static int ath9k_get_stats(struct ieee80211_hw *hw,$/;"	f	file:
ath9k_get_survey	main.c	/^static int ath9k_get_survey(struct ieee80211_hw *hw, int idx,$/;"	f	file:
ath9k_get_tsf	main.c	/^static u64 ath9k_get_tsf(struct ieee80211_hw *hw, struct ieee80211_vif *vif)$/;"	f	file:
ath9k_get_txgain_index	eeprom_def.c	/^static void ath9k_get_txgain_index(struct ath_hw *ah,$/;"	f	file:
ath9k_gstrings_stats	debug.c	/^static const char ath9k_gstrings_stats[][ETH_GSTRING_LEN] = {$/;"	v	file:
ath9k_hal_freq_band	eeprom.h	/^enum ath9k_hal_freq_band {$/;"	g
ath9k_has_pending_frames	main.c	/^static bool ath9k_has_pending_frames(struct ath_softc *sc, struct ath_txq *txq)$/;"	f	file:
ath9k_hif_transports	htc_hst.h	/^enum ath9k_hif_transports {$/;"	g
ath9k_hif_usb_alloc_reg_in_urbs	hif_usb.c	/^static int ath9k_hif_usb_alloc_reg_in_urbs(struct hif_device_usb *hif_dev)$/;"	f	file:
ath9k_hif_usb_alloc_rx_urbs	hif_usb.c	/^static int ath9k_hif_usb_alloc_rx_urbs(struct hif_device_usb *hif_dev)$/;"	f	file:
ath9k_hif_usb_alloc_tx_urbs	hif_usb.c	/^static int ath9k_hif_usb_alloc_tx_urbs(struct hif_device_usb *hif_dev)$/;"	f	file:
ath9k_hif_usb_alloc_urbs	hif_usb.c	/^static int ath9k_hif_usb_alloc_urbs(struct hif_device_usb *hif_dev)$/;"	f	file:
ath9k_hif_usb_dealloc_reg_in_urbs	hif_usb.c	/^static void ath9k_hif_usb_dealloc_reg_in_urbs(struct hif_device_usb *hif_dev)$/;"	f	file:
ath9k_hif_usb_dealloc_rx_urbs	hif_usb.c	/^static void ath9k_hif_usb_dealloc_rx_urbs(struct hif_device_usb *hif_dev)$/;"	f	file:
ath9k_hif_usb_dealloc_tx_urbs	hif_usb.c	/^static void ath9k_hif_usb_dealloc_tx_urbs(struct hif_device_usb *hif_dev)$/;"	f	file:
ath9k_hif_usb_dealloc_urbs	hif_usb.c	/^static void ath9k_hif_usb_dealloc_urbs(struct hif_device_usb *hif_dev)$/;"	f	file:
ath9k_hif_usb_dev_deinit	hif_usb.c	/^static void ath9k_hif_usb_dev_deinit(struct hif_device_usb *hif_dev)$/;"	f	file:
ath9k_hif_usb_dev_init	hif_usb.c	/^static int ath9k_hif_usb_dev_init(struct hif_device_usb *hif_dev)$/;"	f	file:
ath9k_hif_usb_disconnect	hif_usb.c	/^static void ath9k_hif_usb_disconnect(struct usb_interface *interface)$/;"	f	file:
ath9k_hif_usb_download_fw	hif_usb.c	/^static int ath9k_hif_usb_download_fw(struct hif_device_usb *hif_dev)$/;"	f	file:
ath9k_hif_usb_driver	hif_usb.c	/^static struct usb_driver ath9k_hif_usb_driver = {$/;"	v	typeref:struct:usb_driver	file:
ath9k_hif_usb_exit	hif_usb.c	/^void ath9k_hif_usb_exit(void)$/;"	f
ath9k_hif_usb_firmware_cb	hif_usb.c	/^static void ath9k_hif_usb_firmware_cb(const struct firmware *fw, void *context)$/;"	f	file:
ath9k_hif_usb_firmware_fail	hif_usb.c	/^static void ath9k_hif_usb_firmware_fail(struct hif_device_usb *hif_dev)$/;"	f	file:
ath9k_hif_usb_ids	hif_usb.c	/^static struct usb_device_id ath9k_hif_usb_ids[] = {$/;"	v	typeref:struct:usb_device_id	file:
ath9k_hif_usb_init	hif_usb.c	/^int ath9k_hif_usb_init(void)$/;"	f
ath9k_hif_usb_probe	hif_usb.c	/^static int ath9k_hif_usb_probe(struct usb_interface *interface,$/;"	f	file:
ath9k_hif_usb_reboot	hif_usb.c	/^static void ath9k_hif_usb_reboot(struct usb_device *udev)$/;"	f	file:
ath9k_hif_usb_reg_in_cb	hif_usb.c	/^static void ath9k_hif_usb_reg_in_cb(struct urb *urb)$/;"	f	file:
ath9k_hif_usb_resume	hif_usb.c	/^static int ath9k_hif_usb_resume(struct usb_interface *interface)$/;"	f	file:
ath9k_hif_usb_rx_cb	hif_usb.c	/^static void ath9k_hif_usb_rx_cb(struct urb *urb)$/;"	f	file:
ath9k_hif_usb_rx_stream	hif_usb.c	/^static void ath9k_hif_usb_rx_stream(struct hif_device_usb *hif_dev,$/;"	f	file:
ath9k_hif_usb_suspend	hif_usb.c	/^static int ath9k_hif_usb_suspend(struct usb_interface *interface,$/;"	f	file:
ath9k_host_rx_init	htc_drv_txrx.c	/^void ath9k_host_rx_init(struct ath9k_htc_priv *priv)$/;"	f
ath9k_htc_add_interface	htc_drv_main.c	/^static int ath9k_htc_add_interface(struct ieee80211_hw *hw,$/;"	f	file:
ath9k_htc_add_monitor_interface	htc_drv_main.c	/^static int ath9k_htc_add_monitor_interface(struct ath9k_htc_priv *priv)$/;"	f	file:
ath9k_htc_add_station	htc_drv_main.c	/^static int ath9k_htc_add_station(struct ath9k_htc_priv *priv,$/;"	f	file:
ath9k_htc_ampdu_action	htc_drv_main.c	/^static int ath9k_htc_ampdu_action(struct ieee80211_hw *hw,$/;"	f	file:
ath9k_htc_ani_work	htc_drv_main.c	/^void ath9k_htc_ani_work(struct work_struct *work)$/;"	f
ath9k_htc_assign_bslot	htc_drv_beacon.c	/^void ath9k_htc_assign_bslot(struct ath9k_htc_priv *priv,$/;"	f
ath9k_htc_beacon_config	htc_drv_beacon.c	/^void ath9k_htc_beacon_config(struct ath9k_htc_priv *priv,$/;"	f
ath9k_htc_beacon_config_adhoc	htc_drv_beacon.c	/^static void ath9k_htc_beacon_config_adhoc(struct ath9k_htc_priv *priv,$/;"	f	file:
ath9k_htc_beacon_config_ap	htc_drv_beacon.c	/^static void ath9k_htc_beacon_config_ap(struct ath9k_htc_priv *priv,$/;"	f	file:
ath9k_htc_beacon_config_sta	htc_drv_beacon.c	/^static void ath9k_htc_beacon_config_sta(struct ath9k_htc_priv *priv,$/;"	f	file:
ath9k_htc_beacon_iter	htc_drv_beacon.c	/^static void ath9k_htc_beacon_iter(void *data, u8 *mac, struct ieee80211_vif *vif)$/;"	f	file:
ath9k_htc_beacon_reconfig	htc_drv_beacon.c	/^void ath9k_htc_beacon_reconfig(struct ath9k_htc_priv *priv)$/;"	f
ath9k_htc_beaconep	htc_drv_beacon.c	/^void ath9k_htc_beaconep(void *drv_priv, struct sk_buff *skb,$/;"	f
ath9k_htc_beaconq_config	htc_drv_beacon.c	/^void ath9k_htc_beaconq_config(struct ath9k_htc_priv *priv)$/;"	f
ath9k_htc_bss_info_changed	htc_drv_main.c	/^static void ath9k_htc_bss_info_changed(struct ieee80211_hw *hw,$/;"	f	file:
ath9k_htc_bss_iter	htc_drv_main.c	/^static void ath9k_htc_bss_iter(void *data, u8 *mac, struct ieee80211_vif *vif)$/;"	f	file:
ath9k_htc_bssid_iter	htc_drv_main.c	/^static void ath9k_htc_bssid_iter(void *data, u8 *mac, struct ieee80211_vif *vif)$/;"	f	file:
ath9k_htc_btcoex_enable	htc_drv_init.c	/^static int ath9k_htc_btcoex_enable;$/;"	v	file:
ath9k_htc_cabq_setup	htc_drv_txrx.c	/^int ath9k_htc_cabq_setup(struct ath9k_htc_priv *priv)$/;"	f
ath9k_htc_calcrxfilter	htc_drv_txrx.c	/^u32 ath9k_htc_calcrxfilter(struct ath9k_htc_priv *priv)$/;"	f
ath9k_htc_cap_target	htc.h	/^struct ath9k_htc_cap_target {$/;"	s
ath9k_htc_check_beacon_config	htc_drv_beacon.c	/^static bool ath9k_htc_check_beacon_config(struct ath9k_htc_priv *priv,$/;"	f	file:
ath9k_htc_check_stop_queues	htc_drv_txrx.c	/^void ath9k_htc_check_stop_queues(struct ath9k_htc_priv *priv)$/;"	f
ath9k_htc_check_tx_aggr	htc_drv_txrx.c	/^static void ath9k_htc_check_tx_aggr(struct ath9k_htc_priv *priv,$/;"	f	file:
ath9k_htc_check_wake_queues	htc_drv_txrx.c	/^void ath9k_htc_check_wake_queues(struct ath9k_htc_priv *priv)$/;"	f
ath9k_htc_choose_bslot	htc_drv_beacon.c	/^static int ath9k_htc_choose_bslot(struct ath9k_htc_priv *priv,$/;"	f	file:
ath9k_htc_choose_set_bssid	htc_drv_main.c	/^static void ath9k_htc_choose_set_bssid(struct ath9k_htc_priv *priv)$/;"	f	file:
ath9k_htc_conf_tx	htc_drv_main.c	/^static int ath9k_htc_conf_tx(struct ieee80211_hw *hw,$/;"	f	file:
ath9k_htc_config	htc_drv_main.c	/^static int ath9k_htc_config(struct ieee80211_hw *hw, u32 changed)$/;"	f	file:
ath9k_htc_configure_filter	htc_drv_main.c	/^static void ath9k_htc_configure_filter(struct ieee80211_hw *hw,$/;"	f	file:
ath9k_htc_connect_svc	htc_drv_init.c	/^static inline int ath9k_htc_connect_svc(struct ath9k_htc_priv *priv,$/;"	f	file:
ath9k_htc_disconnect_device	htc_drv_init.c	/^void ath9k_htc_disconnect_device(struct htc_target *htc_handle, bool hotunplug)$/;"	f
ath9k_htc_err_stat_rx	htc.h	/^static inline void ath9k_htc_err_stat_rx(struct ath9k_htc_priv *priv,$/;"	f
ath9k_htc_err_stat_rx	htc_drv_debug.c	/^void ath9k_htc_err_stat_rx(struct ath9k_htc_priv *priv,$/;"	f
ath9k_htc_exit	htc_drv_init.c	/^module_exit(ath9k_htc_exit);$/;"	v
ath9k_htc_exit	htc_drv_init.c	/^static void __exit ath9k_htc_exit(void)$/;"	f	file:
ath9k_htc_get_antenna	htc_drv_main.c	/^static int ath9k_htc_get_antenna(struct ieee80211_hw *hw, u32 *tx_ant,$/;"	f	file:
ath9k_htc_get_curmode	htc_drv_main.c	/^static enum htc_phymode ath9k_htc_get_curmode(struct ath9k_htc_priv *priv,$/;"	f	file:
ath9k_htc_get_eeprom_base	htc_drv_main.c	/^struct base_eep_header *ath9k_htc_get_eeprom_base(struct ath9k_htc_priv *priv)$/;"	f
ath9k_htc_get_et_sset_count	htc_drv_debug.c	/^int ath9k_htc_get_et_sset_count(struct ieee80211_hw *hw,$/;"	f
ath9k_htc_get_et_stats	htc_drv_debug.c	/^void ath9k_htc_get_et_stats(struct ieee80211_hw *hw,$/;"	f
ath9k_htc_get_et_strings	htc_drv_debug.c	/^void ath9k_htc_get_et_strings(struct ieee80211_hw *hw,$/;"	f
ath9k_htc_get_stats	htc_drv_main.c	/^static int ath9k_htc_get_stats(struct ieee80211_hw *hw,$/;"	f	file:
ath9k_htc_get_tsf	htc_drv_main.c	/^static u64 ath9k_htc_get_tsf(struct ieee80211_hw *hw,$/;"	f	file:
ath9k_htc_gstrings_stats	htc_drv_debug.c	/^static const char ath9k_htc_gstrings_stats[][ETH_GSTRING_LEN] = {$/;"	v	file:
ath9k_htc_hif	htc_hst.h	/^struct ath9k_htc_hif {$/;"	s
ath9k_htc_hw_alloc	htc_hst.c	/^struct htc_target *ath9k_htc_hw_alloc(void *hif_handle,$/;"	f
ath9k_htc_hw_deinit	htc_hst.c	/^void ath9k_htc_hw_deinit(struct htc_target *target, bool hot_unplug)$/;"	f
ath9k_htc_hw_free	htc_hst.c	/^void ath9k_htc_hw_free(struct htc_target *htc)$/;"	f
ath9k_htc_hw_init	htc_hst.c	/^int ath9k_htc_hw_init(struct htc_target *target,$/;"	f
ath9k_htc_init	htc_drv_init.c	/^module_init(ath9k_htc_init);$/;"	v
ath9k_htc_init	htc_drv_init.c	/^static int __init ath9k_htc_init(void)$/;"	f	file:
ath9k_htc_init_btcoex	htc.h	/^static inline void ath9k_htc_init_btcoex(struct ath9k_htc_priv *priv, char *product)$/;"	f
ath9k_htc_init_btcoex	htc_drv_gpio.c	/^void ath9k_htc_init_btcoex(struct ath9k_htc_priv *priv, char *product)$/;"	f
ath9k_htc_init_debug	htc.h	/^static inline int ath9k_htc_init_debug(struct ath_hw *ah) { return 0; };$/;"	f
ath9k_htc_init_debug	htc_drv_debug.c	/^int ath9k_htc_init_debug(struct ath_hw *ah)$/;"	f
ath9k_htc_init_rate	htc_drv_main.c	/^static void ath9k_htc_init_rate(struct ath9k_htc_priv *priv,$/;"	f	file:
ath9k_htc_opmode_init	htc_drv_txrx.c	/^static void ath9k_htc_opmode_init(struct ath9k_htc_priv *priv)$/;"	f	file:
ath9k_htc_ops	htc_drv_main.c	/^struct ieee80211_ops ath9k_htc_ops = {$/;"	v	typeref:struct:ieee80211_ops
ath9k_htc_priv	htc.h	/^struct ath9k_htc_priv {$/;"	s
ath9k_htc_probe_device	htc_drv_init.c	/^int ath9k_htc_probe_device(struct htc_target *htc_handle, struct device *dev,$/;"	f
ath9k_htc_ps_restore	htc_drv_main.c	/^void ath9k_htc_ps_restore(struct ath9k_htc_priv *priv)$/;"	f
ath9k_htc_ps_wakeup	htc_drv_main.c	/^void ath9k_htc_ps_wakeup(struct ath9k_htc_priv *priv)$/;"	f
ath9k_htc_rate	htc.h	/^struct ath9k_htc_rate {$/;"	s
ath9k_htc_rateset	htc.h	/^struct ath9k_htc_rateset {$/;"	s
ath9k_htc_remove_bslot	htc_drv_beacon.c	/^void ath9k_htc_remove_bslot(struct ath9k_htc_priv *priv,$/;"	f
ath9k_htc_remove_interface	htc_drv_main.c	/^static void ath9k_htc_remove_interface(struct ieee80211_hw *hw,$/;"	f	file:
ath9k_htc_remove_monitor_interface	htc_drv_main.c	/^static int ath9k_htc_remove_monitor_interface(struct ath9k_htc_priv *priv)$/;"	f	file:
ath9k_htc_remove_station	htc_drv_main.c	/^static int ath9k_htc_remove_station(struct ath9k_htc_priv *priv,$/;"	f	file:
ath9k_htc_reset	htc_drv_main.c	/^void ath9k_htc_reset(struct ath9k_htc_priv *priv)$/;"	f
ath9k_htc_reset_tsf	htc_drv_main.c	/^static void ath9k_htc_reset_tsf(struct ieee80211_hw *hw,$/;"	f	file:
ath9k_htc_resume	htc_drv_init.c	/^int ath9k_htc_resume(struct htc_target *htc_handle)$/;"	f
ath9k_htc_rfkill_poll_state	htc_drv_gpio.c	/^void ath9k_htc_rfkill_poll_state(struct ieee80211_hw *hw)$/;"	f
ath9k_htc_rx	htc.h	/^struct ath9k_htc_rx {$/;"	s
ath9k_htc_rx_msg	htc_hst.c	/^void ath9k_htc_rx_msg(struct htc_target *htc_handle,$/;"	f
ath9k_htc_rxbuf	htc.h	/^struct ath9k_htc_rxbuf {$/;"	s
ath9k_htc_rxep	htc_drv_txrx.c	/^void ath9k_htc_rxep(void *drv_priv, struct sk_buff *skb,$/;"	f
ath9k_htc_send_beacon	htc_drv_beacon.c	/^static void ath9k_htc_send_beacon(struct ath9k_htc_priv *priv,$/;"	f	file:
ath9k_htc_send_buffered	htc_drv_beacon.c	/^static void ath9k_htc_send_buffered(struct ath9k_htc_priv *priv,$/;"	f	file:
ath9k_htc_send_rate_cmd	htc_drv_main.c	/^static int ath9k_htc_send_rate_cmd(struct ath9k_htc_priv *priv,$/;"	f	file:
ath9k_htc_set_bitrate_mask	htc_drv_main.c	/^static int ath9k_htc_set_bitrate_mask(struct ieee80211_hw *hw,$/;"	f	file:
ath9k_htc_set_bssid	htc_drv_main.c	/^static void ath9k_htc_set_bssid(struct ath9k_htc_priv *priv)$/;"	f	file:
ath9k_htc_set_bssid_mask	htc_drv_main.c	/^static void ath9k_htc_set_bssid_mask(struct ath9k_htc_priv *priv,$/;"	f	file:
ath9k_htc_set_channel	htc_drv_main.c	/^static int ath9k_htc_set_channel(struct ath9k_htc_priv *priv,$/;"	f	file:
ath9k_htc_set_coverage_class	htc_drv_main.c	/^static void ath9k_htc_set_coverage_class(struct ieee80211_hw *hw,$/;"	f	file:
ath9k_htc_set_key	htc_drv_main.c	/^static int ath9k_htc_set_key(struct ieee80211_hw *hw,$/;"	f	file:
ath9k_htc_set_opmode	htc_drv_main.c	/^static void ath9k_htc_set_opmode(struct ath9k_htc_priv *priv)$/;"	f	file:
ath9k_htc_set_rts_threshold	htc_drv_main.c	/^static int ath9k_htc_set_rts_threshold(struct ieee80211_hw *hw, u32 value)$/;"	f	file:
ath9k_htc_set_tsf	htc_drv_main.c	/^static void ath9k_htc_set_tsf(struct ieee80211_hw *hw,$/;"	f	file:
ath9k_htc_set_tsfadjust	htc_drv_beacon.c	/^void ath9k_htc_set_tsfadjust(struct ath9k_htc_priv *priv,$/;"	f
ath9k_htc_setpower	htc_drv_main.c	/^bool ath9k_htc_setpower(struct ath9k_htc_priv *priv,$/;"	f
ath9k_htc_setup_rate	htc_drv_main.c	/^static void ath9k_htc_setup_rate(struct ath9k_htc_priv *priv,$/;"	f	file:
ath9k_htc_sta	htc.h	/^struct ath9k_htc_sta {$/;"	s
ath9k_htc_sta_add	htc_drv_main.c	/^static int ath9k_htc_sta_add(struct ieee80211_hw *hw,$/;"	f	file:
ath9k_htc_sta_rc_update	htc_drv_main.c	/^static void ath9k_htc_sta_rc_update(struct ieee80211_hw *hw,$/;"	f	file:
ath9k_htc_sta_remove	htc_drv_main.c	/^static int ath9k_htc_sta_remove(struct ieee80211_hw *hw,$/;"	f	file:
ath9k_htc_start	htc_drv_main.c	/^static int ath9k_htc_start(struct ieee80211_hw *hw)$/;"	f	file:
ath9k_htc_start_ani	htc_drv_main.c	/^void ath9k_htc_start_ani(struct ath9k_htc_priv *priv)$/;"	f
ath9k_htc_start_btcoex	htc.h	/^static inline void ath9k_htc_start_btcoex(struct ath9k_htc_priv *priv)$/;"	f
ath9k_htc_start_btcoex	htc_drv_gpio.c	/^void ath9k_htc_start_btcoex(struct ath9k_htc_priv *priv)$/;"	f
ath9k_htc_stop	htc_drv_main.c	/^static void ath9k_htc_stop(struct ieee80211_hw *hw)$/;"	f	file:
ath9k_htc_stop_ani	htc_drv_main.c	/^void ath9k_htc_stop_ani(struct ath9k_htc_priv *priv)$/;"	f
ath9k_htc_stop_btcoex	htc.h	/^static inline void ath9k_htc_stop_btcoex(struct ath9k_htc_priv *priv)$/;"	f
ath9k_htc_stop_btcoex	htc_drv_gpio.c	/^void ath9k_htc_stop_btcoex(struct ath9k_htc_priv *priv)$/;"	f
ath9k_htc_suspend	htc_drv_init.c	/^void ath9k_htc_suspend(struct htc_target *htc_handle)$/;"	f
ath9k_htc_sw_scan_complete	htc_drv_main.c	/^static void ath9k_htc_sw_scan_complete(struct ieee80211_hw *hw)$/;"	f	file:
ath9k_htc_sw_scan_start	htc_drv_main.c	/^static void ath9k_htc_sw_scan_start(struct ieee80211_hw *hw)$/;"	f	file:
ath9k_htc_swba	htc_drv_beacon.c	/^void ath9k_htc_swba(struct ath9k_htc_priv *priv,$/;"	f
ath9k_htc_target_aggr	htc.h	/^struct ath9k_htc_target_aggr {$/;"	s
ath9k_htc_target_int_stats	htc.h	/^struct ath9k_htc_target_int_stats {$/;"	s
ath9k_htc_target_rate	htc.h	/^struct ath9k_htc_target_rate {$/;"	s
ath9k_htc_target_rate_mask	htc.h	/^struct ath9k_htc_target_rate_mask {$/;"	s
ath9k_htc_target_rx_stats	htc.h	/^struct ath9k_htc_target_rx_stats {$/;"	s
ath9k_htc_target_sta	htc.h	/^struct ath9k_htc_target_sta {$/;"	s
ath9k_htc_target_tx_stats	htc.h	/^struct ath9k_htc_target_tx_stats {$/;"	s
ath9k_htc_target_vif	htc.h	/^struct ath9k_htc_target_vif {$/;"	s
ath9k_htc_tpt_blink	htc_drv_init.c	/^static const struct ieee80211_tpt_blink ath9k_htc_tpt_blink[] = {$/;"	v	typeref:struct:ieee80211_tpt_blink	file:
ath9k_htc_tx	htc.h	/^struct ath9k_htc_tx {$/;"	s
ath9k_htc_tx	htc_drv_main.c	/^static void ath9k_htc_tx(struct ieee80211_hw *hw,$/;"	f	file:
ath9k_htc_tx_aggr_oper	htc_drv_main.c	/^static int ath9k_htc_tx_aggr_oper(struct ath9k_htc_priv *priv,$/;"	f	file:
ath9k_htc_tx_cleanup_queue	htc_drv_txrx.c	/^static void ath9k_htc_tx_cleanup_queue(struct ath9k_htc_priv *priv,$/;"	f	file:
ath9k_htc_tx_cleanup_timer	htc_drv_txrx.c	/^void ath9k_htc_tx_cleanup_timer(unsigned long data)$/;"	f
ath9k_htc_tx_clear_slot	htc_drv_txrx.c	/^void ath9k_htc_tx_clear_slot(struct ath9k_htc_priv *priv, int slot)$/;"	f
ath9k_htc_tx_ctl	htc.h	/^struct ath9k_htc_tx_ctl {$/;"	s
ath9k_htc_tx_data	htc_drv_txrx.c	/^static void ath9k_htc_tx_data(struct ath9k_htc_priv *priv,$/;"	f	file:
ath9k_htc_tx_drain	htc_drv_txrx.c	/^void ath9k_htc_tx_drain(struct ath9k_htc_priv *priv)$/;"	f
ath9k_htc_tx_drainq	htc_drv_txrx.c	/^static inline void ath9k_htc_tx_drainq(struct ath9k_htc_priv *priv,$/;"	f	file:
ath9k_htc_tx_event	wmi.h	/^struct ath9k_htc_tx_event {$/;"	s
ath9k_htc_tx_get_packet	htc_drv_txrx.c	/^static struct sk_buff* ath9k_htc_tx_get_packet(struct ath9k_htc_priv *priv,$/;"	f	file:
ath9k_htc_tx_get_slot	htc_drv_txrx.c	/^int ath9k_htc_tx_get_slot(struct ath9k_htc_priv *priv)$/;"	f
ath9k_htc_tx_mgmt	htc_drv_txrx.c	/^static void ath9k_htc_tx_mgmt(struct ath9k_htc_priv *priv,$/;"	f	file:
ath9k_htc_tx_process	htc_drv_txrx.c	/^static void ath9k_htc_tx_process(struct ath9k_htc_priv *priv,$/;"	f	file:
ath9k_htc_tx_start	htc_drv_txrx.c	/^int ath9k_htc_tx_start(struct ath9k_htc_priv *priv,$/;"	f
ath9k_htc_txcompletion_cb	htc_hst.c	/^void ath9k_htc_txcompletion_cb(struct htc_target *htc_handle,$/;"	f
ath9k_htc_txep	htc_drv_txrx.c	/^void ath9k_htc_txep(void *drv_priv, struct sk_buff *skb,$/;"	f
ath9k_htc_txq_setup	htc_drv_txrx.c	/^bool ath9k_htc_txq_setup(struct ath9k_htc_priv *priv, int subtype)$/;"	f
ath9k_htc_txstatus	htc_drv_txrx.c	/^void ath9k_htc_txstatus(struct ath9k_htc_priv *priv, void *wmi_event)$/;"	f
ath9k_htc_update_cap_target	htc_drv_main.c	/^int ath9k_htc_update_cap_target(struct ath9k_htc_priv *priv,$/;"	f
ath9k_htc_update_rate	htc_drv_main.c	/^static void ath9k_htc_update_rate(struct ath9k_htc_priv *priv,$/;"	f	file:
ath9k_htc_vif	htc.h	/^struct ath9k_htc_vif {$/;"	s
ath9k_htc_vif_iter	htc_drv_main.c	/^static void ath9k_htc_vif_iter(void *data, u8 *mac, struct ieee80211_vif *vif)$/;"	f	file:
ath9k_htc_vif_reconfig	htc_drv_main.c	/^static void ath9k_htc_vif_reconfig(struct ath9k_htc_priv *priv)$/;"	f	file:
ath9k_htc_wait_for_target	htc_drv_init.c	/^static int ath9k_htc_wait_for_target(struct ath9k_htc_priv *priv)$/;"	f	file:
ath9k_hw-y	Makefile	/^ath9k_hw-y:=	\\$/;"	m
ath9k_hw_4k_check_eeprom	eeprom_4k.c	/^static int ath9k_hw_4k_check_eeprom(struct ath_hw *ah)$/;"	f	file:
ath9k_hw_4k_dump_eeprom	eeprom_4k.c	/^static u32 ath9k_hw_4k_dump_eeprom(struct ath_hw *ah, bool dump_base_hdr,$/;"	f	file:
ath9k_hw_4k_fill_eeprom	eeprom_4k.c	/^static bool ath9k_hw_4k_fill_eeprom(struct ath_hw *ah)$/;"	f	file:
ath9k_hw_4k_get_eeprom	eeprom_4k.c	/^static u32 ath9k_hw_4k_get_eeprom(struct ath_hw *ah,$/;"	f	file:
ath9k_hw_4k_get_eeprom_rev	eeprom_4k.c	/^static int ath9k_hw_4k_get_eeprom_rev(struct ath_hw *ah)$/;"	f	file:
ath9k_hw_4k_get_eeprom_ver	eeprom_4k.c	/^static int ath9k_hw_4k_get_eeprom_ver(struct ath_hw *ah)$/;"	f	file:
ath9k_hw_4k_get_spur_channel	eeprom_4k.c	/^static u16 ath9k_hw_4k_get_spur_channel(struct ath_hw *ah, u16 i, bool is2GHz)$/;"	f	file:
ath9k_hw_4k_set_board_values	eeprom_4k.c	/^static void ath9k_hw_4k_set_board_values(struct ath_hw *ah,$/;"	f	file:
ath9k_hw_4k_set_gain	eeprom_4k.c	/^static void ath9k_hw_4k_set_gain(struct ath_hw *ah,$/;"	f	file:
ath9k_hw_4k_set_txpower	eeprom_4k.c	/^static void ath9k_hw_4k_set_txpower(struct ath_hw *ah,$/;"	f	file:
ath9k_hw_abort_tx_dma	mac.c	/^EXPORT_SYMBOL(ath9k_hw_abort_tx_dma);$/;"	v
ath9k_hw_abort_tx_dma	mac.c	/^void ath9k_hw_abort_tx_dma(struct ath_hw *ah)$/;"	f
ath9k_hw_abortpcurecv	mac.c	/^EXPORT_SYMBOL(ath9k_hw_abortpcurecv);$/;"	v
ath9k_hw_abortpcurecv	mac.c	/^void ath9k_hw_abortpcurecv(struct ath_hw *ah)$/;"	f
ath9k_hw_addrxbuf_edma	ar9003_mac.c	/^EXPORT_SYMBOL(ath9k_hw_addrxbuf_edma);$/;"	v
ath9k_hw_addrxbuf_edma	ar9003_mac.c	/^void ath9k_hw_addrxbuf_edma(struct ath_hw *ah, u32 rxdp,$/;"	f
ath9k_hw_analog_shift_regwrite	eeprom.c	/^void ath9k_hw_analog_shift_regwrite(struct ath_hw *ah, u32 reg, u32 val)$/;"	f
ath9k_hw_analog_shift_rmw	eeprom.c	/^void ath9k_hw_analog_shift_rmw(struct ath_hw *ah, u32 reg, u32 mask,$/;"	f
ath9k_hw_ani_cache_ini_regs	hw.c	/^static void ath9k_hw_ani_cache_ini_regs(struct ath_hw *ah)$/;"	f	file:
ath9k_hw_ani_cck_err_trigger	ani.c	/^static void ath9k_hw_ani_cck_err_trigger(struct ath_hw *ah)$/;"	f	file:
ath9k_hw_ani_control	hw-ops.h	/^static inline bool ath9k_hw_ani_control(struct ath_hw *ah,$/;"	f
ath9k_hw_ani_init	ani.c	/^void ath9k_hw_ani_init(struct ath_hw *ah)$/;"	f
ath9k_hw_ani_lower_immunity	ani.c	/^static void ath9k_hw_ani_lower_immunity(struct ath_hw *ah)$/;"	f	file:
ath9k_hw_ani_monitor	ani.c	/^EXPORT_SYMBOL(ath9k_hw_ani_monitor);$/;"	v
ath9k_hw_ani_monitor	ani.c	/^void ath9k_hw_ani_monitor(struct ath_hw *ah, struct ath9k_channel *chan)$/;"	f
ath9k_hw_ani_ofdm_err_trigger	ani.c	/^static void ath9k_hw_ani_ofdm_err_trigger(struct ath_hw *ah)$/;"	f	file:
ath9k_hw_ani_read_counters	ani.c	/^static bool ath9k_hw_ani_read_counters(struct ath_hw *ah)$/;"	f	file:
ath9k_hw_antctrl_shared_chain_lnadiv	hw-ops.h	/^static inline void ath9k_hw_antctrl_shared_chain_lnadiv(struct ath_hw *ah,$/;"	f
ath9k_hw_antdiv_comb_conf_get	hw-ops.h	/^static inline void ath9k_hw_antdiv_comb_conf_get(struct ath_hw *ah,$/;"	f
ath9k_hw_antdiv_comb_conf_set	hw-ops.h	/^static inline void ath9k_hw_antdiv_comb_conf_set(struct ath_hw *ah,$/;"	f
ath9k_hw_apply_gpio_override	hw.c	/^static void ath9k_hw_apply_gpio_override(struct ath_hw *ah)$/;"	f	file:
ath9k_hw_apply_txpower	hw.c	/^void ath9k_hw_apply_txpower(struct ath_hw *ah, struct ath9k_channel *chan,$/;"	f
ath9k_hw_ar9003_dump_eeprom	ar9003_eeprom.c	/^static u32 ath9k_hw_ar9003_dump_eeprom(struct ath_hw *ah, bool dump_base_hdr,$/;"	f	file:
ath9k_hw_ar9287_check_eeprom	eeprom_9287.c	/^static int ath9k_hw_ar9287_check_eeprom(struct ath_hw *ah)$/;"	f	file:
ath9k_hw_ar9287_dump_eeprom	eeprom_9287.c	/^static u32 ath9k_hw_ar9287_dump_eeprom(struct ath_hw *ah, bool dump_base_hdr,$/;"	f	file:
ath9k_hw_ar9287_fill_eeprom	eeprom_9287.c	/^static bool ath9k_hw_ar9287_fill_eeprom(struct ath_hw *ah)$/;"	f	file:
ath9k_hw_ar9287_get_eeprom	eeprom_9287.c	/^static u32 ath9k_hw_ar9287_get_eeprom(struct ath_hw *ah,$/;"	f	file:
ath9k_hw_ar9287_get_eeprom_rev	eeprom_9287.c	/^static int ath9k_hw_ar9287_get_eeprom_rev(struct ath_hw *ah)$/;"	f	file:
ath9k_hw_ar9287_get_eeprom_ver	eeprom_9287.c	/^static int ath9k_hw_ar9287_get_eeprom_ver(struct ath_hw *ah)$/;"	f	file:
ath9k_hw_ar9287_get_spur_channel	eeprom_9287.c	/^static u16 ath9k_hw_ar9287_get_spur_channel(struct ath_hw *ah,$/;"	f	file:
ath9k_hw_ar9287_set_board_values	eeprom_9287.c	/^static void ath9k_hw_ar9287_set_board_values(struct ath_hw *ah,$/;"	f	file:
ath9k_hw_ar9287_set_txpower	eeprom_9287.c	/^static void ath9k_hw_ar9287_set_txpower(struct ath_hw *ah,$/;"	f	file:
ath9k_hw_ar9300_check_eeprom	ar9003_eeprom.c	/^static int ath9k_hw_ar9300_check_eeprom(struct ath_hw *ah)$/;"	f	file:
ath9k_hw_ar9300_fill_eeprom	ar9003_eeprom.c	/^static bool ath9k_hw_ar9300_fill_eeprom(struct ath_hw *ah)$/;"	f	file:
ath9k_hw_ar9300_get_eeprom	ar9003_eeprom.c	/^static u32 ath9k_hw_ar9300_get_eeprom(struct ath_hw *ah,$/;"	f	file:
ath9k_hw_ar9300_get_eeprom_rev	ar9003_eeprom.c	/^static int ath9k_hw_ar9300_get_eeprom_rev(struct ath_hw *ah)$/;"	f	file:
ath9k_hw_ar9300_get_eeprom_ver	ar9003_eeprom.c	/^static int ath9k_hw_ar9300_get_eeprom_ver(struct ath_hw *ah)$/;"	f	file:
ath9k_hw_ar9300_get_spur_channel	ar9003_eeprom.c	/^static u16 ath9k_hw_ar9300_get_spur_channel(struct ath_hw *ah,$/;"	f	file:
ath9k_hw_ar9300_set_addac	ar9003_eeprom.c	/^static void ath9k_hw_ar9300_set_addac(struct ath_hw *ah,$/;"	f	file:
ath9k_hw_ar9300_set_board_values	ar9003_eeprom.c	/^static void ath9k_hw_ar9300_set_board_values(struct ath_hw *ah,$/;"	f	file:
ath9k_hw_ar9300_set_txpower	ar9003_eeprom.c	/^static void ath9k_hw_ar9300_set_txpower(struct ath_hw *ah,$/;"	f	file:
ath9k_hw_attach_ops	hw.c	/^static int ath9k_hw_attach_ops(struct ath_hw *ah)$/;"	f	file:
ath9k_hw_beaconinit	hw.c	/^EXPORT_SYMBOL(ath9k_hw_beaconinit);$/;"	v
ath9k_hw_beaconinit	hw.c	/^void ath9k_hw_beaconinit(struct ath_hw *ah, u32 next_beacon, u32 beacon_period)$/;"	f
ath9k_hw_beaconq_setup	mac.c	/^EXPORT_SYMBOL(ath9k_hw_beaconq_setup);$/;"	v
ath9k_hw_beaconq_setup	mac.c	/^int ath9k_hw_beaconq_setup(struct ath_hw *ah)$/;"	f
ath9k_hw_bstuck_nfcal	calib.c	/^EXPORT_SYMBOL(ath9k_hw_bstuck_nfcal);$/;"	v
ath9k_hw_bstuck_nfcal	calib.c	/^void ath9k_hw_bstuck_nfcal(struct ath_hw *ah)$/;"	f
ath9k_hw_btcoex_bt_stomp	btcoex.c	/^EXPORT_SYMBOL(ath9k_hw_btcoex_bt_stomp);$/;"	v
ath9k_hw_btcoex_bt_stomp	btcoex.c	/^void ath9k_hw_btcoex_bt_stomp(struct ath_hw *ah,$/;"	f
ath9k_hw_btcoex_disable	btcoex.c	/^EXPORT_SYMBOL(ath9k_hw_btcoex_disable);$/;"	v
ath9k_hw_btcoex_disable	btcoex.c	/^void ath9k_hw_btcoex_disable(struct ath_hw *ah)$/;"	f
ath9k_hw_btcoex_enable	btcoex.c	/^EXPORT_SYMBOL(ath9k_hw_btcoex_enable);$/;"	v
ath9k_hw_btcoex_enable	btcoex.c	/^void ath9k_hw_btcoex_enable(struct ath_hw *ah)$/;"	f
ath9k_hw_btcoex_enable	hw.h	/^static inline void ath9k_hw_btcoex_enable(struct ath_hw *ah)$/;"	f
ath9k_hw_btcoex_enable_2wire	btcoex.c	/^static void ath9k_hw_btcoex_enable_2wire(struct ath_hw *ah)$/;"	f	file:
ath9k_hw_btcoex_enable_3wire	btcoex.c	/^static void ath9k_hw_btcoex_enable_3wire(struct ath_hw *ah)$/;"	f	file:
ath9k_hw_btcoex_enable_mci	btcoex.c	/^static void ath9k_hw_btcoex_enable_mci(struct ath_hw *ah)$/;"	f	file:
ath9k_hw_btcoex_init_2wire	btcoex.c	/^EXPORT_SYMBOL(ath9k_hw_btcoex_init_2wire);$/;"	v
ath9k_hw_btcoex_init_2wire	btcoex.c	/^void ath9k_hw_btcoex_init_2wire(struct ath_hw *ah)$/;"	f
ath9k_hw_btcoex_init_3wire	btcoex.c	/^EXPORT_SYMBOL(ath9k_hw_btcoex_init_3wire);$/;"	v
ath9k_hw_btcoex_init_3wire	btcoex.c	/^void ath9k_hw_btcoex_init_3wire(struct ath_hw *ah)$/;"	f
ath9k_hw_btcoex_init_mci	btcoex.c	/^EXPORT_SYMBOL(ath9k_hw_btcoex_init_mci);$/;"	v
ath9k_hw_btcoex_init_mci	btcoex.c	/^void ath9k_hw_btcoex_init_mci(struct ath_hw *ah)$/;"	f
ath9k_hw_btcoex_init_scheme	btcoex.c	/^EXPORT_SYMBOL(ath9k_hw_btcoex_init_scheme);$/;"	v
ath9k_hw_btcoex_init_scheme	btcoex.c	/^void ath9k_hw_btcoex_init_scheme(struct ath_hw *ah)$/;"	f
ath9k_hw_btcoex_is_enabled	hw.h	/^static inline bool ath9k_hw_btcoex_is_enabled(struct ath_hw *ah)$/;"	f
ath9k_hw_btcoex_set_concur_txprio	btcoex.c	/^EXPORT_SYMBOL(ath9k_hw_btcoex_set_concur_txprio);$/;"	v
ath9k_hw_btcoex_set_concur_txprio	btcoex.c	/^void ath9k_hw_btcoex_set_concur_txprio(struct ath_hw *ah, u8 *stomp_txprio)$/;"	f
ath9k_hw_btcoex_set_weight	btcoex.c	/^EXPORT_SYMBOL(ath9k_hw_btcoex_set_weight);$/;"	v
ath9k_hw_btcoex_set_weight	btcoex.c	/^void ath9k_hw_btcoex_set_weight(struct ath_hw *ah,$/;"	f
ath9k_hw_cal_data	hw.h	/^struct ath9k_hw_cal_data {$/;"	s
ath9k_hw_calibrate	hw-ops.h	/^static inline bool ath9k_hw_calibrate(struct ath_hw *ah,$/;"	f
ath9k_hw_capabilities	hw.h	/^struct ath9k_hw_capabilities {$/;"	s
ath9k_hw_caps	hw.h	/^enum ath9k_hw_caps {$/;"	g
ath9k_hw_cfg_gpio_input	hw.c	/^EXPORT_SYMBOL(ath9k_hw_cfg_gpio_input);$/;"	v
ath9k_hw_cfg_gpio_input	hw.c	/^void ath9k_hw_cfg_gpio_input(struct ath_hw *ah, u32 gpio)$/;"	f
ath9k_hw_cfg_output	hw.c	/^EXPORT_SYMBOL(ath9k_hw_cfg_output);$/;"	v
ath9k_hw_cfg_output	hw.c	/^void ath9k_hw_cfg_output(struct ath_hw *ah, u32 gpio,$/;"	f
ath9k_hw_channel_change	hw.c	/^static bool ath9k_hw_channel_change(struct ath_hw *ah,$/;"	f	file:
ath9k_hw_check_alive	hw.c	/^EXPORT_SYMBOL(ath9k_hw_check_alive);$/;"	v
ath9k_hw_check_alive	hw.c	/^bool ath9k_hw_check_alive(struct ath_hw *ah)$/;"	f
ath9k_hw_check_dcs	hw.c	/^static bool ath9k_hw_check_dcs(u32 dma_dbg, u32 num_dcu_states,$/;"	f	file:
ath9k_hw_chip_reset	hw.c	/^static bool ath9k_hw_chip_reset(struct ath_hw *ah,$/;"	f	file:
ath9k_hw_chip_test	hw.c	/^static bool ath9k_hw_chip_test(struct ath_hw *ah)$/;"	f	file:
ath9k_hw_clear_queue_interrupts	mac.c	/^static void ath9k_hw_clear_queue_interrupts(struct ath_hw *ah, u32 q)$/;"	f	file:
ath9k_hw_common	hw.h	/^static inline struct ath_common *ath9k_hw_common(struct ath_hw *ah)$/;"	f
ath9k_hw_compute_pll_control	hw.c	/^static u32 ath9k_hw_compute_pll_control(struct ath_hw *ah,$/;"	f	file:
ath9k_hw_computetxtime	hw.c	/^EXPORT_SYMBOL(ath9k_hw_computetxtime);$/;"	v
ath9k_hw_computetxtime	hw.c	/^u16 ath9k_hw_computetxtime(struct ath_hw *ah,$/;"	f
ath9k_hw_configpcipowersave	hw-ops.h	/^static inline void ath9k_hw_configpcipowersave(struct ath_hw *ah,$/;"	f
ath9k_hw_def_check_eeprom	eeprom_def.c	/^static int ath9k_hw_def_check_eeprom(struct ath_hw *ah)$/;"	f	file:
ath9k_hw_def_dump_eeprom	eeprom_def.c	/^static u32 ath9k_hw_def_dump_eeprom(struct ath_hw *ah, bool dump_base_hdr,$/;"	f	file:
ath9k_hw_def_fill_eeprom	eeprom_def.c	/^static bool ath9k_hw_def_fill_eeprom(struct ath_hw *ah)$/;"	f	file:
ath9k_hw_def_get_eeprom	eeprom_def.c	/^static u32 ath9k_hw_def_get_eeprom(struct ath_hw *ah,$/;"	f	file:
ath9k_hw_def_get_eeprom_rev	eeprom_def.c	/^static int ath9k_hw_def_get_eeprom_rev(struct ath_hw *ah)$/;"	f	file:
ath9k_hw_def_get_eeprom_ver	eeprom_def.c	/^static int ath9k_hw_def_get_eeprom_ver(struct ath_hw *ah)$/;"	f	file:
ath9k_hw_def_get_spur_channel	eeprom_def.c	/^static u16 ath9k_hw_def_get_spur_channel(struct ath_hw *ah, u16 i, bool is2GHz)$/;"	f	file:
ath9k_hw_def_set_addac	eeprom_def.c	/^static void ath9k_hw_def_set_addac(struct ath_hw *ah,$/;"	f	file:
ath9k_hw_def_set_board_values	eeprom_def.c	/^static void ath9k_hw_def_set_board_values(struct ath_hw *ah,$/;"	f	file:
ath9k_hw_def_set_gain	eeprom_def.c	/^static void ath9k_hw_def_set_gain(struct ath_hw *ah,$/;"	f	file:
ath9k_hw_def_set_txpower	eeprom_def.c	/^static void ath9k_hw_def_set_txpower(struct ath_hw *ah,$/;"	f	file:
ath9k_hw_deinit	hw.c	/^EXPORT_SYMBOL(ath9k_hw_deinit);$/;"	v
ath9k_hw_deinit	hw.c	/^void ath9k_hw_deinit(struct ath_hw *ah)$/;"	f
ath9k_hw_detect_mac_hang	hw.c	/^static bool ath9k_hw_detect_mac_hang(struct ath_hw *ah)$/;"	f	file:
ath9k_hw_dfs_tested	hw.c	/^static bool ath9k_hw_dfs_tested(struct ath_hw *ah)$/;"	f	file:
ath9k_hw_disable	hw.c	/^EXPORT_SYMBOL(ath9k_hw_disable);$/;"	v
ath9k_hw_disable	hw.c	/^bool ath9k_hw_disable(struct ath_hw *ah)$/;"	f
ath9k_hw_disable_interrupts	mac.c	/^EXPORT_SYMBOL(ath9k_hw_disable_interrupts);$/;"	v
ath9k_hw_disable_interrupts	mac.c	/^void ath9k_hw_disable_interrupts(struct ath_hw *ah)$/;"	f
ath9k_hw_disable_mib_counters	ani.c	/^EXPORT_SYMBOL(ath9k_hw_disable_mib_counters);$/;"	v
ath9k_hw_disable_mib_counters	ani.c	/^void ath9k_hw_disable_mib_counters(struct ath_hw *ah)$/;"	f
ath9k_hw_disablepcie	hw.c	/^static void ath9k_hw_disablepcie(struct ath_hw *ah)$/;"	f	file:
ath9k_hw_do_fastcc	hw.c	/^static int ath9k_hw_do_fastcc(struct ath_hw *ah, struct ath9k_channel *chan)$/;"	f	file:
ath9k_hw_do_getnf	hw-ops.h	/^static inline void ath9k_hw_do_getnf(struct ath_hw *ah,$/;"	f
ath9k_hw_eeprom_init	eeprom.c	/^int ath9k_hw_eeprom_init(struct ath_hw *ah)$/;"	f
ath9k_hw_enable_interrupts	mac.c	/^EXPORT_SYMBOL(ath9k_hw_enable_interrupts);$/;"	v
ath9k_hw_enable_interrupts	mac.c	/^void ath9k_hw_enable_interrupts(struct ath_hw *ah)$/;"	f
ath9k_hw_fast_chan_change	hw-ops.h	/^static inline int ath9k_hw_fast_chan_change(struct ath_hw *ah,$/;"	f
ath9k_hw_fbin2freq	eeprom.h	/^static inline u16 ath9k_hw_fbin2freq(u8 fbin, bool is2GHz)$/;"	f
ath9k_hw_fill_cap_info	hw.c	/^int ath9k_hw_fill_cap_info(struct ath_hw *ah)$/;"	f
ath9k_hw_fill_vpd_table	eeprom.c	/^void ath9k_hw_fill_vpd_table(u8 pwrMin, u8 pwrMax, u8 *pPwrList,$/;"	f
ath9k_hw_gen_timer_start	hw.c	/^EXPORT_SYMBOL(ath9k_hw_gen_timer_start);$/;"	v
ath9k_hw_gen_timer_start	hw.c	/^void ath9k_hw_gen_timer_start(struct ath_hw *ah,$/;"	f
ath9k_hw_gen_timer_stop	hw.c	/^EXPORT_SYMBOL(ath9k_hw_gen_timer_stop);$/;"	v
ath9k_hw_gen_timer_stop	hw.c	/^void ath9k_hw_gen_timer_stop(struct ath_hw *ah, struct ath_gen_timer *timer)$/;"	f
ath9k_hw_get_btcoex_scheme	hw.h	/^ath9k_hw_get_btcoex_scheme(struct ath_hw *ah)$/;"	f
ath9k_hw_get_channel_centers	hw.c	/^void ath9k_hw_get_channel_centers(struct ath_hw *ah,$/;"	f
ath9k_hw_get_default_nf	calib.c	/^static s16 ath9k_hw_get_default_nf(struct ath_hw *ah,$/;"	f	file:
ath9k_hw_get_delta_slope_vals	hw.c	/^void ath9k_hw_get_delta_slope_vals(struct ath_hw *ah, u32 coef_scaled,$/;"	f
ath9k_hw_get_gain_boundaries_pdadcs	eeprom.c	/^void ath9k_hw_get_gain_boundaries_pdadcs(struct ath_hw *ah,$/;"	f
ath9k_hw_get_legacy_target_powers	eeprom.c	/^void ath9k_hw_get_legacy_target_powers(struct ath_hw *ah,$/;"	f
ath9k_hw_get_lower_upper_index	eeprom.c	/^bool ath9k_hw_get_lower_upper_index(u8 target, u8 *pList, u16 listSize,$/;"	f
ath9k_hw_get_max_edge_power	eeprom.c	/^u16 ath9k_hw_get_max_edge_power(u16 freq, struct cal_ctl_edges *pRdEdgesPower,$/;"	f
ath9k_hw_get_nf_hist_mid	calib.c	/^static int16_t ath9k_hw_get_nf_hist_mid(int16_t *nfCalBuffer)$/;"	f	file:
ath9k_hw_get_nf_limits	calib.c	/^static struct ath_nf_limits *ath9k_hw_get_nf_limits(struct ath_hw *ah,$/;"	f	file:
ath9k_hw_get_nf_thresh	calib.c	/^static bool ath9k_hw_get_nf_thresh(struct ath_hw *ah,$/;"	f	file:
ath9k_hw_get_scaled_power	eeprom.c	/^u16 ath9k_hw_get_scaled_power(struct ath_hw *ah, u16 power_limit,$/;"	f
ath9k_hw_get_target_powers	eeprom.c	/^void ath9k_hw_get_target_powers(struct ath_hw *ah,$/;"	f
ath9k_hw_get_txq_props	mac.c	/^EXPORT_SYMBOL(ath9k_hw_get_txq_props);$/;"	v
ath9k_hw_get_txq_props	mac.c	/^bool ath9k_hw_get_txq_props(struct ath_hw *ah, int q,$/;"	f
ath9k_hw_getchan_noise	calib.c	/^EXPORT_SYMBOL(ath9k_hw_getchan_noise);$/;"	v
ath9k_hw_getchan_noise	calib.c	/^s16 ath9k_hw_getchan_noise(struct ath_hw *ah, struct ath9k_channel *chan)$/;"	f
ath9k_hw_getisr	hw-ops.h	/^static inline bool ath9k_hw_getisr(struct ath_hw *ah, enum ath9k_int *masked)$/;"	f
ath9k_hw_getnf	calib.c	/^EXPORT_SYMBOL(ath9k_hw_getnf);$/;"	v
ath9k_hw_getnf	calib.c	/^bool ath9k_hw_getnf(struct ath_hw *ah, struct ath9k_channel *chan)$/;"	f
ath9k_hw_getrxfilter	hw.c	/^EXPORT_SYMBOL(ath9k_hw_getrxfilter);$/;"	v
ath9k_hw_getrxfilter	hw.c	/^u32 ath9k_hw_getrxfilter(struct ath_hw *ah)$/;"	f
ath9k_hw_gettsf32	hw.c	/^EXPORT_SYMBOL(ath9k_hw_gettsf32);$/;"	v
ath9k_hw_gettsf32	hw.c	/^u32 ath9k_hw_gettsf32(struct ath_hw *ah)$/;"	f
ath9k_hw_gettsf64	hw.c	/^EXPORT_SYMBOL(ath9k_hw_gettsf64);$/;"	v
ath9k_hw_gettsf64	hw.c	/^u64 ath9k_hw_gettsf64(struct ath_hw *ah)$/;"	f
ath9k_hw_gettxbuf	mac.c	/^EXPORT_SYMBOL(ath9k_hw_gettxbuf);$/;"	v
ath9k_hw_gettxbuf	mac.c	/^u32 ath9k_hw_gettxbuf(struct ath_hw *ah, u32 q)$/;"	f
ath9k_hw_gpio_cfg_output_mux	hw.c	/^static void ath9k_hw_gpio_cfg_output_mux(struct ath_hw *ah,$/;"	f	file:
ath9k_hw_gpio_get	hw.c	/^EXPORT_SYMBOL(ath9k_hw_gpio_get);$/;"	v
ath9k_hw_gpio_get	hw.c	/^u32 ath9k_hw_gpio_get(struct ath_hw *ah, u32 gpio)$/;"	f
ath9k_hw_init	hw.c	/^EXPORT_SYMBOL(ath9k_hw_init);$/;"	v
ath9k_hw_init	hw.c	/^int ath9k_hw_init(struct ath_hw *ah)$/;"	f
ath9k_hw_init_bb	hw-ops.h	/^static inline void ath9k_hw_init_bb(struct ath_hw *ah,$/;"	f
ath9k_hw_init_btcoex_hw	btcoex.c	/^EXPORT_SYMBOL(ath9k_hw_init_btcoex_hw);$/;"	v
ath9k_hw_init_btcoex_hw	btcoex.c	/^void ath9k_hw_init_btcoex_hw(struct ath_hw *ah, int qnum)$/;"	f
ath9k_hw_init_cal	hw-ops.h	/^static inline bool ath9k_hw_init_cal(struct ath_hw *ah,$/;"	f
ath9k_hw_init_cal_settings	hw.c	/^static void ath9k_hw_init_cal_settings(struct ath_hw *ah)$/;"	f	file:
ath9k_hw_init_config	hw.c	/^static void ath9k_hw_init_config(struct ath_hw *ah)$/;"	f	file:
ath9k_hw_init_defaults	hw.c	/^static void ath9k_hw_init_defaults(struct ath_hw *ah)$/;"	f	file:
ath9k_hw_init_desc	hw.c	/^static void ath9k_hw_init_desc(struct ath_hw *ah)$/;"	f	file:
ath9k_hw_init_global_settings	hw.c	/^EXPORT_SYMBOL(ath9k_hw_init_global_settings);$/;"	v
ath9k_hw_init_global_settings	hw.c	/^void ath9k_hw_init_global_settings(struct ath_hw *ah)$/;"	f
ath9k_hw_init_interrupt_masks	hw.c	/^static void ath9k_hw_init_interrupt_masks(struct ath_hw *ah,$/;"	f	file:
ath9k_hw_init_macaddr	hw.c	/^static int ath9k_hw_init_macaddr(struct ath_hw *ah)$/;"	f	file:
ath9k_hw_init_mfp	hw.c	/^static void ath9k_hw_init_mfp(struct ath_hw *ah)$/;"	f	file:
ath9k_hw_init_mode_gain_regs	hw.c	/^static void ath9k_hw_init_mode_gain_regs(struct ath_hw *ah)$/;"	f	file:
ath9k_hw_init_pll	hw.c	/^static void ath9k_hw_init_pll(struct ath_hw *ah,$/;"	f	file:
ath9k_hw_init_qos	hw.c	/^static void ath9k_hw_init_qos(struct ath_hw *ah)$/;"	f	file:
ath9k_hw_init_queues	hw.c	/^static void ath9k_hw_init_queues(struct ath_hw *ah)$/;"	f	file:
ath9k_hw_interpolate	eeprom.c	/^int16_t ath9k_hw_interpolate(u16 target, u16 srcLeft, u16 srcRight,$/;"	f
ath9k_hw_intrpend	mac.c	/^EXPORT_SYMBOL(ath9k_hw_intrpend);$/;"	v
ath9k_hw_intrpend	mac.c	/^bool ath9k_hw_intrpend(struct ath_hw *ah)$/;"	f
ath9k_hw_kill_interrupts	mac.c	/^EXPORT_SYMBOL(ath9k_hw_kill_interrupts);$/;"	v
ath9k_hw_kill_interrupts	mac.c	/^void ath9k_hw_kill_interrupts(struct ath_hw *ah)$/;"	f
ath9k_hw_loadnf	calib.c	/^void ath9k_hw_loadnf(struct ath_hw *ah, struct ath9k_channel *chan)$/;"	f
ath9k_hw_mac_bb_name	hw.c	/^static const char *ath9k_hw_mac_bb_name(u32 mac_bb_version)$/;"	f	file:
ath9k_hw_mac_to_clks	hw.c	/^static u32 ath9k_hw_mac_to_clks(struct ath_hw *ah, u32 usecs)$/;"	f	file:
ath9k_hw_mark_phy_inactive	hw-ops.h	/^static inline void ath9k_hw_mark_phy_inactive(struct ath_hw *ah)$/;"	f
ath9k_hw_mci	btcoex.h	/^struct ath9k_hw_mci {$/;"	s
ath9k_hw_mci_is_enabled	hw.h	/^static inline bool ath9k_hw_mci_is_enabled(struct ath_hw *ah)$/;"	f
ath9k_hw_name	hw.c	/^EXPORT_SYMBOL(ath9k_hw_name);$/;"	v
ath9k_hw_name	hw.c	/^void ath9k_hw_name(struct ath_hw *ah, char *hw_name, size_t len)$/;"	f
ath9k_hw_nf_sanitize	calib.c	/^static void ath9k_hw_nf_sanitize(struct ath_hw *ah, s16 *nf)$/;"	f	file:
ath9k_hw_numtxpending	mac.c	/^EXPORT_SYMBOL(ath9k_hw_numtxpending);$/;"	v
ath9k_hw_numtxpending	mac.c	/^u32 ath9k_hw_numtxpending(struct ath_hw *ah, u32 q)$/;"	f
ath9k_hw_nvram_read	eeprom.c	/^bool ath9k_hw_nvram_read(struct ath_hw *ah, u32 off, u16 *data)$/;"	f
ath9k_hw_nvram_read_blob	eeprom.c	/^static bool ath9k_hw_nvram_read_blob(struct ath_hw *ah, u32 off,$/;"	f	file:
ath9k_hw_ops	hw.h	/^static inline struct ath_hw_ops *ath9k_hw_ops(struct ath_hw *ah)$/;"	f
ath9k_hw_phy_disable	hw.c	/^EXPORT_SYMBOL(ath9k_hw_phy_disable);$/;"	v
ath9k_hw_phy_disable	hw.c	/^bool ath9k_hw_phy_disable(struct ath_hw *ah)$/;"	f
ath9k_hw_post_init	hw.c	/^static int ath9k_hw_post_init(struct ath_hw *ah)$/;"	f	file:
ath9k_hw_private_ops	hw.h	/^static inline struct ath_hw_private_ops *ath9k_hw_private_ops(struct ath_hw *ah)$/;"	f
ath9k_hw_process_ini	hw-ops.h	/^static inline int ath9k_hw_process_ini(struct ath_hw *ah,$/;"	f
ath9k_hw_process_rxdesc_edma	ar9003_mac.c	/^EXPORT_SYMBOL(ath9k_hw_process_rxdesc_edma);$/;"	v
ath9k_hw_process_rxdesc_edma	ar9003_mac.c	/^int ath9k_hw_process_rxdesc_edma(struct ath_hw *ah, struct ath_rx_status *rxs,$/;"	f
ath9k_hw_putrxbuf	mac.c	/^EXPORT_SYMBOL(ath9k_hw_putrxbuf);$/;"	v
ath9k_hw_putrxbuf	mac.c	/^void ath9k_hw_putrxbuf(struct ath_hw *ah, u32 rxdp)$/;"	f
ath9k_hw_puttxbuf	mac.c	/^EXPORT_SYMBOL(ath9k_hw_puttxbuf);$/;"	v
ath9k_hw_puttxbuf	mac.c	/^void ath9k_hw_puttxbuf(struct ath_hw *ah, u32 q, u32 txdp)$/;"	f
ath9k_hw_read_revisions	hw.c	/^static void ath9k_hw_read_revisions(struct ath_hw *ah)$/;"	f	file:
ath9k_hw_regulatory	hw.h	/^static inline struct ath_regulatory *ath9k_hw_regulatory(struct ath_hw *ah)$/;"	f
ath9k_hw_releasetxqueue	mac.c	/^EXPORT_SYMBOL(ath9k_hw_releasetxqueue);$/;"	v
ath9k_hw_releasetxqueue	mac.c	/^bool ath9k_hw_releasetxqueue(struct ath_hw *ah, u32 q)$/;"	f
ath9k_hw_reset	hw.c	/^EXPORT_SYMBOL(ath9k_hw_reset);$/;"	v
ath9k_hw_reset	hw.c	/^int ath9k_hw_reset(struct ath_hw *ah, struct ath9k_channel *chan,$/;"	f
ath9k_hw_reset_calibration	calib.c	/^void ath9k_hw_reset_calibration(struct ath_hw *ah,$/;"	f
ath9k_hw_reset_calvalid	calib.c	/^EXPORT_SYMBOL(ath9k_hw_reset_calvalid);$/;"	v
ath9k_hw_reset_calvalid	calib.c	/^bool ath9k_hw_reset_calvalid(struct ath_hw *ah)$/;"	f
ath9k_hw_reset_opmode	hw.c	/^static void ath9k_hw_reset_opmode(struct ath_hw *ah,$/;"	f	file:
ath9k_hw_reset_tsf	hw.c	/^EXPORT_SYMBOL(ath9k_hw_reset_tsf);$/;"	v
ath9k_hw_reset_tsf	hw.c	/^void ath9k_hw_reset_tsf(struct ath_hw *ah)$/;"	f
ath9k_hw_reset_txstatus_ring	ar9003_mac.c	/^void ath9k_hw_reset_txstatus_ring(struct ath_hw *ah)$/;"	f
ath9k_hw_resettxqueue	mac.c	/^EXPORT_SYMBOL(ath9k_hw_resettxqueue);$/;"	v
ath9k_hw_resettxqueue	mac.c	/^bool ath9k_hw_resettxqueue(struct ath_hw *ah, u32 q)$/;"	f
ath9k_hw_restore_chainmask	hw-ops.h	/^static inline void ath9k_hw_restore_chainmask(struct ath_hw *ah)$/;"	f
ath9k_hw_reverse_bits	hw.c	/^u32 ath9k_hw_reverse_bits(u32 val, u32 n)$/;"	f
ath9k_hw_rf_name	hw.c	/^static const char *ath9k_hw_rf_name(u16 rf_version)$/;"	f	file:
ath9k_hw_rf_set_freq	hw-ops.h	/^static inline int ath9k_hw_rf_set_freq(struct ath_hw *ah,$/;"	f
ath9k_hw_rfbus_done	hw-ops.h	/^static inline void ath9k_hw_rfbus_done(struct ath_hw *ah)$/;"	f
ath9k_hw_rfbus_req	hw-ops.h	/^static inline bool ath9k_hw_rfbus_req(struct ath_hw *ah)$/;"	f
ath9k_hw_rxena	hw-ops.h	/^static inline void ath9k_hw_rxena(struct ath_hw *ah)$/;"	f
ath9k_hw_rxprocdesc	mac.c	/^EXPORT_SYMBOL(ath9k_hw_rxprocdesc);$/;"	v
ath9k_hw_rxprocdesc	mac.c	/^int ath9k_hw_rxprocdesc(struct ath_hw *ah, struct ath_desc *ds,$/;"	f
ath9k_hw_set11nmac2040	hw.c	/^void ath9k_hw_set11nmac2040(struct ath_hw *ah)$/;"	f
ath9k_hw_set_4k_power_cal_table	eeprom_4k.c	/^static void ath9k_hw_set_4k_power_cal_table(struct ath_hw *ah,$/;"	f	file:
ath9k_hw_set_4k_power_per_rate_table	eeprom_4k.c	/^static void ath9k_hw_set_4k_power_per_rate_table(struct ath_hw *ah,$/;"	f	file:
ath9k_hw_set_ack_timeout	hw.c	/^static void ath9k_hw_set_ack_timeout(struct ath_hw *ah, u32 us)$/;"	f	file:
ath9k_hw_set_ar9287_power_cal_table	eeprom_9287.c	/^static void ath9k_hw_set_ar9287_power_cal_table(struct ath_hw *ah,$/;"	f	file:
ath9k_hw_set_ar9287_power_per_rate_table	eeprom_9287.c	/^static void ath9k_hw_set_ar9287_power_per_rate_table(struct ath_hw *ah,$/;"	f	file:
ath9k_hw_set_cck_nil	ani.c	/^static void ath9k_hw_set_cck_nil(struct ath_hw *ah, u_int8_t immunityLevel,$/;"	f	file:
ath9k_hw_set_channel_regs	hw-ops.h	/^static inline void ath9k_hw_set_channel_regs(struct ath_hw *ah,$/;"	f
ath9k_hw_set_clockrate	hw.c	/^static void ath9k_hw_set_clockrate(struct ath_hw *ah)$/;"	f	file:
ath9k_hw_set_cts_timeout	hw.c	/^static void ath9k_hw_set_cts_timeout(struct ath_hw *ah, u32 us)$/;"	f	file:
ath9k_hw_set_def_power_cal_table	eeprom_def.c	/^static void ath9k_hw_set_def_power_cal_table(struct ath_hw *ah,$/;"	f	file:
ath9k_hw_set_def_power_per_rate_table	eeprom_def.c	/^static void ath9k_hw_set_def_power_per_rate_table(struct ath_hw *ah,$/;"	f	file:
ath9k_hw_set_delta_slope	hw-ops.h	/^static inline void ath9k_hw_set_delta_slope(struct ath_hw *ah,$/;"	f
ath9k_hw_set_desc_link	hw-ops.h	/^static inline void ath9k_hw_set_desc_link(struct ath_hw *ah, void *ds,$/;"	f
ath9k_hw_set_dma	hw.c	/^static inline void ath9k_hw_set_dma(struct ath_hw *ah)$/;"	f	file:
ath9k_hw_set_global_txtimeout	hw.c	/^static bool ath9k_hw_set_global_txtimeout(struct ath_hw *ah, u32 tu)$/;"	f	file:
ath9k_hw_set_gpio	hw.c	/^EXPORT_SYMBOL(ath9k_hw_set_gpio);$/;"	v
ath9k_hw_set_gpio	hw.c	/^void ath9k_hw_set_gpio(struct ath_hw *ah, u32 gpio, u32 val)$/;"	f
ath9k_hw_set_interrupts	mac.c	/^EXPORT_SYMBOL(ath9k_hw_set_interrupts);$/;"	v
ath9k_hw_set_interrupts	mac.c	/^void ath9k_hw_set_interrupts(struct ath_hw *ah)$/;"	f
ath9k_hw_set_ofdm_nil	ani.c	/^static void ath9k_hw_set_ofdm_nil(struct ath_hw *ah, u8 immunityLevel,$/;"	f	file:
ath9k_hw_set_operating_mode	hw.c	/^static void ath9k_hw_set_operating_mode(struct ath_hw *ah, int opmode)$/;"	f	file:
ath9k_hw_set_power_awake	hw.c	/^static bool ath9k_hw_set_power_awake(struct ath_hw *ah)$/;"	f	file:
ath9k_hw_set_powermode_wow_sleep	wow.c	/^static void ath9k_hw_set_powermode_wow_sleep(struct ath_hw *ah)$/;"	f	file:
ath9k_hw_set_radar_params	hw-ops.h	/^static inline void ath9k_hw_set_radar_params(struct ath_hw *ah)$/;"	f
ath9k_hw_set_reset	hw.c	/^static bool ath9k_hw_set_reset(struct ath_hw *ah, int type)$/;"	f	file:
ath9k_hw_set_reset_power_on	hw.c	/^static bool ath9k_hw_set_reset_power_on(struct ath_hw *ah)$/;"	f	file:
ath9k_hw_set_reset_reg	hw.c	/^static bool ath9k_hw_set_reset_reg(struct ath_hw *ah, u32 type)$/;"	f	file:
ath9k_hw_set_rf_regs	hw-ops.h	/^static inline bool ath9k_hw_set_rf_regs(struct ath_hw *ah,$/;"	f
ath9k_hw_set_rfmode	hw-ops.h	/^static inline void ath9k_hw_set_rfmode(struct ath_hw *ah,$/;"	f
ath9k_hw_set_rx_bufsize	ar9003_mac.c	/^EXPORT_SYMBOL(ath9k_hw_set_rx_bufsize);$/;"	v
ath9k_hw_set_rx_bufsize	ar9003_mac.c	/^void ath9k_hw_set_rx_bufsize(struct ath_hw *ah, u16 buf_size)$/;"	f
ath9k_hw_set_sifs_time	hw.c	/^static void ath9k_hw_set_sifs_time(struct ath_hw *ah, u32 us)$/;"	f	file:
ath9k_hw_set_sta_beacon_timers	hw.c	/^EXPORT_SYMBOL(ath9k_hw_set_sta_beacon_timers);$/;"	v
ath9k_hw_set_sta_beacon_timers	hw.c	/^void ath9k_hw_set_sta_beacon_timers(struct ath_hw *ah,$/;"	f
ath9k_hw_set_tsfadjust	hw.c	/^EXPORT_SYMBOL(ath9k_hw_set_tsfadjust);$/;"	v
ath9k_hw_set_tsfadjust	hw.c	/^void ath9k_hw_set_tsfadjust(struct ath_hw *ah, bool set)$/;"	f
ath9k_hw_set_txdesc	hw-ops.h	/^static inline void ath9k_hw_set_txdesc(struct ath_hw *ah, void *ds,$/;"	f
ath9k_hw_set_txpowerlimit	hw.c	/^EXPORT_SYMBOL(ath9k_hw_set_txpowerlimit);$/;"	v
ath9k_hw_set_txpowerlimit	hw.c	/^void ath9k_hw_set_txpowerlimit(struct ath_hw *ah, u32 limit, bool test)$/;"	f
ath9k_hw_set_txq_interrupts	mac.c	/^static void ath9k_hw_set_txq_interrupts(struct ath_hw *ah,$/;"	f	file:
ath9k_hw_set_txq_props	mac.c	/^EXPORT_SYMBOL(ath9k_hw_set_txq_props);$/;"	v
ath9k_hw_set_txq_props	mac.c	/^bool ath9k_hw_set_txq_props(struct ath_hw *ah, int q,$/;"	f
ath9k_hw_setantenna	hw.c	/^EXPORT_SYMBOL(ath9k_hw_setantenna);$/;"	v
ath9k_hw_setantenna	hw.c	/^void ath9k_hw_setantenna(struct ath_hw *ah, u32 antenna)$/;"	f
ath9k_hw_setmcastfilter	hw.c	/^EXPORT_SYMBOL(ath9k_hw_setmcastfilter);$/;"	v
ath9k_hw_setmcastfilter	hw.c	/^void ath9k_hw_setmcastfilter(struct ath_hw *ah, u32 filter0, u32 filter1)$/;"	f
ath9k_hw_setopmode	hw.c	/^EXPORT_SYMBOL(ath9k_hw_setopmode);$/;"	v
ath9k_hw_setopmode	hw.c	/^void ath9k_hw_setopmode(struct ath_hw *ah)$/;"	f
ath9k_hw_setpower	hw.c	/^EXPORT_SYMBOL(ath9k_hw_setpower);$/;"	v
ath9k_hw_setpower	hw.c	/^bool ath9k_hw_setpower(struct ath_hw *ah, enum ath9k_power_mode mode)$/;"	f
ath9k_hw_setrxabort	mac.c	/^EXPORT_SYMBOL(ath9k_hw_setrxabort);$/;"	v
ath9k_hw_setrxabort	mac.c	/^bool ath9k_hw_setrxabort(struct ath_hw *ah, bool set)$/;"	f
ath9k_hw_setrxfilter	hw.c	/^EXPORT_SYMBOL(ath9k_hw_setrxfilter);$/;"	v
ath9k_hw_setrxfilter	hw.c	/^void ath9k_hw_setrxfilter(struct ath_hw *ah, u32 bits)$/;"	f
ath9k_hw_setslottime	hw.c	/^static void ath9k_hw_setslottime(struct ath_hw *ah, u32 us)$/;"	f	file:
ath9k_hw_settsf64	hw.c	/^EXPORT_SYMBOL(ath9k_hw_settsf64);$/;"	v
ath9k_hw_settsf64	hw.c	/^void ath9k_hw_settsf64(struct ath_hw *ah, u64 tsf64)$/;"	f
ath9k_hw_setup_calibration	hw-ops.h	/^static inline void ath9k_hw_setup_calibration(struct ath_hw *ah,$/;"	f
ath9k_hw_setup_statusring	ar9003_mac.c	/^EXPORT_SYMBOL(ath9k_hw_setup_statusring);$/;"	v
ath9k_hw_setup_statusring	ar9003_mac.c	/^void ath9k_hw_setup_statusring(struct ath_hw *ah, void *ts_start,$/;"	f
ath9k_hw_setuprxdesc	ar9002_mac.c	/^EXPORT_SYMBOL(ath9k_hw_setuprxdesc);$/;"	v
ath9k_hw_setuprxdesc	ar9002_mac.c	/^void ath9k_hw_setuprxdesc(struct ath_hw *ah, struct ath_desc *ds,$/;"	f
ath9k_hw_setuptxqueue	mac.c	/^EXPORT_SYMBOL(ath9k_hw_setuptxqueue);$/;"	v
ath9k_hw_setuptxqueue	mac.c	/^int ath9k_hw_setuptxqueue(struct ath_hw *ah, enum ath9k_tx_queue type,$/;"	f
ath9k_hw_spur_mitigate_freq	hw-ops.h	/^static inline void ath9k_hw_spur_mitigate_freq(struct ath_hw *ah,$/;"	f
ath9k_hw_start_nfcal	calib.c	/^void ath9k_hw_start_nfcal(struct ath_hw *ah, bool update)$/;"	f
ath9k_hw_startpcureceive	mac.c	/^EXPORT_SYMBOL(ath9k_hw_startpcureceive);$/;"	v
ath9k_hw_startpcureceive	mac.c	/^void ath9k_hw_startpcureceive(struct ath_hw *ah, bool is_scanning)$/;"	f
ath9k_hw_stop_dma_queue	mac.c	/^EXPORT_SYMBOL(ath9k_hw_stop_dma_queue);$/;"	v
ath9k_hw_stop_dma_queue	mac.c	/^bool ath9k_hw_stop_dma_queue(struct ath_hw *ah, u32 q)$/;"	f
ath9k_hw_stopdmarecv	mac.c	/^EXPORT_SYMBOL(ath9k_hw_stopdmarecv);$/;"	v
ath9k_hw_stopdmarecv	mac.c	/^bool ath9k_hw_stopdmarecv(struct ath_hw *ah, bool *reset)$/;"	f
ath9k_hw_synth_delay	hw.c	/^void ath9k_hw_synth_delay(struct ath_hw *ah, struct ath9k_channel *chan,$/;"	f
ath9k_hw_txprocdesc	hw-ops.h	/^static inline int ath9k_hw_txprocdesc(struct ath_hw *ah, void *ds,$/;"	f
ath9k_hw_txstart	mac.c	/^EXPORT_SYMBOL(ath9k_hw_txstart);$/;"	v
ath9k_hw_txstart	mac.c	/^void ath9k_hw_txstart(struct ath_hw *ah, u32 q)$/;"	f
ath9k_hw_update_diag	hw.c	/^EXPORT_SYMBOL(ath9k_hw_update_diag);$/;"	v
ath9k_hw_update_diag	hw.c	/^void ath9k_hw_update_diag(struct ath_hw *ah)$/;"	f
ath9k_hw_update_mibstats	ani.c	/^static void ath9k_hw_update_mibstats(struct ath_hw *ah,$/;"	f	file:
ath9k_hw_update_nfcal_hist_buffer	calib.c	/^static void ath9k_hw_update_nfcal_hist_buffer(struct ath_hw *ah,$/;"	f	file:
ath9k_hw_update_regulatory_maxpower	eeprom.c	/^void ath9k_hw_update_regulatory_maxpower(struct ath_hw *ah)$/;"	f
ath9k_hw_updatetxtriglevel	mac.c	/^EXPORT_SYMBOL(ath9k_hw_updatetxtriglevel);$/;"	v
ath9k_hw_updatetxtriglevel	mac.c	/^bool ath9k_hw_updatetxtriglevel(struct ath_hw *ah, bool bIncTrigLevel)$/;"	f
ath9k_hw_usb_gen_fill_eeprom	eeprom.c	/^void ath9k_hw_usb_gen_fill_eeprom(struct ath_hw *ah, u16 *eep_data,$/;"	f
ath9k_hw_use_flash	eeprom.h	100;"	d
ath9k_hw_version	hw.h	/^struct ath9k_hw_version {$/;"	s
ath9k_hw_wait	hw.c	/^EXPORT_SYMBOL(ath9k_hw_wait);$/;"	v
ath9k_hw_wait	hw.c	/^bool ath9k_hw_wait(struct ath_hw *ah, u32 reg, u32 mask, u32 val, u32 timeout)$/;"	f
ath9k_hw_wow_apply_pattern	hw.h	/^static inline void ath9k_hw_wow_apply_pattern(struct ath_hw *ah,$/;"	f
ath9k_hw_wow_apply_pattern	wow.c	/^EXPORT_SYMBOL(ath9k_hw_wow_apply_pattern);$/;"	v
ath9k_hw_wow_apply_pattern	wow.c	/^void ath9k_hw_wow_apply_pattern(struct ath_hw *ah, u8 *user_pattern,$/;"	f
ath9k_hw_wow_enable	hw.h	/^static inline void ath9k_hw_wow_enable(struct ath_hw *ah, u32 pattern_enable)$/;"	f
ath9k_hw_wow_enable	wow.c	/^EXPORT_SYMBOL(ath9k_hw_wow_enable);$/;"	v
ath9k_hw_wow_enable	wow.c	/^void ath9k_hw_wow_enable(struct ath_hw *ah, u32 pattern_enable)$/;"	f
ath9k_hw_wow_event_to_string	hw.h	/^static inline const char *ath9k_hw_wow_event_to_string(u32 wow_event)$/;"	f
ath9k_hw_wow_event_to_string	wow.c	/^EXPORT_SYMBOL(ath9k_hw_wow_event_to_string);$/;"	v
ath9k_hw_wow_event_to_string	wow.c	/^const char *ath9k_hw_wow_event_to_string(u32 wow_event)$/;"	f
ath9k_hw_wow_wakeup	hw.h	/^static inline u32 ath9k_hw_wow_wakeup(struct ath_hw *ah)$/;"	f
ath9k_hw_wow_wakeup	wow.c	/^EXPORT_SYMBOL(ath9k_hw_wow_wakeup);$/;"	v
ath9k_hw_wow_wakeup	wow.c	/^u32 ath9k_hw_wow_wakeup(struct ath_hw *ah)$/;"	f
ath9k_hw_write_array	hw.c	/^void ath9k_hw_write_array(struct ath_hw *ah, const struct ar5416IniArray *array,$/;"	f
ath9k_hw_write_associd	hw.c	/^EXPORT_SYMBOL(ath9k_hw_write_associd);$/;"	v
ath9k_hw_write_associd	hw.c	/^void ath9k_hw_write_associd(struct ath_hw *ah)$/;"	f
ath9k_init	hw.c	/^module_init(ath9k_init);$/;"	v
ath9k_init	hw.c	/^static int __init ath9k_init(void)$/;"	f	file:
ath9k_init	init.c	/^module_init(ath9k_init);$/;"	v
ath9k_init	init.c	/^static int __init ath9k_init(void)$/;"	f	file:
ath9k_init_band_txpower	init.c	/^static void ath9k_init_band_txpower(struct ath_softc *sc, int band)$/;"	f	file:
ath9k_init_btcoex	ath9k.h	/^static inline int ath9k_init_btcoex(struct ath_softc *sc)$/;"	f
ath9k_init_btcoex	gpio.c	/^int ath9k_init_btcoex(struct ath_softc *sc)$/;"	f
ath9k_init_channels_rates	htc_drv_init.c	/^static void ath9k_init_channels_rates(struct ath9k_htc_priv *priv)$/;"	f	file:
ath9k_init_channels_rates	init.c	/^static int ath9k_init_channels_rates(struct ath_softc *sc)$/;"	f	file:
ath9k_init_debug	debug.c	/^int ath9k_init_debug(struct ath_hw *ah)$/;"	f
ath9k_init_debug	debug.h	/^static inline int ath9k_init_debug(struct ath_hw *ah)$/;"	f
ath9k_init_device	htc_drv_init.c	/^static int ath9k_init_device(struct ath9k_htc_priv *priv,$/;"	f	file:
ath9k_init_device	init.c	/^int ath9k_init_device(u16 devid, struct ath_softc *sc,$/;"	f
ath9k_init_firmware_version	htc_drv_init.c	/^static int ath9k_init_firmware_version(struct ath9k_htc_priv *priv)$/;"	f	file:
ath9k_init_htc_services	htc_drv_init.c	/^static int ath9k_init_htc_services(struct ath9k_htc_priv *priv, u16 devid,$/;"	f	file:
ath9k_init_leds	htc.h	/^static inline void ath9k_init_leds(struct ath9k_htc_priv *priv)$/;"	f
ath9k_init_leds	htc_drv_gpio.c	/^void ath9k_init_leds(struct ath9k_htc_priv *priv)$/;"	f
ath9k_init_misc	htc_drv_init.c	/^static void ath9k_init_misc(struct ath9k_htc_priv *priv)$/;"	f	file:
ath9k_init_misc	init.c	/^static void ath9k_init_misc(struct ath_softc *sc)$/;"	f	file:
ath9k_init_nfcal_hist_buffer	calib.c	/^void ath9k_init_nfcal_hist_buffer(struct ath_hw *ah,$/;"	f
ath9k_init_platform	init.c	/^static void ath9k_init_platform(struct ath_softc *sc)$/;"	f	file:
ath9k_init_priv	htc_drv_init.c	/^static int ath9k_init_priv(struct ath9k_htc_priv *priv,$/;"	f	file:
ath9k_init_queues	htc_drv_init.c	/^static int ath9k_init_queues(struct ath9k_htc_priv *priv)$/;"	f	file:
ath9k_init_queues	init.c	/^static int ath9k_init_queues(struct ath_softc *sc)$/;"	f	file:
ath9k_init_softc	init.c	/^static int ath9k_init_softc(u16 devid, struct ath_softc *sc,$/;"	f	file:
ath9k_init_txpower_limits	init.c	/^static void ath9k_init_txpower_limits(struct ath_softc *sc)$/;"	f	file:
ath9k_init_wmi	wmi.c	/^struct wmi *ath9k_init_wmi(struct ath9k_htc_priv *priv)$/;"	f
ath9k_int	hw.h	/^enum ath9k_int {$/;"	g
ath9k_ioread32	init.c	/^static unsigned int ath9k_ioread32(void *hw_priv, u32 reg_offset)$/;"	f	file:
ath9k_iowrite32	init.c	/^static void ath9k_iowrite32(void *hw_priv, u32 val, u32 reg_offset)$/;"	f	file:
ath9k_key_type	mac.h	/^enum ath9k_key_type {$/;"	g
ath9k_led_brightness	htc_drv_gpio.c	/^static void ath9k_led_brightness(struct led_classdev *led_cdev,$/;"	f	file:
ath9k_led_work	htc.h	/^static inline void ath9k_led_work(struct work_struct *work)$/;"	f
ath9k_led_work	htc_drv_gpio.c	/^void ath9k_led_work(struct work_struct *work)$/;"	f
ath9k_legacy_rates	htc_drv_init.c	/^static struct ieee80211_rate ath9k_legacy_rates[] = {$/;"	v	typeref:struct:ieee80211_rate	file:
ath9k_legacy_rates	init.c	/^static struct ieee80211_rate ath9k_legacy_rates[] = {$/;"	v	typeref:struct:ieee80211_rate	file:
ath9k_mci_set_txpower	mci.c	/^void ath9k_mci_set_txpower(struct ath_softc *sc, bool setchannel,$/;"	f
ath9k_mci_set_txpower	mci.h	/^static inline void ath9k_mci_set_txpower(struct ath_softc *sc, bool setchannel,$/;"	f
ath9k_mci_stomp_audio	mci.c	/^static void ath9k_mci_stomp_audio(struct ath_softc *sc)$/;"	f	file:
ath9k_mci_update_rssi	mci.c	/^void ath9k_mci_update_rssi(struct ath_softc *sc)$/;"	f
ath9k_mci_update_wlan_channels	mci.c	/^void ath9k_mci_update_wlan_channels(struct ath_softc *sc, bool allow_all)$/;"	f
ath9k_mci_update_wlan_channels	mci.h	/^static inline void ath9k_mci_update_wlan_channels(struct ath_softc *sc,$/;"	f
ath9k_mci_work	mci.c	/^static void ath9k_mci_work(struct work_struct *work)$/;"	f	file:
ath9k_mib_stats	ani.h	/^struct ath9k_mib_stats {$/;"	s
ath9k_modparam_nohwcrypt	init.c	/^int ath9k_modparam_nohwcrypt;$/;"	v
ath9k_multi_regread	htc_drv_init.c	/^static void ath9k_multi_regread(void *hw_priv, u32 *addr,$/;"	f	file:
ath9k_nfcal_hist	calib.h	/^struct ath9k_nfcal_hist {$/;"	s
ath9k_olc_get_pdadcs	eeprom_def.c	/^static void ath9k_olc_get_pdadcs(struct ath_hw *ah,$/;"	f	file:
ath9k_olc_init	hw-ops.h	/^static inline void ath9k_olc_init(struct ath_hw *ah)$/;"	f
ath9k_ops	main.c	/^struct ieee80211_ops ath9k_ops = {$/;"	v	typeref:struct:ieee80211_ops
ath9k_ops_config	hw.h	/^struct ath9k_ops_config {$/;"	s
ath9k_pacal_info	calib.h	/^struct ath9k_pacal_info{$/;"	s
ath9k_parse_mpdudensity	main.c	/^u8 ath9k_parse_mpdudensity(u8 mpdudensity)$/;"	f
ath9k_percal_data	calib.h	/^struct ath9k_percal_data {$/;"	s
ath9k_phyerr	mac.h	/^enum ath9k_phyerr {$/;"	g
ath9k_pkt_type	mac.h	/^enum ath9k_pkt_type {$/;"	g
ath9k_platform_id_table	ahb.c	/^static const struct platform_device_id ath9k_platform_id_table[] = {$/;"	v	typeref:struct:platform_device_id	file:
ath9k_postprocess_radar_event	dfs.c	/^ath9k_postprocess_radar_event(struct ath_softc *sc,$/;"	f	file:
ath9k_power_mode	hw.h	/^enum ath9k_power_mode {$/;"	g
ath9k_process_rate	htc_drv_txrx.c	/^static void ath9k_process_rate(struct ieee80211_hw *hw,$/;"	f	file:
ath9k_process_rate	recv.c	/^static int ath9k_process_rate(struct ath_common *common,$/;"	f	file:
ath9k_process_rssi	recv.c	/^static void ath9k_process_rssi(struct ath_common *common,$/;"	f	file:
ath9k_ps_restore	main.c	/^void ath9k_ps_restore(struct ath_softc *sc)$/;"	f
ath9k_ps_wakeup	main.c	/^void ath9k_ps_wakeup(struct ath_softc *sc)$/;"	f
ath9k_ps_work	htc_drv_main.c	/^void ath9k_ps_work(struct work_struct *work)$/;"	f
ath9k_queue_reset	main.c	/^void ath9k_queue_reset(struct ath_softc *sc, enum ath_reset_type type)$/;"	f
ath9k_reg_notifier	htc_drv_init.c	/^static void ath9k_reg_notifier(struct wiphy *wiphy,$/;"	f	file:
ath9k_reg_notifier	init.c	/^static void ath9k_reg_notifier(struct wiphy *wiphy,$/;"	f	file:
ath9k_reg_rmw	htc_drv_init.c	/^static u32 ath9k_reg_rmw(void *hw_priv, u32 reg_offset, u32 set, u32 clr)$/;"	f	file:
ath9k_reg_rmw	init.c	/^static unsigned int ath9k_reg_rmw(void *hw_priv, u32 reg_offset, u32 set, u32 clr)$/;"	f	file:
ath9k_regd_get_ctl	hw.c	/^u32 ath9k_regd_get_ctl(struct ath_regulatory *reg, struct ath9k_channel *chan)$/;"	f
ath9k_regread	htc_drv_init.c	/^static unsigned int ath9k_regread(void *hw_priv, u32 reg_offset)$/;"	f	file:
ath9k_regwrite	htc_drv_init.c	/^static void ath9k_regwrite(void *hw_priv, u32 val, u32 reg_offset)$/;"	f	file:
ath9k_regwrite_buffer	htc_drv_init.c	/^static void ath9k_regwrite_buffer(void *hw_priv, u32 val, u32 reg_offset)$/;"	f	file:
ath9k_regwrite_flush	htc_drv_init.c	/^static void ath9k_regwrite_flush(void *hw_priv)$/;"	f	file:
ath9k_regwrite_single	htc_drv_init.c	/^static void ath9k_regwrite_single(void *hw_priv, u32 val, u32 reg_offset)$/;"	f	file:
ath9k_release_buffered_frames	xmit.c	/^void ath9k_release_buffered_frames(struct ieee80211_hw *hw,$/;"	f
ath9k_reload_chainmask_settings	init.c	/^void ath9k_reload_chainmask_settings(struct ath_softc *sc)$/;"	f
ath9k_remove_interface	main.c	/^static void ath9k_remove_interface(struct ieee80211_hw *hw,$/;"	f	file:
ath9k_reset_beacon_status	beacon.c	/^static void ath9k_reset_beacon_status(struct ath_softc *sc)$/;"	f	file:
ath9k_reset_tsf	main.c	/^static void ath9k_reset_tsf(struct ieee80211_hw *hw, struct ieee80211_vif *vif)$/;"	f	file:
ath9k_resume	main.c	/^static int ath9k_resume(struct ieee80211_hw *hw)$/;"	f	file:
ath9k_rfkill_poll_state	gpio.c	/^void ath9k_rfkill_poll_state(struct ieee80211_hw *hw)$/;"	f
ath9k_rx_accept	recv.c	/^static bool ath9k_rx_accept(struct ath_common *common,$/;"	f	file:
ath9k_rx_cleanup	htc_drv_txrx.c	/^void ath9k_rx_cleanup(struct ath9k_htc_priv *priv)$/;"	f
ath9k_rx_filter	mac.h	/^enum ath9k_rx_filter {$/;"	g
ath9k_rx_init	htc_drv_txrx.c	/^int ath9k_rx_init(struct ath9k_htc_priv *priv)$/;"	f
ath9k_rx_prepare	htc_drv_txrx.c	/^static bool ath9k_rx_prepare(struct ath9k_htc_priv *priv,$/;"	f	file:
ath9k_rx_qtype	hw.h	/^enum ath9k_rx_qtype {$/;"	g
ath9k_rx_skb_postprocess	recv.c	/^static void ath9k_rx_skb_postprocess(struct ath_common *common,$/;"	f	file:
ath9k_rx_skb_preprocess	recv.c	/^static int ath9k_rx_skb_preprocess(struct ath_softc *sc,$/;"	f	file:
ath9k_rx_tasklet	htc_drv_txrx.c	/^void ath9k_rx_tasklet(unsigned long data)$/;"	f
ath9k_set_antenna	main.c	/^static int ath9k_set_antenna(struct ieee80211_hw *hw, u32 tx_ant, u32 rx_ant)$/;"	f	file:
ath9k_set_assoc_state	main.c	/^static void ath9k_set_assoc_state(struct ath_softc *sc,$/;"	f	file:
ath9k_set_beacon	beacon.c	/^void ath9k_set_beacon(struct ath_softc *sc)$/;"	f
ath9k_set_coverage_class	main.c	/^static void ath9k_set_coverage_class(struct ieee80211_hw *hw, u8 coverage_class)$/;"	f	file:
ath9k_set_hw_capab	htc_drv_init.c	/^static void ath9k_set_hw_capab(struct ath9k_htc_priv *priv,$/;"	f	file:
ath9k_set_hw_capab	init.c	/^void ath9k_set_hw_capab(struct ath_softc *sc, struct ieee80211_hw *hw)$/;"	f
ath9k_set_key	main.c	/^static int ath9k_set_key(struct ieee80211_hw *hw,$/;"	f	file:
ath9k_set_power_network_sleep	hw.c	/^static void ath9k_set_power_network_sleep(struct ath_hw *ah)$/;"	f	file:
ath9k_set_power_sleep	hw.c	/^static void ath9k_set_power_sleep(struct ath_hw *ah)$/;"	f	file:
ath9k_set_tsf	main.c	/^static void ath9k_set_tsf(struct ieee80211_hw *hw,$/;"	f	file:
ath9k_set_tsfadjust	beacon.c	/^void ath9k_set_tsfadjust(struct ath_softc *sc, struct ieee80211_vif *vif)$/;"	f
ath9k_set_wakeup	main.c	/^static void ath9k_set_wakeup(struct ieee80211_hw *hw, bool enabled)$/;"	f	file:
ath9k_setpower	main.c	/^static bool ath9k_setpower(struct ath_softc *sc, enum ath9k_power_mode mode)$/;"	f	file:
ath9k_skb_queue_complete	hif_usb.c	/^static inline void ath9k_skb_queue_complete(struct hif_device_usb *hif_dev,$/;"	f	file:
ath9k_skb_queue_purge	hif_usb.c	/^static inline void ath9k_skb_queue_purge(struct hif_device_usb *hif_dev,$/;"	f	file:
ath9k_spectral_scan_config	main.c	/^int ath9k_spectral_scan_config(struct ieee80211_hw *hw,$/;"	f
ath9k_spectral_scan_trigger	main.c	/^void ath9k_spectral_scan_trigger(struct ieee80211_hw *hw)$/;"	f
ath9k_sta_add	main.c	/^static int ath9k_sta_add(struct ieee80211_hw *hw,$/;"	f	file:
ath9k_sta_add_debugfs	debug.c	/^void ath9k_sta_add_debugfs(struct ieee80211_hw *hw,$/;"	f
ath9k_sta_notify	main.c	/^static void ath9k_sta_notify(struct ieee80211_hw *hw,$/;"	f	file:
ath9k_sta_remove	main.c	/^static int ath9k_sta_remove(struct ieee80211_hw *hw,$/;"	f	file:
ath9k_sta_remove_debugfs	debug.c	/^void ath9k_sta_remove_debugfs(struct ieee80211_hw *hw,$/;"	f
ath9k_sta_vif_iter	main.c	/^static void ath9k_sta_vif_iter(void *data, u8 *mac, struct ieee80211_vif *vif)$/;"	f	file:
ath9k_start	main.c	/^static int ath9k_start(struct ieee80211_hw *hw)$/;"	f	file:
ath9k_start_btcoex	ath9k.h	/^static inline void ath9k_start_btcoex(struct ath_softc *sc)$/;"	f
ath9k_start_btcoex	gpio.c	/^void ath9k_start_btcoex(struct ath_softc *sc)$/;"	f
ath9k_start_rfkill_poll	htc_drv_gpio.c	/^void ath9k_start_rfkill_poll(struct ath9k_htc_priv *priv)$/;"	f
ath9k_stop	main.c	/^static void ath9k_stop(struct ieee80211_hw *hw)$/;"	f	file:
ath9k_stop_btcoex	ath9k.h	/^static inline void ath9k_stop_btcoex(struct ath_softc *sc)$/;"	f
ath9k_stop_btcoex	gpio.c	/^void ath9k_stop_btcoex(struct ath_softc *sc)$/;"	f
ath9k_suspend	main.c	/^static int ath9k_suspend(struct ieee80211_hw *hw,$/;"	f	file:
ath9k_sw_scan_complete	main.c	/^static void ath9k_sw_scan_complete(struct ieee80211_hw *hw)$/;"	f	file:
ath9k_sw_scan_start	main.c	/^static void ath9k_sw_scan_start(struct ieee80211_hw *hw)$/;"	f	file:
ath9k_tasklet	main.c	/^void ath9k_tasklet(unsigned long data)$/;"	f
ath9k_tpt_blink	init.c	/^static const struct ieee80211_tpt_blink ath9k_tpt_blink[] = {$/;"	v	typeref:struct:ieee80211_tpt_blink	file:
ath9k_tx	main.c	/^static void ath9k_tx(struct ieee80211_hw *hw,$/;"	f	file:
ath9k_tx_cleanup	htc_drv_txrx.c	/^void ath9k_tx_cleanup(struct ath9k_htc_priv *priv)$/;"	f
ath9k_tx_failed_tasklet	htc_drv_txrx.c	/^void ath9k_tx_failed_tasklet(unsigned long data)$/;"	f
ath9k_tx_frames_pending	main.c	/^static bool ath9k_tx_frames_pending(struct ieee80211_hw *hw)$/;"	f	file:
ath9k_tx_init	htc_drv_txrx.c	/^int ath9k_tx_init(struct ath9k_htc_priv *priv)$/;"	f
ath9k_tx_last_beacon	main.c	/^static int ath9k_tx_last_beacon(struct ieee80211_hw *hw)$/;"	f	file:
ath9k_tx_queue	mac.h	/^enum ath9k_tx_queue {$/;"	g
ath9k_tx_queue_flags	mac.h	/^enum ath9k_tx_queue_flags {$/;"	g
ath9k_tx_queue_info	mac.h	/^struct ath9k_tx_queue_info {$/;"	s
ath9k_usb_bus_ops	htc_drv_init.c	/^static const struct ath_bus_ops ath9k_usb_bus_ops = {$/;"	v	typeref:struct:ath_bus_ops	file:
ath9k_uses_beacons	main.c	/^bool ath9k_uses_beacons(int type)$/;"	f
ath9k_vif_iter	main.c	/^static void ath9k_vif_iter(void *data, u8 *mac, struct ieee80211_vif *vif)$/;"	f	file:
ath9k_vif_iter_data	ath9k.h	/^struct ath9k_vif_iter_data {$/;"	s
ath9k_vif_iter_data	htc.h	/^struct ath9k_vif_iter_data {$/;"	s
ath9k_wmi_cmd	wmi.c	/^int ath9k_wmi_cmd(struct wmi *wmi, enum wmi_cmd_id cmd_id,$/;"	f
ath9k_wmi_cmd_issue	wmi.c	/^static int ath9k_wmi_cmd_issue(struct wmi *wmi,$/;"	f	file:
ath9k_wmi_connect	wmi.c	/^int ath9k_wmi_connect(struct htc_target *htc, struct wmi *wmi,$/;"	f
ath9k_wmi_ctrl_rx	wmi.c	/^static void ath9k_wmi_ctrl_rx(void *priv, struct sk_buff *skb,$/;"	f	file:
ath9k_wmi_ctrl_tx	wmi.c	/^static void ath9k_wmi_ctrl_tx(void *priv, struct sk_buff *skb,$/;"	f	file:
ath9k_wmi_event_drain	wmi.c	/^void ath9k_wmi_event_drain(struct ath9k_htc_priv *priv)$/;"	f
ath9k_wmi_event_tasklet	wmi.c	/^void ath9k_wmi_event_tasklet(unsigned long data)$/;"	f
ath9k_wmi_rsp_callback	wmi.c	/^static void ath9k_wmi_rsp_callback(struct wmi *wmi, struct sk_buff *skb)$/;"	f	file:
ath9k_wow_add_disassoc_deauth_pattern	main.c	/^static void ath9k_wow_add_disassoc_deauth_pattern(struct ath_softc *sc)$/;"	f	file:
ath9k_wow_add_pattern	main.c	/^static void ath9k_wow_add_pattern(struct ath_softc *sc,$/;"	f	file:
ath9k_wow_create_keep_alive_pattern	wow.c	/^static void ath9k_wow_create_keep_alive_pattern(struct ath_hw *ah)$/;"	f	file:
ath9k_wow_map_triggers	main.c	/^static void ath9k_wow_map_triggers(struct ath_softc *sc,$/;"	f	file:
ath9k_wow_pattern	ath9k.h	/^struct ath9k_wow_pattern {$/;"	s
ath9k_wowlan_support	init.c	/^static const struct wiphy_wowlan_support ath9k_wowlan_support = {$/;"	v	typeref:struct:wiphy_wowlan_support	file:
ath_add_led	gpio.c	/^static int ath_add_led(struct ath_softc *sc, struct ath_led *led)$/;"	f	file:
ath_ahb_bus_ops	ahb.c	/^static struct ath_bus_ops ath_ahb_bus_ops  = {$/;"	v	typeref:struct:ath_bus_ops	file:
ath_ahb_driver	ahb.c	/^static struct platform_driver ath_ahb_driver = {$/;"	v	typeref:struct:platform_driver	file:
ath_ahb_eeprom_read	ahb.c	/^static bool ath_ahb_eeprom_read(struct ath_common *common, u32 off, u16 *data)$/;"	f	file:
ath_ahb_exit	ahb.c	/^void ath_ahb_exit(void)$/;"	f
ath_ahb_exit	ath9k.h	/^static inline void ath_ahb_exit(void) {};$/;"	f
ath_ahb_init	ahb.c	/^int ath_ahb_init(void)$/;"	f
ath_ahb_init	ath9k.h	/^static inline int ath_ahb_init(void) { return 0; };$/;"	f
ath_ahb_probe	ahb.c	/^static int ath_ahb_probe(struct platform_device *pdev)$/;"	f	file:
ath_ahb_read_cachesize	ahb.c	/^static void ath_ahb_read_cachesize(struct ath_common *common, int *csz)$/;"	f	file:
ath_ahb_remove	ahb.c	/^static int ath_ahb_remove(struct platform_device *pdev)$/;"	f	file:
ath_ani_calibrate	link.c	/^void ath_ani_calibrate(unsigned long data)$/;"	f
ath_ant_comb	ath9k.h	/^struct ath_ant_comb {$/;"	s
ath_ant_comb_scan	antenna.c	/^void ath_ant_comb_scan(struct ath_softc *sc, struct ath_rx_status *rs)$/;"	f
ath_ant_comb_update	antenna.c	/^void ath_ant_comb_update(struct ath_softc *sc)$/;"	f
ath_ant_div_comb_alt_check	antenna.c	/^static inline bool ath_ant_div_comb_alt_check(u8 div_group, int alt_ratio,$/;"	f	file:
ath_ant_div_conf_fast_divbias	antenna.c	/^static void ath_ant_div_conf_fast_divbias(struct ath_hw_antcomb_conf *ant_conf,$/;"	f	file:
ath_atx_ac	ath9k.h	/^struct ath_atx_ac {$/;"	s
ath_atx_tid	ath9k.h	/^struct ath_atx_tid {$/;"	s
ath_beacon	ath9k.h	/^struct ath_beacon {$/;"	s
ath_beacon_config	ath9k.h	/^struct ath_beacon_config {$/;"	s
ath_beacon_dtim_pending_cab	recv.c	/^static bool ath_beacon_dtim_pending_cab(struct sk_buff *skb)$/;"	f	file:
ath_bt_mode	btcoex.c	/^enum ath_bt_mode {$/;"	g	file:
ath_btcoex	ath9k.h	/^struct ath_btcoex {$/;"	s
ath_btcoex	htc.h	/^struct ath_btcoex {$/;"	s
ath_btcoex_config	btcoex.c	/^struct ath_btcoex_config {$/;"	s	file:
ath_btcoex_duty_cycle_work	htc_drv_gpio.c	/^static void ath_btcoex_duty_cycle_work(struct work_struct *work)$/;"	f	file:
ath_btcoex_hw	btcoex.h	/^struct ath_btcoex_hw {$/;"	s
ath_btcoex_no_stomp_timer	gpio.c	/^static void ath_btcoex_no_stomp_timer(void *arg)$/;"	f	file:
ath_btcoex_period_timer	gpio.c	/^static void ath_btcoex_period_timer(unsigned long data)$/;"	f	file:
ath_btcoex_period_work	htc_drv_gpio.c	/^static void ath_btcoex_period_work(struct work_struct *work)$/;"	f	file:
ath_btcoex_scheme	btcoex.h	/^enum ath_btcoex_scheme {$/;"	g
ath_buf	ath9k.h	/^struct ath_buf {$/;"	s
ath_buf_set_rate	xmit.c	/^static void ath_buf_set_rate(struct ath_softc *sc, struct ath_buf *bf,$/;"	f	file:
ath_buf_state	ath9k.h	/^struct ath_buf_state {$/;"	s
ath_bus_ops	hw.h	/^struct ath_bus_ops {$/;"	s
ath_bus_type	hw.h	/^	enum ath_bus_type ath_bus_type;$/;"	m	struct:ath_bus_ops	typeref:enum:ath_bus_ops::ath_bus_type
ath_cabq_update	xmit.c	/^int ath_cabq_update(struct ath_softc *sc)$/;"	f
ath_cal_list	hw.h	/^enum ath_cal_list {$/;"	g
ath_calcrxfilter	recv.c	/^u32 ath_calcrxfilter(struct ath_softc *sc)$/;"	f
ath_cancel_work	main.c	/^static void ath_cancel_work(struct ath_softc *sc)$/;"	f	file:
ath_cap	htc.h	/^	u8 ath_cap;$/;"	m	struct:ath9k_htc_target_vif
ath_check_ani	link.c	/^void ath_check_ani(struct ath_softc *sc)$/;"	f
ath_choose_rate_table	rc.c	/^struct ath_rate_table *ath_choose_rate_table(struct ath_softc *sc,$/;"	f	file:
ath_clone_txbuf	xmit.c	/^static struct ath_buf* ath_clone_txbuf(struct ath_softc *sc, struct ath_buf *bf)$/;"	f	file:
ath_complete_reset	main.c	/^static bool ath_complete_reset(struct ath_softc *sc, bool start)$/;"	f	file:
ath_compute_num_delims	xmit.c	/^static int ath_compute_num_delims(struct ath_softc *sc, struct ath_atx_tid *tid,$/;"	f	file:
ath_config	ath9k.h	/^struct ath_config {$/;"	s
ath_create_gpio_led	gpio.c	/^int ath_create_gpio_led(struct ath_softc *sc, int gpio_num, const char *name,$/;"	f
ath_create_platform_led	gpio.c	/^static int ath_create_platform_led(struct ath_softc *sc,$/;"	f	file:
ath_debug_send_fft_sample	debug.c	/^void ath_debug_send_fft_sample(struct ath_softc *sc,$/;"	f
ath_debug_stat_interrupt	debug.c	/^void ath_debug_stat_interrupt(struct ath_softc *sc, enum ath9k_int status)$/;"	f
ath_debug_stat_interrupt	debug.h	/^static inline void ath_debug_stat_interrupt(struct ath_softc *sc,$/;"	f
ath_debug_stat_rc	rc.c	/^void ath_debug_stat_rc(struct ath_rate_priv *rc, int final_rate)$/;"	f
ath_debug_stat_rc	rc.h	/^static inline void ath_debug_stat_rc(struct ath_rate_priv *rc, int final_rate)$/;"	f
ath_debug_stat_retries	rc.c	/^void ath_debug_stat_retries(struct ath_rate_priv *rc, int rix,$/;"	f
ath_debug_stat_retries	rc.h	/^static inline void ath_debug_stat_retries(struct ath_rate_priv *rc, int rix,$/;"	f
ath_debug_stat_rx	debug.c	/^void ath_debug_stat_rx(struct ath_softc *sc, struct ath_rx_status *rs)$/;"	f
ath_debug_stat_rx	debug.h	/^static inline void ath_debug_stat_rx(struct ath_softc *sc,$/;"	f
ath_debug_stat_tx	debug.c	/^void ath_debug_stat_tx(struct ath_softc *sc, struct ath_buf *bf,$/;"	f
ath_debug_stat_tx	debug.h	/^static inline void ath_debug_stat_tx(struct ath_softc *sc,$/;"	f
ath_deinit_leds	ath9k.h	/^static inline void ath_deinit_leds(struct ath_softc *sc)$/;"	f
ath_deinit_leds	gpio.c	/^void ath_deinit_leds(struct ath_softc *sc)$/;"	f
ath_desc	mac.h	/^struct ath_desc {$/;"	s
ath_descdma	ath9k.h	/^struct ath_descdma {$/;"	s
ath_descdma_setup	init.c	/^int ath_descdma_setup(struct ath_softc *sc, struct ath_descdma *dd,$/;"	f
ath_detect_bt_priority	gpio.c	/^static void ath_detect_bt_priority(struct ath_softc *sc)$/;"	f	file:
ath_detect_bt_priority	htc_drv_gpio.c	/^static void ath_detect_bt_priority(struct ath9k_htc_priv *priv)$/;"	f	file:
ath_dfs_pool_stats	dfs_debug.h	/^struct ath_dfs_pool_stats {$/;"	s
ath_dfs_stats	dfs_debug.h	/^struct ath_dfs_stats {$/;"	s
ath_drain_all_txq	xmit.c	/^bool ath_drain_all_txq(struct ath_softc *sc)$/;"	f
ath_drain_txq_list	xmit.c	/^static void ath_drain_txq_list(struct ath_softc *sc, struct ath_txq *txq,$/;"	f	file:
ath_draintxq	xmit.c	/^void ath_draintxq(struct ath_softc *sc, struct ath_txq *txq)$/;"	f
ath_edma_get_buffers	recv.c	/^static bool ath_edma_get_buffers(struct ath_softc *sc,$/;"	f	file:
ath_edma_get_next_rx_buf	recv.c	/^static struct ath_buf *ath_edma_get_next_rx_buf(struct ath_softc *sc,$/;"	f	file:
ath_edma_start_recv	recv.c	/^static void ath_edma_start_recv(struct ath_softc *sc)$/;"	f	file:
ath_edma_stop_recv	recv.c	/^static void ath_edma_stop_recv(struct ath_softc *sc)$/;"	f	file:
ath_fft_sample_type	ath9k.h	/^enum ath_fft_sample_type {$/;"	g
ath_fill_led_pin	ath9k.h	/^static inline void ath_fill_led_pin(struct ath_softc *sc)$/;"	f
ath_fill_led_pin	gpio.c	/^void ath_fill_led_pin(struct ath_softc *sc)$/;"	f
ath_flushrecv	recv.c	/^static void ath_flushrecv(struct ath_softc *sc)$/;"	f	file:
ath_frame_info	ath9k.h	/^struct ath_frame_info {$/;"	s
ath_gen_timer	hw.h	/^struct ath_gen_timer {$/;"	s
ath_gen_timer_alloc	hw.c	/^EXPORT_SYMBOL(ath_gen_timer_alloc);$/;"	v
ath_gen_timer_alloc	hw.c	/^struct ath_gen_timer *ath_gen_timer_alloc(struct ath_hw *ah,$/;"	f
ath_gen_timer_configuration	hw.h	/^struct ath_gen_timer_configuration {$/;"	s
ath_gen_timer_free	hw.c	/^EXPORT_SYMBOL(ath_gen_timer_free);$/;"	v
ath_gen_timer_free	hw.c	/^void ath_gen_timer_free(struct ath_hw *ah, struct ath_gen_timer *timer)$/;"	f
ath_gen_timer_isr	hw.c	/^EXPORT_SYMBOL(ath_gen_timer_isr);$/;"	v
ath_gen_timer_isr	hw.c	/^void ath_gen_timer_isr(struct ath_hw *ah)$/;"	f
ath_gen_timer_table	hw.h	/^struct ath_gen_timer_table {$/;"	s
ath_get_next_rx_buf	recv.c	/^static struct ath_buf *ath_get_next_rx_buf(struct ath_softc *sc,$/;"	f	file:
ath_get_rate	rc.c	/^static void ath_get_rate(void *priv, struct ieee80211_sta *sta, void *priv_sta,$/;"	f	file:
ath_get_skb_tid	xmit.c	/^ath_get_skb_tid(struct ath_softc *sc, struct ath_node *an, struct sk_buff *skb)$/;"	f	file:
ath_ht20_40_fft_packet	ath9k.h	/^struct ath_ht20_40_fft_packet {$/;"	s
ath_ht20_40_mag_info	ath9k.h	/^struct ath_ht20_40_mag_info {$/;"	s
ath_ht20_fft_packet	ath9k.h	/^struct ath_ht20_fft_packet {$/;"	s
ath_ht20_mag_info	ath9k.h	/^struct ath_ht20_mag_info {$/;"	s
ath_htc_cancel_btcoex_work	htc_drv_gpio.c	/^static void ath_htc_cancel_btcoex_work(struct ath9k_htc_priv *priv)$/;"	f	file:
ath_htc_init_btcoex_work	htc_drv_gpio.c	/^static void ath_htc_init_btcoex_work(struct ath9k_htc_priv *priv)$/;"	f	file:
ath_htc_resume_btcoex_work	htc_drv_gpio.c	/^static void ath_htc_resume_btcoex_work(struct ath9k_htc_priv *priv)$/;"	f	file:
ath_htc_rx_status	mac.h	/^struct ath_htc_rx_status {$/;"	s
ath_htc_txq_update	htc_drv_txrx.c	/^int ath_htc_txq_update(struct ath9k_htc_priv *priv, int qnum,$/;"	f
ath_hw	hw.h	/^struct ath_hw {$/;"	s
ath_hw_antcomb_conf	hw.h	/^struct ath_hw_antcomb_conf {$/;"	s
ath_hw_check	link.c	/^void ath_hw_check(struct work_struct *work)$/;"	f
ath_hw_ops	hw.h	/^struct ath_hw_ops {$/;"	s
ath_hw_pll_rx_hang_check	link.c	/^static bool ath_hw_pll_rx_hang_check(struct ath_softc *sc, u32 pll_sqsum)$/;"	f	file:
ath_hw_pll_work	link.c	/^void ath_hw_pll_work(struct work_struct *work)$/;"	f
ath_hw_private_ops	hw.h	/^struct ath_hw_private_ops {$/;"	s
ath_hw_radar_conf	hw.h	/^struct ath_hw_radar_conf {$/;"	s
ath_hw_txq_subtype	hw.h	/^enum ath_hw_txq_subtype {$/;"	g
ath_ini_subsys	hw.h	/^enum ath_ini_subsys {$/;"	g
ath_init_btcoex_timer	gpio.c	/^static int ath_init_btcoex_timer(struct ath_softc *sc)$/;"	f	file:
ath_init_leds	ath9k.h	/^static inline void ath_init_leds(struct ath_softc *sc)$/;"	f
ath_init_leds	gpio.c	/^void ath_init_leds(struct ath_softc *sc)$/;"	f
ath_interrupt_stats	debug.h	/^struct ath_interrupt_stats {$/;"	s
ath_is_alt_ant_ratio_better	antenna.c	/^static inline bool ath_is_alt_ant_ratio_better(int alt_ratio, int maxdelta,$/;"	f	file:
ath_is_rfkill_set	gpio.c	/^static bool ath_is_rfkill_set(struct ath_softc *sc)$/;"	f	file:
ath_is_rfkill_set	htc_drv_gpio.c	/^static bool ath_is_rfkill_set(struct ath9k_htc_priv *priv)$/;"	f	file:
ath_isr	main.c	/^irqreturn_t ath_isr(int irq, void *dev)$/;"	f
ath_led	ath9k.h	/^struct ath_led {$/;"	s
ath_led_brightness	gpio.c	/^static void ath_led_brightness(struct led_classdev *led_cdev,$/;"	f	file:
ath_lnaconf_alt_good_scan	antenna.c	/^static void ath_lnaconf_alt_good_scan(struct ath_ant_comb *antcomb,$/;"	f	file:
ath_lookup_legacy	xmit.c	/^static bool ath_lookup_legacy(struct ath_buf *bf)$/;"	f	file:
ath_lookup_rate	xmit.c	/^static u32 ath_lookup_rate(struct ath_softc *sc, struct ath_buf *bf,$/;"	f	file:
ath_mac_bb_names	hw.c	/^} ath_mac_bb_names[] = {$/;"	v	typeref:struct:__anon3	file:
ath_max_framelen	xmit.c	/^static int ath_max_framelen(int usec, int mcs, bool ht40, bool sgi)$/;"	f	file:
ath_mci_add_profile	mci.c	/^static bool ath_mci_add_profile(struct ath_common *common,$/;"	f	file:
ath_mci_adjust_aggr_limit	mci.c	/^static void ath_mci_adjust_aggr_limit(struct ath_btcoex *btcoex)$/;"	f	file:
ath_mci_buf	mci.h	/^struct ath_mci_buf {$/;"	s
ath_mci_cal_msg	mci.c	/^static void ath_mci_cal_msg(struct ath_softc *sc, u8 opcode, u8 *rx_payload)$/;"	f	file:
ath_mci_cleanup	mci.c	/^void ath_mci_cleanup(struct ath_softc *sc)$/;"	f
ath_mci_coex	mci.h	/^struct ath_mci_coex {$/;"	s
ath_mci_del_profile	mci.c	/^static void ath_mci_del_profile(struct ath_common *common,$/;"	f	file:
ath_mci_duty_cycle	mci.c	/^static const u8 ath_mci_duty_cycle[] = { 55, 50, 60, 70, 80, 85, 90, 95, 98 };$/;"	v	file:
ath_mci_enable	mci.c	/^void ath_mci_enable(struct ath_softc *sc)$/;"	f
ath_mci_enable	mci.h	/^static inline void ath_mci_enable(struct ath_softc *sc)$/;"	f
ath_mci_find_profile	mci.c	/^ath_mci_find_profile(struct ath_mci_profile *mci,$/;"	f	file:
ath_mci_flush_profile	mci.c	/^void ath_mci_flush_profile(struct ath_mci_profile *mci)$/;"	f
ath_mci_ftp_adjust	gpio.c	/^static void ath_mci_ftp_adjust(struct ath_softc *sc)$/;"	f	file:
ath_mci_gpm_coex_profile_type	ar9003_mci.h	/^enum ath_mci_gpm_coex_profile_type {$/;"	g
ath_mci_intr	mci.c	/^void ath_mci_intr(struct ath_softc *sc)$/;"	f
ath_mci_msg	mci.c	/^static void ath_mci_msg(struct ath_softc *sc, u8 opcode, u8 *rx_payload)$/;"	f	file:
ath_mci_process_profile	mci.c	/^static u8 ath_mci_process_profile(struct ath_softc *sc,$/;"	f	file:
ath_mci_process_status	mci.c	/^static u8 ath_mci_process_status(struct ath_softc *sc,$/;"	f	file:
ath_mci_profile	mci.h	/^struct ath_mci_profile {$/;"	s
ath_mci_profile_info	mci.h	/^struct ath_mci_profile_info {$/;"	s
ath_mci_profile_status	mci.h	/^struct ath_mci_profile_status {$/;"	s
ath_mci_set_concur_txprio	mci.c	/^static void ath_mci_set_concur_txprio(struct ath_softc *sc)$/;"	f	file:
ath_mci_setup	mci.c	/^int ath_mci_setup(struct ath_softc *sc)$/;"	f
ath_mci_update_scheme	mci.c	/^static void ath_mci_update_scheme(struct ath_softc *sc)$/;"	f	file:
ath_mci_update_stomp_txprio	mci.c	/^static void ath_mci_update_stomp_txprio(u8 cur_txprio, u8 *stomp_prio)$/;"	f	file:
ath_nf_limits	hw.h	/^struct ath_nf_limits {$/;"	s
ath_node	ath9k.h	/^struct ath_node {$/;"	s
ath_node_attach	main.c	/^static void ath_node_attach(struct ath_softc *sc, struct ieee80211_sta *sta,$/;"	f	file:
ath_node_detach	main.c	/^static void ath_node_detach(struct ath_softc *sc, struct ieee80211_sta *sta)$/;"	f	file:
ath_opmode_init	recv.c	/^static void ath_opmode_init(struct ath_softc *sc)$/;"	f	file:
ath_paprd_activate	link.c	/^static void ath_paprd_activate(struct ath_softc *sc)$/;"	f	file:
ath_paprd_calibrate	link.c	/^void ath_paprd_calibrate(struct work_struct *work)$/;"	f
ath_paprd_send_frame	link.c	/^static bool ath_paprd_send_frame(struct ath_softc *sc, struct sk_buff *skb, int chain)$/;"	f	file:
ath_pci_aspm_init	pci.c	/^static void ath_pci_aspm_init(struct ath_common *common)$/;"	f	file:
ath_pci_bus_ops	pci.c	/^static const struct ath_bus_ops ath_pci_bus_ops = {$/;"	v	typeref:struct:ath_bus_ops	file:
ath_pci_driver	pci.c	/^static struct pci_driver ath_pci_driver = {$/;"	v	typeref:struct:pci_driver	file:
ath_pci_eeprom_read	pci.c	/^static bool ath_pci_eeprom_read(struct ath_common *common, u32 off, u16 *data)$/;"	f	file:
ath_pci_exit	ath9k.h	/^static inline void ath_pci_exit(void) {};$/;"	f
ath_pci_exit	pci.c	/^void ath_pci_exit(void)$/;"	f
ath_pci_id_table	pci.c	/^static DEFINE_PCI_DEVICE_TABLE(ath_pci_id_table) = {$/;"	v	file:
ath_pci_init	ath9k.h	/^static inline int ath_pci_init(void) { return 0; };$/;"	f
ath_pci_init	pci.c	/^int ath_pci_init(void)$/;"	f
ath_pci_probe	pci.c	/^static int ath_pci_probe(struct pci_dev *pdev, const struct pci_device_id *id)$/;"	f	file:
ath_pci_read_cachesize	pci.c	/^static void ath_pci_read_cachesize(struct ath_common *common, int *csz)$/;"	f	file:
ath_pci_remove	pci.c	/^static void ath_pci_remove(struct pci_dev *pdev)$/;"	f	file:
ath_pci_resume	pci.c	/^compat_pci_resume(ath_pci_resume);$/;"	v
ath_pci_resume	pci.c	/^static int ath_pci_resume(struct device *device)$/;"	f	file:
ath_pci_suspend	pci.c	/^compat_pci_suspend(ath_pci_suspend);$/;"	v
ath_pci_suspend	pci.c	/^static int ath_pci_suspend(struct device *device)$/;"	f	file:
ath_pkt_duration	xmit.c	/^static u32 ath_pkt_duration(struct ath_softc *sc, u8 rix, int pktlen,$/;"	f	file:
ath_prepare_reset	main.c	/^static bool ath_prepare_reset(struct ath_softc *sc)$/;"	f	file:
ath_process_fft	recv.c	/^static int ath_process_fft(struct ath_softc *sc, struct ieee80211_hdr *hdr,$/;"	f	file:
ath_radar_data	dfs.c	/^struct ath_radar_data {$/;"	s	file:
ath_radar_info	ath9k.h	/^struct ath_radar_info {$/;"	s
ath_rate_add_sta_debugfs	rc.c	/^static void ath_rate_add_sta_debugfs(void *priv, void *priv_sta,$/;"	f	file:
ath_rate_alloc	rc.c	/^static void *ath_rate_alloc(struct ieee80211_hw *hw, struct dentry *debugfsdir)$/;"	f	file:
ath_rate_alloc_sta	rc.c	/^static void *ath_rate_alloc_sta(void *priv, struct ieee80211_sta *sta, gfp_t gfp)$/;"	f	file:
ath_rate_control_register	rc.c	/^int ath_rate_control_register(void)$/;"	f
ath_rate_control_register	rc.h	/^static inline int ath_rate_control_register(void)$/;"	f
ath_rate_control_unregister	rc.c	/^void ath_rate_control_unregister(void)$/;"	f
ath_rate_control_unregister	rc.h	/^static inline void ath_rate_control_unregister(void)$/;"	f
ath_rate_free	rc.c	/^static void ath_rate_free(void *priv)$/;"	f	file:
ath_rate_free_sta	rc.c	/^static void ath_rate_free_sta(void *priv, struct ieee80211_sta *sta,$/;"	f	file:
ath_rate_init	rc.c	/^static void ath_rate_init(void *priv, struct ieee80211_supported_band *sband,$/;"	f	file:
ath_rate_ops	rc.c	/^static struct rate_control_ops ath_rate_ops = {$/;"	v	typeref:struct:rate_control_ops	file:
ath_rate_priv	rc.h	/^struct ath_rate_priv {$/;"	s
ath_rate_remove_sta_debugfs	rc.c	/^static void ath_rate_remove_sta_debugfs(void *priv, void *priv_sta)$/;"	f	file:
ath_rate_table	rc.h	/^struct ath_rate_table {$/;"	s
ath_rate_update	rc.c	/^static void ath_rate_update(void *priv, struct ieee80211_supported_band *sband,$/;"	f	file:
ath_rateset	rc.h	/^struct ath_rateset {$/;"	s
ath_rc_build_ht_caps	rc.c	/^static u8 ath_rc_build_ht_caps(struct ath_softc *sc, struct ieee80211_sta *sta)$/;"	f	file:
ath_rc_check_ht	rc.c	/^static inline bool ath_rc_check_ht(u8 rate, u8 dot11rate, u16 rate_flags,$/;"	f	file:
ath_rc_check_legacy	rc.c	/^static inline bool ath_rc_check_legacy(u8 rate, u8 dot11rate, u16 rate_flags,$/;"	f	file:
ath_rc_get_highest_rix	rc.c	/^static u8 ath_rc_get_highest_rix(struct ath_rate_priv *ath_rc_priv,$/;"	f	file:
ath_rc_get_lower_rix	rc.c	/^ath_rc_get_lower_rix(struct ath_rate_priv *ath_rc_priv,$/;"	f	file:
ath_rc_get_nextvalid_txrate	rc.c	/^int ath_rc_get_nextvalid_txrate(const struct ath_rate_table *rate_table,$/;"	f	file:
ath_rc_get_rateindex	rc.c	/^static int ath_rc_get_rateindex(struct ath_rate_priv *ath_rc_priv,$/;"	f	file:
ath_rc_init	rc.c	/^static void ath_rc_init(struct ath_softc *sc,$/;"	f	file:
ath_rc_init_validrates	rc.c	/^static u8 ath_rc_init_validrates(struct ath_rate_priv *ath_rc_priv)$/;"	f	file:
ath_rc_rate_set_rtscts	rc.c	/^static void ath_rc_rate_set_rtscts(struct ath_softc *sc,$/;"	f	file:
ath_rc_rate_set_series	rc.c	/^static void ath_rc_rate_set_series(const struct ath_rate_table *rate_table,$/;"	f	file:
ath_rc_setvalid_rates	rc.c	/^static u8 ath_rc_setvalid_rates(struct ath_rate_priv *ath_rc_priv, bool legacy)$/;"	f	file:
ath_rc_sort_validrates	rc.c	/^static void ath_rc_sort_validrates(struct ath_rate_priv *ath_rc_priv)$/;"	f	file:
ath_rc_stats	rc.h	/^struct ath_rc_stats {$/;"	s
ath_rc_tx_status	rc.c	/^static void ath_rc_tx_status(struct ath_softc *sc,$/;"	f	file:
ath_rc_update_ht	rc.c	/^static void ath_rc_update_ht(struct ath_softc *sc,$/;"	f	file:
ath_rc_update_per	rc.c	/^static void ath_rc_update_per(struct ath_softc *sc,$/;"	f	file:
ath_rc_valid_phyrate	rc.c	/^static int ath_rc_valid_phyrate(u32 phy, u32 capflag, int ignore_cw)$/;"	f	file:
ath_read_cachesize	ath9k.h	/^static inline void ath_read_cachesize(struct ath_common *common, int *csz)$/;"	f
ath_read_cachesize	htc.h	/^static inline void ath_read_cachesize(struct ath_common *common, int *csz)$/;"	f
ath_reset	main.c	/^static int ath_reset(struct ath_softc *sc)$/;"	f	file:
ath_reset_internal	main.c	/^static int ath_reset_internal(struct ath_softc *sc, struct ath9k_channel *hchan)$/;"	f	file:
ath_reset_type	debug.h	/^enum ath_reset_type {$/;"	g
ath_reset_work	main.c	/^void ath_reset_work(struct work_struct *work)$/;"	f
ath_restart_work	main.c	/^static void ath_restart_work(struct ath_softc *sc)$/;"	f	file:
ath_rf_names	hw.c	/^} ath_rf_names[] = {$/;"	v	typeref:struct:__anon4	file:
ath_rx	ath9k.h	/^struct ath_rx {$/;"	s
ath_rx_addbuffer_edma	recv.c	/^static void ath_rx_addbuffer_edma(struct ath_softc *sc,$/;"	f	file:
ath_rx_buf_link	recv.c	/^static void ath_rx_buf_link(struct ath_softc *sc, struct ath_buf *bf)$/;"	f	file:
ath_rx_cleanup	recv.c	/^void ath_rx_cleanup(struct ath_softc *sc)$/;"	f
ath_rx_edma	ath9k.h	/^struct ath_rx_edma {$/;"	s
ath_rx_edma_buf_link	recv.c	/^static bool ath_rx_edma_buf_link(struct ath_softc *sc,$/;"	f	file:
ath_rx_edma_cleanup	recv.c	/^static void ath_rx_edma_cleanup(struct ath_softc *sc)$/;"	f	file:
ath_rx_edma_init	recv.c	/^static int ath_rx_edma_init(struct ath_softc *sc, int nbufs)$/;"	f	file:
ath_rx_edma_init_queue	recv.c	/^static void ath_rx_edma_init_queue(struct ath_rx_edma *rx_edma, int size)$/;"	f	file:
ath_rx_init	recv.c	/^int ath_rx_init(struct ath_softc *sc, int nbufs)$/;"	f
ath_rx_poll	link.c	/^void ath_rx_poll(unsigned long data)$/;"	f
ath_rx_ps	recv.c	/^static void ath_rx_ps(struct ath_softc *sc, struct sk_buff *skb, bool mybeacon)$/;"	f	file:
ath_rx_ps_beacon	recv.c	/^static void ath_rx_ps_beacon(struct ath_softc *sc, struct sk_buff *skb)$/;"	f	file:
ath_rx_remove_buffer	recv.c	/^static void ath_rx_remove_buffer(struct ath_softc *sc,$/;"	f	file:
ath_rx_stats	debug.h	/^struct ath_rx_stats {$/;"	s
ath_rx_stats	htc.h	/^struct ath_rx_stats {$/;"	s
ath_rx_status	mac.h	/^struct ath_rx_status {$/;"	s
ath_rx_tasklet	recv.c	/^int ath_rx_tasklet(struct ath_softc *sc, int flush, bool hp)$/;"	f
ath_select_ant_div_from_quick_scan	antenna.c	/^static void ath_select_ant_div_from_quick_scan(struct ath_ant_comb *antcomb,$/;"	f	file:
ath_send_bar	xmit.c	/^static void ath_send_bar(struct ath_atx_tid *tid, u16 seqno)$/;"	f	file:
ath_set_channel	main.c	/^static int ath_set_channel(struct ath_softc *sc, struct ieee80211_hw *hw,$/;"	f	file:
ath_set_rates	xmit.c	/^static void ath_set_rates(struct ieee80211_vif *vif, struct ieee80211_sta *sta,$/;"	f	file:
ath_setdefantenna	recv.c	/^static void ath_setdefantenna(struct ath_softc *sc, u32 antenna)$/;"	f	file:
ath_softc	ath9k.h	/^struct ath_softc {$/;"	s
ath_spec_scan	hw.h	/^struct ath_spec_scan {$/;"	s
ath_start_ani	link.c	/^void ath_start_ani(struct ath_softc *sc)$/;"	f
ath_start_rfkill_poll	gpio.c	/^void ath_start_rfkill_poll(struct ath_softc *sc)$/;"	f
ath_start_rx_poll	link.c	/^void ath_start_rx_poll(struct ath_softc *sc, u8 nbeacon)$/;"	f
ath_startrecv	recv.c	/^int ath_startrecv(struct ath_softc *sc)$/;"	f
ath_stats	debug.h	/^struct ath_stats {$/;"	s
ath_stomp_type	btcoex.h	/^enum ath_stomp_type {$/;"	g
ath_stop_ani	link.c	/^void ath_stop_ani(struct ath_softc *sc)$/;"	f
ath_stoprecv	recv.c	/^bool ath_stoprecv(struct ath_softc *sc)$/;"	f
ath_tid_dequeue	xmit.c	/^static struct sk_buff *ath_tid_dequeue(struct ath_atx_tid *tid)$/;"	f	file:
ath_tid_drain	xmit.c	/^static void ath_tid_drain(struct ath_softc *sc, struct ath_txq *txq,$/;"	f	file:
ath_tid_has_buffered	xmit.c	/^static bool ath_tid_has_buffered(struct ath_atx_tid *tid)$/;"	f	file:
ath_tx	ath9k.h	/^struct ath_tx {$/;"	s
ath_tx_addto_baw	xmit.c	/^static void ath_tx_addto_baw(struct ath_softc *sc, struct ath_atx_tid *tid,$/;"	f	file:
ath_tx_aggr_check	rc.c	/^static bool ath_tx_aggr_check(struct ath_softc *sc, struct ieee80211_sta *sta,$/;"	f	file:
ath_tx_aggr_resume	xmit.c	/^void ath_tx_aggr_resume(struct ath_softc *sc, struct ieee80211_sta *sta,$/;"	f
ath_tx_aggr_sleep	xmit.c	/^void ath_tx_aggr_sleep(struct ieee80211_sta *sta, struct ath_softc *sc,$/;"	f
ath_tx_aggr_start	xmit.c	/^int ath_tx_aggr_start(struct ath_softc *sc, struct ieee80211_sta *sta,$/;"	f
ath_tx_aggr_stop	xmit.c	/^void ath_tx_aggr_stop(struct ath_softc *sc, struct ieee80211_sta *sta, u16 tid)$/;"	f
ath_tx_aggr_wakeup	xmit.c	/^void ath_tx_aggr_wakeup(struct ath_softc *sc, struct ath_node *an)$/;"	f
ath_tx_cabq	xmit.c	/^void ath_tx_cabq(struct ieee80211_hw *hw, struct ieee80211_vif *vif,$/;"	f
ath_tx_cleanupq	xmit.c	/^void ath_tx_cleanupq(struct ath_softc *sc, struct ath_txq *txq)$/;"	f
ath_tx_complete	xmit.c	/^static void ath_tx_complete(struct ath_softc *sc, struct sk_buff *skb,$/;"	f	file:
ath_tx_complete_aggr	xmit.c	/^static void ath_tx_complete_aggr(struct ath_softc *sc, struct ath_txq *txq,$/;"	f	file:
ath_tx_complete_buf	xmit.c	/^static void ath_tx_complete_buf(struct ath_softc *sc, struct ath_buf *bf,$/;"	f	file:
ath_tx_complete_poll_work	link.c	/^void ath_tx_complete_poll_work(struct work_struct *work)$/;"	f
ath_tx_control	ath9k.h	/^struct ath_tx_control {$/;"	s
ath_tx_count_frames	xmit.c	/^static void ath_tx_count_frames(struct ath_softc *sc, struct ath_buf *bf,$/;"	f	file:
ath_tx_edma_init	xmit.c	/^static int ath_tx_edma_init(struct ath_softc *sc)$/;"	f	file:
ath_tx_edma_tasklet	xmit.c	/^void ath_tx_edma_tasklet(struct ath_softc *sc)$/;"	f
ath_tx_fill_desc	xmit.c	/^static void ath_tx_fill_desc(struct ath_softc *sc, struct ath_buf *bf,$/;"	f	file:
ath_tx_flush_tid	xmit.c	/^static void ath_tx_flush_tid(struct ath_softc *sc, struct ath_atx_tid *tid)$/;"	f	file:
ath_tx_form_aggr	xmit.c	/^ath_tx_form_aggr(struct ath_softc *sc, struct ath_txq *txq,$/;"	f	file:
ath_tx_form_burst	xmit.c	/^ath_tx_form_burst(struct ath_softc *sc, struct ath_txq *txq,$/;"	f	file:
ath_tx_get_buffer	xmit.c	/^static struct ath_buf *ath_tx_get_buffer(struct ath_softc *sc)$/;"	f	file:
ath_tx_get_tid_subframe	xmit.c	/^ath_tx_get_tid_subframe(struct ath_softc *sc, struct ath_txq *txq,$/;"	f	file:
ath_tx_info	mac.h	/^struct ath_tx_info {$/;"	s
ath_tx_init	xmit.c	/^int ath_tx_init(struct ath_softc *sc, int nbufs)$/;"	f
ath_tx_node_cleanup	xmit.c	/^void ath_tx_node_cleanup(struct ath_softc *sc, struct ath_node *an)$/;"	f
ath_tx_node_init	xmit.c	/^void ath_tx_node_init(struct ath_softc *sc, struct ath_node *an)$/;"	f
ath_tx_prepare	xmit.c	/^static int ath_tx_prepare(struct ieee80211_hw *hw, struct sk_buff *skb,$/;"	f	file:
ath_tx_process_buffer	xmit.c	/^static void ath_tx_process_buffer(struct ath_softc *sc, struct ath_txq *txq,$/;"	f	file:
ath_tx_processq	xmit.c	/^static void ath_tx_processq(struct ath_softc *sc, struct ath_txq *txq)$/;"	f	file:
ath_tx_queue_tid	xmit.c	/^static void ath_tx_queue_tid(struct ath_txq *txq, struct ath_atx_tid *tid)$/;"	f	file:
ath_tx_rc_status	xmit.c	/^static void ath_tx_rc_status(struct ath_softc *sc, struct ath_buf *bf,$/;"	f	file:
ath_tx_return_buffer	xmit.c	/^static void ath_tx_return_buffer(struct ath_softc *sc, struct ath_buf *bf)$/;"	f	file:
ath_tx_sched_aggr	xmit.c	/^static bool ath_tx_sched_aggr(struct ath_softc *sc, struct ath_txq *txq,$/;"	f	file:
ath_tx_send_normal	xmit.c	/^static void ath_tx_send_normal(struct ath_softc *sc, struct ath_txq *txq,$/;"	f	file:
ath_tx_set_retry	xmit.c	/^static void ath_tx_set_retry(struct ath_softc *sc, struct ath_txq *txq,$/;"	f	file:
ath_tx_setup_buffer	xmit.c	/^static struct ath_buf *ath_tx_setup_buffer(struct ath_softc *sc,$/;"	f	file:
ath_tx_start	xmit.c	/^int ath_tx_start(struct ieee80211_hw *hw, struct sk_buff *skb,$/;"	f
ath_tx_stats	debug.h	/^struct ath_tx_stats {$/;"	s
ath_tx_stats	htc.h	/^struct ath_tx_stats {$/;"	s
ath_tx_status	mac.h	/^struct ath_tx_status {$/;"	s
ath_tx_status	rc.c	/^static void ath_tx_status(void *priv, struct ieee80211_supported_band *sband,$/;"	f	file:
ath_tx_tasklet	xmit.c	/^void ath_tx_tasklet(struct ath_softc *sc)$/;"	f
ath_tx_tid_change_state	xmit.c	/^ath_tx_tid_change_state(struct ath_softc *sc, struct ath_atx_tid *tid)$/;"	f	file:
ath_tx_txqaddbuf	xmit.c	/^static void ath_tx_txqaddbuf(struct ath_softc *sc, struct ath_txq *txq,$/;"	f	file:
ath_tx_update_baw	xmit.c	/^static void ath_tx_update_baw(struct ath_softc *sc, struct ath_atx_tid *tid,$/;"	f	file:
ath_txchainmask_reduction	xmit.c	/^u8 ath_txchainmask_reduction(struct ath_softc *sc, u8 chainmask, u32 rate)$/;"	f
ath_txgain_tab	ar9003_hw.c	/^typedef void (*ath_txgain_tab)(struct ath_hw *ah);$/;"	t	file:
ath_txq	ath9k.h	/^struct ath_txq {$/;"	s
ath_txq_schedule	xmit.c	/^void ath_txq_schedule(struct ath_softc *sc, struct ath_txq *txq)$/;"	f
ath_txq_setup	xmit.c	/^struct ath_txq *ath_txq_setup(struct ath_softc *sc, int qtype, int subtype)$/;"	f
ath_txq_skb_done	xmit.c	/^static void ath_txq_skb_done(struct ath_softc *sc, struct ath_txq *txq,$/;"	f	file:
ath_txq_update	xmit.c	/^int ath_txq_update(struct ath_softc *sc, int qnum,$/;"	f
ath_txstatus_setup	xmit.c	/^static int ath_txstatus_setup(struct ath_softc *sc, int size)$/;"	f	file:
ath_update_max_aggr_framelen	xmit.c	/^void ath_update_max_aggr_framelen(struct ath_softc *sc, int queue, int txop)$/;"	f
ath_update_survey_nf	link.c	/^void ath_update_survey_nf(struct ath_softc *sc, int channel)$/;"	f
ath_update_survey_stats	link.c	/^int ath_update_survey_stats(struct ath_softc *sc)$/;"	f
ath_usb_dev	reg.h	/^enum ath_usb_dev {$/;"	g
ath_usb_eeprom_read	htc_drv_init.c	/^static bool ath_usb_eeprom_read(struct ath_common *common, u32 off, u16 *data)$/;"	f	file:
ath_usb_read_cachesize	htc_drv_init.c	/^static void ath_usb_read_cachesize(struct ath_common *common, int *csz)$/;"	f	file:
ath_vif	ath9k.h	/^struct ath_vif {$/;"	s
atim_window	hw.h	/^	u32 atim_window;$/;"	m	struct:ath_hw
av_bcbuf	ath9k.h	/^	struct ath_buf *av_bcbuf;$/;"	m	struct:ath_vif	typeref:struct:ath_vif::ath_buf
av_bslot	ath9k.h	/^	int av_bslot;$/;"	m	struct:ath_vif
avgbrssi	ani.h	/^	u32 avgbrssi;$/;"	m	struct:ar5416Stats
axq_acq	ath9k.h	/^	struct list_head axq_acq;$/;"	m	struct:ath_txq	typeref:struct:ath_txq::list_head
axq_ampdu_depth	ath9k.h	/^	u32 axq_ampdu_depth;$/;"	m	struct:ath_txq
axq_depth	ath9k.h	/^	u32 axq_depth;$/;"	m	struct:ath_txq
axq_link	ath9k.h	/^	void *axq_link;$/;"	m	struct:ath_txq
axq_lock	ath9k.h	/^	spinlock_t axq_lock;$/;"	m	struct:ath_txq
axq_q	ath9k.h	/^	struct list_head axq_q;$/;"	m	struct:ath_txq	typeref:struct:ath_txq::list_head
axq_qnum	ath9k.h	/^	u32 axq_qnum; \/* ath9k hardware queue number *\/$/;"	m	struct:ath_txq
axq_tx_inprogress	ath9k.h	/^	bool axq_tx_inprogress;$/;"	m	struct:ath_txq
bChannel	eeprom.h	/^	u8 bChannel;$/;"	m	struct:cal_ctl_edges
bChannel	eeprom.h	/^	u8 bChannel;$/;"	m	struct:cal_target_power_ht
bChannel	eeprom.h	/^	u8 bChannel;$/;"	m	struct:cal_target_power_leg
ba_high	mac.h	/^	u32 ba_high;$/;"	m	struct:ath_tx_status
ba_low	mac.h	/^	u32 ba_low;$/;"	m	struct:ath_tx_status
band	htc.h	/^	u8 band;$/;"	m	struct:ath9k_htc_target_rate_mask
bank0	ar5008_phy.c	/^static const struct ar5416IniArray bank0 = STATIC_INI_ARRAY(ar5416Bank0);$/;"	v	typeref:struct:ar5416IniArray	file:
bank1	ar5008_phy.c	/^static const struct ar5416IniArray bank1 = STATIC_INI_ARRAY(ar5416Bank1);$/;"	v	typeref:struct:ar5416IniArray	file:
bank2	ar5008_phy.c	/^static const struct ar5416IniArray bank2 = STATIC_INI_ARRAY(ar5416Bank2);$/;"	v	typeref:struct:ar5416IniArray	file:
bank3	ar5008_phy.c	/^static const struct ar5416IniArray bank3 = STATIC_INI_ARRAY(ar5416Bank3);$/;"	v	typeref:struct:ar5416IniArray	file:
bank7	ar5008_phy.c	/^static const struct ar5416IniArray bank7 = STATIC_INI_ARRAY(ar5416Bank7);$/;"	v	typeref:struct:ar5416IniArray	file:
bar_index	ath9k.h	/^	int bar_index;$/;"	m	struct:ath_atx_tid
baseEepHeader	ar9003_eeprom.h	/^	struct ar9300_base_eep_hdr baseEepHeader;$/;"	m	struct:ar9300_eeprom	typeref:struct:ar9300_eeprom::ar9300_base_eep_hdr
baseEepHeader	eeprom.h	/^	struct base_eep_ar9287_header baseEepHeader;$/;"	m	struct:ar9287_eeprom	typeref:struct:ar9287_eeprom::base_eep_ar9287_header
baseEepHeader	eeprom.h	/^	struct base_eep_header baseEepHeader;$/;"	m	struct:ar5416_eeprom_def	typeref:struct:ar5416_eeprom_def::base_eep_header
baseEepHeader	eeprom.h	/^	struct base_eep_header_4k baseEepHeader;$/;"	m	struct:ar5416_eeprom_4k	typeref:struct:ar5416_eeprom_4k::base_eep_header_4k
base_eep_ar9287_header	eeprom.h	/^struct base_eep_ar9287_header {$/;"	s
base_eep_header	eeprom.h	/^struct base_eep_header {$/;"	s
base_eep_header_4k	eeprom.h	/^struct base_eep_header_4k {$/;"	s
base_ext1	ar9003_eeprom.h	/^	struct ar9300_BaseExtension_1 base_ext1;$/;"	m	struct:ar9300_eeprom	typeref:struct:ar9300_eeprom::ar9300_BaseExtension_1
base_ext2	ar9003_eeprom.h	/^	struct ar9300_BaseExtension_2 base_ext2;$/;"	m	struct:ar9300_eeprom	typeref:struct:ar9300_eeprom::ar9300_BaseExtension_2
baw_head	ath9k.h	/^	int baw_head;   \/* first un-acked tx buffer *\/$/;"	m	struct:ath_atx_tid
baw_size	ath9k.h	/^	u16 baw_size;$/;"	m	struct:ath_atx_tid
baw_tail	ath9k.h	/^	int baw_tail;   \/* next unused tx buffer slot *\/$/;"	m	struct:ath_atx_tid
baw_tracked	ath9k.h	/^	u8 baw_tracked : 1;$/;"	m	struct:ath_frame_info
bb_hang_rx_ofdm	hw.h	/^	u8 bb_hang_rx_ofdm; \/* true if bb hang due to rx_ofdm *\/$/;"	m	struct:ath_hw
bb_scale_smrt_antenna	eeprom.h	/^	u8 bb_scale_smrt_antenna;$/;"	m	struct:modal_eep_4k_header
bb_watchdog	debug.h	/^	u32 bb_watchdog;$/;"	m	struct:ath_interrupt_stats
bb_watchdog_last_status	hw.h	/^	u32 bb_watchdog_last_status;$/;"	m	struct:ath_hw
bb_watchdog_timeout_ms	hw.h	/^	u32 bb_watchdog_timeout_ms; \/* in ms, 0 to disable *\/$/;"	m	struct:ath_hw
bbuf	ath9k.h	/^	struct list_head bbuf;$/;"	m	struct:ath_beacon	typeref:struct:ath_beacon::list_head
bc_tstamp	ath9k.h	/^	u32 bc_tstamp;$/;"	m	struct:ath_beacon
bcon_tasklet	ath9k.h	/^	struct tasklet_struct bcon_tasklet;$/;"	m	struct:ath_softc	typeref:struct:ath_softc::tasklet_struct
bdma	ath9k.h	/^	struct ath_descdma bdma;$/;"	m	struct:ath_beacon	typeref:struct:ath_beacon::ath_descdma
beacon	ath9k.h	/^	struct ath_beacon beacon;$/;"	m	struct:ath_softc	typeref:struct:ath_softc::ath_beacon
beacon_configured	htc.h	/^	bool beacon_configured;$/;"	m	struct:ath9k_htc_vif
beacon_ep	htc.h	/^	enum htc_endpoint_id beacon_ep;$/;"	m	struct:ath9k_htc_priv	typeref:enum:ath9k_htc_priv::htc_endpoint_id
beacon_interval	ath9k.h	/^	int beacon_interval;$/;"	m	struct:ath_beacon_config
beacon_interval	htc.h	/^	u16 beacon_interval;$/;"	m	struct:htc_beacon_config
beacon_lock	htc.h	/^	spinlock_t beacon_lock;$/;"	m	struct:ath9k_htc_priv
beacon_pending	wmi.h	/^	u8 beacon_pending;$/;"	m	struct:wmi_event_swba
beacon_qi	ath9k.h	/^	struct ath9k_tx_queue_info beacon_qi;$/;"	m	struct:ath_beacon	typeref:struct:ath_beacon::ath9k_tx_queue_info
beaconq	ath9k.h	/^	u32 beaconq;$/;"	m	struct:ath_beacon
beaconq	htc.h	/^	int beaconq;$/;"	m	struct:ath9k_htc_priv
beacons	ani.h	/^	u32 beacons;$/;"	m	struct:ath9k_mib_stats
bf	ath9k.h	/^	struct ath_buf *bf;$/;"	m	struct:ath_frame_info	typeref:struct:ath_frame_info::ath_buf
bf_addr	mci.h	/^	void *bf_addr;		\/* virtual addr of desc *\/$/;"	m	struct:ath_mci_buf
bf_buf_addr	ath9k.h	/^	dma_addr_t bf_buf_addr;	\/* physical addr of data buffer, for DMA *\/$/;"	m	struct:ath_buf
bf_daddr	ath9k.h	/^	dma_addr_t bf_daddr;		\/* physical addr of desc *\/$/;"	m	struct:ath_buf
bf_desc	ath9k.h	/^	void *bf_desc;			\/* virtual addr of desc *\/$/;"	m	struct:ath_buf
bf_is_ampdu_not_probing	xmit.c	/^static bool bf_is_ampdu_not_probing(struct ath_buf *bf)$/;"	f	file:
bf_isaggr	ath9k.h	99;"	d
bf_isampdu	ath9k.h	98;"	d
bf_lastbf	ath9k.h	/^	struct ath_buf *bf_lastbf;	\/* last buf of this unit (a frame or$/;"	m	struct:ath_buf	typeref:struct:ath_buf::ath_buf
bf_len	mci.h	/^	u32 bf_len;		\/* len of data *\/$/;"	m	struct:ath_mci_buf
bf_mpdu	ath9k.h	/^	struct sk_buff *bf_mpdu;	\/* enclosing frame structure *\/$/;"	m	struct:ath_buf	typeref:struct:ath_buf::sk_buff
bf_next	ath9k.h	/^	struct ath_buf *bf_next;	\/* next subframe in the aggregate *\/$/;"	m	struct:ath_buf	typeref:struct:ath_buf::ath_buf
bf_paddr	mci.h	/^	dma_addr_t bf_paddr;    \/* physical addr of buffer *\/$/;"	m	struct:ath_mci_buf
bf_stale	ath9k.h	/^	bool bf_stale;$/;"	m	struct:ath_buf
bf_state	ath9k.h	/^	struct ath_buf_state bf_state;$/;"	m	struct:ath_buf	typeref:struct:ath_buf::ath_buf_state
bf_type	ath9k.h	/^	u8 bf_type;$/;"	m	struct:ath_buf_state
bfs_paprd	ath9k.h	/^	u8 bfs_paprd;$/;"	m	struct:ath_buf_state
bfs_paprd_timestamp	ath9k.h	/^	unsigned long bfs_paprd_timestamp;$/;"	m	struct:ath_buf_state
binBuildNumber	eeprom.h	/^	u32 binBuildNumber;$/;"	m	struct:base_eep_ar9287_header
binBuildNumber	eeprom.h	/^	u32 binBuildNumber;$/;"	m	struct:base_eep_header
binBuildNumber	eeprom.h	/^	u32 binBuildNumber;$/;"	m	struct:base_eep_header_4k
bitmap_weight	ath9k.h	/^	u8 bitmap_weight;$/;"	m	struct:fft_sample_ht20
bits_per_symbol	xmit.c	/^static u16 bits_per_symbol[][2] = {$/;"	v	file:
blueToothOptions	ar9003_eeprom.h	/^	u8 blueToothOptions;$/;"	m	struct:ar9300_base_eep_hdr
blueToothOptions	eeprom.h	/^	u16 blueToothOptions;$/;"	m	struct:base_eep_ar9287_header
blueToothOptions	eeprom.h	/^	u16 blueToothOptions;$/;"	m	struct:base_eep_header
blueToothOptions	eeprom.h	/^	u16 blueToothOptions;$/;"	m	struct:base_eep_header_4k
bmiss	debug.h	/^	u32 bmiss;$/;"	m	struct:ath_interrupt_stats
bmiss_cnt	htc.h	/^	u32 bmiss_cnt;$/;"	m	struct:htc_beacon_config
bmiss_timeout	ath9k.h	/^	u16 bmiss_timeout;$/;"	m	struct:ath_beacon_config
bmiss_timeout	htc.h	/^	u16 bmiss_timeout;$/;"	m	struct:htc_beacon_config
bmisscnt	ath9k.h	/^	u32 bmisscnt;$/;"	m	struct:ath_beacon
bnr	debug.h	/^	u32 bnr;$/;"	m	struct:ath_interrupt_stats
brightness	htc.h	/^	enum led_brightness brightness;$/;"	m	struct:ath9k_htc_priv	typeref:enum:ath9k_htc_priv::led_brightness
bs_bmissthreshold	hw.h	/^	u16 bs_bmissthreshold;$/;"	m	struct:ath9k_beacon_state
bs_cfpmaxduration	hw.h	/^	u16 bs_cfpmaxduration;$/;"	m	struct:ath9k_beacon_state
bs_cfpnext	hw.h	/^	u32 bs_cfpnext;$/;"	m	struct:ath9k_beacon_state
bs_cfpperiod	hw.h	/^	u16 bs_cfpperiod;$/;"	m	struct:ath9k_beacon_state
bs_dtimperiod	hw.h	/^	u32 bs_dtimperiod;$/;"	m	struct:ath9k_beacon_state
bs_intval	hw.h	/^	u32 bs_intval;$/;"	m	struct:ath9k_beacon_state
bs_nextdtim	hw.h	/^	u32 bs_nextdtim;$/;"	m	struct:ath9k_beacon_state
bs_nexttbtt	hw.h	/^	u32 bs_nexttbtt;$/;"	m	struct:ath9k_beacon_state
bs_sleepduration	hw.h	/^	u32 bs_sleepduration;$/;"	m	struct:ath9k_beacon_state
bs_timoffset	hw.h	/^	u16 bs_timoffset;$/;"	m	struct:ath9k_beacon_state
bs_tsfoor_threshold	hw.h	/^	u32 bs_tsfoor_threshold;$/;"	m	struct:ath9k_beacon_state
bslot	ath9k.h	/^	struct ieee80211_vif *bslot[ATH_BCBUF];$/;"	m	struct:ath_beacon	typeref:struct:ath_beacon::ieee80211_vif
bslot	htc.h	/^	int bslot;$/;"	m	struct:ath9k_htc_vif
bslot	htc.h	/^	struct ieee80211_vif *bslot[ATH9K_HTC_MAX_BCN_VIF];$/;"	m	struct:htc_beacon_config	typeref:struct:htc_beacon_config::ieee80211_vif
bssid	htc.h	/^	u8 bssid[ETH_ALEN];$/;"	m	struct:ath9k_htc_target_sta
bswAtten	eeprom.h	/^	u8 bswAtten[AR5416_EEP4K_MAX_CHAINS];$/;"	m	struct:modal_eep_4k_header
bswAtten	eeprom.h	/^	u8 bswAtten[AR5416_MAX_CHAINS];$/;"	m	struct:modal_eep_header
bswAtten	eeprom.h	/^	u8 bswAtten[AR9287_MAX_CHAINS];$/;"	m	struct:modal_eep_ar9287_header
bswMargin	eeprom.h	/^	u8 bswMargin[AR5416_EEP4K_MAX_CHAINS];$/;"	m	struct:modal_eep_4k_header
bswMargin	eeprom.h	/^	u8 bswMargin[AR5416_MAX_CHAINS];$/;"	m	struct:modal_eep_header
bswMargin	eeprom.h	/^	u8 bswMargin[AR9287_MAX_CHAINS];$/;"	m	struct:modal_eep_ar9287_header
bt_coex_mode	btcoex.h	/^	u32 bt_coex_mode; 	\/* Register setting for AR_BT_COEX_MODE *\/$/;"	m	struct:ath_btcoex_hw
bt_coex_mode2	btcoex.h	/^	u32 bt_coex_mode2; 	\/* Register setting for AR_BT_COEX_MODE2 *\/$/;"	m	struct:ath_btcoex_hw
bt_coex_prep	hw.h	/^	void (*bt_coex_prep)(struct ath_common *common);$/;"	m	struct:ath_bus_ops
bt_coex_weights	btcoex.h	/^	u32 bt_coex_weights; 	\/* Register setting for AR_BT_COEX_WEIGHT *\/$/;"	m	struct:ath_btcoex_hw
bt_first_slot_time	btcoex.c	/^	u8 bt_first_slot_time;$/;"	m	struct:ath_btcoex_config	file:
bt_hold_rx_clear	btcoex.c	/^	bool bt_hold_rx_clear;$/;"	m	struct:ath_btcoex_config	file:
bt_mode	btcoex.c	/^	enum ath_bt_mode bt_mode; \/* coexistence mode *\/$/;"	m	struct:ath_btcoex_config	typeref:enum:ath_btcoex_config::ath_bt_mode	file:
bt_op_flags	ath9k.h	/^enum bt_op_flags {$/;"	g
bt_priority_cnt	ath9k.h	/^	u32 bt_priority_cnt;$/;"	m	struct:ath_btcoex
bt_priority_cnt	htc.h	/^	u32 bt_priority_cnt;$/;"	m	struct:ath_btcoex
bt_priority_time	ath9k.h	/^	unsigned long bt_priority_time;$/;"	m	struct:ath_btcoex
bt_priority_time	btcoex.c	/^	u8 bt_priority_time;$/;"	m	struct:ath_btcoex_config	file:
bt_priority_time	htc.h	/^	unsigned long bt_priority_time;$/;"	m	struct:ath_btcoex
bt_quiet_collision	btcoex.c	/^	bool bt_quiet_collision;$/;"	m	struct:ath_btcoex_config	file:
bt_rxclear_polarity	btcoex.c	/^	bool bt_rxclear_polarity; \/* invert rx_clear as WLAN_ACTIVE*\/$/;"	m	struct:ath_btcoex_config	file:
bt_state	btcoex.h	/^	u8 bt_state;$/;"	m	struct:ath9k_hw_mci
bt_stomp_type	ath9k.h	/^	int bt_stomp_type; \/* Types of BT stomping *\/$/;"	m	struct:ath_btcoex
bt_stomp_type	htc.h	/^	int bt_stomp_type; \/* Types of BT stomping *\/$/;"	m	struct:ath_btcoex
bt_time_extend	btcoex.c	/^	u8 bt_time_extend;$/;"	m	struct:ath_btcoex_config	file:
bt_txframe_extend	btcoex.c	/^	bool bt_txframe_extend;$/;"	m	struct:ath_btcoex_config	file:
bt_txstate_extend	btcoex.c	/^	bool bt_txstate_extend;$/;"	m	struct:ath_btcoex_config	file:
bt_ver_major	btcoex.h	/^	u8 bt_ver_major;$/;"	m	struct:ath9k_hw_mci
bt_ver_minor	btcoex.h	/^	u8 bt_ver_minor;$/;"	m	struct:ath9k_hw_mci
bt_version_known	btcoex.h	/^	bool bt_version_known;$/;"	m	struct:ath9k_hw_mci
bt_wait_time	ath9k.h	/^	u32 bt_wait_time;$/;"	m	struct:ath_btcoex
bt_weight	btcoex.h	/^	u32 bt_weight[AR9300_NUM_BT_WEIGHTS];$/;"	m	struct:ath_btcoex_hw
btactive_gpio	btcoex.h	/^	u8 btactive_gpio;$/;"	m	struct:ath_btcoex_hw
btcoex	ath9k.h	/^	struct ath_btcoex btcoex;$/;"	m	struct:ath_softc	typeref:struct:ath_softc::ath_btcoex
btcoex	htc.h	/^	struct ath_btcoex btcoex;$/;"	m	struct:ath9k_htc_priv	typeref:struct:ath9k_htc_priv::ath_btcoex
btcoex_hw	hw.h	/^	struct ath_btcoex_hw btcoex_hw;$/;"	m	struct:ath_hw	typeref:struct:ath_hw::ath_btcoex_hw
btcoex_lock	ath9k.h	/^	spinlock_t btcoex_lock;$/;"	m	struct:ath_btcoex
btcoex_no_stomp	ath9k.h	/^	u32 btcoex_no_stomp; \/* in usec *\/$/;"	m	struct:ath_btcoex
btcoex_no_stomp	htc.h	/^	u32 btcoex_no_stomp;$/;"	m	struct:ath_btcoex
btcoex_period	ath9k.h	/^	u32 btcoex_period; \/* in msec *\/$/;"	m	struct:ath_btcoex
btcoex_period	htc.h	/^	u32 btcoex_period;$/;"	m	struct:ath_btcoex
btpriority_gpio	btcoex.h	/^	u8 btpriority_gpio;$/;"	m	struct:ath_btcoex_hw
btscan_no_stomp	ath9k.h	/^	u32 btscan_no_stomp; \/* in usec *\/$/;"	m	struct:ath_btcoex
btscan_no_stomp	htc.h	/^	u32 btscan_no_stomp;$/;"	m	struct:ath_btcoex
buf	hif_usb.h	/^	u8 *buf;$/;"	m	struct:tx_buf
buf_addr	mac.h	/^	dma_addr_t buf_addr[4];$/;"	m	struct:ath_tx_info
buf_completed	htc.h	/^	u32 buf_completed;$/;"	m	struct:ath_tx_stats
buf_len	mac.h	/^	int buf_len[4];$/;"	m	struct:ath_tx_info
buf_q	ath9k.h	/^	struct sk_buff_head buf_q;$/;"	m	struct:ath_atx_tid	typeref:struct:ath_atx_tid::sk_buff_head
buf_queued	htc.h	/^	u32 buf_queued;$/;"	m	struct:ath_tx_stats
buffer_type	ath9k.h	/^enum buffer_type {$/;"	g
bwinfo_discards	dfs_debug.h	/^	u32 bwinfo_discards;$/;"	m	struct:ath_dfs_stats
cab_ep	htc.h	/^	enum htc_endpoint_id cab_ep;$/;"	m	struct:ath9k_htc_priv	typeref:enum:ath9k_htc_priv::htc_endpoint_id
cab_ep_queue	htc.h	/^	struct sk_buff_head cab_ep_queue;$/;"	m	struct:ath9k_htc_tx	typeref:struct:ath9k_htc_tx::sk_buff_head
cab_queued	htc.h	/^	u32 cab_queued;$/;"	m	struct:ath_tx_stats
cabend	debug.h	/^	u32 cabend;$/;"	m	struct:ath_interrupt_stats
cabq	ath9k.h	/^	struct ath_txq *cabq;$/;"	m	struct:ath_beacon	typeref:struct:ath_beacon::ath_txq
cabq	htc.h	/^	int cabq;$/;"	m	struct:ath9k_htc_priv
cabqReadytime	ath9k.h	/^	u8 cabqReadytime;$/;"	m	struct:ath_config
calCollect	calib.h	/^	void (*calCollect) (struct ath_hw *);$/;"	m	struct:ath9k_percal_data
calCountMax	calib.h	/^	u32 calCountMax;$/;"	m	struct:ath9k_percal_data
calData	calib.h	/^	const struct ath9k_percal_data *calData;$/;"	m	struct:ath9k_cal_list	typeref:struct:ath9k_cal_list::ath9k_percal_data
calDataClose	eeprom.h	/^	struct cal_data_per_freq_ar9287 calDataClose;$/;"	m	union:cal_data_per_freq_ar9287_u	typeref:struct:cal_data_per_freq_ar9287_u::cal_data_per_freq_ar9287
calDataOpen	eeprom.h	/^	struct cal_data_op_loop_ar9287 calDataOpen;$/;"	m	union:cal_data_per_freq_ar9287_u	typeref:struct:cal_data_per_freq_ar9287_u::cal_data_op_loop_ar9287
calDataPerFreqOpLoop	eeprom.h	/^struct calDataPerFreqOpLoop {$/;"	s
calFreqPier2G	ar9003_eeprom.h	/^	u8 calFreqPier2G[AR9300_NUM_2G_CAL_PIERS];$/;"	m	struct:ar9300_eeprom
calFreqPier2G	eeprom.h	/^	u8 calFreqPier2G[AR5416_EEP4K_NUM_2G_CAL_PIERS];$/;"	m	struct:ar5416_eeprom_4k
calFreqPier2G	eeprom.h	/^	u8 calFreqPier2G[AR5416_NUM_2G_CAL_PIERS];$/;"	m	struct:ar5416_eeprom_def
calFreqPier2G	eeprom.h	/^	u8 calFreqPier2G[AR9287_NUM_2G_CAL_PIERS];$/;"	m	struct:ar9287_eeprom
calFreqPier5G	ar9003_eeprom.h	/^	u8 calFreqPier5G[AR9300_NUM_5G_CAL_PIERS];$/;"	m	struct:ar9300_eeprom
calFreqPier5G	eeprom.h	/^	u8 calFreqPier5G[AR5416_NUM_5G_CAL_PIERS];$/;"	m	struct:ar5416_eeprom_def
calNext	calib.h	/^	struct ath9k_cal_list *calNext;$/;"	m	struct:ath9k_cal_list	typeref:struct:ath9k_cal_list::ath9k_cal_list
calNumSamples	calib.h	/^	u32 calNumSamples;$/;"	m	struct:ath9k_percal_data
calPierData2G	ar9003_eeprom.h	/^	 calPierData2G[AR9300_MAX_CHAINS][AR9300_NUM_2G_CAL_PIERS];$/;"	m	struct:ar9300_eeprom	typeref:struct:ar9300_eeprom::ar9300_cal_data_per_freq_op_loop
calPierData2G	eeprom.h	/^	 calPierData2G[AR5416_MAX_CHAINS][AR5416_NUM_2G_CAL_PIERS];$/;"	m	struct:ar5416_eeprom_def	typeref:struct:ar5416_eeprom_def::cal_data_per_freq
calPierData2G	eeprom.h	/^	calPierData2G[AR5416_EEP4K_MAX_CHAINS][AR5416_EEP4K_NUM_2G_CAL_PIERS];$/;"	m	struct:ar5416_eeprom_4k	typeref:struct:ar5416_eeprom_4k::cal_data_per_freq_4k
calPierData2G	eeprom.h	/^	calPierData2G[AR9287_MAX_CHAINS][AR9287_NUM_2G_CAL_PIERS];$/;"	m	struct:ar9287_eeprom	typeref:union:ar9287_eeprom::cal_data_per_freq_ar9287_u
calPierData5G	ar9003_eeprom.h	/^	 calPierData5G[AR9300_MAX_CHAINS][AR9300_NUM_5G_CAL_PIERS];$/;"	m	struct:ar9300_eeprom	typeref:struct:ar9300_eeprom::ar9300_cal_data_per_freq_op_loop
calPierData5G	eeprom.h	/^	 calPierData5G[AR5416_MAX_CHAINS][AR5416_NUM_5G_CAL_PIERS];$/;"	m	struct:ar5416_eeprom_def	typeref:struct:ar5416_eeprom_def::cal_data_per_freq
calPostProc	calib.h	/^	void (*calPostProc) (struct ath_hw *, u8);$/;"	m	struct:ath9k_percal_data
calState	calib.h	/^	enum ath9k_cal_state calState;$/;"	m	struct:ath9k_cal_list	typeref:enum:ath9k_cal_list::ath9k_cal_state
calTargetPower2G	ar9003_eeprom.h	/^	 calTargetPower2G[AR9300_NUM_2G_20_TARGET_POWERS];$/;"	m	struct:ar9300_eeprom	typeref:struct:ar9300_eeprom::cal_tgt_pow_legacy
calTargetPower2G	eeprom.h	/^	 calTargetPower2G[AR5416_NUM_2G_20_TARGET_POWERS];$/;"	m	struct:ar5416_eeprom_def	typeref:struct:ar5416_eeprom_def::cal_target_power_leg
calTargetPower2G	eeprom.h	/^	calTargetPower2G[AR5416_EEP4K_NUM_2G_20_TARGET_POWERS];$/;"	m	struct:ar5416_eeprom_4k	typeref:struct:ar5416_eeprom_4k::cal_target_power_leg
calTargetPower2G	eeprom.h	/^	calTargetPower2G[AR9287_NUM_2G_20_TARGET_POWERS];$/;"	m	struct:ar9287_eeprom	typeref:struct:ar9287_eeprom::cal_target_power_leg
calTargetPower2GHT20	ar9003_eeprom.h	/^	 calTargetPower2GHT20[AR9300_NUM_2G_20_TARGET_POWERS];$/;"	m	struct:ar9300_eeprom	typeref:struct:ar9300_eeprom::cal_tgt_pow_ht
calTargetPower2GHT20	eeprom.h	/^	 calTargetPower2GHT20[AR5416_NUM_2G_20_TARGET_POWERS];$/;"	m	struct:ar5416_eeprom_def	typeref:struct:ar5416_eeprom_def::cal_target_power_ht
calTargetPower2GHT20	eeprom.h	/^	calTargetPower2GHT20[AR5416_EEP4K_NUM_2G_20_TARGET_POWERS];$/;"	m	struct:ar5416_eeprom_4k	typeref:struct:ar5416_eeprom_4k::cal_target_power_ht
calTargetPower2GHT20	eeprom.h	/^	calTargetPower2GHT20[AR9287_NUM_2G_20_TARGET_POWERS];$/;"	m	struct:ar9287_eeprom	typeref:struct:ar9287_eeprom::cal_target_power_ht
calTargetPower2GHT40	ar9003_eeprom.h	/^	 calTargetPower2GHT40[AR9300_NUM_2G_40_TARGET_POWERS];$/;"	m	struct:ar9300_eeprom	typeref:struct:ar9300_eeprom::cal_tgt_pow_ht
calTargetPower2GHT40	eeprom.h	/^	 calTargetPower2GHT40[AR5416_NUM_2G_40_TARGET_POWERS];$/;"	m	struct:ar5416_eeprom_def	typeref:struct:ar5416_eeprom_def::cal_target_power_ht
calTargetPower2GHT40	eeprom.h	/^	calTargetPower2GHT40[AR5416_EEP4K_NUM_2G_40_TARGET_POWERS];$/;"	m	struct:ar5416_eeprom_4k	typeref:struct:ar5416_eeprom_4k::cal_target_power_ht
calTargetPower2GHT40	eeprom.h	/^	calTargetPower2GHT40[AR9287_NUM_2G_40_TARGET_POWERS];$/;"	m	struct:ar9287_eeprom	typeref:struct:ar9287_eeprom::cal_target_power_ht
calTargetPower5G	ar9003_eeprom.h	/^	 calTargetPower5G[AR9300_NUM_5G_20_TARGET_POWERS];$/;"	m	struct:ar9300_eeprom	typeref:struct:ar9300_eeprom::cal_tgt_pow_legacy
calTargetPower5G	eeprom.h	/^	 calTargetPower5G[AR5416_NUM_5G_20_TARGET_POWERS];$/;"	m	struct:ar5416_eeprom_def	typeref:struct:ar5416_eeprom_def::cal_target_power_leg
calTargetPower5GHT20	ar9003_eeprom.h	/^	 calTargetPower5GHT20[AR9300_NUM_5G_20_TARGET_POWERS];$/;"	m	struct:ar9300_eeprom	typeref:struct:ar9300_eeprom::cal_tgt_pow_ht
calTargetPower5GHT20	eeprom.h	/^	 calTargetPower5GHT20[AR5416_NUM_5G_20_TARGET_POWERS];$/;"	m	struct:ar5416_eeprom_def	typeref:struct:ar5416_eeprom_def::cal_target_power_ht
calTargetPower5GHT40	ar9003_eeprom.h	/^	 calTargetPower5GHT40[AR9300_NUM_5G_40_TARGET_POWERS];$/;"	m	struct:ar9300_eeprom	typeref:struct:ar9300_eeprom::cal_tgt_pow_ht
calTargetPower5GHT40	eeprom.h	/^	 calTargetPower5GHT40[AR5416_NUM_5G_40_TARGET_POWERS];$/;"	m	struct:ar5416_eeprom_def	typeref:struct:ar5416_eeprom_def::cal_target_power_ht
calTargetPowerCck	ar9003_eeprom.h	/^	 calTargetPowerCck[AR9300_NUM_2G_CCK_TARGET_POWERS];$/;"	m	struct:ar9300_eeprom	typeref:struct:ar9300_eeprom::cal_tgt_pow_legacy
calTargetPowerCck	eeprom.h	/^	 calTargetPowerCck[AR5416_NUM_2G_CCK_TARGET_POWERS];$/;"	m	struct:ar5416_eeprom_def	typeref:struct:ar5416_eeprom_def::cal_target_power_leg
calTargetPowerCck	eeprom.h	/^	calTargetPowerCck[AR5416_EEP4K_NUM_2G_CCK_TARGET_POWERS];$/;"	m	struct:ar5416_eeprom_4k	typeref:struct:ar5416_eeprom_4k::cal_target_power_leg
calTargetPowerCck	eeprom.h	/^	calTargetPowerCck[AR9287_NUM_2G_CCK_TARGET_POWERS];$/;"	m	struct:ar9287_eeprom	typeref:struct:ar9287_eeprom::cal_target_power_leg
calTarget_freqbin_2G	ar9003_eeprom.h	/^	u8 calTarget_freqbin_2G[AR9300_NUM_2G_20_TARGET_POWERS];$/;"	m	struct:ar9300_eeprom
calTarget_freqbin_2GHT20	ar9003_eeprom.h	/^	u8 calTarget_freqbin_2GHT20[AR9300_NUM_2G_20_TARGET_POWERS];$/;"	m	struct:ar9300_eeprom
calTarget_freqbin_2GHT40	ar9003_eeprom.h	/^	u8 calTarget_freqbin_2GHT40[AR9300_NUM_2G_40_TARGET_POWERS];$/;"	m	struct:ar9300_eeprom
calTarget_freqbin_5G	ar9003_eeprom.h	/^	u8 calTarget_freqbin_5G[AR9300_NUM_5G_20_TARGET_POWERS];$/;"	m	struct:ar9300_eeprom
calTarget_freqbin_5GHT20	ar9003_eeprom.h	/^	u8 calTarget_freqbin_5GHT20[AR9300_NUM_5G_20_TARGET_POWERS];$/;"	m	struct:ar9300_eeprom
calTarget_freqbin_5GHT40	ar9003_eeprom.h	/^	u8 calTarget_freqbin_5GHT40[AR9300_NUM_5G_40_TARGET_POWERS];$/;"	m	struct:ar9300_eeprom
calTarget_freqbin_Cck	ar9003_eeprom.h	/^	u8 calTarget_freqbin_Cck[AR9300_NUM_2G_CCK_TARGET_POWERS];$/;"	m	struct:ar9300_eeprom
calType	calib.h	/^	u32 calType;$/;"	m	struct:ath9k_percal_data
cal_ctl_data	eeprom.h	/^struct cal_ctl_data {$/;"	s
cal_ctl_data_2g	ar9003_eeprom.h	/^struct cal_ctl_data_2g {$/;"	s
cal_ctl_data_4k	eeprom.h	/^struct cal_ctl_data_4k {$/;"	s
cal_ctl_data_5g	ar9003_eeprom.h	/^struct cal_ctl_data_5g {$/;"	s
cal_ctl_data_ar9287	eeprom.h	/^struct cal_ctl_data_ar9287 {$/;"	s
cal_ctl_edges	eeprom.h	/^struct cal_ctl_edges {$/;"	s
cal_data_op_loop_ar9287	eeprom.h	/^struct cal_data_op_loop_ar9287 {$/;"	s
cal_data_per_freq	eeprom.h	/^struct cal_data_per_freq {$/;"	s
cal_data_per_freq_4k	eeprom.h	/^struct cal_data_per_freq_4k {$/;"	s
cal_data_per_freq_ar9287	eeprom.h	/^struct cal_data_per_freq_ar9287 {$/;"	s
cal_data_per_freq_ar9287_u	eeprom.h	/^union cal_data_per_freq_ar9287_u {$/;"	u
cal_list	hw.h	/^	struct ath9k_cal_list *cal_list;$/;"	m	struct:ath_hw	typeref:struct:ath_hw::ath9k_cal_list
cal_list_curr	hw.h	/^	struct ath9k_cal_list *cal_list_curr;$/;"	m	struct:ath_hw	typeref:struct:ath_hw::ath9k_cal_list
cal_list_last	hw.h	/^	struct ath9k_cal_list *cal_list_last;$/;"	m	struct:ath_hw	typeref:struct:ath_hw::ath9k_cal_list
cal_samples	hw.h	/^	u16 cal_samples;$/;"	m	struct:ath_hw
cal_target_power_ht	eeprom.h	/^struct cal_target_power_ht {$/;"	s
cal_target_power_leg	eeprom.h	/^struct cal_target_power_leg {$/;"	s
cal_tgt_pow_ht	ar9003_eeprom.h	/^struct cal_tgt_pow_ht {$/;"	s
cal_tgt_pow_legacy	ar9003_eeprom.h	/^struct cal_tgt_pow_legacy {$/;"	s
caldata	ath9k.h	/^	struct ath9k_hw_cal_data caldata;$/;"	m	struct:ath_softc	typeref:struct:ath_softc::ath9k_hw_cal_data
caldata	htc.h	/^	struct ath9k_hw_cal_data caldata;$/;"	m	struct:ath9k_htc_priv	typeref:struct:ath9k_htc_priv::ath9k_hw_cal_data
caldata	hw.h	/^	struct ath9k_hw_cal_data *caldata;$/;"	m	struct:ath_hw	typeref:struct:ath_hw::ath9k_hw_cal_data
calibrate	hw.h	/^	bool (*calibrate)(struct ath_hw *ah,$/;"	m	struct:ath_hw_ops
capflags	htc.h	/^	__be32 capflags;$/;"	m	struct:ath9k_htc_target_rate
caps	hw.h	/^	struct ath9k_hw_capabilities caps;$/;"	m	struct:ath_hw	typeref:struct:ath_hw::ath9k_hw_capabilities
cckNoiseImmunityLevel	ani.h	/^	u8 cckNoiseImmunityLevel;$/;"	m	struct:ar5416AniState
cckPhyErrCount	ani.h	/^	u32 cckPhyErrCount;$/;"	m	struct:ar5416AniState
cck_level_table	ani.c	/^static const struct ani_cck_level_entry cck_level_table[] = {$/;"	v	typeref:struct:ani_cck_level_entry	file:
cck_trig_high	hw.h	/^	u32 cck_trig_high;$/;"	m	struct:ath9k_ops_config
cck_trig_low	hw.h	/^	u32 cck_trig_low;$/;"	m	struct:ath9k_ops_config
cdev	ath9k.h	/^	struct led_classdev cdev;$/;"	m	struct:ath_led	typeref:struct:ath_led::led_classdev
chan	hw.h	/^	struct ieee80211_channel *chan;$/;"	m	struct:ath9k_channel	typeref:struct:ath9k_channel::ieee80211_channel
chan_bw	ath9k.h	/^	u32 chan_bw;$/;"	m	struct:ath_softc
chan_centers	hw.h	/^struct chan_centers {$/;"	s
chanmode	hw.h	/^	u32 chanmode;$/;"	m	struct:ath9k_channel
chanmode	hw.h	/^	u32 chanmode;$/;"	m	struct:ath9k_hw_cal_data
channel	hw.h	/^	u16 channel;$/;"	m	struct:ath9k_channel
channel	hw.h	/^	u16 channel;$/;"	m	struct:ath9k_hw_cal_data
channelFlags	hw.h	/^	u32 channelFlags;$/;"	m	struct:ath9k_channel
channelFlags	hw.h	/^	u32 channelFlags;$/;"	m	struct:ath9k_hw_cal_data
channel_detector	dfs_pattern_detector.c	/^struct channel_detector {$/;"	s	file:
channel_detector_create	dfs_pattern_detector.c	/^channel_detector_create(struct dfs_pattern_detector *dpd, u16 freq)$/;"	f	file:
channel_detector_exit	dfs_pattern_detector.c	/^static void channel_detector_exit(struct dfs_pattern_detector *dpd,$/;"	f	file:
channel_detector_get	dfs_pattern_detector.c	/^channel_detector_get(struct dfs_pattern_detector *dpd, u16 freq)$/;"	f	file:
channel_detector_reset	dfs_pattern_detector.c	/^static void channel_detector_reset(struct dfs_pattern_detector *dpd,$/;"	f	file:
channel_detectors	dfs_pattern_detector.h	/^	struct list_head channel_detectors;$/;"	m	struct:dfs_pattern_detector	typeref:struct:dfs_pattern_detector::list_head
channels	hw.h	/^	struct ath9k_channel channels[ATH9K_NUM_CHANNELS];$/;"	m	struct:ath_hw	typeref:struct:ath_hw::ath9k_channel
check_cookie	htc_drv_txrx.c	/^static inline bool check_cookie(struct ath9k_htc_priv *priv,$/;"	f	file:
check_eeprom	eeprom.h	/^	int (*check_eeprom)(struct ath_hw *hw);$/;"	m	struct:eeprom_ops
check_index	hif_usb.c	/^static inline bool check_index(struct sk_buff *skb, u8 idx)$/;"	f	file:
check_packet	htc_drv_txrx.c	/^static inline bool check_packet(struct ath9k_htc_priv *priv, struct sk_buff *skb)$/;"	f	file:
checksum	eeprom.h	/^	u16 checksum;$/;"	m	struct:base_eep_ar9287_header
checksum	eeprom.h	/^	u16 checksum;$/;"	m	struct:base_eep_header
checksum	eeprom.h	/^	u16 checksum;$/;"	m	struct:base_eep_header_4k
chip_fullsleep	hw.h	/^	bool chip_fullsleep;$/;"	m	struct:ath_hw
cleanup_timer	htc.h	/^	struct timer_list cleanup_timer;$/;"	m	struct:ath9k_htc_tx	typeref:struct:ath9k_htc_tx::timer_list
clear_ps_filter	ath9k.h	/^	bool clear_ps_filter;$/;"	m	struct:ath_atx_ac
cmd_buf	hif_usb.h	/^struct cmd_buf {$/;"	s
cmd_rsp_buf	wmi.h	/^	u8 *cmd_rsp_buf;$/;"	m	struct:wmi
cmd_rsp_len	wmi.h	/^	u32 cmd_rsp_len;$/;"	m	struct:wmi
cmd_wait	htc_hst.h	/^	struct completion cmd_wait;$/;"	m	struct:htc_target	typeref:struct:htc_target::completion
cmd_wait	wmi.h	/^	struct completion cmd_wait;$/;"	m	struct:wmi	typeref:struct:wmi::completion
cnt	wmi.h	/^	u8 cnt;$/;"	m	struct:wmi_event_txstatus
coeff	ar9003_calib.c	/^struct coeff {$/;"	s	file:
coex_period_work	htc.h	/^	struct delayed_work coex_period_work;$/;"	m	struct:ath9k_htc_priv	typeref:struct:ath9k_htc_priv::delayed_work
command_id	wmi.h	/^	__be16 command_id;$/;"	m	struct:wmi_cmd_hdr
common	hw.h	/^	struct ath_common common;$/;"	m	struct:ath_hw	typeref:struct:ath_hw::ath_common
complete	init.c	/^	struct completion complete;$/;"	m	struct:ath9k_eeprom_ctx	typeref:struct:ath9k_eeprom_ctx::completion	file:
complete_q	ath9k.h	/^	struct sk_buff_head complete_q;$/;"	m	struct:ath_txq	typeref:struct:ath_txq::sk_buff_head
completed	debug.h	/^	u32 completed;$/;"	m	struct:ath_tx_stats
compute_pll_control	hw.h	/^	u32 (*compute_pll_control)(struct ath_hw *ah,$/;"	m	struct:ath_hw_private_ops
con_flags	htc_hst.h	/^	__be16 con_flags;$/;"	m	struct:htc_conn_svc_msg
con_flags	htc_hst.h	/^	u16 con_flags;$/;"	m	struct:htc_service_connreq
concur_tx	btcoex.h	/^	bool concur_tx;$/;"	m	struct:ath9k_hw_mci
config	ath9k.h	/^	struct ath_config config;$/;"	m	struct:ath_softc	typeref:struct:ath_softc::ath_config
config	btcoex.h	/^	u32 config;$/;"	m	struct:ath9k_hw_mci
config	hw.h	/^	struct ath9k_ops_config config;$/;"	m	struct:ath_hw	typeref:struct:ath_hw::ath9k_ops_config
config_pci_powersave	hw.h	/^	void (*config_pci_powersave)(struct ath_hw *ah,$/;"	m	struct:ath_hw_ops
conn_handle	mci.h	/^	u8 conn_handle;$/;"	m	struct:ath_mci_profile_info
conn_handle	mci.h	/^	u8 conn_handle;$/;"	m	struct:ath_mci_profile_status
conn_rsp_epid	htc_hst.h	/^	enum htc_endpoint_id conn_rsp_epid;$/;"	m	struct:htc_target	typeref:enum:htc_target::htc_endpoint_id
cont_status	btcoex.h	/^	u32 cont_status;$/;"	m	struct:ath9k_hw_mci
control	htc_hst.h	/^	u8 control[4];$/;"	m	struct:htc_frame_hdr
control_dl_pipe	htc_hst.h	/^	u8 control_dl_pipe;$/;"	m	struct:ath9k_htc_hif
control_ul_pipe	htc_hst.h	/^	u8 control_ul_pipe;$/;"	m	struct:ath9k_htc_hif
cookie	htc.h	/^	u8 cookie;$/;"	m	struct:tx_frame_hdr
cookie	htc.h	/^	u8 cookie;$/;"	m	struct:tx_mgmt_hdr
cookie	wmi.h	/^	u8 cookie;$/;"	m	struct:__wmi_event_txstatus
count	ath9k.h	/^	u16 count;$/;"	m	struct:ath_ant_comb
count	dfs_pri_detector.h	/^	u32 count;$/;"	m	struct:pri_detector
count	dfs_pri_detector.h	/^	u32 count;$/;"	m	struct:pri_sequence
count	hw.h	/^	u8 count;$/;"	m	struct:ath_spec_scan
count	wmi.h	/^	int count;$/;"	m	struct:ath9k_htc_tx_event
count_falses	dfs_pri_detector.h	/^	u32 count_falses;$/;"	m	struct:pri_sequence
countryCode	eeprom.h	/^	u16 countryCode;$/;"	m	struct:ath9k_country_entry
coverage_class	hw.h	/^	int coverage_class;$/;"	m	struct:ath_hw
crc_err	debug.h	/^	u32 crc_err;$/;"	m	struct:ath_rx_stats
create_buf_file_handler	debug.c	/^static struct dentry *create_buf_file_handler(const char *filename,$/;"	f	file:
create_pa_curve	ar9003_paprd.c	/^static bool create_pa_curve(u32 *data_L, u32 *data_U, u32 *pa_table, u16 *gain)$/;"	f	file:
credit_size	htc_hst.h	/^	__be16 credit_size;$/;"	m	struct:htc_ready_msg
credit_size	htc_hst.h	/^	u16 credit_size;$/;"	m	struct:htc_target
credits	htc_hst.h	/^	__be16 credits;$/;"	m	struct:htc_ready_msg
credits	htc_hst.h	/^	u16 credits;$/;"	m	struct:htc_target
credits	htc_hst.h	/^	u8 credits;$/;"	m	struct:htc_config_pipe_msg
cst	debug.h	/^	u32 cst;$/;"	m	struct:ath_interrupt_stats
cst	htc.h	/^	__be32 cst;$/;"	m	struct:ath9k_htc_target_int_stats
ctl	eeprom.h	/^	u8 ctl;$/;"	m	struct:cal_ctl_edges
ctl10	ar9003_mac.h	/^	u32 ctl10;  \/* DMA control 10 *\/$/;"	m	struct:ar9003_txc
ctl10	mac.h	/^			u32 ctl10;$/;"	m	struct:ar5416_desc::__anon13::__anon14
ctl11	ar9003_mac.h	/^	u32 ctl11;  \/* DMA control 11 *\/$/;"	m	struct:ar9003_txc
ctl11	mac.h	/^			u32 ctl11;$/;"	m	struct:ar5416_desc::__anon13::__anon14
ctl12	ar9003_mac.h	/^	u32 ctl12;  \/* DMA control 12 *\/$/;"	m	struct:ar9003_txc
ctl13	ar9003_mac.h	/^	u32 ctl13;  \/* DMA control 13 *\/$/;"	m	struct:ar9003_txc
ctl14	ar9003_mac.h	/^	u32 ctl14;  \/* DMA control 14 *\/$/;"	m	struct:ar9003_txc
ctl15	ar9003_mac.h	/^	u32 ctl15;  \/* DMA control 15 *\/$/;"	m	struct:ar9003_txc
ctl16	ar9003_mac.h	/^	u32 ctl16;  \/* DMA control 16 *\/$/;"	m	struct:ar9003_txc
ctl17	ar9003_mac.h	/^	u32 ctl17;  \/* DMA control 17 *\/$/;"	m	struct:ar9003_txc
ctl18	ar9003_mac.h	/^	u32 ctl18;  \/* DMA control 18 *\/$/;"	m	struct:ar9003_txc
ctl19	ar9003_mac.h	/^	u32 ctl19;  \/* DMA control 19 *\/$/;"	m	struct:ar9003_txc
ctl2	mac.h	/^			u32 ctl2;$/;"	m	struct:ar5416_desc::__anon13::__anon14
ctl20	ar9003_mac.h	/^	u32 ctl20;  \/* DMA control 20 *\/$/;"	m	struct:ar9003_txc
ctl21	ar9003_mac.h	/^	u32 ctl21;  \/* DMA control 21 *\/$/;"	m	struct:ar9003_txc
ctl22	ar9003_mac.h	/^	u32 ctl22;  \/* DMA control 22 *\/$/;"	m	struct:ar9003_txc
ctl23	ar9003_mac.h	/^	u32 ctl23;  \/* DMA control 23 *\/$/;"	m	struct:ar9003_txc
ctl3	ar9003_mac.h	/^	u32 ctl3;   \/* DMA control 3  *\/$/;"	m	struct:ar9003_txc
ctl3	mac.h	/^			u32 ctl3;$/;"	m	struct:ar5416_desc::__anon13::__anon14
ctl4	mac.h	/^			u32 ctl4;$/;"	m	struct:ar5416_desc::__anon13::__anon14
ctl5	ar9003_mac.h	/^	u32 ctl5;   \/* DMA control 5  *\/$/;"	m	struct:ar9003_txc
ctl5	mac.h	/^			u32 ctl5;$/;"	m	struct:ar5416_desc::__anon13::__anon14
ctl6	mac.h	/^			u32 ctl6;$/;"	m	struct:ar5416_desc::__anon13::__anon14
ctl7	ar9003_mac.h	/^	u32 ctl7;   \/* DMA control 7  *\/$/;"	m	struct:ar9003_txc
ctl7	mac.h	/^			u32 ctl7;$/;"	m	struct:ar5416_desc::__anon13::__anon14
ctl8	mac.h	/^			u32 ctl8;$/;"	m	struct:ar5416_desc::__anon13::__anon14
ctl9	ar9003_mac.h	/^	u32 ctl9;   \/* DMA control 9  *\/$/;"	m	struct:ar9003_txc
ctl9	mac.h	/^			u32 ctl9;$/;"	m	struct:ar5416_desc::__anon13::__anon14
ctlData	eeprom.h	/^	struct cal_ctl_data ctlData[AR5416_NUM_CTLS];$/;"	m	struct:ar5416_eeprom_def	typeref:struct:ar5416_eeprom_def::cal_ctl_data
ctlData	eeprom.h	/^	struct cal_ctl_data_4k ctlData[AR5416_EEP4K_NUM_CTLS];$/;"	m	struct:ar5416_eeprom_4k	typeref:struct:ar5416_eeprom_4k::cal_ctl_data_4k
ctlData	eeprom.h	/^	struct cal_ctl_data_ar9287 ctlData[AR9287_NUM_CTLS];$/;"	m	struct:ar9287_eeprom	typeref:struct:ar9287_eeprom::cal_ctl_data_ar9287
ctlEdges	ar9003_eeprom.h	/^	u8 ctlEdges[AR9300_NUM_BAND_EDGES_2G];$/;"	m	struct:cal_ctl_data_2g
ctlEdges	ar9003_eeprom.h	/^	u8 ctlEdges[AR9300_NUM_BAND_EDGES_5G];$/;"	m	struct:cal_ctl_data_5g
ctlEdges	eeprom.h	/^	ctlEdges[AR5416_EEP4K_MAX_CHAINS][AR5416_EEP4K_NUM_BAND_EDGES];$/;"	m	struct:cal_ctl_data_4k	typeref:struct:cal_ctl_data_4k::cal_ctl_edges
ctlEdges	eeprom.h	/^	ctlEdges[AR5416_MAX_CHAINS][AR5416_NUM_BAND_EDGES];$/;"	m	struct:cal_ctl_data	typeref:struct:cal_ctl_data::cal_ctl_edges
ctlEdges	eeprom.h	/^	ctlEdges[AR9287_MAX_CHAINS][AR9287_NUM_BAND_EDGES];$/;"	m	struct:cal_ctl_data_ar9287	typeref:struct:cal_ctl_data_ar9287::cal_ctl_edges
ctlIndex	eeprom.h	/^	u8 ctlIndex[AR5416_EEP4K_NUM_CTLS];$/;"	m	struct:ar5416_eeprom_4k
ctlIndex	eeprom.h	/^	u8 ctlIndex[AR5416_NUM_CTLS];$/;"	m	struct:ar5416_eeprom_def
ctlIndex	eeprom.h	/^	u8 ctlIndex[AR9287_NUM_CTLS];$/;"	m	struct:ar9287_eeprom
ctlIndex_2G	ar9003_eeprom.h	/^	u8 ctlIndex_2G[AR9300_NUM_CTLS_2G];$/;"	m	struct:ar9300_eeprom
ctlIndex_5G	ar9003_eeprom.h	/^	u8 ctlIndex_5G[AR9300_NUM_CTLS_5G];$/;"	m	struct:ar9300_eeprom
ctlPowerData_2G	ar9003_eeprom.h	/^	struct cal_ctl_data_2g ctlPowerData_2G[AR9300_NUM_CTLS_2G];$/;"	m	struct:ar9300_eeprom	typeref:struct:ar9300_eeprom::cal_ctl_data_2g
ctlPowerData_5G	ar9003_eeprom.h	/^	struct cal_ctl_data_5g ctlPowerData_5G[AR9300_NUM_CTLS_5G];$/;"	m	struct:ar9300_eeprom	typeref:struct:ar9300_eeprom::cal_ctl_data_5g
ctl_center	hw.h	/^	u16 ctl_center;$/;"	m	struct:chan_centers
ctl_freqbin_2G	ar9003_eeprom.h	/^	u8 ctl_freqbin_2G[AR9300_NUM_CTLS_2G][AR9300_NUM_BAND_EDGES_2G];$/;"	m	struct:ar9300_eeprom
ctl_freqbin_5G	ar9003_eeprom.h	/^	u8 ctl_freqbin_5G[AR9300_NUM_CTLS_5G][AR9300_NUM_BAND_EDGES_5G];$/;"	m	struct:ar9300_eeprom
ctrl_epid	wmi.h	/^	enum htc_endpoint_id ctrl_epid;$/;"	m	struct:wmi	typeref:enum:wmi::htc_endpoint_id
cur_beacon_conf	ath9k.h	/^	struct ath_beacon_config cur_beacon_conf;$/;"	m	struct:ath_softc	typeref:struct:ath_softc::ath_beacon_config
cur_beacon_conf	htc.h	/^	struct htc_beacon_config cur_beacon_conf;$/;"	m	struct:ath9k_htc_priv	typeref:struct:ath9k_htc_priv::htc_beacon_config
cur_survey	ath9k.h	/^	struct survey_info *cur_survey;$/;"	m	struct:ath_softc	typeref:struct:ath_softc::survey_info
curchan	hw.h	/^	struct ath9k_channel *curchan;$/;"	m	struct:ath_hw	typeref:struct:ath_hw::ath9k_channel
currIndex	calib.h	/^	u8 currIndex;$/;"	m	struct:ath9k_nfcal_hist
curtxpow	ath9k.h	/^	u16 curtxpow;$/;"	m	struct:ath_softc
curtxpow	htc.h	/^	u16 curtxpow;$/;"	m	struct:ath9k_htc_priv
custData	ar9003_eeprom.h	/^	u8 custData[AR9300_CUSTOMER_DATA_SIZE];$/;"	m	struct:ar9300_eeprom
custData	eeprom.h	/^	u8 custData[20];$/;"	m	struct:ar5416_eeprom_4k
custData	eeprom.h	/^	u8 custData[64];$/;"	m	struct:ar5416_eeprom_def
custData	eeprom.h	/^	u8 custData[AR9287_DATA_SZ];$/;"	m	struct:ar9287_eeprom
cwm_ignore_extcca	hw.h	/^	u32 cwm_ignore_extcca;$/;"	m	struct:ath9k_ops_config
cycpwrThr1	ani.h	/^	u16 cycpwrThr1;$/;"	m	struct:ath9k_ani_default
cycpwrThr1Ext	ani.h	/^	u16 cycpwrThr1Ext;$/;"	m	struct:ath9k_ani_default
cycpwrThr1_table	ar5008_phy.c	/^static const int cycpwrThr1_table[] =$/;"	v	file:
cycpwrThr1_table	ar9003_phy.c	/^static const int cycpwrThr1_table[] =$/;"	v	file:
dacHiPwrMode_5G	eeprom.h	/^	u8 dacHiPwrMode_5G;$/;"	m	struct:base_eep_header
dacLpMode	eeprom.h	/^	u8 dacLpMode;$/;"	m	struct:base_eep_header
data	ath9k.h	/^	u8 data[SPECTRAL_HT20_40_NUM_BINS];$/;"	m	struct:ath_ht20_40_fft_packet
data	ath9k.h	/^	u8 data[SPECTRAL_HT20_NUM_BINS];$/;"	m	struct:ath_ht20_fft_packet
data	ath9k.h	/^	u8 data[SPECTRAL_HT20_NUM_BINS];$/;"	m	struct:fft_sample_ht20
data0	ar9003_mac.h	/^	u32 data0;  \/* data pointer to 1st buffer *\/$/;"	m	struct:ar9003_txc
data1	ar9003_mac.h	/^	u32 data1;  \/* data pointer to 2nd buffer *\/$/;"	m	struct:ar9003_txc
data2	ar9003_mac.h	/^	u32 data2;  \/* data pointer to 3rd buffer *\/$/;"	m	struct:ar9003_txc
data3	ar9003_mac.h	/^	u32 data3;  \/* data pointer to 4th buffer *\/$/;"	m	struct:ar9003_txc
data_be_ep	htc.h	/^	enum htc_endpoint_id data_be_ep;$/;"	m	struct:ath9k_htc_priv	typeref:enum:ath9k_htc_priv::htc_endpoint_id
data_be_queue	htc.h	/^	struct sk_buff_head data_be_queue;$/;"	m	struct:ath9k_htc_tx	typeref:struct:ath9k_htc_tx::sk_buff_head
data_bk_ep	htc.h	/^	enum htc_endpoint_id data_bk_ep;$/;"	m	struct:ath9k_htc_priv	typeref:enum:ath9k_htc_priv::htc_endpoint_id
data_bk_queue	htc.h	/^	struct sk_buff_head data_bk_queue;$/;"	m	struct:ath9k_htc_tx	typeref:struct:ath9k_htc_tx::sk_buff_head
data_type	htc.h	/^	u8 data_type;$/;"	m	struct:tx_frame_hdr
data_underrun	debug.h	/^	u32 data_underrun;$/;"	m	struct:ath_tx_stats
data_vi_ep	htc.h	/^	enum htc_endpoint_id data_vi_ep;$/;"	m	struct:ath9k_htc_priv	typeref:enum:ath9k_htc_priv::htc_endpoint_id
data_vi_queue	htc.h	/^	struct sk_buff_head data_vi_queue;$/;"	m	struct:ath9k_htc_tx	typeref:struct:ath9k_htc_tx::sk_buff_head
data_vo_ep	htc.h	/^	enum htc_endpoint_id data_vo_ep;$/;"	m	struct:ath9k_htc_priv	typeref:enum:ath9k_htc_priv::htc_endpoint_id
data_vo_queue	htc.h	/^	struct sk_buff_head data_vo_queue;$/;"	m	struct:ath9k_htc_tx	typeref:struct:ath9k_htc_tx::sk_buff_head
datalen_discards	dfs_debug.h	/^	u32 datalen_discards;$/;"	m	struct:ath_dfs_stats
db	eeprom.h	/^	u8 db;$/;"	m	struct:modal_eep_header
db1	eeprom.h	/^	u8 db1;$/;"	m	struct:modal_eep_ar9287_header
db1_0	eeprom.h	/^	u8 db1_0:4, db1_1:4;$/;"	m	struct:modal_eep_4k_header
db1_0	eeprom.h	/^	u8 db1_1:4, db1_0:4;$/;"	m	struct:modal_eep_4k_header
db1_1	eeprom.h	/^	u8 db1_0:4, db1_1:4;$/;"	m	struct:modal_eep_4k_header
db1_1	eeprom.h	/^	u8 db1_1:4, db1_0:4;$/;"	m	struct:modal_eep_4k_header
db1_2	eeprom.h	/^	u8 db1_2:4, db1_3:4;$/;"	m	struct:modal_eep_4k_header
db1_2	eeprom.h	/^	u8 db1_3:4, db1_2:4;$/;"	m	struct:modal_eep_4k_header
db1_3	eeprom.h	/^	u8 db1_2:4, db1_3:4;$/;"	m	struct:modal_eep_4k_header
db1_3	eeprom.h	/^	u8 db1_3:4, db1_2:4;$/;"	m	struct:modal_eep_4k_header
db1_4	eeprom.h	/^	u8 antdiv_ctl2:4, db1_4:4;$/;"	m	struct:modal_eep_4k_header
db1_4	eeprom.h	/^	u8 db1_4:4, antdiv_ctl2:4;$/;"	m	struct:modal_eep_4k_header
db2	eeprom.h	/^	u8 db2;$/;"	m	struct:modal_eep_ar9287_header
db2_0	eeprom.h	/^	u8 db2_0:4, db2_1:4;$/;"	m	struct:modal_eep_4k_header
db2_0	eeprom.h	/^	u8 db2_1:4, db2_0:4;$/;"	m	struct:modal_eep_4k_header
db2_1	eeprom.h	/^	u8 db2_0:4, db2_1:4;$/;"	m	struct:modal_eep_4k_header
db2_1	eeprom.h	/^	u8 db2_1:4, db2_0:4;$/;"	m	struct:modal_eep_4k_header
db2_2	eeprom.h	/^	u8 db2_2:4, db2_3:4;$/;"	m	struct:modal_eep_4k_header
db2_3	eeprom.h	/^	u8 db2_2:4, db2_3:4;$/;"	m	struct:modal_eep_4k_header
db2_4	eeprom.h	/^	u8 db2_4:4, reserved:4;$/;"	m	struct:modal_eep_4k_header
db2_4	eeprom.h	/^	u8 reserved:4, db2_4:4;$/;"	m	struct:modal_eep_4k_header
db_ch1	eeprom.h	/^	u8 db_ch1;$/;"	m	struct:modal_eep_header
dc_phy_errors	dfs_debug.h	/^	u32 dc_phy_errors;$/;"	m	struct:ath_dfs_stats
dd_desc	ath9k.h	/^	void *dd_desc;$/;"	m	struct:ath_descdma
dd_desc_len	ath9k.h	/^	u32 dd_desc_len;$/;"	m	struct:ath_descdma
dd_desc_paddr	ath9k.h	/^	dma_addr_t dd_desc_paddr;$/;"	m	struct:ath_descdma
deadline_ts	dfs_pri_detector.h	/^	u64 deadline_ts;$/;"	m	struct:pri_sequence
debruijn32	hw.h	531;"	d
debug	ath9k.h	/^	struct ath9k_debug debug;$/;"	m	struct:ath_softc	typeref:struct:ath_softc::ath9k_debug
debug	htc.h	/^	struct ath9k_debug debug;$/;"	m	struct:ath9k_htc_priv	typeref:struct:ath9k_htc_priv::ath9k_debug
debugfs_phy	debug.h	/^	struct dentry *debugfs_phy;$/;"	m	struct:ath9k_debug	typeref:struct:ath9k_debug::dentry
debugfs_phy	htc.h	/^	struct dentry *debugfs_phy;$/;"	m	struct:ath9k_debug	typeref:struct:ath9k_debug::dentry
debugfs_rcstats	rc.h	/^	struct dentry *debugfs_rcstats;$/;"	m	struct:ath_rate_priv	typeref:struct:ath_rate_priv::dentry
decrypt_busy_err	debug.h	/^	u32 decrypt_busy_err;$/;"	m	struct:ath_rx_stats
decrypt_crc_err	debug.h	/^	u32 decrypt_crc_err;$/;"	m	struct:ath_rx_stats
def	hw.h	/^		struct ar5416_eeprom_def def;$/;"	m	union:ath_hw::__anon8	typeref:struct:ath_hw::__anon8::ar5416_eeprom_def
defant	ath9k.h	/^	u8 defant;$/;"	m	struct:ath_rx
default_dpd	dfs_pattern_detector.c	/^static struct dfs_pattern_detector default_dpd = {$/;"	v	typeref:struct:dfs_pattern_detector	file:
delim_underrun	debug.h	/^	u32 delim_underrun;$/;"	m	struct:ath_tx_stats
desc_cfg_err	debug.h	/^	u32 desc_cfg_err;$/;"	m	struct:ath_tx_stats
desc_id	mac.h	/^	u16 desc_id;$/;"	m	struct:ath_tx_status
desiredScaleCCK	eeprom.h	/^	u8 desiredScaleCCK;$/;"	m	struct:base_eep_header
detectors	dfs_pattern_detector.c	/^	struct pri_detector **detectors;$/;"	m	struct:channel_detector	typeref:struct:channel_detector::pri_detector	file:
dev	ath9k.h	/^	struct device *dev;$/;"	m	struct:ath_softc	typeref:struct:ath_softc::device
dev	htc.h	/^	struct device *dev;$/;"	m	struct:ath9k_htc_priv	typeref:struct:ath9k_htc_priv::device
dev	htc_hst.h	/^	struct device *dev;$/;"	m	struct:htc_target	typeref:struct:htc_target::device
dev	hw.h	/^	struct device *dev;$/;"	m	struct:ath_hw	typeref:struct:ath_hw::device
dev_info	init.c	/^static char *dev_info = "ath9k";$/;"	v	file:
deviceCap	ar9003_eeprom.h	/^	u8 deviceCap;$/;"	m	struct:ar9300_base_eep_hdr
deviceCap	eeprom.h	/^	u16 deviceCap;$/;"	m	struct:base_eep_ar9287_header
deviceCap	eeprom.h	/^	u16 deviceCap;$/;"	m	struct:base_eep_header
deviceCap	eeprom.h	/^	u16 deviceCap;$/;"	m	struct:base_eep_header_4k
deviceType	ar9003_eeprom.h	/^	u8 deviceType;$/;"	m	struct:ar9300_base_eep_hdr
deviceType	eeprom.h	/^	u8 deviceType;$/;"	m	struct:base_eep_ar9287_header
deviceType	eeprom.h	/^	u8 deviceType;$/;"	m	struct:base_eep_header
deviceType	eeprom.h	/^	u8 deviceType;$/;"	m	struct:base_eep_header_4k
devid	hw.h	/^	u16 devid;$/;"	m	struct:ath9k_hw_version
dfs_detector	ath9k.h	/^	struct dfs_pattern_detector *dfs_detector;$/;"	m	struct:ath_softc	typeref:struct:ath_softc::dfs_pattern_detector
dfs_domains	dfs_pattern_detector.c	/^static const struct radar_types *dfs_domains[] = {$/;"	v	typeref:struct:radar_types	file:
dfs_pattern_detector	dfs_pattern_detector.h	/^struct dfs_pattern_detector {$/;"	s
dfs_pattern_detector_init	dfs_pattern_detector.c	/^EXPORT_SYMBOL(dfs_pattern_detector_init);$/;"	v
dfs_pattern_detector_init	dfs_pattern_detector.c	/^dfs_pattern_detector_init(struct ath_hw *ah, enum nl80211_dfs_regions region)$/;"	f
dfs_pattern_detector_init	dfs_pattern_detector.h	/^dfs_pattern_detector_init(struct ath_hw *ah, enum nl80211_dfs_regions region)$/;"	f
dfs_stats	debug.h	/^	struct ath_dfs_stats dfs_stats;$/;"	m	struct:ath_stats	typeref:struct:ath_stats::ath_dfs_stats
diag	hw.h	/^	unsigned long diag;$/;"	m	struct:ath_hw
disable_2ghz	hw.h	/^	bool disable_2ghz;$/;"	m	struct:ath_hw
disable_5ghz	hw.h	/^	bool disable_5ghz;$/;"	m	struct:ath_hw
discard_next	ath9k.h	/^	bool discard_next;$/;"	m	struct:ath_rx
divChain	eeprom.h	/^	u8 divChain;$/;"	m	struct:base_eep_header
div_group	hw.h	/^	u8 div_group;$/;"	m	struct:ath_hw_antcomb_conf
dl_pipeid	htc_hst.h	/^	u8 dl_pipeid;$/;"	m	struct:htc_conn_svc_msg
dl_pipeid	htc_hst.h	/^	u8 dl_pipeid;$/;"	m	struct:htc_endpoint
dma_beacon_response_time	hw.h	/^	int dma_beacon_response_time;$/;"	m	struct:ath9k_ops_config
do_getnf	hw.h	/^	void (*do_getnf)(struct ath_hw *ah, int16_t nfarray[NUM_NF_READINGS]);$/;"	m	struct:ath_hw_private_ops
done_txclcal_once	hw.h	/^	bool done_txclcal_once;$/;"	m	struct:ath9k_hw_cal_data
done_txiqcal_once	hw.h	/^	bool done_txiqcal_once;$/;"	m	struct:ath9k_hw_cal_data
dot11rate	rc.h	/^		u8 dot11rate;$/;"	m	struct:ath_rate_table::__anon17
dpd_add_pulse	dfs_pattern_detector.c	/^dpd_add_pulse(struct dfs_pattern_detector *dpd, struct pulse_event *event)$/;"	f	file:
dpd_exit	dfs_pattern_detector.c	/^static void dpd_exit(struct dfs_pattern_detector *dpd)$/;"	f	file:
dpd_reset	dfs_pattern_detector.c	/^static void dpd_reset(struct dfs_pattern_detector *dpd)$/;"	f	file:
dpd_set_domain	dfs_pattern_detector.c	/^static bool dpd_set_domain(struct dfs_pattern_detector *dpd,$/;"	f	file:
driver_data	ath9k.h	/^	unsigned long driver_data;$/;"	m	struct:ath_softc
drv_priv	htc_hst.h	/^	struct ath9k_htc_priv *drv_priv;$/;"	m	struct:htc_target	typeref:struct:htc_target::ath9k_htc_priv
drv_priv	wmi.h	/^	struct ath9k_htc_priv *drv_priv;$/;"	m	struct:wmi	typeref:struct:wmi::ath9k_htc_priv
ds_ctl0	mac.h	/^	u32 ds_ctl0;$/;"	m	struct:ar5416_desc
ds_ctl0	mac.h	/^	u32 ds_ctl0;$/;"	m	struct:ath_desc
ds_ctl1	mac.h	/^	u32 ds_ctl1;$/;"	m	struct:ar5416_desc
ds_ctl1	mac.h	/^	u32 ds_ctl1;$/;"	m	struct:ath_desc
ds_ctl10	mac.h	324;"	d
ds_ctl11	mac.h	325;"	d
ds_ctl2	mac.h	316;"	d
ds_ctl3	mac.h	317;"	d
ds_ctl4	mac.h	318;"	d
ds_ctl5	mac.h	319;"	d
ds_ctl6	mac.h	320;"	d
ds_ctl7	mac.h	321;"	d
ds_ctl8	mac.h	322;"	d
ds_ctl9	mac.h	323;"	d
ds_data	mac.h	/^	u32 ds_data;$/;"	m	struct:ar5416_desc
ds_data	mac.h	/^	u32 ds_data;$/;"	m	struct:ath_desc
ds_hw	mac.h	/^	u32 ds_hw[20];$/;"	m	struct:ath_desc
ds_info	ar9003_mac.h	/^	u32 ds_info;$/;"	m	struct:ar9003_rxs
ds_info	ar9003_mac.h	/^	u32 ds_info;$/;"	m	struct:ar9003_txs
ds_link	mac.h	/^	u32 ds_link;$/;"	m	struct:ar5416_desc
ds_link	mac.h	/^	u32 ds_link;$/;"	m	struct:ath_desc
ds_rxstatus0	mac.h	338;"	d
ds_rxstatus1	mac.h	339;"	d
ds_rxstatus2	mac.h	340;"	d
ds_rxstatus3	mac.h	341;"	d
ds_rxstatus4	mac.h	342;"	d
ds_rxstatus5	mac.h	343;"	d
ds_rxstatus6	mac.h	344;"	d
ds_rxstatus7	mac.h	345;"	d
ds_rxstatus8	mac.h	346;"	d
ds_txstatus0	mac.h	327;"	d
ds_txstatus1	mac.h	328;"	d
ds_txstatus2	mac.h	329;"	d
ds_txstatus3	mac.h	330;"	d
ds_txstatus4	mac.h	331;"	d
ds_txstatus5	mac.h	332;"	d
ds_txstatus6	mac.h	333;"	d
ds_txstatus7	mac.h	334;"	d
ds_txstatus8	mac.h	335;"	d
ds_txstatus9	mac.h	336;"	d
ds_vdata	mac.h	/^	void *ds_vdata;$/;"	m	struct:ath_desc
dtim	debug.h	/^	u32 dtim;$/;"	m	struct:ath_interrupt_stats
dtim_count	ath9k.h	/^	u8 dtim_count;$/;"	m	struct:ath_beacon_config
dtim_period	ath9k.h	/^	u16 dtim_period;$/;"	m	struct:ath_beacon_config
dtim_period	htc.h	/^	u16 dtim_period;$/;"	m	struct:htc_beacon_config
dtimsync	debug.h	/^	u32 dtimsync;$/;"	m	struct:ath_interrupt_stats
dump_eeprom	eeprom.h	/^	u32 (*dump_eeprom)(struct ath_hw *hw, bool dump_base_hdr, u8 *buf,$/;"	m	struct:eeprom_ops
dur	dfs_pri_detector.h	/^	u32 dur;$/;"	m	struct:pri_sequence
dur_to_usecs	dfs.c	/^static u32 dur_to_usecs(struct ath_hw *ah, u32 dur)$/;"	f	file:
dur_update	mac.h	/^	bool dur_update;$/;"	m	struct:ath_tx_info
duty_cycle	ath9k.h	/^	u32 duty_cycle;$/;"	m	struct:ath_btcoex
duty_cycle_work	htc.h	/^	struct delayed_work duty_cycle_work;$/;"	m	struct:ath9k_htc_priv	typeref:struct:ath9k_htc_priv::delayed_work
edr	mci.h	/^	bool edr;$/;"	m	struct:ath_mci_profile_info
eepFlags	ar9003_eeprom.h	/^struct eepFlags {$/;"	s
eepMisc	ar9003_eeprom.h	/^	u8 eepMisc;$/;"	m	struct:eepFlags
eepMisc	eeprom.h	/^	u8 eepMisc;$/;"	m	struct:base_eep_ar9287_header
eepMisc	eeprom.h	/^	u8 eepMisc;$/;"	m	struct:base_eep_header
eepMisc	eeprom.h	/^	u8 eepMisc;$/;"	m	struct:base_eep_header_4k
eep_4k_ops	eeprom_4k.c	/^const struct eeprom_ops eep_4k_ops = {$/;"	v	typeref:struct:eeprom_ops
eep_ar9287_ops	eeprom_9287.c	/^const struct eeprom_ops eep_ar9287_ops = {$/;"	v	typeref:struct:eeprom_ops
eep_ar9300_ops	ar9003_eeprom.c	/^const struct eeprom_ops eep_ar9300_ops = {$/;"	v	typeref:struct:eeprom_ops
eep_def_ops	eeprom_def.c	/^const struct eeprom_ops eep_def_ops = {$/;"	v	typeref:struct:eeprom_ops
eep_ops	hw.h	/^	const struct eeprom_ops *eep_ops;$/;"	m	struct:ath_hw	typeref:struct:ath_hw::eeprom_ops
eeprom	hw.h	/^	} eeprom;$/;"	m	struct:ath_hw	typeref:union:ath_hw::__anon8
eepromVersion	ar9003_eeprom.h	/^	u8 eepromVersion;$/;"	m	struct:ar9300_eeprom
eepromWriteEnableGpio	ar9003_eeprom.h	/^	u8 eepromWriteEnableGpio;$/;"	m	struct:ar9300_base_eep_hdr
eeprom_blob	hw.h	/^	const struct firmware *eeprom_blob;$/;"	m	struct:ath_hw	typeref:struct:ath_hw::firmware
eeprom_illegal_access	debug.h	/^	u32 eeprom_illegal_access;$/;"	m	struct:ath_interrupt_stats
eeprom_ops	eeprom.h	/^struct eeprom_ops {$/;"	s
eeprom_param	eeprom.h	/^enum eeprom_param {$/;"	g
eeprom_read	hw.h	/^	bool (*eeprom_read)(struct ath_common *common, u32 off, u16 *data);$/;"	m	struct:ath_bus_ops
eeprom_read_op	ar9003_eeprom.c	/^typedef bool (*eeprom_read_op)(struct ath_hw *ah, int address, u8 *buffer,$/;"	t	file:
empty	eeprom.h	/^	u8 empty[2][5];$/;"	m	struct:calDataPerFreqOpLoop
empty	eeprom.h	/^	u8 empty[2][5];$/;"	m	struct:cal_data_op_loop_ar9287
enable_beacon	ath9k.h	/^	bool enable_beacon;$/;"	m	struct:ath_beacon_config
enable_coex	htc.h	/^	u8 enable_coex;$/;"	m	struct:ath9k_htc_cap_target
enable_paprd	hw.h	/^	u32 enable_paprd;$/;"	m	struct:ath9k_ops_config
enabled	btcoex.h	/^	bool enabled;$/;"	m	struct:ath_btcoex_hw
enabled	hw.h	/^	bool enabled;$/;"	m	struct:ath_spec_scan
enabled_cals	hw.h	/^	u8 enabled_cals;$/;"	m	struct:ath_hw
encap_fail	htc.h	/^	__be32 encap_fail;$/;"	m	struct:ath9k_htc_target_tx_stats
endless	hw.h	/^	bool endless;$/;"	m	struct:ath_spec_scan
endpoint	htc_hst.h	/^	struct htc_endpoint endpoint[ENDPOINT_MAX];$/;"	m	struct:htc_target	typeref:struct:htc_target::htc_endpoint
endpoint_id	htc_hst.h	/^	u8 endpoint_id;$/;"	m	struct:htc_conn_svc_rspmsg
endpoint_id	htc_hst.h	/^	u8 endpoint_id;$/;"	m	struct:htc_frame_hdr
ent_mode	hw.h	/^	u32 ent_mode;$/;"	m	struct:ath_hw
ep_callbacks	htc_hst.h	/^	struct htc_ep_callbacks ep_callbacks;$/;"	m	struct:htc_endpoint	typeref:struct:htc_endpoint::htc_ep_callbacks
ep_callbacks	htc_hst.h	/^	struct htc_ep_callbacks ep_callbacks;$/;"	m	struct:htc_service_connreq	typeref:struct:htc_service_connreq::htc_ep_callbacks
epid	htc.h	/^	u8 epid;$/;"	m	struct:ath9k_htc_tx_ctl
err_crc	htc.h	/^	u32 err_crc;$/;"	m	struct:ath_rx_stats
err_decrypt_busy	htc.h	/^	u32 err_decrypt_busy;$/;"	m	struct:ath_rx_stats
err_decrypt_crc	htc.h	/^	u32 err_decrypt_crc;$/;"	m	struct:ath_rx_stats
err_mic	htc.h	/^	u32 err_mic;$/;"	m	struct:ath_rx_stats
err_phy	htc.h	/^	u32 err_phy;$/;"	m	struct:ath_rx_stats
err_phy_stats	htc.h	/^	u32 err_phy_stats[ATH9K_PHYERR_MAX];$/;"	m	struct:ath_rx_stats
err_post_delim	htc.h	/^	u32 err_post_delim;$/;"	m	struct:ath_rx_stats
err_pre_delim	htc.h	/^	u32 err_pre_delim;$/;"	m	struct:ath_rx_stats
etsi_radar_ref_types_v15	dfs_pattern_detector.c	/^static const struct radar_detector_specs etsi_radar_ref_types_v15[] = {$/;"	v	typeref:struct:radar_detector_specs	file:
etsi_radar_types_v15	dfs_pattern_detector.c	/^static const struct radar_types etsi_radar_types_v15 = {$/;"	v	typeref:struct:radar_types	file:
event_lock	wmi.h	/^	spinlock_t event_lock;$/;"	m	struct:wmi
evm0	mac.h	/^	__be32 evm0;$/;"	m	struct:ath_htc_rx_status
evm0	mac.h	/^	u32 evm0;$/;"	m	struct:ath_rx_status
evm0	mac.h	/^	u32 evm0;$/;"	m	struct:ath_tx_status
evm1	mac.h	/^	__be32 evm1;$/;"	m	struct:ath_htc_rx_status
evm1	mac.h	/^	u32 evm1;$/;"	m	struct:ath_rx_status
evm1	mac.h	/^	u32 evm1;$/;"	m	struct:ath_tx_status
evm2	mac.h	/^	__be32 evm2;$/;"	m	struct:ath_htc_rx_status
evm2	mac.h	/^	u32 evm2;$/;"	m	struct:ath_rx_status
evm2	mac.h	/^	u32 evm2;$/;"	m	struct:ath_tx_status
evm3	mac.h	/^	u32 evm3;$/;"	m	struct:ath_rx_status
evm4	mac.h	/^	u32 evm4;$/;"	m	struct:ath_rx_status
exit	dfs_pattern_detector.h	/^	void (*exit)(struct dfs_pattern_detector *dpd);$/;"	m	struct:dfs_pattern_detector
exit	dfs_pri_detector.h	/^	void (*exit)     (struct pri_detector *de);$/;"	m	struct:pri_detector
ext_center	hw.h	/^	u16 ext_center;$/;"	m	struct:chan_centers
ext_channel	hw.h	/^	bool ext_channel;$/;"	m	struct:ath_hw_radar_conf
ext_phy_errors	dfs_debug.h	/^	u32 ext_phy_errors;$/;"	m	struct:ath_dfs_stats
ext_rssi	dfs.c	/^	u8 ext_rssi;$/;"	m	struct:ath_radar_data	file:
external_reset	hw.h	/^	int (*external_reset)(void);$/;"	m	struct:ath_hw
fastClk5g	eeprom.h	/^	u8 fastClk5g;$/;"	m	struct:base_eep_header
fast_chan_change	hw.h	/^	int (*fast_chan_change)(struct ath_hw *ah, struct ath9k_channel *chan,$/;"	m	struct:ath_hw_private_ops
fast_div_bias	hw.h	/^	u8 fast_div_bias;$/;"	m	struct:ath_hw_antcomb_conf
fatal_work	htc.h	/^	struct work_struct fatal_work;$/;"	m	struct:ath9k_htc_priv	typeref:struct:ath9k_htc_priv::work_struct
fcs_bad	ani.h	/^	u32 fcs_bad;$/;"	m	struct:ath9k_mib_stats
featureEnable	ar9003_eeprom.h	/^	u8 featureEnable;$/;"	m	struct:ar9300_base_eep_hdr
fft_period	hw.h	/^	u8 fft_period;$/;"	m	struct:ath_spec_scan
fft_sample_ht20	ath9k.h	/^struct fft_sample_ht20 {$/;"	s
fft_sample_tlv	ath9k.h	/^struct fft_sample_tlv {$/;"	s
fifo_underrun	debug.h	/^	u32 fifo_underrun;$/;"	m	struct:ath_tx_stats
fifoerr	htc.h	/^	__be32 fifoerr;$/;"	m	struct:ath9k_htc_target_tx_stats
fill_chainmask	main.c	/^static u32 fill_chainmask(u32 cap, u32 new)$/;"	f	file:
fill_eeprom	eeprom.h	/^	bool (*fill_eeprom)(struct ath_hw *hw);$/;"	m	struct:eeprom_ops
filtered	htc.h	/^	__be32 filtered;$/;"	m	struct:ath9k_htc_target_tx_stats
find_expn	ar9003_paprd.c	/^static inline int find_expn(int num)$/;"	f	file:
find_proper_scale	ar9003_paprd.c	/^static inline int find_proper_scale(int expn, int N)$/;"	f	file:
fir_power	hw.h	/^	int fir_power;$/;"	m	struct:ath_hw_radar_conf
fir_step_level	ani.c	/^	int fir_step_level;$/;"	m	struct:ani_cck_level_entry	file:
fir_step_level	ani.c	/^	int fir_step_level;$/;"	m	struct:ani_ofdm_level_entry	file:
first_quick_scan_conf	ath9k.h	/^	enum ath9k_ant_div_comb_lna_conf first_quick_scan_conf;$/;"	m	struct:ath_ant_comb	typeref:enum:ath_ant_comb::ath9k_ant_div_comb_lna_conf
first_ratio	ath9k.h	/^	bool first_ratio;$/;"	m	struct:ath_ant_comb
first_ts	dfs_pri_detector.h	/^	u64 first_ts;$/;"	m	struct:pri_sequence
firstep	ani.h	/^	u16 firstep;$/;"	m	struct:ath9k_ani_default
firstepLevel	ani.h	/^	u8 firstepLevel;$/;"	m	struct:ar5416AniState
firstepLow	ani.h	/^	u16 firstepLow;$/;"	m	struct:ath9k_ani_default
firstep_table	ar5008_phy.c	/^static const int firstep_table[] =$/;"	v	file:
firstep_table	ar9003_phy.c	/^static const int firstep_table[] =$/;"	v	file:
fix_rssi_inv_only	recv.c	/^static s8 fix_rssi_inv_only(u8 rssi_val)$/;"	f	file:
fixup_chainmask	hw.c	/^static u8 fixup_chainmask(u8 chip_chainmask, u8 eeprom_chainmask)$/;"	f	file:
flag	mac.h	/^	u32 flag; \/* see enum mac80211_rx_flags *\/$/;"	m	struct:ath_rx_status
flags	hif_usb.h	/^	u8 flags; \/* HIF_USB_* *\/$/;"	m	struct:hif_device_usb
flags	hif_usb.h	/^	u8 flags;$/;"	m	struct:hif_usb_tx
flags	htc.h	/^	__be16 flags;$/;"	m	struct:ath9k_htc_target_sta
flags	htc.h	/^	__be32 flags; \/* ATH9K_HTC_TX_* *\/$/;"	m	struct:tx_frame_hdr
flags	htc.h	/^	u8 flags;$/;"	m	struct:ath9k_htc_tx
flags	htc.h	/^	u8 flags;$/;"	m	struct:tx_mgmt_hdr
flags	htc_hst.h	/^	u8 flags;$/;"	m	struct:htc_frame_hdr
flags	mac.h	/^	u32 flags;$/;"	m	struct:ath_tx_info
flc_pwr_thresh	eeprom.h	/^	u8 flc_pwr_thresh;$/;"	m	struct:modal_eep_4k_header
fops_ani	debug.c	/^static const struct file_operations fops_ani = {$/;"	v	typeref:struct:file_operations	file:
fops_ant_diversity	debug.c	/^static const struct file_operations fops_ant_diversity = {$/;"	v	typeref:struct:file_operations	file:
fops_base_eeprom	debug.c	/^static const struct file_operations fops_base_eeprom = {$/;"	v	typeref:struct:file_operations	file:
fops_base_eeprom	htc_drv_debug.c	/^static const struct file_operations fops_base_eeprom = {$/;"	v	typeref:struct:file_operations	file:
fops_btcoex	debug.c	/^static const struct file_operations fops_btcoex = {$/;"	v	typeref:struct:file_operations	file:
fops_chanbw	debug.c	/^static const struct file_operations fops_chanbw = {$/;"	v	typeref:struct:file_operations	file:
fops_debug	debug.c	/^static const struct file_operations fops_debug = {$/;"	v	typeref:struct:file_operations	file:
fops_debug	htc_drv_debug.c	/^static const struct file_operations fops_debug = {$/;"	v	typeref:struct:file_operations	file:
fops_dfs_stats	dfs_debug.c	/^static const struct file_operations fops_dfs_stats = {$/;"	v	typeref:struct:file_operations	file:
fops_diag	debug.c	/^static const struct file_operations fops_diag = {$/;"	v	typeref:struct:file_operations	file:
fops_dma	debug.c	/^static const struct file_operations fops_dma = {$/;"	v	typeref:struct:file_operations	file:
fops_dump_nfcal	debug.c	/^static const struct file_operations fops_dump_nfcal = {$/;"	v	typeref:struct:file_operations	file:
fops_eeprom	debug.c	/^static const struct file_operations fops_eeprom = {$/;"	v	typeref:struct:file_operations	file:
fops_gpio_led	debug.c	/^static const struct file_operations fops_gpio_led = {$/;"	v	typeref:struct:file_operations	file:
fops_interrupt	debug.c	/^static const struct file_operations fops_interrupt = {$/;"	v	typeref:struct:file_operations	file:
fops_misc	debug.c	/^static const struct file_operations fops_misc = {$/;"	v	typeref:struct:file_operations	file:
fops_modal_eeprom	debug.c	/^static const struct file_operations fops_modal_eeprom = {$/;"	v	typeref:struct:file_operations	file:
fops_modal_eeprom	htc_drv_debug.c	/^static const struct file_operations fops_modal_eeprom = {$/;"	v	typeref:struct:file_operations	file:
fops_node_stat	debug.c	/^static const struct file_operations fops_node_stat = {$/;"	v	typeref:struct:file_operations	file:
fops_queue	htc_drv_debug.c	/^static const struct file_operations fops_queue = {$/;"	v	typeref:struct:file_operations	file:
fops_queues	debug.c	/^static const struct file_operations fops_queues = {$/;"	v	typeref:struct:file_operations	file:
fops_rcstat	rc.c	/^static const struct file_operations fops_rcstat = {$/;"	v	typeref:struct:file_operations	file:
fops_recv	debug.c	/^static const struct file_operations fops_recv = {$/;"	v	typeref:struct:file_operations	file:
fops_recv	htc_drv_debug.c	/^static const struct file_operations fops_recv = {$/;"	v	typeref:struct:file_operations	file:
fops_regdump	debug.c	/^static const struct file_operations fops_regdump = {$/;"	v	typeref:struct:file_operations	file:
fops_regidx	debug.c	/^static const struct file_operations fops_regidx = {$/;"	v	typeref:struct:file_operations	file:
fops_regval	debug.c	/^static const struct file_operations fops_regval = {$/;"	v	typeref:struct:file_operations	file:
fops_reset	debug.c	/^static const struct file_operations fops_reset = {$/;"	v	typeref:struct:file_operations	file:
fops_rx_chainmask	debug.c	/^static const struct file_operations fops_rx_chainmask = {$/;"	v	typeref:struct:file_operations	file:
fops_simulate_radar	dfs_debug.c	/^static const struct file_operations fops_simulate_radar = {$/;"	v	typeref:struct:file_operations	file:
fops_slot	htc_drv_debug.c	/^static const struct file_operations fops_slot = {$/;"	v	typeref:struct:file_operations	file:
fops_spec_scan_ctl	debug.c	/^static const struct file_operations fops_spec_scan_ctl = {$/;"	v	typeref:struct:file_operations	file:
fops_spectral_count	debug.c	/^static const struct file_operations fops_spectral_count = {$/;"	v	typeref:struct:file_operations	file:
fops_spectral_fft_period	debug.c	/^static const struct file_operations fops_spectral_fft_period = {$/;"	v	typeref:struct:file_operations	file:
fops_spectral_period	debug.c	/^static const struct file_operations fops_spectral_period = {$/;"	v	typeref:struct:file_operations	file:
fops_spectral_short_repeat	debug.c	/^static const struct file_operations fops_spectral_short_repeat = {$/;"	v	typeref:struct:file_operations	file:
fops_tgt_int_stats	htc_drv_debug.c	/^static const struct file_operations fops_tgt_int_stats = {$/;"	v	typeref:struct:file_operations	file:
fops_tgt_rx_stats	htc_drv_debug.c	/^static const struct file_operations fops_tgt_rx_stats = {$/;"	v	typeref:struct:file_operations	file:
fops_tgt_tx_stats	htc_drv_debug.c	/^static const struct file_operations fops_tgt_tx_stats = {$/;"	v	typeref:struct:file_operations	file:
fops_tx_chainmask	debug.c	/^static const struct file_operations fops_tx_chainmask = {$/;"	v	typeref:struct:file_operations	file:
fops_xmit	debug.c	/^static const struct file_operations fops_xmit = {$/;"	v	typeref:struct:file_operations	file:
fops_xmit	htc_drv_debug.c	/^static const struct file_operations fops_xmit = {$/;"	v	typeref:struct:file_operations	file:
frac_n_5g	eeprom.h	/^	u8 frac_n_5g;$/;"	m	struct:base_eep_header
frag	ath9k.h	/^	struct sk_buff *frag;$/;"	m	struct:ath_rx	typeref:struct:ath_rx::sk_buff
framelen	ath9k.h	/^	int framelen;$/;"	m	struct:ath_frame_info
freq	ath9k.h	/^	__be16 freq;$/;"	m	struct:fft_sample_ht20
freq	dfs_pattern_detector.c	/^	u16 freq;$/;"	m	struct:channel_detector	file:
freq	dfs_pattern_detector.h	/^	u16 freq;$/;"	m	struct:pulse_event
future	ar9003_eeprom.h	/^	u8 future[3];$/;"	m	struct:ar9300_BaseExtension_1
futureBase	eeprom.h	/^	u8 futureBase[29];$/;"	m	struct:base_eep_ar9287_header
futureBase_3	eeprom.h	/^	u8 futureBase_3[21];$/;"	m	struct:base_eep_header
futureModal	ar9003_eeprom.h	/^	u8 futureModal[7];$/;"	m	struct:ar9300_modal_eep_header
futureModal	eeprom.h	/^	u8 futureModal[1];$/;"	m	struct:modal_eep_4k_header
futureModal	eeprom.h	/^	u8 futureModal[30];$/;"	m	struct:modal_eep_ar9287_header
futureModal	eeprom.h	/^	u8 futureModal[6];$/;"	m	struct:modal_eep_header
fw_data	hif_usb.h	/^	const void *fw_data;$/;"	m	struct:hif_device_usb
fw_done	hif_usb.h	/^	struct completion fw_done;$/;"	m	struct:hif_device_usb	typeref:struct:hif_device_usb::completion
fw_name	hif_usb.h	/^	const char *fw_name;$/;"	m	struct:hif_device_usb
fw_size	hif_usb.h	/^	size_t fw_size;$/;"	m	struct:hif_device_usb
fw_version_major	htc.h	/^	u16 fw_version_major;$/;"	m	struct:ath9k_htc_priv
fw_version_minor	htc.h	/^	u16 fw_version_minor;$/;"	m	struct:ath9k_htc_priv
gen_timer	debug.h	/^	u32 gen_timer;$/;"	m	struct:ath_interrupt_stats
gen_timer_index	hw.h	/^	u32 gen_timer_index[32];$/;"	m	struct:ath_gen_timer_table
gen_tmr_configuration	hw.c	/^static const struct ath_gen_timer_configuration gen_tmr_configuration[] =$/;"	v	typeref:struct:ath_gen_timer_configuration	file:
get_antenna_gain	hw.c	/^static int get_antenna_gain(struct ath_hw *ah, struct ath9k_channel *chan)$/;"	f	file:
get_dfs_domain_radar_types	dfs_pattern_detector.c	/^get_dfs_domain_radar_types(enum nl80211_dfs_regions region)$/;"	f	file:
get_eeprom	eeprom.h	/^	u32 (*get_eeprom)(struct ath_hw *hw, enum eeprom_param param);$/;"	m	struct:eeprom_ops
get_eeprom_rev	eeprom.h	/^	int (*get_eeprom_rev)(struct ath_hw *hw);$/;"	m	struct:eeprom_ops
get_eeprom_ver	eeprom.h	/^	int (*get_eeprom_ver)(struct ath_hw *hw);$/;"	m	struct:eeprom_ops
get_frame_info	xmit.c	/^static struct ath_frame_info *get_frame_info(struct sk_buff *skb)$/;"	f	file:
get_htc_epid	htc_drv_txrx.c	/^static inline enum htc_endpoint_id get_htc_epid(struct ath9k_htc_priv *priv,$/;"	f	file:
get_htc_epid_queue	htc_drv_txrx.c	/^get_htc_epid_queue(struct ath9k_htc_priv *priv, u8 epid)$/;"	f	file:
get_hw_packet_type	xmit.c	/^static enum ath9k_pkt_type get_hw_packet_type(struct sk_buff *skb)$/;"	f	file:
get_hw_qnum	htc_drv_txrx.c	/^int get_hw_qnum(u16 queue, int *hwq_map)$/;"	f
get_isr	hw.h	/^	bool (*get_isr)(struct ath_hw *ah, enum ath9k_int *masked);$/;"	m	struct:ath_hw_ops
get_mac_revision	hw.h	/^	int (*get_mac_revision)(void);$/;"	m	struct:ath_hw
get_next_avail_ep	htc_hst.c	/^static struct htc_endpoint *get_next_avail_ep(struct htc_endpoint *endpoint)$/;"	f	file:
get_spur_channel	eeprom.h	/^	u16 (*get_spur_channel)(struct ath_hw *ah, u16 i, bool is2GHz);$/;"	m	struct:eeprom_ops
get_streams	hw.h	/^static inline u8 get_streams(int mask)$/;"	f
global_dfs_pool_stats	dfs_debug.c	/^struct ath_dfs_pool_stats global_dfs_pool_stats = { 0 };$/;"	v	typeref:struct:ath_dfs_pool_stats
globaltxtimeout	hw.h	/^	u32 globaltxtimeout;$/;"	m	struct:ath_hw
gpio	ath9k.h	/^	const struct gpio_led *gpio;$/;"	m	struct:ath_led	typeref:struct:ath_led::gpio_led
gpio_mask	hw.h	/^	u32 gpio_mask;$/;"	m	struct:ath_hw
gpio_val	hw.h	/^	u32 gpio_val;$/;"	m	struct:ath_hw
gpm_addr	btcoex.h	/^	u32 gpm_addr;$/;"	m	struct:ath9k_hw_mci
gpm_buf	btcoex.h	/^	u8 *gpm_buf;$/;"	m	struct:ath9k_hw_mci
gpm_buf	mci.h	/^	struct ath_mci_buf gpm_buf;$/;"	m	struct:ath_mci_coex	typeref:struct:ath_mci_coex::ath_mci_buf
gpm_idx	btcoex.h	/^	u32 gpm_idx;$/;"	m	struct:ath9k_hw_mci
gpm_len	btcoex.h	/^	u32 gpm_len;$/;"	m	struct:ath9k_hw_mci
gtt	debug.h	/^	u32 gtt;$/;"	m	struct:ath_interrupt_stats
halted_bt_gpm	btcoex.h	/^	bool halted_bt_gpm; \/* HALT sent *\/$/;"	m	struct:ath9k_hw_mci
has_hw_macaddr	ath9k.h	/^	bool has_hw_macaddr;$/;"	m	struct:ath9k_vif_iter_data
head	dfs_pattern_detector.c	/^	struct list_head head;$/;"	m	struct:channel_detector	typeref:struct:channel_detector::list_head	file:
head	dfs_pri_detector.c	/^	struct list_head head;$/;"	m	struct:pulse_elem	typeref:struct:pulse_elem::list_head	file:
head	dfs_pri_detector.h	/^	struct list_head head;$/;"	m	struct:pri_sequence	typeref:struct:pri_sequence::list_head
hif	htc_hst.h	/^	struct ath9k_htc_hif *hif;$/;"	m	struct:htc_target	typeref:struct:htc_target::ath9k_htc_hif
hif_dev	hif_usb.h	/^	struct hif_device_usb *hif_dev;$/;"	m	struct:cmd_buf	typeref:struct:cmd_buf::hif_device_usb
hif_dev	hif_usb.h	/^	struct hif_device_usb *hif_dev;$/;"	m	struct:tx_buf	typeref:struct:tx_buf::hif_device_usb
hif_dev	htc_hst.h	/^	void *hif_dev;$/;"	m	struct:htc_target
hif_device_usb	hif_usb.h	/^struct hif_device_usb {$/;"	s
hif_usb	hif_usb.c	/^static struct ath9k_htc_hif hif_usb = {$/;"	v	typeref:struct:ath9k_htc_hif	file:
hif_usb_mgmt_cb	hif_usb.c	/^static void hif_usb_mgmt_cb(struct urb *urb)$/;"	f	file:
hif_usb_regout_cb	hif_usb.c	/^static void hif_usb_regout_cb(struct urb *urb)$/;"	f	file:
hif_usb_send	hif_usb.c	/^static int hif_usb_send(void *hif_handle, u8 pipe_id, struct sk_buff *skb)$/;"	f	file:
hif_usb_send_mgmt	hif_usb.c	/^static int hif_usb_send_mgmt(struct hif_device_usb *hif_dev,$/;"	f	file:
hif_usb_send_regout	hif_usb.c	/^static int hif_usb_send_regout(struct hif_device_usb *hif_dev,$/;"	f	file:
hif_usb_send_tx	hif_usb.c	/^static int hif_usb_send_tx(struct hif_device_usb *hif_dev, struct sk_buff *skb)$/;"	f	file:
hif_usb_sta_drain	hif_usb.c	/^static void hif_usb_sta_drain(void *hif_handle, u8 idx)$/;"	f	file:
hif_usb_start	hif_usb.c	/^static void hif_usb_start(void *hif_handle)$/;"	f	file:
hif_usb_stop	hif_usb.c	/^static void hif_usb_stop(void *hif_handle)$/;"	f	file:
hif_usb_tx	hif_usb.h	/^struct hif_usb_tx {$/;"	s
hif_usb_tx_cb	hif_usb.c	/^static void hif_usb_tx_cb(struct urb *urb)$/;"	f	file:
host1_fatal	debug.h	/^	u32 host1_fatal;$/;"	m	struct:ath_interrupt_stats
host1_perr	debug.h	/^	u32 host1_perr;$/;"	m	struct:ath_interrupt_stats
host_done	htc.h	/^	__be32 host_done;$/;"	m	struct:ath9k_htc_target_rx_stats
host_send	htc.h	/^	__be32 host_send;$/;"	m	struct:ath9k_htc_target_rx_stats
ht40PowerIncForPdadc	eeprom.h	/^	u8 ht40PowerIncForPdadc;$/;"	m	struct:modal_eep_4k_header
ht40PowerIncForPdadc	eeprom.h	/^	u8 ht40PowerIncForPdadc;$/;"	m	struct:modal_eep_ar9287_header
ht40PowerIncForPdadc	eeprom.h	/^	u8 ht40PowerIncForPdadc;$/;"	m	struct:modal_eep_header
ht_cap	rc.h	/^	u8 ht_cap;$/;"	m	struct:ath_rate_priv
ht_rates	htc.h	/^	struct ath9k_htc_rateset ht_rates;$/;"	m	struct:ath9k_htc_rate	typeref:struct:ath9k_htc_rate::ath9k_htc_rateset
htc	htc.h	/^	struct htc_target *htc;$/;"	m	struct:ath9k_htc_priv	typeref:struct:ath9k_htc_priv::htc_target
htc	wmi.h	/^	struct htc_target *htc;$/;"	m	struct:wmi	typeref:struct:wmi::htc_target
htc_beacon_config	htc.h	/^struct htc_beacon_config {$/;"	s
htc_comp_msg	htc_hst.h	/^struct htc_comp_msg {$/;"	s
htc_config_pipe_credits	htc_hst.c	/^static int htc_config_pipe_credits(struct htc_target *target)$/;"	f	file:
htc_config_pipe_msg	htc_hst.h	/^struct htc_config_pipe_msg {$/;"	s
htc_conn_svc_msg	htc_hst.h	/^struct htc_conn_svc_msg {$/;"	s
htc_conn_svc_rspmsg	htc_hst.h	/^struct htc_conn_svc_rspmsg {$/;"	s
htc_connect_service	htc_hst.c	/^int htc_connect_service(struct htc_target *target,$/;"	f
htc_endpoint	htc_hst.h	/^struct htc_endpoint {$/;"	s
htc_endpoint_id	htc_hst.h	/^enum htc_endpoint_id {$/;"	g
htc_ep_callbacks	htc_hst.h	/^struct htc_ep_callbacks {$/;"	s
htc_flags	htc_hst.h	/^	u8 htc_flags;$/;"	m	struct:htc_target
htc_frame_hdr	htc_hst.h	/^struct htc_frame_hdr {$/;"	s
htc_handle	hif_usb.h	/^	struct htc_target *htc_handle;$/;"	m	struct:hif_device_usb	typeref:struct:hif_device_usb::htc_target
htc_init	htc_hst.c	/^int htc_init(struct htc_target *target)$/;"	f
htc_issue_send	htc_hst.c	/^static int htc_issue_send(struct htc_target *target, struct sk_buff* skb,$/;"	f	file:
htc_modparam_nohwcrypt	htc_drv_init.c	/^int htc_modparam_nohwcrypt;$/;"	v
htc_msg_id	htc_hst.h	/^enum htc_msg_id {$/;"	g
htc_opmode	htc.h	/^enum htc_opmode {$/;"	g
htc_phymode	htc.h	/^enum htc_phymode {$/;"	g
htc_pm_lock	htc.h	/^	struct mutex htc_pm_lock;$/;"	m	struct:ath9k_htc_priv	typeref:struct:ath9k_htc_priv::mutex
htc_process_conn_rsp	htc_hst.c	/^static void htc_process_conn_rsp(struct htc_target *target,$/;"	f	file:
htc_process_target_rdy	htc_hst.c	/^static void htc_process_target_rdy(struct htc_target *target,$/;"	f	file:
htc_ready_msg	htc_hst.h	/^struct htc_ready_msg {$/;"	s
htc_reset_init	hw.h	/^	bool htc_reset_init;$/;"	m	struct:ath_hw
htc_send	htc_hst.c	/^int htc_send(struct htc_target *target, struct sk_buff *skb)$/;"	f
htc_send_epid	htc_hst.c	/^int htc_send_epid(struct htc_target *target, struct sk_buff *skb,$/;"	f
htc_service_connreq	htc_hst.h	/^struct htc_service_connreq {$/;"	s
htc_service_group_ids	htc_hst.h	/^enum htc_service_group_ids{$/;"	g
htc_setup_complete	htc_hst.c	/^static int htc_setup_complete(struct htc_target *target)$/;"	f	file:
htc_sta_drain	htc_hst.c	/^void htc_sta_drain(struct htc_target *target, u8 idx)$/;"	f
htc_start	htc_hst.c	/^void htc_start(struct htc_target *target)$/;"	f
htc_stop	htc_hst.c	/^void htc_stop(struct htc_target *target)$/;"	f
htc_target	htc_hst.h	/^struct htc_target {$/;"	s
htcap	htc.h	/^	__be16 htcap;$/;"	m	struct:ath9k_htc_target_sta
hw	ath9k.h	/^	struct ieee80211_hw *hw;$/;"	m	struct:ath_softc	typeref:struct:ath_softc::ieee80211_hw
hw	htc.h	/^	struct ieee80211_hw *hw;$/;"	m	struct:ath9k_htc_priv	typeref:struct:ath9k_htc_priv::ieee80211_hw
hw	hw.h	/^	struct ieee80211_hw *hw;$/;"	m	struct:ath_hw	typeref:struct:ath_hw::ieee80211_hw
hw_busy_count	ath9k.h	/^	unsigned int hw_busy_count;$/;"	m	struct:ath_softc
hw_caps	hw.h	/^	u32 hw_caps; \/* ATH9K_HW_CAP_* from ath9k_hw_caps *\/$/;"	m	struct:ath9k_hw_capabilities
hw_check_work	ath9k.h	/^	struct work_struct hw_check_work;$/;"	m	struct:ath_softc	typeref:struct:ath_softc::work_struct
hw_gen_timers	hw.h	/^	struct ath_gen_timer_table hw_gen_timers;$/;"	m	struct:ath_hw	typeref:struct:ath_hw::ath_gen_timer_table
hw_macaddr	ath9k.h	/^	u8 hw_macaddr[ETH_ALEN]; \/* address of the first vif *\/$/;"	m	struct:ath9k_vif_iter_data
hw_macaddr	htc.h	/^	const u8 *hw_macaddr;$/;"	m	struct:ath9k_vif_iter_data
hw_maxretry_pktcnt	rc.h	/^	u8 hw_maxretry_pktcnt;$/;"	m	struct:ath_rate_priv
hw_pll_work	ath9k.h	/^	struct delayed_work hw_pll_work;$/;"	m	struct:ath_softc	typeref:struct:ath_softc::delayed_work
hw_reset_work	ath9k.h	/^	struct work_struct hw_reset_work;$/;"	m	struct:ath_softc	typeref:struct:ath_softc::work_struct
hw_timer_enabled	ath9k.h	/^	bool hw_timer_enabled;$/;"	m	struct:ath_btcoex
hw_version	hw.h	/^	struct ath9k_hw_version hw_version;$/;"	m	struct:ath_hw	typeref:struct:ath_hw::ath9k_hw_version
hwq_map	htc.h	/^	int hwq_map[IEEE80211_NUM_ACS];$/;"	m	struct:ath9k_htc_priv
iCoff	hw.h	/^	int8_t iCoff;$/;"	m	struct:ath9k_hw_cal_data
ia_array	calib.h	/^	u32 *ia_array;$/;"	m	struct:ar5416IniArray
ia_columns	calib.h	/^	u32 ia_columns;$/;"	m	struct:ar5416IniArray
ia_rows	calib.h	/^	u32 ia_rows;$/;"	m	struct:ar5416IniArray
ibss_creator	ath9k.h	/^	bool ibss_creator;$/;"	m	struct:ath_beacon_config
if_comb	htc_drv_init.c	/^static const struct ieee80211_iface_combination if_comb = {$/;"	v	typeref:struct:ieee80211_iface_combination	file:
if_comb	init.c	/^static const struct ieee80211_iface_combination if_comb[] = {$/;"	v	typeref:struct:ieee80211_iface_combination	file:
if_dfs_limits	init.c	/^static const struct ieee80211_iface_limit if_dfs_limits[] = {$/;"	v	typeref:struct:ieee80211_iface_limit	file:
if_limits	htc_drv_init.c	/^static const struct ieee80211_iface_limit if_limits[] = {$/;"	v	typeref:struct:ieee80211_iface_limit	file:
if_limits	init.c	/^static const struct ieee80211_iface_limit if_limits[] = {$/;"	v	typeref:struct:ieee80211_iface_limit	file:
imask	hw.h	/^	enum ath9k_int imask;$/;"	m	struct:ath_hw	typeref:enum:ath_hw::ath9k_int
imrs2_reg	hw.h	/^	u32 imrs2_reg;$/;"	m	struct:ath_hw
in_process	htc.h	/^	bool in_process;$/;"	m	struct:ath9k_htc_rxbuf
index	htc.h	/^	u8 index;$/;"	m	struct:ath9k_htc_sta
index	htc.h	/^	u8 index;$/;"	m	struct:ath9k_htc_target_vif
index	htc.h	/^	u8 index;$/;"	m	struct:ath9k_htc_vif
index	hw.h	/^	u8 index;$/;"	m	struct:ath_gen_timer
info	ar9003_mac.h	/^	u32 info;   \/* descriptor information *\/$/;"	m	struct:ar9003_txc
info	mci.h	/^	struct list_head info;$/;"	m	struct:ath_mci_profile	typeref:struct:ath_mci_profile::list_head
info	rc.h	/^	} info[RATE_TABLE_SIZE];$/;"	m	struct:ath_rate_table	typeref:struct:ath_rate_table::__anon17
iniAddac	hw.h	/^	struct ar5416IniArray iniAddac;$/;"	m	struct:ath_hw	typeref:struct:ath_hw::ar5416IniArray
iniAdditional	hw.h	/^	struct ar5416IniArray iniAdditional;$/;"	m	struct:ath_hw	typeref:struct:ath_hw::ar5416IniArray
iniBB	hw.h	/^	struct ar5416IniArray iniBB[ATH_INI_NUM_SPLIT];$/;"	m	struct:ath_hw	typeref:struct:ath_hw::ar5416IniArray
iniBB_RfGain	hw.h	/^	struct ar5416IniArray iniBB_RfGain;$/;"	m	struct:ath_hw	typeref:struct:ath_hw::ar5416IniArray
iniBank6	hw.h	/^	struct ar5416IniArray iniBank6;$/;"	m	struct:ath_hw	typeref:struct:ath_hw::ar5416IniArray
iniCckfirJapan2484	hw.h	/^	struct ar5416IniArray iniCckfirJapan2484;$/;"	m	struct:ath_hw	typeref:struct:ath_hw::ar5416IniArray
iniCckfirNormal	hw.h	/^	struct ar5416IniArray iniCckfirNormal;$/;"	m	struct:ath_hw	typeref:struct:ath_hw::ar5416IniArray
iniCommon	hw.h	/^	struct ar5416IniArray iniCommon;$/;"	m	struct:ath_hw	typeref:struct:ath_hw::ar5416IniArray
iniDef	ani.h	/^	struct ath9k_ani_default iniDef;$/;"	m	struct:ar5416AniState	typeref:struct:ar5416AniState::ath9k_ani_default
iniMac	hw.h	/^	struct ar5416IniArray iniMac[ATH_INI_NUM_SPLIT];$/;"	m	struct:ath_hw	typeref:struct:ath_hw::ar5416IniArray
iniModes	hw.h	/^	struct ar5416IniArray iniModes;$/;"	m	struct:ath_hw	typeref:struct:ath_hw::ar5416IniArray
iniModesFastClock	hw.h	/^	struct ar5416IniArray iniModesFastClock;$/;"	m	struct:ath_hw	typeref:struct:ath_hw::ar5416IniArray
iniModesRxGain	hw.h	/^	struct ar5416IniArray iniModesRxGain;$/;"	m	struct:ath_hw	typeref:struct:ath_hw::ar5416IniArray
iniModesTxGain	hw.h	/^	struct ar5416IniArray iniModesTxGain;$/;"	m	struct:ath_hw	typeref:struct:ath_hw::ar5416IniArray
iniModes_9271_ANI_reg	hw.h	/^	struct ar5416IniArray iniModes_9271_ANI_reg;$/;"	m	struct:ath_hw	typeref:struct:ath_hw::ar5416IniArray
iniPcieSerdes	hw.h	/^	struct ar5416IniArray iniPcieSerdes;$/;"	m	struct:ath_hw	typeref:struct:ath_hw::ar5416IniArray
iniPcieSerdesLowPower	hw.h	/^	struct ar5416IniArray iniPcieSerdesLowPower;$/;"	m	struct:ath_hw	typeref:struct:ath_hw::ar5416IniArray
iniRadio	hw.h	/^	struct ar5416IniArray iniRadio[ATH_INI_NUM_SPLIT];$/;"	m	struct:ath_hw	typeref:struct:ath_hw::ar5416IniArray
iniSOC	hw.h	/^	struct ar5416IniArray iniSOC[ATH_INI_NUM_SPLIT];$/;"	m	struct:ath_hw	typeref:struct:ath_hw::ar5416IniArray
ini_modes_rx_gain_bounds	hw.h	/^	struct ar5416IniArray ini_modes_rx_gain_bounds;$/;"	m	struct:ath_hw	typeref:struct:ath_hw::ar5416IniArray
ini_modes_rxgain_5g_xlna	hw.h	/^	struct ar5416IniArray ini_modes_rxgain_5g_xlna;$/;"	m	struct:ath_hw	typeref:struct:ath_hw::ar5416IniArray
ini_modes_rxgain_bb_core	hw.h	/^	struct ar5416IniArray ini_modes_rxgain_bb_core;$/;"	m	struct:ath_hw	typeref:struct:ath_hw::ar5416IniArray
ini_modes_rxgain_bb_postamble	hw.h	/^	struct ar5416IniArray ini_modes_rxgain_bb_postamble;$/;"	m	struct:ath_hw	typeref:struct:ath_hw::ar5416IniArray
ini_radio_post_sys2ant	hw.h	/^	struct ar5416IniArray ini_radio_post_sys2ant;$/;"	m	struct:ath_hw	typeref:struct:ath_hw::ar5416IniArray
initPDADC	hw.h	/^	int initPDADC;$/;"	m	struct:ath_hw
init_bb	hw.h	/^	void (*init_bb)(struct ath_hw *ah,$/;"	m	struct:ath_hw_private_ops
init_cal	hw.h	/^	bool (*init_cal)(struct ath_hw *ah, struct ath9k_channel *chan);$/;"	m	struct:ath_hw_private_ops
init_cal_settings	hw.h	/^	void (*init_cal_settings)(struct ath_hw *ah);$/;"	m	struct:ath_hw_private_ops
init_mode_gain_regs	hw.h	/^	void (*init_mode_gain_regs)(struct ath_hw *ah);$/;"	m	struct:ath_hw_private_ops
initial_ratemax	rc.h	/^	u8 initial_ratemax;$/;"	m	struct:ath_rate_table
interface	hif_usb.h	/^	struct usb_interface *interface;$/;"	m	struct:hif_device_usb	typeref:struct:hif_device_usb::usb_interface
interpolate	ar9003_eeprom.c	/^static int interpolate(int x, int xa, int xb, int ya, int yb)$/;"	f	file:
intr_gen_timer_thresh	hw.h	/^	u32 intr_gen_timer_thresh;$/;"	m	struct:ath_hw
intr_gen_timer_trigger	hw.h	/^	u32 intr_gen_timer_trigger;$/;"	m	struct:ath_hw
intr_ref_cnt	hw.h	/^	atomic_t intr_ref_cnt;$/;"	m	struct:ath_hw
intr_tq	ath9k.h	/^	struct tasklet_struct intr_tq;$/;"	m	struct:ath_softc	typeref:struct:ath_softc::tasklet_struct
intr_txqs	hw.h	/^	u32 intr_txqs;$/;"	m	struct:ath_hw
intrstatus	ath9k.h	/^	u32 intrstatus;$/;"	m	struct:ath_softc
invalidNFcount	calib.h	/^	u8 invalidNFcount;$/;"	m	struct:ath9k_nfcal_hist
iqCalICh	eeprom.h	/^	int8_t iqCalICh[AR9287_MAX_CHAINS];$/;"	m	struct:modal_eep_ar9287_header
iqCalICh	eeprom.h	/^	u8 iqCalICh[AR5416_EEP4K_MAX_CHAINS];$/;"	m	struct:modal_eep_4k_header
iqCalICh	eeprom.h	/^	u8 iqCalICh[AR5416_MAX_CHAINS];$/;"	m	struct:modal_eep_header
iqCalQCh	eeprom.h	/^	int8_t iqCalQCh[AR9287_MAX_CHAINS];$/;"	m	struct:modal_eep_ar9287_header
iqCalQCh	eeprom.h	/^	u8 iqCalQCh[AR5416_EEP4K_MAX_CHAINS];$/;"	m	struct:modal_eep_4k_header
iqCalQCh	eeprom.h	/^	u8 iqCalQCh[AR5416_MAX_CHAINS];$/;"	m	struct:modal_eep_header
iq_cal_multi_sample	ar9002_calib.c	/^static const struct ath9k_percal_data iq_cal_multi_sample = {$/;"	v	typeref:struct:ath9k_percal_data	file:
iq_cal_single_sample	ar9002_calib.c	/^static const struct ath9k_percal_data iq_cal_single_sample = {$/;"	v	typeref:struct:ath9k_percal_data	file:
iq_cal_single_sample	ar9003_calib.c	/^static const struct ath9k_percal_data iq_cal_single_sample = {$/;"	v	typeref:struct:ath9k_percal_data	file:
iq_caldata	hw.h	/^	struct ath9k_cal_list iq_caldata;$/;"	m	struct:ath_hw	typeref:struct:ath_hw::ath9k_cal_list
iqc_coeff	ar9003_calib.c	/^	int iqc_coeff[2];$/;"	m	struct:coeff	file:
irq	ath9k.h	/^	int irq;$/;"	m	struct:ath_softc
isMultidomain	eeprom.h	/^	u8 isMultidomain;$/;"	m	struct:ath9k_country_entry
is_2g	btcoex.h	/^	bool is_2g;$/;"	m	struct:ath9k_hw_mci
is_ath9k_unloaded	init.c	/^bool is_ath9k_unloaded;$/;"	v
is_clk_25mhz	hw.h	/^	bool is_clk_25mhz;$/;"	m	struct:ath_hw
is_critical	mci.h	/^	bool is_critical;$/;"	m	struct:ath_mci_profile_status
is_first	mac.h	/^	bool is_first;$/;"	m	struct:ath_tx_info
is_last	mac.h	/^	bool is_last;$/;"	m	struct:ath_tx_info
is_link	mci.h	/^	bool is_link;$/;"	m	struct:ath_mci_profile_status
is_monitoring	hw.h	/^	bool is_monitoring;$/;"	m	struct:ath_hw
is_mybeacon	mac.h	/^	bool is_mybeacon;$/;"	m	struct:ath_rx_status
is_pciexpress	hw.h	/^	bool is_pciexpress;$/;"	m	struct:ath_hw
is_pmu_set	ar9003_eeprom.c	/^static bool is_pmu_set(struct ath_hw *ah, u32 pmu_reg, int pmu_set)$/;"	f	file:
is_vif_sta	htc.h	/^	u8 is_vif_sta;$/;"	m	struct:ath9k_htc_target_sta
isnew	htc.h	/^	u8 isnew;$/;"	m	struct:ath9k_htc_target_rate
iso	eeprom.h	/^	u8 iso[3];$/;"	m	struct:ath9k_country_entry
istats	debug.h	/^	struct ath_interrupt_stats istats;$/;"	m	struct:ath_stats	typeref:struct:ath_stats::ath_interrupt_stats
ito64	ath9k.h	40;"	d
key_type	htc.h	/^	u8 key_type;$/;"	m	struct:tx_frame_hdr
key_type	htc.h	/^	u8 key_type;$/;"	m	struct:tx_mgmt_hdr
keyix	ath9k.h	/^	u8 keyix;$/;"	m	struct:ath_frame_info
keyix	htc.h	/^	u8 keyix;$/;"	m	struct:tx_frame_hdr
keyix	htc.h	/^	u8 keyix;$/;"	m	struct:tx_mgmt_hdr
keyix	mac.h	/^	u8 keyix;$/;"	m	struct:ath_tx_info
keytype	ath9k.h	/^	enum ath9k_key_type keytype;$/;"	m	struct:ath_frame_info	typeref:enum:ath_frame_info::ath9k_key_type
keytype	mac.h	/^	enum ath9k_key_type keytype;$/;"	m	struct:ath_tx_info	typeref:enum:ath_tx_info::ath9k_key_type
last_cmd_id	wmi.h	/^	enum wmi_cmd_id last_cmd_id;$/;"	m	struct:wmi	typeref:enum:wmi::wmi_cmd_id
last_pulse_ts	dfs_pattern_detector.h	/^	u64 last_pulse_ts;$/;"	m	struct:dfs_pattern_detector
last_recovery	btcoex.h	/^	u32 last_recovery;$/;"	m	struct:ath9k_hw_mci
last_rssi	ath9k.h	/^	int last_rssi;$/;"	m	struct:ath_softc
last_rssi	htc.h	/^	int last_rssi; \/* FIXME: per-STA *\/$/;"	m	struct:ath9k_htc_rx
last_ts	dfs_pri_detector.h	/^	u64 last_ts;$/;"	m	struct:pri_detector
last_ts	dfs_pri_detector.h	/^	u64 last_ts;$/;"	m	struct:pri_sequence
led_blink	init.c	/^int led_blink = 1;$/;"	v
led_cdev	htc.h	/^	struct led_classdev led_cdev;$/;"	m	struct:ath9k_htc_priv	typeref:struct:ath9k_htc_priv::led_classdev
led_default_trigger	ath9k.h	/^	const char *led_default_trigger;$/;"	m	struct:ath_softc
led_name	htc.h	/^	char led_name[32];$/;"	m	struct:ath9k_htc_priv
led_pin	hw.h	/^	int led_pin;$/;"	m	struct:ath_hw
led_registered	htc.h	/^	bool led_registered;$/;"	m	struct:ath9k_htc_priv
led_work	htc.h	/^	struct work_struct led_work;$/;"	m	struct:ath9k_htc_priv	typeref:struct:ath9k_htc_priv::work_struct
leds	ath9k.h	/^	struct list_head leds;$/;"	m	struct:ath_softc	typeref:struct:ath_softc::list_head
legacy_rates	htc.h	/^	struct ath9k_htc_rateset legacy_rates;$/;"	m	struct:ath9k_htc_rate	typeref:struct:ath9k_htc_rate::ath9k_htc_rateset
len	hif_usb.h	/^	u16 len;$/;"	m	struct:tx_buf
len_changed	htc.h	/^	u8 len_changed;$/;"	m	struct:tx_beacon_header
length	ath9k.h	/^	__be16 length;$/;"	m	struct:fft_sample_tlv
length	eeprom.h	/^	u16 length;$/;"	m	struct:base_eep_ar9287_header
length	eeprom.h	/^	u16 length;$/;"	m	struct:base_eep_header
length	eeprom.h	/^	u16 length;$/;"	m	struct:base_eep_header_4k
link	ar9003_mac.h	/^	u32 link;   \/* link pointer *\/$/;"	m	struct:ar9003_txc
link	mac.h	/^	dma_addr_t link;$/;"	m	struct:ath_tx_info
list	ath9k.h	/^	struct list_head list;$/;"	m	struct:ath_atx_ac	typeref:struct:ath_atx_ac::list_head
list	ath9k.h	/^	struct list_head list;$/;"	m	struct:ath_atx_tid	typeref:struct:ath_atx_tid::list_head
list	ath9k.h	/^	struct list_head list;$/;"	m	struct:ath_buf	typeref:struct:ath_buf::list_head
list	ath9k.h	/^	struct list_head list;$/;"	m	struct:ath_led	typeref:struct:ath_led::list_head
list	hif_usb.h	/^	struct list_head list;$/;"	m	struct:tx_buf	typeref:struct:tx_buf::list_head
list	htc.h	/^	struct list_head list;$/;"	m	struct:ath9k_htc_rxbuf	typeref:struct:ath9k_htc_rxbuf::list_head
list	htc_hst.h	/^	struct list_head list;$/;"	m	struct:ath9k_htc_hif	typeref:struct:ath9k_htc_hif::list_head
list	htc_hst.h	/^	struct list_head list;$/;"	m	struct:htc_target	typeref:struct:htc_target::list_head
list	mci.h	/^	struct list_head list;$/;"	m	struct:ath_mci_profile_info	typeref:struct:ath_mci_profile_info::list_head
list	wmi.h	/^	struct list_head list;$/;"	m	struct:ath9k_htc_tx_event	typeref:struct:ath9k_htc_tx_event::list_head
listenTime	ani.h	/^	u32 listenTime;$/;"	m	struct:ar5416AniState
listen_interval	ath9k.h	/^	u16 listen_interval;$/;"	m	struct:ath_beacon_config
lna1_lna2_delta	hw.h	/^	int lna1_lna2_delta;$/;"	m	struct:ath_hw_antcomb_conf
lna_ctl	eeprom.h	/^	u8 lna_ctl;$/;"	m	struct:modal_eep_header
local_timeout	debug.h	/^	u32 local_timeout;$/;"	m	struct:ath_interrupt_stats
longretries	htc.h	/^	__be32 longretries;$/;"	m	struct:ath9k_htc_target_tx_stats
lower_bins	ath9k.h	/^	u8 lower_bins[3];$/;"	m	struct:ath_ht20_40_mag_info
m1Thresh	ani.h	/^	u16 m1Thresh;$/;"	m	struct:ath9k_ani_default
m1ThreshExt	ani.h	/^	u16 m1ThreshExt;$/;"	m	struct:ath9k_ani_default
m1ThreshExt_off	ar5008_phy.c	/^static const int m1ThreshExt_off = 127;$/;"	v	file:
m1ThreshExt_off	ar9003_phy.c	/^static const int m1ThreshExt_off = 127;$/;"	v	file:
m1ThreshLow	ani.h	/^	u16 m1ThreshLow;$/;"	m	struct:ath9k_ani_default
m1ThreshLowExt	ani.h	/^	u16 m1ThreshLowExt;$/;"	m	struct:ath9k_ani_default
m1ThreshLowExt_off	ar5008_phy.c	/^static const int m1ThreshLowExt_off = 127;$/;"	v	file:
m1ThreshLowExt_off	ar9003_phy.c	/^static const int m1ThreshLowExt_off = 127;$/;"	v	file:
m1ThreshLow_off	ar5008_phy.c	/^static const int m1ThreshLow_off = 127;$/;"	v	file:
m1ThreshLow_off	ar9003_phy.c	/^static const int m1ThreshLow_off = 127;$/;"	v	file:
m1Thresh_off	ar5008_phy.c	/^static const int m1Thresh_off = 127;$/;"	v	file:
m1Thresh_off	ar9003_phy.c	/^static const int m1Thresh_off = 127;$/;"	v	file:
m2CountThr	ani.h	/^	u16 m2CountThr;$/;"	m	struct:ath9k_ani_default
m2CountThrLow	ani.h	/^	u16 m2CountThrLow;$/;"	m	struct:ath9k_ani_default
m2CountThrLow_off	ar5008_phy.c	/^static const int m2CountThrLow_off =  63;$/;"	v	file:
m2CountThrLow_off	ar9003_phy.c	/^static const int m2CountThrLow_off =  63;$/;"	v	file:
m2CountThr_off	ar5008_phy.c	/^static const int m2CountThr_off =  31;$/;"	v	file:
m2CountThr_off	ar9003_phy.c	/^static const int m2CountThr_off =  31;$/;"	v	file:
m2Thresh	ani.h	/^	u16 m2Thresh;$/;"	m	struct:ath9k_ani_default
m2ThreshExt	ani.h	/^	u16 m2ThreshExt;$/;"	m	struct:ath9k_ani_default
m2ThreshExt_off	ar5008_phy.c	/^static const int m2ThreshExt_off = 127;$/;"	v	file:
m2ThreshExt_off	ar9003_phy.c	/^static const int m2ThreshExt_off = 127;$/;"	v	file:
m2ThreshLow	ani.h	/^	u16 m2ThreshLow;$/;"	m	struct:ath9k_ani_default
m2ThreshLowExt	ani.h	/^	u16 m2ThreshLowExt;$/;"	m	struct:ath9k_ani_default
m2ThreshLowExt_off	ar5008_phy.c	/^static const int m2ThreshLowExt_off = 127;$/;"	v	file:
m2ThreshLowExt_off	ar9003_phy.c	/^static const int m2ThreshLowExt_off = 127;$/;"	v	file:
m2ThreshLow_off	ar5008_phy.c	/^static const int m2ThreshLow_off = 127;$/;"	v	file:
m2ThreshLow_off	ar9003_phy.c	/^static const int m2ThreshLow_off = 127;$/;"	v	file:
m2Thresh_off	ar5008_phy.c	/^static const int m2Thresh_off = 127;$/;"	v	file:
m2Thresh_off	ar9003_phy.c	/^static const int m2Thresh_off = 127;$/;"	v	file:
mac80211_qnum	ath9k.h	/^	int mac80211_qnum; \/* mac80211 queue number, -1 means not mac80211 Q *\/$/;"	m	struct:ath_txq
macAddr	ar9003_eeprom.h	/^	u8 macAddr[6];$/;"	m	struct:ar9300_eeprom
macAddr	eeprom.h	/^	u8 macAddr[6];$/;"	m	struct:base_eep_ar9287_header
macAddr	eeprom.h	/^	u8 macAddr[6];$/;"	m	struct:base_eep_header
macAddr	eeprom.h	/^	u8 macAddr[6];$/;"	m	struct:base_eep_header_4k
macRev	hw.h	/^	u16 macRev;$/;"	m	struct:ath9k_hw_version
macVersion	hw.h	/^	u32 macVersion;$/;"	m	struct:ath9k_hw_version
mac_asleep	debug.h	/^	u32 mac_asleep;$/;"	m	struct:ath_interrupt_stats
mac_awake	debug.h	/^	u32 mac_awake;$/;"	m	struct:ath_interrupt_stats
mac_sleep_access	debug.h	/^	u32 mac_sleep_access;$/;"	m	struct:ath_interrupt_stats
macaddr	htc.h	/^	u8 macaddr[ETH_ALEN];$/;"	m	struct:ath9k_htc_target_sta
mag_coeff	ar9003_calib.c	/^	int mag_coeff[AR9300_MAX_CHAINS][MAX_MEASUREMENT];$/;"	m	struct:coeff	file:
mag_info	ath9k.h	/^	struct ath_ht20_40_mag_info mag_info;$/;"	m	struct:ath_ht20_40_fft_packet	typeref:struct:ath_ht20_40_fft_packet::ath_ht20_40_mag_info
mag_info	ath9k.h	/^	struct ath_ht20_mag_info mag_info;$/;"	m	struct:ath_ht20_fft_packet	typeref:struct:ath_ht20_fft_packet::ath_ht20_mag_info
magic	hw.h	/^	u32 magic;$/;"	m	struct:ath9k_hw_version
main_conf	ath9k.h	/^	int main_conf;$/;"	m	struct:ath_ant_comb
main_gaintb	hw.h	/^	u8 main_gaintb;$/;"	m	struct:ath_hw_antcomb_conf
main_lna_conf	hw.h	/^	u8 main_lna_conf;$/;"	m	struct:ath_hw_antcomb_conf
main_recv_cnt	ath9k.h	/^	int main_recv_cnt;$/;"	m	struct:ath_ant_comb
main_total_rssi	ath9k.h	/^	int main_total_rssi;$/;"	m	struct:ath_ant_comb
major	wmi.h	/^	__be16 major;$/;"	m	struct:wmi_fw_version
map4k	hw.h	/^		struct ar5416_eeprom_4k map4k;$/;"	m	union:ath_hw::__anon8	typeref:struct:ath_hw::__anon8::ar5416_eeprom_4k
map9287	hw.h	/^		struct ar9287_eeprom map9287;$/;"	m	union:ath_hw::__anon8	typeref:struct:ath_hw::__anon8::ar9287_eeprom
mark_phy_inactive	hw.h	/^	void (*mark_phy_inactive)(struct ath_hw *ah);$/;"	m	struct:ath_hw_private_ops
mask	ath9k.h	/^	u8 mask[ETH_ALEN]; \/* bssid mask *\/$/;"	m	struct:ath9k_vif_iter_data
mask	htc.h	/^	__be32 mask;$/;"	m	struct:ath9k_htc_target_rate_mask
mask	htc.h	/^	u8 mask[ETH_ALEN];$/;"	m	struct:ath9k_vif_iter_data
mask_bytes	ath9k.h	/^	u8 mask_bytes[MAX_PATTERN_SIZE];$/;"	m	struct:ath9k_wow_pattern
master	mci.h	/^	bool master;$/;"	m	struct:ath_mci_profile_info
max	hw.h	/^	s16 max;$/;"	m	struct:ath_nf_limits
max_aggr_framelen	ath9k.h	/^	u16 max_aggr_framelen[IEEE80211_NUM_ACS][4][32];$/;"	m	struct:ath_tx
max_count	dfs_pri_detector.h	/^	u32 max_count;$/;"	m	struct:pri_detector
max_endpoints	htc_hst.h	/^	u8 max_endpoints;$/;"	m	struct:htc_ready_msg
max_exp	ath9k.h	/^	u8 max_exp;$/;"	m	struct:ath_ht20_40_mag_info
max_exp	ath9k.h	/^	u8 max_exp;$/;"	m	struct:ath_ht20_mag_info
max_exp	ath9k.h	/^	u8 max_exp;$/;"	m	struct:fft_sample_ht20
max_index	ath9k.h	/^	u8 max_index;$/;"	m	struct:fft_sample_ht20
max_magnitude	ath9k.h	/^	__be16 max_magnitude;$/;"	m	struct:fft_sample_ht20
max_msg_len	htc_hst.h	/^	__be16 max_msg_len;$/;"	m	struct:htc_conn_svc_rspmsg
max_msglen	htc_hst.h	/^	int max_msglen;$/;"	m	struct:htc_endpoint
max_pri_tolerance	dfs_pattern_detector.h	/^	u8 max_pri_tolerance;$/;"	m	struct:radar_detector_specs
max_rxchains	hw.h	/^	u8 max_rxchains;$/;"	m	struct:ath9k_hw_capabilities
max_send_qdepth	htc_hst.h	/^	u32 max_send_qdepth;$/;"	m	struct:htc_service_connreq
max_skipcount	calib.h	/^	int8_t max_skipcount;	\/* Max No. of times PACAL can be skipped *\/$/;"	m	struct:ath9k_pacal_info
max_txchains	hw.h	/^	u8 max_txchains;$/;"	m	struct:ath9k_hw_capabilities
max_txqdepth	htc_hst.h	/^	u32 max_txqdepth;$/;"	m	struct:htc_endpoint
max_txtrig_level	hw.h	/^	u8 max_txtrig_level;$/;"	m	struct:ath9k_ops_config
max_valid_rate	rc.h	/^	u8 max_valid_rate;$/;"	m	struct:ath_rate_priv
maxampdu	ath9k.h	/^	u16 maxampdu;$/;"	m	struct:ath_node
maxampdu	htc.h	/^	__be16 maxampdu;$/;"	m	struct:ath9k_htc_target_sta
mcast_node	ath9k.h	/^	struct ath_node mcast_node;$/;"	m	struct:ath_vif	typeref:struct:ath_vif::ath_node
mci	ath9k.h	/^	struct ath_mci_profile mci;$/;"	m	struct:ath_btcoex	typeref:struct:ath_btcoex::ath_mci_profile
mci	btcoex.h	/^	struct ath9k_hw_mci mci;$/;"	m	struct:ath_btcoex_hw	typeref:struct:ath_btcoex_hw::ath9k_hw_mci
mci	debug.h	/^	u32 mci;$/;"	m	struct:ath_interrupt_stats
mci_bt_state	ar9003_mci.h	/^enum mci_bt_state {$/;"	g
mci_coex	ath9k.h	/^	struct ath_mci_coex mci_coex;$/;"	m	struct:ath_softc	typeref:struct:ath_softc::ath_mci_coex
mci_gpm_coex_bt_update_flags_op	ar9003_mci.h	/^enum mci_gpm_coex_bt_update_flags_op {$/;"	g
mci_gpm_coex_halt_bt_gpm	ar9003_mci.h	/^enum mci_gpm_coex_halt_bt_gpm {$/;"	g
mci_gpm_coex_opcode	ar9003_mci.h	/^enum mci_gpm_coex_opcode {$/;"	g
mci_gpm_coex_query_type	ar9003_mci.h	/^enum mci_gpm_coex_query_type {$/;"	g
mci_gpm_subtype	ar9003_mci.h	/^enum mci_gpm_subtype {$/;"	g
mci_message_header	ar9003_mci.h	/^enum mci_message_header {		\/* length of payload *\/$/;"	g
mci_state_type	ar9003_mci.h	/^enum mci_state_type {$/;"	g
mci_wlan_weights	btcoex.c	/^static const u32 mci_wlan_weights[ATH_BTCOEX_STOMP_MAX]$/;"	v	file:
mci_work	ath9k.h	/^	struct work_struct mci_work;$/;"	m	struct:ath_softc	typeref:struct:ath_softc::work_struct
mcs_start	rc.h	/^	int mcs_start;$/;"	m	struct:ath_rate_table
mcsidx_to_tgtpwridx	ar9003_eeprom.c	/^static inline u8 mcsidx_to_tgtpwridx(unsigned int mcs_idx, u8 base_pwridx)$/;"	f	file:
meas0	hw.h	/^	} meas0;$/;"	m	struct:ath_hw	typeref:union:ath_hw::__anon9
meas1	hw.h	/^	} meas1;$/;"	m	struct:ath_hw	typeref:union:ath_hw::__anon10
meas2	hw.h	/^	} meas2;$/;"	m	struct:ath_hw	typeref:union:ath_hw::__anon11
meas3	hw.h	/^	} meas3;$/;"	m	struct:ath_hw	typeref:union:ath_hw::__anon12
mem	ath9k.h	/^	void __iomem *mem;$/;"	m	struct:ath_softc
message_id	htc_hst.h	/^	__be16 message_id;$/;"	m	struct:htc_config_pipe_msg
message_id	htc_hst.h	/^	__be16 message_id;$/;"	m	struct:htc_ready_msg
mgmt_ep	htc.h	/^	enum htc_endpoint_id mgmt_ep;$/;"	m	struct:ath9k_htc_priv	typeref:enum:ath9k_htc_priv::htc_endpoint_id
mgmt_ep_queue	htc.h	/^	struct sk_buff_head mgmt_ep_queue;$/;"	m	struct:ath9k_htc_tx	typeref:struct:ath9k_htc_tx::sk_buff_head
mgmt_submitted	hif_usb.h	/^	struct usb_anchor mgmt_submitted;$/;"	m	struct:hif_device_usb	typeref:struct:hif_device_usb::usb_anchor
mib	debug.h	/^	u32 mib;$/;"	m	struct:ath_interrupt_stats
mic_err	debug.h	/^	u32 mic_err;$/;"	m	struct:ath_rx_stats
min	hw.h	/^	s16 min;$/;"	m	struct:ath_nf_limits
minor	wmi.h	/^	__be16 minor;$/;"	m	struct:wmi_fw_version
miscBits	eeprom.h	/^	u8 miscBits;$/;"	m	struct:modal_eep_header
miscConfiguration	ar9003_eeprom.h	/^	u8 miscConfiguration;$/;"	m	struct:ar9300_base_eep_hdr
misc_mode	hw.h	/^	u32 misc_mode;$/;"	m	struct:ath_hw
modalHeader	eeprom.h	/^	struct modal_eep_4k_header modalHeader;$/;"	m	struct:ar5416_eeprom_4k	typeref:struct:ar5416_eeprom_4k::modal_eep_4k_header
modalHeader	eeprom.h	/^	struct modal_eep_ar9287_header modalHeader;$/;"	m	struct:ar9287_eeprom	typeref:struct:ar9287_eeprom::modal_eep_ar9287_header
modalHeader	eeprom.h	/^	struct modal_eep_header modalHeader[2];$/;"	m	struct:ar5416_eeprom_def	typeref:struct:ar5416_eeprom_def::modal_eep_header
modalHeader2G	ar9003_eeprom.h	/^	struct ar9300_modal_eep_header modalHeader2G;$/;"	m	struct:ar9300_eeprom	typeref:struct:ar9300_eeprom::ar9300_modal_eep_header
modalHeader5G	ar9003_eeprom.h	/^	struct ar9300_modal_eep_header modalHeader5G;$/;"	m	struct:ar9300_eeprom	typeref:struct:ar9300_eeprom::ar9300_modal_eep_header
modal_eep_4k_header	eeprom.h	/^struct modal_eep_4k_header {$/;"	s
modal_eep_ar9287_header	eeprom.h	/^struct modal_eep_ar9287_header {$/;"	s
modal_eep_header	eeprom.h	/^struct modal_eep_header {$/;"	s
mode_addr	hw.h	/^	u32 mode_addr;$/;"	m	struct:ath_gen_timer_configuration
mode_mask	hw.h	/^	u32 mode_mask;$/;"	m	struct:ath_gen_timer_configuration
modes_index	hw.h	/^	u32 modes_index;$/;"	m	struct:ath_hw
mon_vif_idx	htc.h	/^	u8 mon_vif_idx;$/;"	m	struct:ath9k_htc_priv
mpdudensity	ath9k.h	/^	u8 mpdudensity;$/;"	m	struct:ath_node
mrcCCK	ani.h	/^	u8 mrcCCK;$/;"	m	struct:ar5416AniState
mrc_cck_on	ani.c	/^	int mrc_cck_on;$/;"	m	struct:ani_cck_level_entry	file:
msg_id	htc_hst.h	/^	__be16 msg_id;$/;"	m	struct:htc_comp_msg
msg_id	htc_hst.h	/^	__be16 msg_id;$/;"	m	struct:htc_conn_svc_msg
msg_id	htc_hst.h	/^	__be16 msg_id;$/;"	m	struct:htc_conn_svc_rspmsg
multi_write	wmi.h	/^	struct register_write multi_write[MAX_CMD_NUMBER];$/;"	m	struct:wmi	typeref:struct:wmi::register_write
multi_write_idx	wmi.h	/^	u32 multi_write_idx;$/;"	m	struct:wmi
multi_write_mutex	wmi.h	/^	struct mutex multi_write_mutex;$/;"	m	struct:wmi	typeref:struct:wmi::mutex
mutex	ath9k.h	/^	struct mutex mutex;$/;"	m	struct:ath_softc	typeref:struct:ath_softc::mutex
mutex	htc.h	/^	struct mutex mutex;$/;"	m	struct:ath9k_htc_priv	typeref:struct:ath9k_htc_priv::mutex
mwrite_cnt	wmi.h	/^	atomic_t mwrite_cnt;$/;"	m	struct:wmi
myaddr	htc.h	/^	u8 myaddr[ETH_ALEN];$/;"	m	struct:ath9k_htc_target_vif
nadhocs	ath9k.h	/^	int nadhocs;   \/* number of adhoc vifs *\/$/;"	m	struct:ath9k_vif_iter_data
name	htc_hst.h	/^	const char *name;$/;"	m	struct:ath9k_htc_hif
name	hw.c	/^	const char * name;$/;"	m	struct:__anon3	file:
name	hw.c	/^	const char * name;$/;"	m	struct:__anon4	file:
naps	ath9k.h	/^	int naps;      \/* number of AP vifs *\/$/;"	m	struct:ath9k_vif_iter_data
nbcnvifs	ath9k.h	/^	short nbcnvifs;$/;"	m	struct:ath_softc
ndelim	ath9k.h	/^	u8 ndelim;$/;"	m	struct:ath_buf_state
ndelim	mac.h	/^	u8 ndelim;$/;"	m	struct:ath_tx_info
need_an_top2_fixup	hw.h	/^	bool need_an_top2_fixup;$/;"	m	struct:ath_hw
need_flush_btinfo	btcoex.h	/^	bool need_flush_btinfo;$/;"	m	struct:ath9k_hw_mci
neg_ht_rates	rc.h	/^	struct ath_rateset neg_ht_rates;$/;"	m	struct:ath_rate_priv	typeref:struct:ath_rate_priv::ath_rateset
neg_rates	rc.h	/^	struct ath_rateset neg_rates;$/;"	m	struct:ath_rate_priv	typeref:struct:ath_rate_priv::ath_rateset
next_addr	hw.h	/^	u32 next_addr;$/;"	m	struct:ath_gen_timer_configuration
nfCalBuffer	calib.h	/^	int16_t nfCalBuffer[ATH9K_NF_CAL_HIST_MAX];$/;"	m	struct:ath9k_nfcal_hist
nfCalHist	hw.h	/^	struct ath9k_nfcal_hist nfCalHist[NUM_NF_READINGS];$/;"	m	struct:ath9k_hw_cal_data	typeref:struct:ath9k_hw_cal_data::ath9k_nfcal_hist
nf_2g	hw.h	/^	struct ath_nf_limits nf_2g;$/;"	m	struct:ath_hw	typeref:struct:ath_hw::ath_nf_limits
nf_5g	hw.h	/^	struct ath_nf_limits nf_5g;$/;"	m	struct:ath_hw	typeref:struct:ath_hw::ath_nf_limits
nf_regs	hw.h	/^	u32 nf_regs[6];$/;"	m	struct:ath_hw
nfcal_interference	hw.h	/^	bool nfcal_interference;$/;"	m	struct:ath9k_hw_cal_data
nfcal_pending	hw.h	/^	bool nfcal_pending;$/;"	m	struct:ath9k_hw_cal_data
nmeshes	ath9k.h	/^	int nmeshes;   \/* number of mesh vifs *\/$/;"	m	struct:ath9k_vif_iter_data
no_ps_filter	ath9k.h	/^	bool no_ps_filter;$/;"	m	struct:ath_node
no_stomp_timer	ath9k.h	/^	struct ath_gen_timer *no_stomp_timer; \/* Timer for no BT stomping *\/$/;"	m	struct:ath_btcoex	typeref:struct:ath_btcoex::ath_gen_timer
nobuf	htc.h	/^	__be32 nobuf;$/;"	m	struct:ath9k_htc_target_rx_stats
nobuf	htc.h	/^	__be32 nobuf;$/;"	m	struct:ath9k_htc_target_tx_stats
node_idx	htc.h	/^	u8 node_idx;$/;"	m	struct:tx_frame_hdr
node_idx	htc.h	/^	u8 node_idx;$/;"	m	struct:tx_mgmt_hdr
node_stat	ath9k.h	/^	struct dentry *node_stat;$/;"	m	struct:ath_node	typeref:struct:ath_node::dentry
noise	ath9k.h	/^	s8 noise;$/;"	m	struct:fft_sample_ht20
noise	hw.h	/^	s8 noise;$/;"	m	struct:ath_hw
noiseFloorThreshCh	ar9003_eeprom.h	/^	int8_t noiseFloorThreshCh[AR9300_MAX_CHAINS];$/;"	m	struct:ar9300_modal_eep_header
noiseFloorThreshCh	eeprom.h	/^	int8_t noiseFloorThreshCh[AR9287_MAX_CHAINS];$/;"	m	struct:modal_eep_ar9287_header
noiseFloorThreshCh	eeprom.h	/^	u8 noiseFloorThreshCh[AR5416_EEP4K_MAX_CHAINS];$/;"	m	struct:modal_eep_4k_header
noiseFloorThreshCh	eeprom.h	/^	u8 noiseFloorThreshCh[AR5416_MAX_CHAINS];$/;"	m	struct:modal_eep_header
noiseImmunityLevel	ani.h	/^	u8 noiseImmunityLevel;$/;"	m	struct:ar5416AniState
noisefloor	hw.h	/^	s16 noisefloor;$/;"	m	struct:ath9k_channel
nominal	hw.h	/^	s16 nominal;$/;"	m	struct:ath_nf_limits
nstations	ath9k.h	/^	int nstations; \/* number of station vifs *\/$/;"	m	struct:ath9k_vif_iter_data
nstations	htc.h	/^	u16 nstations;$/;"	m	struct:ath9k_htc_priv
num_a2dp	mci.h	/^	u8 num_a2dp;$/;"	m	struct:ath_mci_profile
num_ap_vif	htc.h	/^	u8 num_ap_vif;$/;"	m	struct:ath9k_htc_priv
num_bdr	mci.h	/^	u8 num_bdr;$/;"	m	struct:ath_mci_profile
num_gpio_pins	hw.h	/^	u8 num_gpio_pins;$/;"	m	struct:ath9k_hw_capabilities
num_hid	mci.h	/^	u8 num_hid;$/;"	m	struct:ath_mci_profile
num_ibss_vif	htc.h	/^	u8 num_ibss_vif;$/;"	m	struct:ath9k_htc_priv
num_mbss_vif	htc.h	/^	u8 num_mbss_vif;$/;"	m	struct:ath9k_htc_priv
num_measures	hw.h	/^	u32 num_measures[AR9300_MAX_CHAINS];$/;"	m	struct:ath9k_hw_cal_data
num_mgmt	mci.h	/^	u8 num_mgmt;$/;"	m	struct:ath_mci_profile
num_other_acl	mci.h	/^	u8 num_other_acl;$/;"	m	struct:ath_mci_profile
num_pan	mci.h	/^	u8 num_pan;$/;"	m	struct:ath_mci_profile
num_pkts	ath9k.h	/^	u32 num_pkts;$/;"	m	struct:ath_rx
num_pri	dfs_pattern_detector.h	/^	u8 num_pri;$/;"	m	struct:radar_detector_specs
num_radar_types	dfs_pattern_detector.c	/^	u32 num_radar_types;$/;"	m	struct:radar_types	file:
num_radar_types	dfs_pattern_detector.h	/^	u8 num_radar_types;$/;"	m	struct:dfs_pattern_detector
num_sco	mci.h	/^	u8 num_sco;$/;"	m	struct:ath_mci_profile
num_sta_assoc_vif	htc.h	/^	u8 num_sta_assoc_vif;$/;"	m	struct:ath9k_htc_priv
num_sta_vif	htc.h	/^	u8 num_sta_vif;$/;"	m	struct:ath9k_htc_priv
nvifs	ath9k.h	/^	short nvifs;$/;"	m	struct:ath_softc
nvifs	htc.h	/^	u16 nvifs;$/;"	m	struct:ath9k_htc_priv
nwds	ath9k.h	/^	int nwds;      \/* number of WDS vifs *\/$/;"	m	struct:ath9k_vif_iter_data
ob	eeprom.h	/^	u8 ob;$/;"	m	struct:modal_eep_header
ob_0	eeprom.h	/^	u8 ob_0:4, ob_1:4;$/;"	m	struct:modal_eep_4k_header
ob_0	eeprom.h	/^	u8 ob_1:4, ob_0:4;$/;"	m	struct:modal_eep_4k_header
ob_1	eeprom.h	/^	u8 ob_0:4, ob_1:4;$/;"	m	struct:modal_eep_4k_header
ob_1	eeprom.h	/^	u8 ob_1:4, ob_0:4;$/;"	m	struct:modal_eep_4k_header
ob_2	eeprom.h	/^	u8 ob_2:4, ob_3:4;$/;"	m	struct:modal_eep_4k_header
ob_2	eeprom.h	/^	u8 ob_3:4, ob_2:4;$/;"	m	struct:modal_eep_4k_header
ob_3	eeprom.h	/^	u8 ob_2:4, ob_3:4;$/;"	m	struct:modal_eep_4k_header
ob_3	eeprom.h	/^	u8 ob_3:4, ob_2:4;$/;"	m	struct:modal_eep_4k_header
ob_4	eeprom.h	/^	u8 antdiv_ctl1:4, ob_4:4;$/;"	m	struct:modal_eep_4k_header
ob_4	eeprom.h	/^	u8 ob_4:4, antdiv_ctl1:4;$/;"	m	struct:modal_eep_4k_header
ob_cck	eeprom.h	/^	u8 ob_cck;$/;"	m	struct:modal_eep_ar9287_header
ob_ch1	eeprom.h	/^	u8 ob_ch1;$/;"	m	struct:modal_eep_header
ob_pal_off	eeprom.h	/^	u8 ob_pal_off;$/;"	m	struct:modal_eep_ar9287_header
ob_psk	eeprom.h	/^	u8 ob_psk;$/;"	m	struct:modal_eep_ar9287_header
ob_qam	eeprom.h	/^	u8 ob_qam;$/;"	m	struct:modal_eep_ar9287_header
ofdmNoiseImmunityLevel	ani.h	/^	u8 ofdmNoiseImmunityLevel;$/;"	m	struct:ar5416AniState
ofdmPhyErrCount	ani.h	/^	u32 ofdmPhyErrCount;$/;"	m	struct:ar5416AniState
ofdmWeakSigDetect	ani.h	/^	bool ofdmWeakSigDetect;$/;"	m	struct:ar5416AniState
ofdm_level_table	ani.c	/^static const struct ani_ofdm_level_entry ofdm_level_table[] = {$/;"	v	typeref:struct:ani_ofdm_level_entry	file:
ofdm_trig_high	hw.h	/^	u32 ofdm_trig_high;$/;"	m	struct:ath9k_ops_config
ofdm_trig_low	hw.h	/^	u32 ofdm_trig_low;$/;"	m	struct:ath9k_ops_config
ofdm_weak_signal_on	ani.c	/^	int ofdm_weak_signal_on;$/;"	m	struct:ani_ofdm_level_entry	file:
ofdmsTurn	ani.h	/^	bool ofdmsTurn;$/;"	m	struct:ar5416AniState
offset	hif_usb.h	/^	u16 offset;$/;"	m	struct:tx_buf
olc_init	hw.h	/^	void (*olc_init)(struct ath_hw *ah);$/;"	m	struct:ath_hw_private_ops
opCapFlags	ar9003_eeprom.h	/^	struct eepFlags opCapFlags;$/;"	m	struct:ar9300_base_eep_hdr	typeref:struct:ar9300_base_eep_hdr::eepFlags
opCapFlags	eeprom.h	/^	u8 opCapFlags;$/;"	m	struct:base_eep_ar9287_header
opCapFlags	eeprom.h	/^	u8 opCapFlags;$/;"	m	struct:base_eep_header
opCapFlags	eeprom.h	/^	u8 opCapFlags;$/;"	m	struct:base_eep_header_4k
opFlags	ar9003_eeprom.h	/^	u8 opFlags;$/;"	m	struct:eepFlags
op_flags	ath9k.h	/^	unsigned long op_flags;$/;"	m	struct:ath_btcoex
op_flags	htc.h	/^	unsigned long op_flags;$/;"	m	struct:ath9k_htc_priv
op_mutex	wmi.h	/^	struct mutex op_mutex;$/;"	m	struct:wmi	typeref:struct:wmi::mutex
openLoopPwrCntl	eeprom.h	/^	u8 openLoopPwrCntl;$/;"	m	struct:base_eep_ar9287_header
openLoopPwrCntl	eeprom.h	/^	u8 openLoopPwrCntl;$/;"	m	struct:base_eep_header
open_file_regdump	debug.c	/^static int open_file_regdump(struct inode *inode, struct file *file)$/;"	f	file:
opmode	htc.h	/^	u8 opmode;$/;"	m	struct:ath9k_htc_target_vif
opmode	hw.h	/^	enum nl80211_iftype opmode;$/;"	m	struct:ath_hw	typeref:enum:ath_hw::nl80211_iftype
ops	hw.h	/^	struct ath_hw_ops ops;$/;"	m	struct:ath_hw	typeref:struct:ath_hw::ath_hw_ops
originalGain	hw.h	/^	u32 originalGain[22];$/;"	m	struct:ath_hw
overflow	hw.h	/^	void (*overflow)(void *arg);$/;"	m	struct:ath_gen_timer
pa_table	hw.h	/^	u32 pa_table[AR9300_MAX_CHAINS][PAPRD_TABLE_SZ];$/;"	m	struct:ath9k_hw_cal_data
pacal_info	hw.h	/^	struct ath9k_pacal_info pacal_info;$/;"	m	struct:ath_hw	typeref:struct:ath_hw::ath9k_pacal_info
pad	ar9003_mac.h	/^	u32 pad[8]; \/* pad to cache line (128 bytes\/32 dwords) *\/$/;"	m	struct:ar9003_txc
pad	htc.h	/^	u16 pad;$/;"	m	struct:ath9k_htc_target_rate_mask
pad	htc.h	/^	u8 pad;$/;"	m	struct:ath9k_htc_cap_target
pad	htc.h	/^	u8 pad;$/;"	m	struct:ath9k_htc_target_sta
pad	htc.h	/^	u8 pad;$/;"	m	struct:ath9k_htc_target_vif
pad	htc.h	/^	u8 pad;$/;"	m	struct:tx_frame_hdr
pad	htc.h	/^	u8 pad;$/;"	m	struct:tx_mgmt_hdr
pad	htc_hst.h	/^	u8 pad;$/;"	m	struct:htc_conn_svc_msg
pad	htc_hst.h	/^	u8 pad;$/;"	m	struct:htc_conn_svc_rspmsg
pad	htc_hst.h	/^	u8 pad;$/;"	m	struct:htc_ready_msg
padding	eeprom.h	/^	u8 padding;$/;"	m	struct:ar5416_eeprom_4k
padding	eeprom.h	/^	u8 padding;$/;"	m	struct:ar5416_eeprom_def
padding	eeprom.h	/^	u8 padding;$/;"	m	struct:ar9287_eeprom
padding	htc.h	/^	u8 padding;$/;"	m	struct:ath9k_htc_target_aggr
papdRateMaskHt20	ar9003_eeprom.h	/^	__le32 papdRateMaskHt20;$/;"	m	struct:ar9300_modal_eep_header
papdRateMaskHt40	ar9003_eeprom.h	/^	__le32 papdRateMaskHt40;$/;"	m	struct:ar9300_modal_eep_header
paprd	ath9k.h	/^	u8 paprd;$/;"	m	struct:ath_tx_control
paprd_complete	ath9k.h	/^	struct completion paprd_complete;$/;"	m	struct:ath_softc	typeref:struct:ath_softc::completion
paprd_done	hw.h	/^	bool paprd_done;$/;"	m	struct:ath9k_hw_cal_data
paprd_gain_table_entries	hw.h	/^	u32 paprd_gain_table_entries[PAPRD_GAIN_TABLE_ENTRIES];$/;"	m	struct:ath_hw
paprd_gain_table_index	hw.h	/^	u8 paprd_gain_table_index[PAPRD_GAIN_TABLE_ENTRIES];$/;"	m	struct:ath_hw
paprd_packet_sent	hw.h	/^	bool paprd_packet_sent;$/;"	m	struct:ath9k_hw_cal_data
paprd_ratemask	hw.h	/^	unsigned int paprd_ratemask;$/;"	m	struct:ath_hw
paprd_ratemask_ht40	hw.h	/^	unsigned int paprd_ratemask_ht40;$/;"	m	struct:ath_hw
paprd_table_write_done	hw.h	/^	bool paprd_table_write_done;$/;"	m	struct:ath_hw
paprd_target_power	hw.h	/^	unsigned int paprd_target_power;$/;"	m	struct:ath_hw
paprd_training_power	hw.h	/^	unsigned int paprd_training_power;$/;"	m	struct:ath_hw
paprd_work	ath9k.h	/^	struct work_struct paprd_work;$/;"	m	struct:ath_softc	typeref:struct:ath_softc::work_struct
params_for_tuning_caps	ar9003_eeprom.h	/^	u8 params_for_tuning_caps[2];$/;"	m	struct:ar9300_base_eep_hdr
pattern_bytes	ath9k.h	/^	u8 pattern_bytes[MAX_PATTERN_SIZE];$/;"	m	struct:ath9k_wow_pattern
pattern_len	ath9k.h	/^	u32 pattern_len;$/;"	m	struct:ath9k_wow_pattern
paused	ath9k.h	/^	bool paused;$/;"	m	struct:ath_atx_tid
payload_len	htc_hst.h	/^	__be16 payload_len;$/;"	m	struct:htc_frame_hdr
pcdac	eeprom.h	/^	u8 pcdac[2][5];$/;"	m	struct:calDataPerFreqOpLoop
pcdac	eeprom.h	/^	u8 pcdac[2][5];$/;"	m	struct:cal_data_op_loop_ar9287
pci_mode_conflict	debug.h	/^	u32 pci_mode_conflict;$/;"	m	struct:ath_interrupt_stats
pcieSerDesWrite	hw.h	/^	bool pcieSerDesWrite;$/;"	m	struct:ath9k_ops_config
pcie_clock_req	hw.h	/^	u8 pcie_clock_req;$/;"	m	struct:ath9k_ops_config
pcie_waen	hw.h	/^	u32 pcie_waen;$/;"	m	struct:ath9k_ops_config
pdGainOverlap	eeprom.h	/^	u8 pdGainOverlap;$/;"	m	struct:modal_eep_4k_header
pdGainOverlap	eeprom.h	/^	u8 pdGainOverlap;$/;"	m	struct:modal_eep_ar9287_header
pdGainOverlap	eeprom.h	/^	u8 pdGainOverlap;$/;"	m	struct:modal_eep_header
pde_get_multiple	dfs_pri_detector.c	/^static u32 pde_get_multiple(u32 val, u32 fraction, u32 tolerance)$/;"	f	file:
pending_frames	ath9k.h	/^	int pending_frames;$/;"	m	struct:ath_txq
pending_tx_events	wmi.h	/^	struct list_head pending_tx_events;$/;"	m	struct:wmi	typeref:struct:wmi::list_head
per	rc.h	/^	u8 per;$/;"	m	struct:ath_rc_stats
per	rc.h	/^	u8 per[RATE_TABLE_SIZE];$/;"	m	struct:ath_rate_priv
per	wmi.h	/^		u8 per;$/;"	m	struct:wmi_event_txrate::__anon19
per_down_time	rc.h	/^	u32 per_down_time;$/;"	m	struct:ath_rate_priv
period	hw.h	/^	u8 period;$/;"	m	struct:ath_spec_scan
period_addr	hw.h	/^	u32 period_addr;$/;"	m	struct:ath_gen_timer_configuration
period_timer	ath9k.h	/^	struct timer_list period_timer; \/* Timer for BT period *\/$/;"	m	struct:ath_btcoex	typeref:struct:ath_btcoex::timer_list
pgaDesiredSize	eeprom.h	/^	u8 pgaDesiredSize;$/;"	m	struct:modal_eep_4k_header
pgaDesiredSize	eeprom.h	/^	u8 pgaDesiredSize;$/;"	m	struct:modal_eep_header
phs_coeff	ar9003_calib.c	/^	int phs_coeff[AR9300_MAX_CHAINS][MAX_MEASUREMENT];$/;"	m	struct:coeff	file:
phy	rc.h	/^		u8 phy;$/;"	m	struct:ath_rate_table::__anon17
phyRev	hw.h	/^	u16 phyRev;$/;"	m	struct:ath9k_hw_version
phy_err	debug.h	/^	u32 phy_err;$/;"	m	struct:ath_rx_stats
phy_err_stats	debug.h	/^	u32 phy_err_stats[ATH9K_PHYERR_MAX];$/;"	m	struct:ath_rx_stats
pipe_id	htc_hst.h	/^	u8 pipe_id;$/;"	m	struct:htc_config_pipe_msg
pkt_len	mac.h	/^	int pkt_len;$/;"	m	struct:ath_tx_info
pm_access	debug.h	/^	u32 pm_access;$/;"	m	struct:ath_interrupt_stats
pool_deregister_ref	dfs_pri_detector.c	/^static void pool_deregister_ref(void)$/;"	f	file:
pool_get_pseq_elem	dfs_pri_detector.c	/^static struct pri_sequence *pool_get_pseq_elem(void)$/;"	f	file:
pool_get_pulse_elem	dfs_pri_detector.c	/^static struct pulse_elem *pool_get_pulse_elem(void)$/;"	f	file:
pool_put_pseq_elem	dfs_pri_detector.c	/^static void pool_put_pseq_elem(struct pri_sequence *pse)$/;"	f	file:
pool_put_pulse_elem	dfs_pri_detector.c	/^static void pool_put_pulse_elem(struct pulse_elem *pe)$/;"	f	file:
pool_reference	dfs_debug.h	/^	u32 pool_reference;$/;"	m	struct:ath_dfs_pool_stats
pool_register_ref	dfs_pri_detector.c	/^static void pool_register_ref(void)$/;"	f	file:
post_delim_crc_err	debug.h	/^	u32 post_delim_crc_err;$/;"	m	struct:ath_rx_stats
power_mode	hw.h	/^	enum ath9k_power_mode power_mode;$/;"	m	struct:ath_hw	typeref:enum:ath_hw::ath9k_power_mode
ppb	dfs_pattern_detector.h	/^	u8 ppb;$/;"	m	struct:radar_detector_specs
ppb_thresh	dfs_pattern_detector.h	/^	u8 ppb_thresh;$/;"	m	struct:radar_detector_specs
pr_fmt	htc_drv_init.c	17;"	d	file:
pr_fmt	htc_hst.c	17;"	d	file:
pr_fmt	init.c	17;"	d	file:
pr_fmt	pci.c	17;"	d	file:
pre_delim_crc_err	debug.h	/^	u32 pre_delim_crc_err;$/;"	m	struct:ath_rx_stats
prev_offset	calib.h	/^	int32_t prev_offset;	\/* Previous value of PA offset value *\/$/;"	m	struct:ath9k_pacal_info
pri	dfs_pri_detector.h	/^	u32 pri;$/;"	m	struct:pri_sequence
pri_detector	dfs_pri_detector.h	/^struct pri_detector {$/;"	s
pri_detector_add_pulse	dfs_pri_detector.c	/^static struct pri_sequence *pri_detector_add_pulse(struct pri_detector *de,$/;"	f	file:
pri_detector_exit	dfs_pri_detector.c	/^static void pri_detector_exit(struct pri_detector *de)$/;"	f	file:
pri_detector_init	dfs_pri_detector.c	/^struct pri_detector *pri_detector_init(const struct radar_detector_specs *rs)$/;"	f
pri_detector_reset	dfs_pri_detector.c	/^static void pri_detector_reset(struct pri_detector *pde, u64 ts)$/;"	f	file:
pri_max	dfs_pattern_detector.h	/^	u16 pri_max;$/;"	m	struct:radar_detector_specs
pri_min	dfs_pattern_detector.h	/^	u16 pri_min;$/;"	m	struct:radar_detector_specs
pri_phy_errors	dfs_debug.h	/^	u32 pri_phy_errors;$/;"	m	struct:ath_dfs_stats
pri_sequence	dfs_pri_detector.h	/^struct pri_sequence {$/;"	s
primary_sta_vif	ath9k.h	/^	bool primary_sta_vif;$/;"	m	struct:ath_vif
print_queue	debug.c	/^static ssize_t print_queue(struct ath_softc *sc, struct ath_txq *txq,$/;"	f	file:
priv	htc_hst.h	/^	void *priv;$/;"	m	struct:htc_ep_callbacks
privNF	calib.h	/^	int16_t privNF;$/;"	m	struct:ath9k_nfcal_hist
private_ops	hw.h	/^	struct ath_hw_private_ops private_ops;$/;"	m	struct:ath_hw	typeref:struct:ath_hw::ath_hw_private_ops
probe_interval	rc.h	/^	u32 probe_interval;$/;"	m	struct:ath_rate_priv
probe_interval	rc.h	/^	u32 probe_interval;$/;"	m	struct:ath_rate_table
probe_rate	rc.h	/^	u8 probe_rate;$/;"	m	struct:ath_rate_priv
probe_time	rc.h	/^	u32 probe_time;$/;"	m	struct:ath_rate_priv
proc_txdesc	hw.h	/^	int (*proc_txdesc)(struct ath_hw *ah, void *ds,$/;"	m	struct:ath_hw_ops
process_ini	hw.h	/^	int (*process_ini)(struct ath_hw *ah, struct ath9k_channel *chan);$/;"	m	struct:ath_hw_private_ops
ps_enabled	ath9k.h	/^	bool ps_enabled;$/;"	m	struct:ath_softc
ps_enabled	htc.h	/^	bool ps_enabled;$/;"	m	struct:ath9k_htc_priv
ps_flags	ath9k.h	/^	u16 ps_flags; \/* PS_* *\/$/;"	m	struct:ath_softc
ps_idle	ath9k.h	/^	bool ps_idle;$/;"	m	struct:ath_softc
ps_idle	htc.h	/^	bool ps_idle;$/;"	m	struct:ath9k_htc_priv
ps_key	ath9k.h	/^	int ps_key;$/;"	m	struct:ath_node
ps_usecount	ath9k.h	/^	unsigned long ps_usecount;$/;"	m	struct:ath_softc
ps_usecount	htc.h	/^	unsigned long ps_usecount;$/;"	m	struct:ath9k_htc_priv
ps_work	htc.h	/^	struct work_struct ps_work;$/;"	m	struct:ath9k_htc_priv	typeref:struct:ath9k_htc_priv::work_struct
pseq_alloc_error	dfs_debug.h	/^	u32 pseq_alloc_error;$/;"	m	struct:ath_dfs_pool_stats
pseq_allocated	dfs_debug.h	/^	u32 pseq_allocated;$/;"	m	struct:ath_dfs_pool_stats
pseq_handler_add_to_existing_seqs	dfs_pri_detector.c	/^pseq_handler_add_to_existing_seqs(struct pri_detector *pde, u64 ts)$/;"	f	file:
pseq_handler_check_detection	dfs_pri_detector.c	/^pseq_handler_check_detection(struct pri_detector *pde)$/;"	f	file:
pseq_handler_create_sequences	dfs_pri_detector.c	/^static bool pseq_handler_create_sequences(struct pri_detector *pde,$/;"	f	file:
pseq_used	dfs_debug.h	/^	u32 pseq_used;$/;"	m	struct:ath_dfs_pool_stats
pulse_alloc_error	dfs_debug.h	/^	u32 pulse_alloc_error;$/;"	m	struct:ath_dfs_pool_stats
pulse_allocated	dfs_debug.h	/^	u32 pulse_allocated;$/;"	m	struct:ath_dfs_pool_stats
pulse_bw_info	ath9k.h	/^	u8 pulse_bw_info;$/;"	m	struct:ath_radar_info
pulse_bw_info	dfs.c	/^	u8 pulse_bw_info;$/;"	m	struct:ath_radar_data	file:
pulse_elem	dfs_pri_detector.c	/^struct pulse_elem {$/;"	s	file:
pulse_event	dfs_pattern_detector.h	/^struct pulse_event {$/;"	s
pulse_height	hw.h	/^	unsigned int pulse_height;$/;"	m	struct:ath_hw_radar_conf
pulse_inband	hw.h	/^	unsigned int pulse_inband;$/;"	m	struct:ath_hw_radar_conf
pulse_inband_step	hw.h	/^	unsigned int pulse_inband_step;$/;"	m	struct:ath_hw_radar_conf
pulse_length_ext	ath9k.h	/^	u8 pulse_length_ext;$/;"	m	struct:ath_radar_info
pulse_length_ext	dfs.c	/^	u8 pulse_length_ext;$/;"	m	struct:ath_radar_data	file:
pulse_length_pri	ath9k.h	/^	u8 pulse_length_pri;$/;"	m	struct:ath_radar_info
pulse_length_pri	dfs.c	/^	u8 pulse_length_pri;$/;"	m	struct:ath_radar_data	file:
pulse_maxlen	hw.h	/^	unsigned int pulse_maxlen;$/;"	m	struct:ath_hw_radar_conf
pulse_queue_check_window	dfs_pri_detector.c	/^static void pulse_queue_check_window(struct pri_detector *pde)$/;"	f	file:
pulse_queue_dequeue	dfs_pri_detector.c	/^static bool pulse_queue_dequeue(struct pri_detector *pde)$/;"	f	file:
pulse_queue_enqueue	dfs_pri_detector.c	/^static bool pulse_queue_enqueue(struct pri_detector *pde, u64 ts)$/;"	f	file:
pulse_queue_get_tail	dfs_pri_detector.c	/^static struct pulse_elem *pulse_queue_get_tail(struct pri_detector *pde)$/;"	f	file:
pulse_rssi	hw.h	/^	unsigned int pulse_rssi;$/;"	m	struct:ath_hw_radar_conf
pulse_used	dfs_debug.h	/^	u32 pulse_used;$/;"	m	struct:ath_dfs_pool_stats
pulses	dfs_pri_detector.h	/^	struct list_head pulses;$/;"	m	struct:pri_detector	typeref:struct:pri_detector::list_head
pulses_detected	dfs_debug.h	/^	u32 pulses_detected;$/;"	m	struct:ath_dfs_stats
pulses_no_dfs	dfs_debug.h	/^	u32 pulses_no_dfs;$/;"	m	struct:ath_dfs_stats
pulses_processed	dfs_debug.h	/^	u32 pulses_processed;$/;"	m	struct:ath_dfs_stats
pulses_total	dfs_debug.h	/^	u32 pulses_total;$/;"	m	struct:ath_dfs_stats
puttxbuf	debug.h	/^	u32 puttxbuf;$/;"	m	struct:ath_tx_stats
pwdclkind	eeprom.h	/^	u8 pwdclkind;$/;"	m	struct:base_eep_header
pwrDecreaseFor2Chain	eeprom.h	/^	u8 pwrDecreaseFor2Chain;$/;"	m	struct:modal_eep_header
pwrDecreaseFor3Chain	eeprom.h	/^	u8 pwrDecreaseFor3Chain;$/;"	m	struct:modal_eep_header
pwrPdg	eeprom.h	/^	u8 pwrPdg[2][5];$/;"	m	struct:calDataPerFreqOpLoop
pwrPdg	eeprom.h	/^	u8 pwrPdg[2][5];$/;"	m	struct:cal_data_op_loop_ar9287
pwrPdg	eeprom.h	/^	u8 pwrPdg[AR5416_EEP4K_NUM_PD_GAINS][AR5416_PD_GAIN_ICEPTS];$/;"	m	struct:cal_data_per_freq_4k
pwrPdg	eeprom.h	/^	u8 pwrPdg[AR5416_NUM_PD_GAINS][AR5416_PD_GAIN_ICEPTS];$/;"	m	struct:cal_data_per_freq
pwrPdg	eeprom.h	/^	u8 pwrPdg[AR5416_NUM_PD_GAINS][AR9287_PD_GAIN_ICEPTS];$/;"	m	struct:cal_data_per_freq_ar9287
pwrTableOffset	ar9003_eeprom.h	/^	int8_t pwrTableOffset;$/;"	m	struct:ar9300_base_eep_hdr
pwrTableOffset	eeprom.h	/^	int8_t pwrTableOffset;$/;"	m	struct:base_eep_ar9287_header
pwr_table_offset	eeprom.h	/^	u8 pwr_table_offset;$/;"	m	struct:base_eep_header
qCoff	hw.h	/^	int8_t qCoff;$/;"	m	struct:ath9k_hw_cal_data
qcu	mac.h	/^	u8 qcu;$/;"	m	struct:ath_tx_info
qid	mac.h	/^	u8 qid;$/;"	m	struct:ath_tx_status
qnull	htc.h	/^	__be32 qnull;$/;"	m	struct:ath9k_htc_target_tx_stats
query_bt	btcoex.h	/^	bool query_bt;$/;"	m	struct:ath9k_hw_mci
queue_stats	htc.h	/^	u32 queue_stats[IEEE80211_NUM_ACS];$/;"	m	struct:ath_tx_stats
queued	debug.h	/^	u32 queued;$/;"	m	struct:ath_tx_stats
queued_cnt	htc.h	/^	int queued_cnt;$/;"	m	struct:ath9k_htc_tx
quick_drop	ar9003_eeprom.h	/^	int8_t quick_drop;$/;"	m	struct:ar9300_modal_eep_header
quick_drop_high	ar9003_eeprom.h	/^	int8_t quick_drop_high;$/;"	m	struct:ar9300_BaseExtension_1
quick_drop_low	ar9003_eeprom.h	/^	int8_t quick_drop_low;$/;"	m	struct:ar9300_BaseExtension_1
quick_scan_cnt	ath9k.h	/^	int quick_scan_cnt;$/;"	m	struct:ath_ant_comb
radar_conf	hw.h	/^	struct ath_hw_radar_conf radar_conf;$/;"	m	struct:ath_hw	typeref:struct:ath_hw::ath_hw_radar_conf
radar_detected	dfs_debug.h	/^	u32 radar_detected;$/;"	m	struct:ath_dfs_stats
radar_detector_specs	dfs_pattern_detector.h	/^struct radar_detector_specs {$/;"	s
radar_inband	hw.h	/^	unsigned int radar_inband;$/;"	m	struct:ath_hw_radar_conf
radar_info	ath9k.h	/^	struct ath_radar_info radar_info;$/;"	m	struct:ath_ht20_40_fft_packet	typeref:struct:ath_ht20_40_fft_packet::ath_radar_info
radar_info	ath9k.h	/^	struct ath_radar_info radar_info;$/;"	m	struct:ath_ht20_fft_packet	typeref:struct:ath_ht20_fft_packet::ath_radar_info
radar_rssi	hw.h	/^	unsigned int radar_rssi;$/;"	m	struct:ath_hw_radar_conf
radar_spec	dfs_pattern_detector.h	/^	const struct radar_detector_specs *radar_spec;$/;"	m	struct:dfs_pattern_detector	typeref:struct:dfs_pattern_detector::radar_detector_specs
radar_types	dfs_pattern_detector.c	/^	const struct radar_detector_specs *radar_types;$/;"	m	struct:radar_types	typeref:struct:radar_types::radar_detector_specs	file:
radar_types	dfs_pattern_detector.c	/^struct radar_types {$/;"	s	file:
radm_cpl_dllp_abort	debug.h	/^	u32 radm_cpl_dllp_abort;$/;"	m	struct:ath_interrupt_stats
radm_cpl_ecrc_err	debug.h	/^	u32 radm_cpl_ecrc_err;$/;"	m	struct:ath_interrupt_stats
radm_cpl_ep	debug.h	/^	u32 radm_cpl_ep;$/;"	m	struct:ath_interrupt_stats
radm_cpl_timeout	debug.h	/^	u32 radm_cpl_timeout;$/;"	m	struct:ath_interrupt_stats
radm_cpl_tlp_abort	debug.h	/^	u32 radm_cpl_tlp_abort;$/;"	m	struct:ath_interrupt_stats
rate11l	eeprom.h	/^	rate5_5s, rate11l, rate11s, rateXr,$/;"	e	enum:ar5416_rates
rate11s	eeprom.h	/^	rate5_5s, rate11l, rate11s, rateXr,$/;"	e	enum:ar5416_rates
rate12mb	eeprom.h	/^	rate6mb, rate9mb, rate12mb, rate18mb,$/;"	e	enum:ar5416_rates
rate18mb	eeprom.h	/^	rate6mb, rate9mb, rate12mb, rate18mb,$/;"	e	enum:ar5416_rates
rate1l	eeprom.h	/^	rate1l, rate2l, rate2s, rate5_5l,$/;"	e	enum:ar5416_rates
rate24mb	eeprom.h	/^	rate24mb, rate36mb, rate48mb, rate54mb,$/;"	e	enum:ar5416_rates
rate2l	eeprom.h	/^	rate1l, rate2l, rate2s, rate5_5l,$/;"	e	enum:ar5416_rates
rate2s	eeprom.h	/^	rate1l, rate2l, rate2s, rate5_5l,$/;"	e	enum:ar5416_rates
rate36mb	eeprom.h	/^	rate24mb, rate36mb, rate48mb, rate54mb,$/;"	e	enum:ar5416_rates
rate48mb	eeprom.h	/^	rate24mb, rate36mb, rate48mb, rate54mb,$/;"	e	enum:ar5416_rates
rate54mb	eeprom.h	/^	rate24mb, rate36mb, rate48mb, rate54mb,$/;"	e	enum:ar5416_rates
rate5_5l	eeprom.h	/^	rate1l, rate2l, rate2s, rate5_5l,$/;"	e	enum:ar5416_rates
rate5_5s	eeprom.h	/^	rate5_5s, rate11l, rate11s, rateXr,$/;"	e	enum:ar5416_rates
rate6mb	eeprom.h	/^	rate6mb, rate9mb, rate12mb, rate18mb,$/;"	e	enum:ar5416_rates
rate9mb	eeprom.h	/^	rate6mb, rate9mb, rate12mb, rate18mb,$/;"	e	enum:ar5416_rates
rateDupCck	eeprom.h	/^	rateDupCck, rateDupOfdm, rateExtCck, rateExtOfdm,$/;"	e	enum:ar5416_rates
rateDupOfdm	eeprom.h	/^	rateDupCck, rateDupOfdm, rateExtCck, rateExtOfdm,$/;"	e	enum:ar5416_rates
rateExtCck	eeprom.h	/^	rateDupCck, rateDupOfdm, rateExtCck, rateExtOfdm,$/;"	e	enum:ar5416_rates
rateExtOfdm	eeprom.h	/^	rateDupCck, rateDupOfdm, rateExtCck, rateExtOfdm,$/;"	e	enum:ar5416_rates
rateHt20_0	eeprom.h	/^	rateHt20_0, rateHt20_1, rateHt20_2, rateHt20_3,$/;"	e	enum:ar5416_rates
rateHt20_1	eeprom.h	/^	rateHt20_0, rateHt20_1, rateHt20_2, rateHt20_3,$/;"	e	enum:ar5416_rates
rateHt20_2	eeprom.h	/^	rateHt20_0, rateHt20_1, rateHt20_2, rateHt20_3,$/;"	e	enum:ar5416_rates
rateHt20_3	eeprom.h	/^	rateHt20_0, rateHt20_1, rateHt20_2, rateHt20_3,$/;"	e	enum:ar5416_rates
rateHt20_4	eeprom.h	/^	rateHt20_4, rateHt20_5, rateHt20_6, rateHt20_7,$/;"	e	enum:ar5416_rates
rateHt20_5	eeprom.h	/^	rateHt20_4, rateHt20_5, rateHt20_6, rateHt20_7,$/;"	e	enum:ar5416_rates
rateHt20_6	eeprom.h	/^	rateHt20_4, rateHt20_5, rateHt20_6, rateHt20_7,$/;"	e	enum:ar5416_rates
rateHt20_7	eeprom.h	/^	rateHt20_4, rateHt20_5, rateHt20_6, rateHt20_7,$/;"	e	enum:ar5416_rates
rateHt40_0	eeprom.h	/^	rateHt40_0, rateHt40_1, rateHt40_2, rateHt40_3,$/;"	e	enum:ar5416_rates
rateHt40_1	eeprom.h	/^	rateHt40_0, rateHt40_1, rateHt40_2, rateHt40_3,$/;"	e	enum:ar5416_rates
rateHt40_2	eeprom.h	/^	rateHt40_0, rateHt40_1, rateHt40_2, rateHt40_3,$/;"	e	enum:ar5416_rates
rateHt40_3	eeprom.h	/^	rateHt40_0, rateHt40_1, rateHt40_2, rateHt40_3,$/;"	e	enum:ar5416_rates
rateHt40_4	eeprom.h	/^	rateHt40_4, rateHt40_5, rateHt40_6, rateHt40_7,$/;"	e	enum:ar5416_rates
rateHt40_5	eeprom.h	/^	rateHt40_4, rateHt40_5, rateHt40_6, rateHt40_7,$/;"	e	enum:ar5416_rates
rateHt40_6	eeprom.h	/^	rateHt40_4, rateHt40_5, rateHt40_6, rateHt40_7,$/;"	e	enum:ar5416_rates
rateHt40_7	eeprom.h	/^	rateHt40_4, rateHt40_5, rateHt40_6, rateHt40_7,$/;"	e	enum:ar5416_rates
rateXr	eeprom.h	/^	rate5_5s, rate11l, rate11s, rateXr,$/;"	e	enum:ar5416_rates
rate_cnt	rc.h	/^	int rate_cnt;$/;"	m	struct:ath_rate_table
rate_flags	rc.h	/^		u16 rate_flags;$/;"	m	struct:ath_rate_table::__anon17
rate_max_phy	rc.h	/^	u8 rate_max_phy;$/;"	m	struct:ath_rate_priv
rate_table	rc.h	/^	const struct ath_rate_table *rate_table;$/;"	m	struct:ath_rate_priv	typeref:struct:ath_rate_priv::ath_rate_table
rate_table_size	rc.h	/^	u8 rate_table_size;$/;"	m	struct:ath_rate_priv
ratecode	rc.h	/^		u8 ratecode;$/;"	m	struct:ath_rate_table::__anon17
ratekbps	rc.h	/^		u32 ratekbps;$/;"	m	struct:ath_rate_table::__anon17
rates	ath9k.h	/^	struct ieee80211_tx_rate rates[4];$/;"	m	struct:ath_buf	typeref:struct:ath_buf::ieee80211_tx_rate
rates	htc.h	/^	struct ath9k_htc_rate rates;$/;"	m	struct:ath9k_htc_target_rate	typeref:struct:ath9k_htc_target_rate::ath9k_htc_rate
rates	mac.h	/^	struct ath9k_11n_rate_series rates[4];$/;"	m	struct:ath_tx_info	typeref:struct:ath_tx_info::ath9k_11n_rate_series
raw_intr	btcoex.h	/^	u32 raw_intr;$/;"	m	struct:ath9k_hw_mci
rcChainMask	eeprom.h	/^	u8 rcChainMask;$/;"	m	struct:base_eep_header
rc_stats	wmi.h	/^	} rc_stats;$/;"	m	struct:wmi_event_txrate	typeref:struct:wmi_event_txrate::__anon19
rcstats	rc.h	/^	struct ath_rc_stats rcstats[RATE_TABLE_SIZE];$/;"	m	struct:ath_rate_priv	typeref:struct:ath_rate_priv::ath_rc_stats
read_4k_modal_eeprom	htc_drv_debug.c	/^static ssize_t read_4k_modal_eeprom(struct file *file,$/;"	f	file:
read_9287_modal_eeprom	htc_drv_debug.c	/^static ssize_t read_9287_modal_eeprom(struct file *file,$/;"	f	file:
read_cachesize	hw.h	/^	void (*read_cachesize)(struct ath_common *common, int *csz);$/;"	m	struct:ath_bus_ops
read_def_modal_eeprom	htc_drv_debug.c	/^static ssize_t read_def_modal_eeprom(struct file *file,$/;"	f	file:
read_file_ani	debug.c	/^static ssize_t read_file_ani(struct file *file, char __user *user_buf,$/;"	f	file:
read_file_ant_diversity	debug.c	/^static ssize_t read_file_ant_diversity(struct file *file, char __user *user_buf,$/;"	f	file:
read_file_base_eeprom	debug.c	/^static ssize_t read_file_base_eeprom(struct file *file, char __user *user_buf,$/;"	f	file:
read_file_base_eeprom	htc_drv_debug.c	/^static ssize_t read_file_base_eeprom(struct file *file, char __user *user_buf,$/;"	f	file:
read_file_btcoex	debug.c	/^static ssize_t read_file_btcoex(struct file *file, char __user *user_buf,$/;"	f	file:
read_file_chan_bw	debug.c	/^static ssize_t read_file_chan_bw(struct file *file, char __user *user_buf,$/;"	f	file:
read_file_debug	debug.c	/^static ssize_t read_file_debug(struct file *file, char __user *user_buf,$/;"	f	file:
read_file_debug	htc_drv_debug.c	/^static ssize_t read_file_debug(struct file *file, char __user *user_buf,$/;"	f	file:
read_file_dfs	dfs_debug.c	/^static ssize_t read_file_dfs(struct file *file, char __user *user_buf,$/;"	f	file:
read_file_diag	debug.c	/^static ssize_t read_file_diag(struct file *file, char __user *user_buf,$/;"	f	file:
read_file_dma	debug.c	/^static ssize_t read_file_dma(struct file *file, char __user *user_buf,$/;"	f	file:
read_file_dump_nfcal	debug.c	/^static ssize_t read_file_dump_nfcal(struct file *file, char __user *user_buf,$/;"	f	file:
read_file_eeprom	debug.c	/^static ssize_t read_file_eeprom(struct file *file, char __user *user_buf,$/;"	f	file:
read_file_interrupt	debug.c	/^static ssize_t read_file_interrupt(struct file *file, char __user *user_buf,$/;"	f	file:
read_file_misc	debug.c	/^static ssize_t read_file_misc(struct file *file, char __user *user_buf,$/;"	f	file:
read_file_modal_eeprom	debug.c	/^static ssize_t read_file_modal_eeprom(struct file *file, char __user *user_buf,$/;"	f	file:
read_file_modal_eeprom	htc_drv_debug.c	/^static ssize_t read_file_modal_eeprom(struct file *file, char __user *user_buf,$/;"	f	file:
read_file_node_stat	debug.c	/^static ssize_t read_file_node_stat(struct file *file, char __user *user_buf,$/;"	f	file:
read_file_queue	htc_drv_debug.c	/^static ssize_t read_file_queue(struct file *file, char __user *user_buf,$/;"	f	file:
read_file_queues	debug.c	/^static ssize_t read_file_queues(struct file *file, char __user *user_buf,$/;"	f	file:
read_file_rcstat	rc.c	/^static ssize_t read_file_rcstat(struct file *file, char __user *user_buf,$/;"	f	file:
read_file_recv	debug.c	/^static ssize_t read_file_recv(struct file *file, char __user *user_buf,$/;"	f	file:
read_file_recv	htc_drv_debug.c	/^static ssize_t read_file_recv(struct file *file, char __user *user_buf,$/;"	f	file:
read_file_regidx	debug.c	/^static ssize_t read_file_regidx(struct file *file, char __user *user_buf,$/;"	f	file:
read_file_regval	debug.c	/^static ssize_t read_file_regval(struct file *file, char __user *user_buf,$/;"	f	file:
read_file_reset	debug.c	/^static ssize_t read_file_reset(struct file *file, char __user *user_buf,$/;"	f	file:
read_file_rx_chainmask	debug.c	/^static ssize_t read_file_rx_chainmask(struct file *file, char __user *user_buf,$/;"	f	file:
read_file_slot	htc_drv_debug.c	/^static ssize_t read_file_slot(struct file *file, char __user *user_buf,$/;"	f	file:
read_file_spec_scan_ctl	debug.c	/^static ssize_t read_file_spec_scan_ctl(struct file *file, char __user *user_buf,$/;"	f	file:
read_file_spectral_count	debug.c	/^static ssize_t read_file_spectral_count(struct file *file,$/;"	f	file:
read_file_spectral_fft_period	debug.c	/^static ssize_t read_file_spectral_fft_period(struct file *file,$/;"	f	file:
read_file_spectral_period	debug.c	/^static ssize_t read_file_spectral_period(struct file *file,$/;"	f	file:
read_file_spectral_short_repeat	debug.c	/^static ssize_t read_file_spectral_short_repeat(struct file *file,$/;"	f	file:
read_file_tgt_int_stats	htc_drv_debug.c	/^static ssize_t read_file_tgt_int_stats(struct file *file, char __user *user_buf,$/;"	f	file:
read_file_tgt_rx_stats	htc_drv_debug.c	/^static ssize_t read_file_tgt_rx_stats(struct file *file, char __user *user_buf,$/;"	f	file:
read_file_tgt_tx_stats	htc_drv_debug.c	/^static ssize_t read_file_tgt_tx_stats(struct file *file, char __user *user_buf,$/;"	f	file:
read_file_tx_chainmask	debug.c	/^static ssize_t read_file_tx_chainmask(struct file *file, char __user *user_buf,$/;"	f	file:
read_file_xmit	debug.c	/^static ssize_t read_file_xmit(struct file *file, char __user *user_buf,$/;"	f	file:
read_file_xmit	htc_drv_debug.c	/^static ssize_t read_file_xmit(struct file *file, char __user *user_buf,$/;"	f	file:
ready	btcoex.h	/^	bool ready;$/;"	m	struct:ath9k_hw_mci
rearm_ani	htc.h	/^	bool rearm_ani;$/;"	m	struct:ath9k_htc_priv
reconfig_beacon	htc.h	/^	bool reconfig_beacon;$/;"	m	struct:ath9k_htc_priv
refPower	ar9003_eeprom.h	/^	int8_t refPower;$/;"	m	struct:ar9300_cal_data_per_freq_op_loop
reg	wmi.h	/^	__be32 reg;$/;"	m	struct:register_write
regDmn	ar9003_eeprom.h	/^	__le16 regDmn[2];$/;"	m	struct:ar9300_base_eep_hdr
regDmn	eeprom.h	/^	u16 regDmn[2];$/;"	m	struct:base_eep_ar9287_header
regDmn	eeprom.h	/^	u16 regDmn[2];$/;"	m	struct:base_eep_header
regDmn	eeprom.h	/^	u16 regDmn[2];$/;"	m	struct:base_eep_header_4k
regDmn2G	eeprom.h	/^	u16 regDmn2G;$/;"	m	struct:ath9k_country_entry
regDmn5G	eeprom.h	/^	u16 regDmn5G;$/;"	m	struct:ath9k_country_entry
regDmnEnum	eeprom.h	/^	u16 regDmnEnum;$/;"	m	struct:ath9k_country_entry
reg_ext_bitmap	eeprom.h	/^enum reg_ext_bitmap {$/;"	g
reg_in_submitted	hif_usb.h	/^	struct usb_anchor reg_in_submitted;$/;"	m	struct:hif_device_usb	typeref:struct:hif_device_usb::usb_anchor
reg_ops	hw.h	/^	struct ath_ops reg_ops;$/;"	m	struct:ath_hw	typeref:struct:ath_hw::ath_ops
regidx	debug.h	/^	u32 regidx;$/;"	m	struct:ath9k_debug
region	dfs_pattern_detector.c	/^	enum nl80211_dfs_regions region;$/;"	m	struct:radar_types	typeref:enum:radar_types::nl80211_dfs_regions	file:
region	dfs_pattern_detector.h	/^	enum nl80211_dfs_regions region;$/;"	m	struct:dfs_pattern_detector	typeref:enum:dfs_pattern_detector::nl80211_dfs_regions
register_write	wmi.h	/^struct register_write {$/;"	s
regout_submitted	hif_usb.h	/^	struct usb_anchor regout_submitted;$/;"	m	struct:hif_device_usb	typeref:struct:hif_device_usb::usb_anchor
remain_skb	hif_usb.h	/^	struct sk_buff *remain_skb;$/;"	m	struct:hif_device_usb	typeref:struct:hif_device_usb::sk_buff
remove_buf_file_handler	debug.c	/^static int remove_buf_file_handler(struct dentry *dentry)$/;"	f	file:
reserved	ar9003_eeprom.h	/^	u8 reserved[11];$/;"	m	struct:ar9300_modal_eep_header
reserved	eeprom.h	/^	u8 db2_4:4, reserved:4;$/;"	m	struct:modal_eep_4k_header
reserved	eeprom.h	/^	u8 reserved:4, db2_4:4;$/;"	m	struct:modal_eep_4k_header
reset	debug.h	/^	u32 reset[__RESET_TYPE_MAX];$/;"	m	struct:ath_stats
reset	dfs_pri_detector.h	/^	void (*reset)    (struct pri_detector *de, u64 ts);$/;"	m	struct:pri_detector
reset_power_on	hw.h	/^	bool reset_power_on;$/;"	m	struct:ath_hw
restore_chainmask	hw.h	/^	void (*restore_chainmask)(struct ath_hw *ah);$/;"	m	struct:ath_hw_private_ops
retries	ath9k.h	/^	u8 retries : 7;$/;"	m	struct:ath_frame_info
retries	rc.h	/^	u32 retries;$/;"	m	struct:ath_rc_stats
retry_q	ath9k.h	/^	struct sk_buff_head retry_q;$/;"	m	struct:ath_atx_tid	typeref:struct:ath_atx_tid::sk_buff_head
rev	htc.h	/^	u16 rev;$/;"	m	struct:tx_beacon_header
rfSilent	ar9003_eeprom.h	/^	u8 rfSilent;$/;"	m	struct:ar9300_base_eep_hdr
rfSilent	eeprom.h	/^	u16 rfSilent;$/;"	m	struct:base_eep_ar9287_header
rfSilent	eeprom.h	/^	u16 rfSilent;$/;"	m	struct:base_eep_header
rfSilent	eeprom.h	/^	u16 rfSilent;$/;"	m	struct:base_eep_header_4k
rf_set_freq	hw.h	/^	int (*rf_set_freq)(struct ath_hw *ah,$/;"	m	struct:ath_hw_private_ops
rfbus_done	hw.h	/^	void (*rfbus_done)(struct ath_hw *ah);$/;"	m	struct:ath_hw_private_ops
rfbus_req	hw.h	/^	bool (*rfbus_req)(struct ath_hw *ah);$/;"	m	struct:ath_hw_private_ops
rfkill_gpio	hw.h	/^	u32 rfkill_gpio;$/;"	m	struct:ath_hw
rfkill_polarity	hw.h	/^	u32 rfkill_polarity;$/;"	m	struct:ath_hw
rfs_chan_spec_scan	ath9k.h	/^	struct rchan *rfs_chan_spec_scan;$/;"	m	struct:ath_softc	typeref:struct:ath_softc::rchan
rfs_spec_scan_cb	debug.c	/^static struct rchan_callbacks rfs_spec_scan_cb = {$/;"	v	typeref:struct:rchan_callbacks	file:
rfsilent	hw.h	/^	u16 rfsilent;$/;"	m	struct:ath_hw
rightmost_index	hw.c	/^static u32 rightmost_index(struct ath_gen_timer_table *timer_table, u32 *mask)$/;"	f	file:
rs	dfs_pri_detector.h	/^	const struct radar_detector_specs *rs;$/;"	m	struct:pri_detector	typeref:struct:pri_detector::radar_detector_specs
rs_antenna	mac.h	/^	u8 rs_antenna;$/;"	m	struct:ath_htc_rx_status
rs_antenna	mac.h	/^	u8 rs_antenna;$/;"	m	struct:ath_rx_status
rs_datalen	mac.h	/^	__be16 rs_datalen;$/;"	m	struct:ath_htc_rx_status
rs_datalen	mac.h	/^	u16 rs_datalen;$/;"	m	struct:ath_rx_status
rs_dummy	mac.h	/^	u8 rs_dummy;$/;"	m	struct:ath_htc_rx_status
rs_flags	mac.h	/^	u8 rs_flags;$/;"	m	struct:ath_htc_rx_status
rs_flags	mac.h	/^	u8 rs_flags;$/;"	m	struct:ath_rx_status
rs_isaggr	mac.h	/^	u8 rs_isaggr;$/;"	m	struct:ath_htc_rx_status
rs_isaggr	mac.h	/^	u8 rs_isaggr;$/;"	m	struct:ath_rx_status
rs_keyix	mac.h	/^	u8 rs_keyix;$/;"	m	struct:ath_htc_rx_status
rs_keyix	mac.h	/^	u8 rs_keyix;$/;"	m	struct:ath_rx_status
rs_more	mac.h	/^	u8 rs_more;$/;"	m	struct:ath_htc_rx_status
rs_more	mac.h	/^	u8 rs_more;$/;"	m	struct:ath_rx_status
rs_moreaggr	mac.h	/^	u8 rs_moreaggr;$/;"	m	struct:ath_htc_rx_status
rs_moreaggr	mac.h	/^	u8 rs_moreaggr;$/;"	m	struct:ath_rx_status
rs_nrates	htc.h	/^	u8 rs_nrates;$/;"	m	struct:ath9k_htc_rateset
rs_nrates	rc.h	/^	u8 rs_nrates;$/;"	m	struct:ath_rateset
rs_num_delims	mac.h	/^	u8 rs_num_delims;$/;"	m	struct:ath_htc_rx_status
rs_num_delims	mac.h	/^	u8 rs_num_delims;$/;"	m	struct:ath_rx_status
rs_phyerr	mac.h	/^	u8 rs_phyerr;$/;"	m	struct:ath_htc_rx_status
rs_phyerr	mac.h	/^	u8 rs_phyerr;$/;"	m	struct:ath_rx_status
rs_rate	mac.h	/^	u8 rs_rate;$/;"	m	struct:ath_htc_rx_status
rs_rate	mac.h	/^	u8 rs_rate;$/;"	m	struct:ath_rx_status
rs_rates	htc.h	/^	u8 rs_rates[ATH_HTC_RATE_MAX];$/;"	m	struct:ath9k_htc_rateset
rs_rates	rc.h	/^	u8 rs_rates[ATH_RATE_MAX];$/;"	m	struct:ath_rateset
rs_rssi	mac.h	/^	int8_t rs_rssi;$/;"	m	struct:ath_htc_rx_status
rs_rssi	mac.h	/^	int8_t rs_rssi;$/;"	m	struct:ath_rx_status
rs_rssi_ctl	mac.h	/^	int8_t rs_rssi_ctl[3];$/;"	m	struct:ath_rx_status
rs_rssi_ctl0	mac.h	/^	int8_t rs_rssi_ctl0;$/;"	m	struct:ath_htc_rx_status
rs_rssi_ctl1	mac.h	/^	int8_t rs_rssi_ctl1;$/;"	m	struct:ath_htc_rx_status
rs_rssi_ctl2	mac.h	/^	int8_t rs_rssi_ctl2;$/;"	m	struct:ath_htc_rx_status
rs_rssi_ext	mac.h	/^	int8_t rs_rssi_ext[3];$/;"	m	struct:ath_rx_status
rs_rssi_ext0	mac.h	/^	int8_t rs_rssi_ext0;$/;"	m	struct:ath_htc_rx_status
rs_rssi_ext1	mac.h	/^	int8_t rs_rssi_ext1;$/;"	m	struct:ath_htc_rx_status
rs_rssi_ext2	mac.h	/^	int8_t rs_rssi_ext2;$/;"	m	struct:ath_htc_rx_status
rs_status	mac.h	/^	u8 rs_status;$/;"	m	struct:ath_htc_rx_status
rs_status	mac.h	/^	u8 rs_status;$/;"	m	struct:ath_rx_status
rs_tstamp	mac.h	/^	__be64 rs_tstamp;$/;"	m	struct:ath_htc_rx_status
rs_tstamp	mac.h	/^	u32 rs_tstamp;$/;"	m	struct:ath_rx_status
rssi	ath9k.h	/^	s8 rssi;$/;"	m	struct:fft_sample_ht20
rssi	dfs.c	/^	u8 rssi;$/;"	m	struct:ath_radar_data	file:
rssi	dfs_pattern_detector.h	/^	u8 rssi;$/;"	m	struct:pulse_event
rssi_add	ath9k.h	/^	int rssi_add;$/;"	m	struct:ath_ant_comb
rssi_count	ath9k.h	/^	int rssi_count;$/;"	m	struct:ath_btcoex
rssi_discards	dfs_debug.h	/^	u32 rssi_discards;$/;"	m	struct:ath_dfs_stats
rssi_first	ath9k.h	/^	int rssi_first;$/;"	m	struct:ath_ant_comb
rssi_lna1	ath9k.h	/^	int rssi_lna1;$/;"	m	struct:ath_ant_comb
rssi_lna2	ath9k.h	/^	int rssi_lna2;$/;"	m	struct:ath_ant_comb
rssi_second	ath9k.h	/^	int rssi_second;$/;"	m	struct:ath_ant_comb
rssi_sub	ath9k.h	/^	int rssi_sub;$/;"	m	struct:ath_ant_comb
rssi_third	ath9k.h	/^	int rssi_third;$/;"	m	struct:ath_ant_comb
rssi_thresh	wmi.h	/^		u8 rssi_thresh;$/;"	m	struct:wmi_event_txrate::__anon19
rts_aggr_limit	hw.h	/^	u16 rts_aggr_limit;$/;"	m	struct:ath9k_hw_capabilities
rts_bad	ani.h	/^	u32 rts_bad;$/;"	m	struct:ath9k_mib_stats
rts_good	ani.h	/^	u32 rts_good;$/;"	m	struct:ath9k_mib_stats
rtscts_rate	ath9k.h	/^	u8 rtscts_rate;$/;"	m	struct:ath_frame_info
rtscts_rate	mac.h	/^	u8 rtscts_rate;$/;"	m	struct:ath_tx_info
rtsthreshold	htc.h	/^	__be16 rtsthreshold;$/;"	m	struct:ath9k_htc_target_vif
rtt_done	hw.h	/^	bool rtt_done;$/;"	m	struct:ath9k_hw_cal_data
rtt_table	hw.h	/^	u32 rtt_table[AR9300_MAX_CHAINS][MAX_RTT_TABLE_ENTRY];$/;"	m	struct:ath9k_hw_cal_data
rx	ath9k.h	/^	struct ath_rx rx;$/;"	m	struct:ath_softc	typeref:struct:ath_softc::ath_rx
rx	htc.h	/^	__be32 rx;$/;"	m	struct:ath9k_htc_target_int_stats
rx	htc.h	/^	struct ath9k_htc_rx rx;$/;"	m	struct:ath9k_htc_priv	typeref:struct:ath9k_htc_priv::ath9k_htc_rx
rx	htc_hst.h	/^	void (*rx) (void *, struct sk_buff *, enum htc_endpoint_id);$/;"	m	struct:htc_ep_callbacks
rx	mac.h	/^		} rx;$/;"	m	union:ar5416_desc::__anon13	typeref:struct:ar5416_desc::__anon13::__anon15
rxBandSelectGpio	ar9003_eeprom.h	/^	u8 rxBandSelectGpio;$/;"	m	struct:ar9300_base_eep_hdr
rxGainType	eeprom.h	/^	u8 rxGainType;$/;"	m	struct:base_eep_header
rxMask	eeprom.h	/^	u8 rxMask;$/;"	m	struct:base_eep_ar9287_header
rxMask	eeprom.h	/^	u8 rxMask;$/;"	m	struct:base_eep_header
rxMask	eeprom.h	/^	u8 rxMask;$/;"	m	struct:base_eep_header_4k
rxNoisefloorCal	ar9003_eeprom.h	/^	int8_t rxNoisefloorCal;$/;"	m	struct:ar9300_cal_data_per_freq_op_loop
rxNoisefloorPower	ar9003_eeprom.h	/^	int8_t rxNoisefloorPower;$/;"	m	struct:ar9300_cal_data_per_freq_op_loop
rxTempMeas	ar9003_eeprom.h	/^	u8 rxTempMeas;$/;"	m	struct:ar9300_cal_data_per_freq_op_loop
rxTxMarginCh	eeprom.h	/^	u8 rxTxMarginCh[AR5416_EEP4K_MAX_CHAINS];$/;"	m	struct:modal_eep_4k_header
rxTxMarginCh	eeprom.h	/^	u8 rxTxMarginCh[AR5416_MAX_CHAINS];$/;"	m	struct:modal_eep_header
rxTxMarginCh	eeprom.h	/^	u8 rxTxMarginCh[AR9287_MAX_CHAINS];$/;"	m	struct:modal_eep_ar9287_header
rx_beacons	debug.h	/^	u32 rx_beacons;$/;"	m	struct:ath_rx_stats
rx_bytes_all	debug.h	/^	u32 rx_bytes_all;$/;"	m	struct:ath_rx_stats
rx_chainmask	hw.h	/^	u8 rx_chainmask;$/;"	m	struct:ath9k_hw_capabilities
rx_edma	ath9k.h	/^	struct ath_rx_edma rx_edma[ATH9K_RX_QUEUE_MAX];$/;"	m	struct:ath_rx	typeref:struct:ath_rx::ath_rx_edma
rx_enable	hw.h	/^	void (*rx_enable)(struct ath_hw *ah);$/;"	m	struct:ath_hw_ops
rx_fifo	ath9k.h	/^	struct sk_buff_head rx_fifo;$/;"	m	struct:ath_rx_edma	typeref:struct:ath_rx_edma::sk_buff_head
rx_fifo_hwsize	ath9k.h	/^	u32 rx_fifo_hwsize;$/;"	m	struct:ath_rx_edma
rx_frags	debug.h	/^	u32 rx_frags;$/;"	m	struct:ath_rx_stats
rx_hp_qdepth	hw.h	/^	u8 rx_hp_qdepth;$/;"	m	struct:ath9k_hw_capabilities
rx_intr_mitigation	hw.h	/^	bool rx_intr_mitigation;$/;"	m	struct:ath9k_ops_config
rx_keycache_miss	debug.h	/^	u32 rx_keycache_miss;$/;"	m	struct:ath_interrupt_stats
rx_len_err	debug.h	/^	u32 rx_len_err;$/;"	m	struct:ath_rx_stats
rx_lock	hif_usb.h	/^	spinlock_t rx_lock;$/;"	m	struct:hif_device_usb
rx_lp_qdepth	hw.h	/^	u8 rx_lp_qdepth;$/;"	m	struct:ath9k_hw_capabilities
rx_msg_intr	btcoex.h	/^	u32 rx_msg_intr;$/;"	m	struct:ath9k_hw_mci
rx_oom_err	debug.h	/^	u32 rx_oom_err;$/;"	m	struct:ath_rx_stats
rx_pad_len	hif_usb.h	/^	int rx_pad_len;$/;"	m	struct:hif_device_usb
rx_pkt_len	hif_usb.h	/^	int rx_pkt_len;$/;"	m	struct:hif_device_usb
rx_pkts_all	debug.h	/^	u32 rx_pkts_all;$/;"	m	struct:ath_rx_stats
rx_poll_timer	ath9k.h	/^	struct timer_list rx_poll_timer;$/;"	m	struct:ath_softc	typeref:struct:ath_softc::timer_list
rx_rate_err	debug.h	/^	u32 rx_rate_err;$/;"	m	struct:ath_rx_stats
rx_remain_len	hif_usb.h	/^	int rx_remain_len;$/;"	m	struct:hif_device_usb
rx_spectral	debug.h	/^	u32 rx_spectral;$/;"	m	struct:ath_rx_stats
rx_stats	htc.h	/^	struct ath_rx_stats rx_stats;$/;"	m	struct:ath9k_debug	typeref:struct:ath9k_debug::ath_rx_stats
rx_status_len	hw.h	/^	u8 rx_status_len;$/;"	m	struct:ath9k_hw_capabilities
rx_submitted	hif_usb.h	/^	struct usb_anchor rx_submitted;$/;"	m	struct:hif_device_usb	typeref:struct:hif_device_usb::usb_anchor
rx_tasklet	htc.h	/^	struct tasklet_struct rx_tasklet;$/;"	m	struct:ath9k_htc_priv	typeref:struct:ath9k_htc_priv::tasklet_struct
rx_too_many_frags_err	debug.h	/^	u32 rx_too_many_frags_err;$/;"	m	struct:ath_rx_stats
rx_transfer_len	hif_usb.h	/^	int rx_transfer_len;$/;"	m	struct:hif_device_usb
rxbuf	ath9k.h	/^	struct list_head rxbuf;$/;"	m	struct:ath_rx	typeref:struct:ath_rx::list_head
rxbuf	htc.h	/^	struct list_head rxbuf;$/;"	m	struct:ath9k_htc_rx	typeref:struct:ath9k_htc_rx::list_head
rxbuflock	htc.h	/^	spinlock_t rxbuflock;$/;"	m	struct:ath9k_htc_rx
rxchainmask	hw.h	/^	u8 rxchainmask;$/;"	m	struct:ath_hw
rxdma	ath9k.h	/^	struct ath_descdma rxdma;$/;"	m	struct:ath_rx	typeref:struct:ath_rx::ath_descdma
rxeol	debug.h	/^	u32 rxeol;$/;"	m	struct:ath_interrupt_stats
rxeol	htc.h	/^	__be32 rxeol;$/;"	m	struct:ath9k_htc_target_int_stats
rxfilter	ath9k.h	/^	unsigned int rxfilter;$/;"	m	struct:ath_rx
rxfilter	htc.h	/^	unsigned int rxfilter;$/;"	m	struct:ath9k_htc_priv
rxhp	debug.h	/^	u32 rxhp;$/;"	m	struct:ath_interrupt_stats
rxlink	ath9k.h	/^	u32 *rxlink;$/;"	m	struct:ath_rx
rxlp	debug.h	/^	u32 rxlp;$/;"	m	struct:ath_interrupt_stats
rxok	debug.h	/^	u32 rxok;$/;"	m	struct:ath_interrupt_stats
rxorn	debug.h	/^	u32 rxorn;$/;"	m	struct:ath_interrupt_stats
rxorn	htc.h	/^	__be32 rxorn;$/;"	m	struct:ath9k_htc_target_int_stats
rxotherant	ath9k.h	/^	u8 rxotherant;$/;"	m	struct:ath_rx
rxphyerr	debug.h	/^	u32 rxphyerr;$/;"	m	struct:ath_interrupt_stats
rxstats	debug.h	/^	struct ath_rx_stats rxstats;$/;"	m	struct:ath_stats	typeref:struct:ath_stats::ath_rx_stats
rxstatus	htc.h	/^	struct ath_htc_rx_status rxstatus;$/;"	m	struct:ath9k_htc_rxbuf	typeref:struct:ath9k_htc_rxbuf::ath_htc_rx_status
sbands	ath9k.h	/^	struct ieee80211_supported_band sbands[IEEE80211_NUM_BANDS];$/;"	m	struct:ath_softc	typeref:struct:ath_softc::ieee80211_supported_band
sbands	htc.h	/^	struct ieee80211_supported_band sbands[IEEE80211_NUM_BANDS];$/;"	m	struct:ath9k_htc_priv	typeref:struct:ath9k_htc_priv::ieee80211_supported_band
sc	ath9k.h	/^	struct ath_softc *sc;$/;"	m	struct:ath_led	typeref:struct:ath_led::ath_softc
sc	ath9k.h	/^	struct ath_softc *sc;$/;"	m	struct:ath_node	typeref:struct:ath_node::ath_softc
sc_ah	ath9k.h	/^	struct ath_hw *sc_ah;$/;"	m	struct:ath_softc	typeref:struct:ath_softc::ath_hw
sc_flags	ath9k.h	/^	unsigned long sc_flags;$/;"	m	struct:ath_softc
sc_op_flags	ath9k.h	/^enum sc_op_flags {$/;"	g
sc_pcu_lock	ath9k.h	/^	spinlock_t sc_pcu_lock;$/;"	m	struct:ath_softc
sc_pm_lock	ath9k.h	/^	spinlock_t sc_pm_lock;$/;"	m	struct:ath_softc
sc_serial_rw	ath9k.h	/^	spinlock_t sc_serial_rw;$/;"	m	struct:ath_softc
scan	ath9k.h	/^	bool scan;$/;"	m	struct:ath_ant_comb
scan_not_start	ath9k.h	/^	bool scan_not_start;$/;"	m	struct:ath_ant_comb
scan_start_time	ath9k.h	/^	unsigned long scan_start_time;$/;"	m	struct:ath_ant_comb
sched	ath9k.h	/^	bool sched;$/;"	m	struct:ath_atx_tid
sched	ath9k.h	/^	int sched;$/;"	m	struct:ath_atx_ac
sched_addr	btcoex.h	/^	u32 sched_addr;$/;"	m	struct:ath9k_hw_mci
sched_buf	mci.h	/^	struct ath_mci_buf sched_buf;$/;"	m	struct:ath_mci_coex	typeref:struct:ath_mci_coex::ath_mci_buf
scheme	btcoex.h	/^	enum ath_btcoex_scheme scheme;$/;"	m	struct:ath_btcoex_hw	typeref:enum:ath_btcoex_hw::ath_btcoex_scheme
second_quick_scan_conf	ath9k.h	/^	enum ath9k_ant_div_comb_lna_conf second_quick_scan_conf;$/;"	m	struct:ath_ant_comb	typeref:enum:ath_ant_comb::ath9k_ant_div_comb_lna_conf
second_ratio	ath9k.h	/^	bool second_ratio;$/;"	m	struct:ath_ant_comb
send	htc_hst.h	/^	int (*send) (void *hif_handle, u8 pipe, struct sk_buff *buf);$/;"	m	struct:ath9k_htc_hif
send_eject_command	hif_usb.c	/^static int send_eject_command(struct usb_interface *interface)$/;"	f	file:
seq_next	ath9k.h	/^	u16 seq_next;$/;"	m	struct:ath_atx_tid
seq_no	ath9k.h	/^	u16 seq_no;$/;"	m	struct:ath_tx
seq_no	htc.h	/^	u16 seq_no;$/;"	m	struct:ath9k_htc_vif
seq_no	wmi.h	/^	__be16 seq_no;$/;"	m	struct:wmi_cmd_hdr
seq_start	ath9k.h	/^	u16 seq_start;$/;"	m	struct:ath_atx_tid
seqno	ath9k.h	/^	u16 seqno;$/;"	m	struct:ath_buf_state
sequences	dfs_pri_detector.h	/^	struct list_head sequences;$/;"	m	struct:pri_detector	typeref:struct:pri_detector::list_head
ser_reg_mode	hw.h	/^enum ser_reg_mode {$/;"	g
serialize_regmode	hw.h	/^	int serialize_regmode;$/;"	m	struct:ath9k_ops_config
service_id	htc_hst.h	/^	__be16 service_id;$/;"	m	struct:htc_conn_svc_msg
service_id	htc_hst.h	/^	__be16 service_id;$/;"	m	struct:htc_conn_svc_rspmsg
service_id	htc_hst.h	/^	u16 service_id;$/;"	m	struct:htc_endpoint
service_id	htc_hst.h	/^	u16 service_id;$/;"	m	struct:htc_service_connreq
service_to_dlpipe	htc_hst.c	/^static u8 service_to_dlpipe(u16 service_id)$/;"	f	file:
service_to_ulpipe	htc_hst.c	/^static u8 service_to_ulpipe(u16 service_id)$/;"	f	file:
set11nPktDurRTSCTS	mac.h	26;"	d
set11nRate	mac.h	23;"	d
set11nRateFlags	mac.h	31;"	d
set11nTries	mac.h	20;"	d
set_addac	eeprom.h	/^	void (*set_addac)(struct ath_hw *hw, struct ath9k_channel *chan);$/;"	m	struct:eeprom_ops
set_board_values	eeprom.h	/^	void (*set_board_values)(struct ath_hw *hw, struct ath9k_channel *chan);$/;"	m	struct:eeprom_ops
set_channel_regs	hw.h	/^	void (*set_channel_regs)(struct ath_hw *ah, struct ath9k_channel *chan);$/;"	m	struct:ath_hw_private_ops
set_delta_slope	hw.h	/^	void (*set_delta_slope)(struct ath_hw *ah, struct ath9k_channel *chan);$/;"	m	struct:ath_hw_private_ops
set_desc_link	hw.h	/^	void (*set_desc_link)(void *ds, u32 link);$/;"	m	struct:ath_hw_ops
set_dfs_domain	dfs_pattern_detector.h	/^	bool (*set_dfs_domain)(struct dfs_pattern_detector *dpd,$/;"	m	struct:dfs_pattern_detector
set_radar_params	hw.h	/^	void (*set_radar_params)(struct ath_hw *ah,$/;"	m	struct:ath_hw_private_ops
set_rf_regs	hw.h	/^	bool (*set_rf_regs)(struct ath_hw *ah,$/;"	m	struct:ath_hw_private_ops
set_rfmode	hw.h	/^	void (*set_rfmode)(struct ath_hw *ah, struct ath9k_channel *chan);$/;"	m	struct:ath_hw_private_ops
set_txdesc	hw.h	/^	void (*set_txdesc)(struct ath_hw *ah, void *ds,$/;"	m	struct:ath_hw_ops
set_txpower	eeprom.h	/^	void (*set_txpower)(struct ath_hw *hw, struct ath9k_channel *chan,$/;"	m	struct:eeprom_ops
setup_calibration	hw.h	/^	void (*setup_calibration)(struct ath_hw *ah,$/;"	m	struct:ath_hw_private_ops
setup_frame_info	xmit.c	/^static void setup_frame_info(struct ieee80211_hw *hw,$/;"	f	file:
setup_ht_cap	htc_drv_init.c	/^static void setup_ht_cap(struct ath9k_htc_priv *priv,$/;"	f	file:
setup_ht_cap	init.c	/^static void setup_ht_cap(struct ath_softc *sc,$/;"	f	file:
shared_chain_lnadiv	hw.h	/^	bool shared_chain_lnadiv;$/;"	m	struct:ath_hw
short_repeat	hw.h	/^	bool short_repeat;$/;"	m	struct:ath_spec_scan
shortretries	htc.h	/^	__be32 shortretries;$/;"	m	struct:ath9k_htc_target_tx_stats
sign	hw.h	/^		int32_t sign[AR5416_MAX_CHAINS];$/;"	m	union:ath_hw::__anon10
sign	hw.h	/^		int32_t sign[AR5416_MAX_CHAINS];$/;"	m	union:ath_hw::__anon11
sign	hw.h	/^		int32_t sign[AR5416_MAX_CHAINS];$/;"	m	union:ath_hw::__anon12
sign	hw.h	/^		int32_t sign[AR5416_MAX_CHAINS];$/;"	m	union:ath_hw::__anon9
singleton_pool_references	dfs_pri_detector.c	/^static u32 singleton_pool_references;$/;"	v	file:
skb	hif_usb.h	/^	struct sk_buff *skb;$/;"	m	struct:cmd_buf	typeref:struct:cmd_buf::sk_buff
skb	htc.h	/^	struct sk_buff *skb;$/;"	m	struct:ath9k_htc_rxbuf	typeref:struct:ath9k_htc_rxbuf::sk_buff
skb_allocated	htc.h	/^	u32 skb_allocated;$/;"	m	struct:ath_rx_stats
skb_completed	htc.h	/^	u32 skb_completed;$/;"	m	struct:ath_rx_stats
skb_completed_bytes	htc.h	/^	u32 skb_completed_bytes;$/;"	m	struct:ath_rx_stats
skb_dropped	htc.h	/^	u32 skb_dropped;$/;"	m	struct:ath_rx_stats
skb_failed	htc.h	/^	u32 skb_failed;$/;"	m	struct:ath_tx_stats
skb_queue	hif_usb.h	/^	struct sk_buff_head skb_queue;$/;"	m	struct:tx_buf	typeref:struct:tx_buf::sk_buff_head
skb_queued	htc.h	/^	u32 skb_queued;$/;"	m	struct:ath_tx_stats
skb_success	htc.h	/^	u32 skb_success;$/;"	m	struct:ath_tx_stats
skb_success_bytes	htc.h	/^	u32 skb_success_bytes;$/;"	m	struct:ath_tx_stats
skipcount	calib.h	/^	int8_t skipcount;	\/* No. of times the PACAL to be skipped *\/$/;"	m	struct:ath9k_pacal_info
sleeping	ath9k.h	/^	bool sleeping;$/;"	m	struct:ath_node
slottime	ath9k.h	/^	int slottime;$/;"	m	struct:ath_beacon
slottime	hw.h	/^	u32 slottime;$/;"	m	struct:ath_hw
slotupdate	ath9k.h	/^	int slotupdate;$/;"	m	struct:ath_beacon
small_signal_gain	hw.h	/^	u16 small_signal_gain[AR9300_MAX_CHAINS];$/;"	m	struct:ath9k_hw_cal_data
spec_config	ath9k.h	/^	struct ath_spec_scan spec_config;$/;"	m	struct:ath_softc	typeref:struct:ath_softc::ath_spec_scan
spectral_bitmap_weight	ath9k.h	/^static inline u8 spectral_bitmap_weight(u8 *bins)$/;"	f
spectral_max_index	ath9k.h	/^static inline u8 spectral_max_index(u8 *bins)$/;"	f
spectral_max_magnitude	ath9k.h	/^static inline u16 spectral_max_magnitude(u8 *bins)$/;"	f
spectral_mode	ath9k.h	/^	enum spectral_mode spectral_mode;$/;"	m	struct:ath_softc	typeref:enum:ath_softc::spectral_mode
spectral_mode	ath9k.h	/^enum spectral_mode {$/;"	g
spectral_scan_config	hw.h	/^	void (*spectral_scan_config)(struct ath_hw *ah,$/;"	m	struct:ath_hw_ops
spectral_scan_trigger	hw.h	/^	void (*spectral_scan_trigger)(struct ath_hw *ah);$/;"	m	struct:ath_hw_ops
spectral_scan_wait	hw.h	/^	void (*spectral_scan_wait)(struct ath_hw *ah);$/;"	m	struct:ath_hw_ops
spurChan	eeprom.h	/^	u16 spurChan;$/;"	m	struct:spur_chan
spurChans	ar9003_eeprom.h	/^	u8 spurChans[AR_EEPROM_MODAL_SPURS];$/;"	m	struct:ar9300_modal_eep_header
spurChans	eeprom.h	/^	struct spur_chan spurChans[AR_EEPROM_MODAL_SPURS];$/;"	m	struct:modal_eep_4k_header	typeref:struct:modal_eep_4k_header::spur_chan
spurChans	eeprom.h	/^	struct spur_chan spurChans[AR_EEPROM_MODAL_SPURS];$/;"	m	struct:modal_eep_ar9287_header	typeref:struct:modal_eep_ar9287_header::spur_chan
spurChans	eeprom.h	/^	struct spur_chan spurChans[AR_EEPROM_MODAL_SPURS];$/;"	m	struct:modal_eep_header	typeref:struct:modal_eep_header::spur_chan
spurImmunityLevel	ani.h	/^	u8 spurImmunityLevel;$/;"	m	struct:ar5416AniState
spurRangeHigh	eeprom.h	/^	u8 spurRangeHigh;$/;"	m	struct:spur_chan
spurRangeLow	eeprom.h	/^	u8 spurRangeLow;$/;"	m	struct:spur_chan
spur_chan	eeprom.h	/^struct spur_chan {$/;"	s
spur_immunity_level	ani.c	/^	int spur_immunity_level;$/;"	m	struct:ani_ofdm_level_entry	file:
spur_mitigate_freq	hw.h	/^	void (*spur_mitigate_freq)(struct ath_hw *ah,$/;"	m	struct:ath_hw_private_ops
spurchans	hw.h	/^	u16 spurchans[AR_EEPROM_MODAL_SPURS][2];$/;"	m	struct:ath9k_ops_config
spurmode	hw.h	/^	int spurmode;$/;"	m	struct:ath9k_ops_config
sta	ath9k.h	/^	struct ieee80211_sta *sta; \/* station struct we're part of *\/$/;"	m	struct:ath_node	typeref:struct:ath_node::ieee80211_sta
sta	ath9k.h	/^	struct ieee80211_sta *sta;$/;"	m	struct:ath_tx_control	typeref:struct:ath_tx_control::ieee80211_sta
sta_drain	htc_hst.h	/^	void (*sta_drain) (void *hif_handle, u8 idx);$/;"	m	struct:ath9k_htc_hif
sta_id1_defaults	hw.h	/^	u32 sta_id1_defaults;$/;"	m	struct:ath_hw
sta_idx	htc.h	/^	u8 sta_idx;$/;"	m	struct:ath9k_htc_tx_ctl
sta_index	htc.h	/^	u8 sta_index;$/;"	m	struct:ath9k_htc_target_aggr
sta_index	htc.h	/^	u8 sta_index;$/;"	m	struct:ath9k_htc_target_rate
sta_index	htc.h	/^	u8 sta_index;$/;"	m	struct:ath9k_htc_target_sta
sta_slot	htc.h	/^	u8 sta_slot;$/;"	m	struct:ath9k_htc_priv
start	htc_hst.h	/^	void (*start) (void *hif_handle);$/;"	m	struct:ath9k_htc_hif
start	mci.h	/^	bool start;$/;"	m	struct:ath_mci_profile_info
stats	debug.h	/^	struct ath_stats stats;$/;"	m	struct:ath9k_debug	typeref:struct:ath9k_debug::ath_stats
stats	hw.h	/^	struct ar5416Stats stats;$/;"	m	struct:ath_hw	typeref:struct:ath_hw::ar5416Stats
status	htc_hst.h	/^	u8 status;$/;"	m	struct:htc_conn_svc_rspmsg
status0	mac.h	/^			u32 status0;$/;"	m	struct:ar5416_desc::__anon13::__anon14
status0	mac.h	/^			u32 status0;$/;"	m	struct:ar5416_desc::__anon13::__anon15
status1	ar9003_mac.h	/^	u32 status1;$/;"	m	struct:ar9003_rxs
status1	ar9003_mac.h	/^	u32 status1;$/;"	m	struct:ar9003_txs
status1	mac.h	/^			u32 status1;$/;"	m	struct:ar5416_desc::__anon13::__anon14
status1	mac.h	/^			u32 status1;$/;"	m	struct:ar5416_desc::__anon13::__anon15
status10	ar9003_mac.h	/^	u32 status10;$/;"	m	struct:ar9003_rxs
status11	ar9003_mac.h	/^	u32 status11;$/;"	m	struct:ar9003_rxs
status2	ar9003_mac.h	/^	u32 status2;$/;"	m	struct:ar9003_rxs
status2	ar9003_mac.h	/^	u32 status2;$/;"	m	struct:ar9003_txs
status2	mac.h	/^			u32 status2;$/;"	m	struct:ar5416_desc::__anon13::__anon14
status2	mac.h	/^			u32 status2;$/;"	m	struct:ar5416_desc::__anon13::__anon15
status3	ar9003_mac.h	/^	u32 status3;$/;"	m	struct:ar9003_rxs
status3	ar9003_mac.h	/^	u32 status3;$/;"	m	struct:ar9003_txs
status3	mac.h	/^			u32 status3;$/;"	m	struct:ar5416_desc::__anon13::__anon14
status3	mac.h	/^			u32 status3;$/;"	m	struct:ar5416_desc::__anon13::__anon15
status4	ar9003_mac.h	/^	u32 status4;$/;"	m	struct:ar9003_rxs
status4	ar9003_mac.h	/^	u32 status4;$/;"	m	struct:ar9003_txs
status4	mac.h	/^			u32 status4;$/;"	m	struct:ar5416_desc::__anon13::__anon14
status4	mac.h	/^			u32 status4;$/;"	m	struct:ar5416_desc::__anon13::__anon15
status5	ar9003_mac.h	/^	u32 status5;$/;"	m	struct:ar9003_rxs
status5	ar9003_mac.h	/^	u32 status5;$/;"	m	struct:ar9003_txs
status5	mac.h	/^			u32 status5;$/;"	m	struct:ar5416_desc::__anon13::__anon14
status5	mac.h	/^			u32 status5;$/;"	m	struct:ar5416_desc::__anon13::__anon15
status6	ar9003_mac.h	/^	u32 status6;$/;"	m	struct:ar9003_rxs
status6	ar9003_mac.h	/^	u32 status6;$/;"	m	struct:ar9003_txs
status6	mac.h	/^			u32 status6;$/;"	m	struct:ar5416_desc::__anon13::__anon14
status6	mac.h	/^			u32 status6;$/;"	m	struct:ar5416_desc::__anon13::__anon15
status7	ar9003_mac.h	/^	u32 status7;$/;"	m	struct:ar9003_rxs
status7	ar9003_mac.h	/^	u32 status7;$/;"	m	struct:ar9003_txs
status7	mac.h	/^			u32 status7;$/;"	m	struct:ar5416_desc::__anon13::__anon14
status7	mac.h	/^			u32 status7;$/;"	m	struct:ar5416_desc::__anon13::__anon15
status8	ar9003_mac.h	/^	u32 status8;$/;"	m	struct:ar9003_rxs
status8	ar9003_mac.h	/^	u32 status8;$/;"	m	struct:ar9003_txs
status8	mac.h	/^			u32 status8;$/;"	m	struct:ar5416_desc::__anon13::__anon14
status8	mac.h	/^			u32 status8;$/;"	m	struct:ar5416_desc::__anon13::__anon15
status9	ar9003_mac.h	/^	u32 status9;$/;"	m	struct:ar9003_rxs
status9	mac.h	/^			u32 status9;$/;"	m	struct:ar5416_desc::__anon13::__anon14
status_gpio	xmit.c	/^static int status_gpio = 1;$/;"	v	file:
stomp_audio	ath9k.h	/^	u8 stomp_audio;$/;"	m	struct:ath_btcoex
stomp_ftp	btcoex.h	/^	u8 stomp_ftp;$/;"	m	struct:ath9k_hw_mci
stop	htc_hst.h	/^	void (*stop) (void *hif_handle);$/;"	m	struct:ath9k_htc_hif
stopped	ath9k.h	/^	bool stopped;$/;"	m	struct:ath_txq
stopped	wmi.h	/^	bool stopped;$/;"	m	struct:wmi
strip_drv_header	htc_drv_txrx.c	/^static inline int strip_drv_header(struct ath9k_htc_priv *priv,$/;"	f	file:
subtype_txq_to_hwq	htc_drv_txrx.c	/^static const int subtype_txq_to_hwq[] = {$/;"	v	file:
subvendorid	hw.h	/^	u16 subvendorid;$/;"	m	struct:ath9k_hw_version
success	rc.h	/^	u32 success;$/;"	m	struct:ath_rc_stats
supp_cals	hw.h	/^	u32 supp_cals;$/;"	m	struct:ath_hw
survey	ath9k.h	/^	struct survey_info survey[ATH9K_NUM_CHANNELS];$/;"	m	struct:ath_softc	typeref:struct:ath_softc::survey_info
svc_meta_len	htc_hst.h	/^	u8 svc_meta_len;$/;"	m	struct:htc_conn_svc_msg
svc_meta_len	htc_hst.h	/^	u8 svc_meta_len;$/;"	m	struct:htc_conn_svc_rspmsg
swSettleHt40	eeprom.h	/^	u8 swSettleHt40;$/;"	m	struct:modal_eep_4k_header
swSettleHt40	eeprom.h	/^	u8 swSettleHt40;$/;"	m	struct:modal_eep_ar9287_header
swSettleHt40	eeprom.h	/^	u8 swSettleHt40;$/;"	m	struct:modal_eep_header
sw_beacon_response_time	hw.h	/^	int sw_beacon_response_time;$/;"	m	struct:ath9k_ops_config
sw_mgmt_crypto	hw.h	/^	bool sw_mgmt_crypto;$/;"	m	struct:ath_hw
swba	debug.h	/^	u32 swba;$/;"	m	struct:ath_interrupt_stats
swba_tasklet	htc.h	/^	struct tasklet_struct swba_tasklet;$/;"	m	struct:ath9k_htc_priv	typeref:struct:ath9k_htc_priv::tasklet_struct
switchSettling	ar9003_eeprom.h	/^	u8 switchSettling;$/;"	m	struct:ar9300_modal_eep_header
switchSettling	eeprom.h	/^	u8 switchSettling;$/;"	m	struct:modal_eep_4k_header
switchSettling	eeprom.h	/^	u8 switchSettling;$/;"	m	struct:modal_eep_ar9287_header
switchSettling	eeprom.h	/^	u8 switchSettling;$/;"	m	struct:modal_eep_header
switchcomspdt	ar9003_eeprom.h	/^	__le16 switchcomspdt;$/;"	m	struct:ar9300_modal_eep_header
swreg	ar9003_eeprom.h	/^	__le32 swreg;$/;"	m	struct:ar9300_base_eep_hdr
sync_cause_all	debug.h	/^	u32 sync_cause_all;$/;"	m	struct:ath_interrupt_stats
sync_mac_irq	debug.h	/^	u32 sync_mac_irq;$/;"	m	struct:ath_interrupt_stats
sync_rtc_irq	debug.h	/^	u32 sync_rtc_irq;$/;"	m	struct:ath_interrupt_stats
synth_center	hw.h	/^	u16 synth_center;$/;"	m	struct:chan_centers
tPow2x	ar9003_eeprom.h	/^	u8 tPow2x[14];$/;"	m	struct:cal_tgt_pow_ht
tPow2x	ar9003_eeprom.h	/^	u8 tPow2x[4];$/;"	m	struct:cal_tgt_pow_legacy
tPow2x	eeprom.h	/^	u8 tPow2x[4];$/;"	m	struct:cal_target_power_leg
tPow2x	eeprom.h	/^	u8 tPow2x[8];$/;"	m	struct:cal_target_power_ht
targetPowerCckRates	ar9003_eeprom.h	/^enum targetPowerCckRates {$/;"	g
targetPowerHTRates	ar9003_eeprom.h	/^enum targetPowerHTRates {$/;"	g
targetPowerLegacyRates	ar9003_eeprom.h	/^enum targetPowerLegacyRates {$/;"	g
target_wait	htc_hst.h	/^	struct completion target_wait;$/;"	m	struct:htc_target	typeref:struct:htc_target::completion
tempMeas	ar9003_eeprom.h	/^	u8 tempMeas;$/;"	m	struct:ar9300_cal_data_per_freq_op_loop
tempSensSlope	eeprom.h	/^	int8_t tempSensSlope;$/;"	m	struct:base_eep_ar9287_header
tempSensSlopePalOn	eeprom.h	/^	int8_t tempSensSlopePalOn;$/;"	m	struct:base_eep_ar9287_header
tempSlope	ar9003_eeprom.h	/^	int8_t tempSlope;$/;"	m	struct:ar9300_modal_eep_header
tempSlopeHigh	ar9003_eeprom.h	/^	int8_t    tempSlopeHigh;$/;"	m	struct:ar9300_BaseExtension_2
tempSlopeLow	ar9003_eeprom.h	/^	int8_t    tempSlopeLow;$/;"	m	struct:ar9300_BaseExtension_2
templateVersion	ar9003_eeprom.h	/^	u8 templateVersion;$/;"	m	struct:ar9300_eeprom
tempslopextension	ar9003_eeprom.h	/^	u8 tempslopextension[8];$/;"	m	struct:ar9300_BaseExtension_1
tgt_ready	htc_hst.h	/^	atomic_t tgt_ready;$/;"	m	struct:htc_target
thresh62	ar9003_eeprom.h	/^	u8 thresh62;$/;"	m	struct:ar9300_modal_eep_header
thresh62	eeprom.h	/^	u8 thresh62;$/;"	m	struct:modal_eep_4k_header
thresh62	eeprom.h	/^	u8 thresh62;$/;"	m	struct:modal_eep_ar9287_header
thresh62	eeprom.h	/^	u8 thresh62;$/;"	m	struct:modal_eep_header
tid	ath9k.h	/^	struct ath_atx_tid tid[IEEE80211_NUM_TIDS];$/;"	m	struct:ath_node	typeref:struct:ath_node::ath_atx_tid
tid	mac.h	/^	u8 tid;$/;"	m	struct:ath_tx_status
tid_aggr_state	htc.h	/^enum tid_aggr_state {$/;"	g
tid_q	ath9k.h	/^	struct list_head tid_q;$/;"	m	struct:ath_atx_ac	typeref:struct:ath_atx_ac::list_head
tid_state	htc.h	/^	enum tid_aggr_state tid_state[ATH9K_HTC_MAX_TID];$/;"	m	struct:ath9k_htc_sta	typeref:enum:ath9k_htc_sta::tid_aggr_state
tidno	ath9k.h	/^	int tidno;$/;"	m	struct:ath_atx_tid
tidno	htc.h	/^	u8 tidno;$/;"	m	struct:ath9k_htc_target_aggr
tidno	htc.h	/^	u8 tidno;$/;"	m	struct:tx_frame_hdr
tidno	htc.h	/^	u8 tidno;$/;"	m	struct:tx_mgmt_hdr
tim	debug.h	/^	u32 tim;$/;"	m	struct:ath_interrupt_stats
timer_bits	hw.h	/^		unsigned long timer_bits;$/;"	m	union:ath_gen_timer_table::__anon7
timer_exp	debug.h	/^	u32 timer_exp;$/;"	m	struct:ath_tx_stats
timer_exp	htc.h	/^	__be32 timer_exp;$/;"	m	struct:ath9k_htc_target_tx_stats
timer_mask	hw.h	/^	} timer_mask;$/;"	m	struct:ath_gen_timer_table	typeref:union:ath_gen_timer_table::__anon7
timers	hw.h	/^	struct ath_gen_timer *timers[ATH_MAX_GEN_TIMER];$/;"	m	struct:ath_gen_timer_table	typeref:struct:ath_gen_timer_table::ath_gen_timer
timestamp	htc.h	/^	unsigned long timestamp;$/;"	m	struct:ath9k_htc_tx_ctl
tlv	ath9k.h	/^	struct fft_sample_tlv tlv;$/;"	m	struct:fft_sample_ht20	typeref:struct:fft_sample_ht20::fft_sample_tlv
total	debug.h	/^	u32 total;$/;"	m	struct:ath_interrupt_stats
totalAdcDcOffsetIEvenPhase	hw.h	829;"	d
totalAdcDcOffsetIOddPhase	hw.h	828;"	d
totalAdcDcOffsetQEvenPhase	hw.h	831;"	d
totalAdcDcOffsetQOddPhase	hw.h	830;"	d
totalAdcIEvenPhase	hw.h	825;"	d
totalAdcIOddPhase	hw.h	824;"	d
totalAdcQEvenPhase	hw.h	827;"	d
totalAdcQOddPhase	hw.h	826;"	d
totalIqCorrMeas	hw.h	823;"	d
totalPowerMeasI	hw.h	821;"	d
totalPowerMeasQ	hw.h	822;"	d
total_pkt_count	ath9k.h	/^	u16 total_pkt_count;$/;"	m	struct:ath_ant_comb
tqi_aifs	mac.h	/^	u32 tqi_aifs;$/;"	m	struct:ath9k_tx_queue_info
tqi_burstTime	mac.h	/^	u32 tqi_burstTime;$/;"	m	struct:ath9k_tx_queue_info
tqi_cbrOverflowLimit	mac.h	/^	u32 tqi_cbrOverflowLimit;$/;"	m	struct:ath9k_tx_queue_info
tqi_cbrPeriod	mac.h	/^	u32 tqi_cbrPeriod;$/;"	m	struct:ath9k_tx_queue_info
tqi_cwmax	mac.h	/^	u32 tqi_cwmax;$/;"	m	struct:ath9k_tx_queue_info
tqi_cwmin	mac.h	/^	u32 tqi_cwmin;$/;"	m	struct:ath9k_tx_queue_info
tqi_intFlags	mac.h	/^	u32 tqi_intFlags;$/;"	m	struct:ath9k_tx_queue_info
tqi_lgretry	mac.h	/^	u16 tqi_lgretry;$/;"	m	struct:ath9k_tx_queue_info
tqi_physCompBuf	mac.h	/^	u32 tqi_physCompBuf;$/;"	m	struct:ath9k_tx_queue_info
tqi_priority	mac.h	/^	u32 tqi_priority;$/;"	m	struct:ath9k_tx_queue_info
tqi_qflags	mac.h	/^	enum ath9k_tx_queue_flags tqi_qflags;$/;"	m	struct:ath9k_tx_queue_info	typeref:enum:ath9k_tx_queue_info::ath9k_tx_queue_flags
tqi_readyTime	mac.h	/^	u32 tqi_readyTime;$/;"	m	struct:ath9k_tx_queue_info
tqi_shretry	mac.h	/^	u16 tqi_shretry;$/;"	m	struct:ath9k_tx_queue_info
tqi_subtype	mac.h	/^	int tqi_subtype;$/;"	m	struct:ath9k_tx_queue_info
tqi_type	mac.h	/^	enum ath9k_tx_queue tqi_type;$/;"	m	struct:ath9k_tx_queue_info	typeref:enum:ath9k_tx_queue_info::ath9k_tx_queue
tqi_ver	mac.h	/^	u32 tqi_ver;$/;"	m	struct:ath9k_tx_queue_info
transport	htc_hst.h	/^	const enum ath9k_hif_transports transport;$/;"	m	struct:ath9k_htc_hif	typeref:enum:ath9k_htc_hif::ath9k_hif_transports
trcv_fifo_perr	debug.h	/^	u32 trcv_fifo_perr;$/;"	m	struct:ath_interrupt_stats
trigger	hw.h	/^	void (*trigger)(void *arg);$/;"	m	struct:ath_gen_timer
ts	dfs_pattern_detector.h	/^	u64 ts;$/;"	m	struct:pulse_event
ts	dfs_pri_detector.c	/^	u64 ts;$/;"	m	struct:pulse_elem	file:
ts_flags	mac.h	/^	u8 ts_flags;$/;"	m	struct:ath_tx_status
ts_flags	wmi.h	/^	u8 ts_flags;$/;"	m	struct:__wmi_event_txstatus
ts_longretry	mac.h	/^	u8 ts_longretry;$/;"	m	struct:ath_tx_status
ts_paddr_end	hw.h	/^	u32 ts_paddr_end;$/;"	m	struct:ath_hw
ts_paddr_start	hw.h	/^	u32 ts_paddr_start;$/;"	m	struct:ath_hw
ts_rate	wmi.h	/^	u8 ts_rate; \/* Also holds EP ID *\/$/;"	m	struct:__wmi_event_txstatus
ts_rateindex	mac.h	/^	u8 ts_rateindex;$/;"	m	struct:ath_tx_status
ts_ring	hw.h	/^	struct ar9003_txs *ts_ring;$/;"	m	struct:ath_hw	typeref:struct:ath_hw::ar9003_txs
ts_rssi	mac.h	/^	int8_t ts_rssi;$/;"	m	struct:ath_tx_status
ts_rssi_ctl0	mac.h	/^	int8_t ts_rssi_ctl0;$/;"	m	struct:ath_tx_status
ts_rssi_ctl1	mac.h	/^	int8_t ts_rssi_ctl1;$/;"	m	struct:ath_tx_status
ts_rssi_ctl2	mac.h	/^	int8_t ts_rssi_ctl2;$/;"	m	struct:ath_tx_status
ts_rssi_ext0	mac.h	/^	int8_t ts_rssi_ext0;$/;"	m	struct:ath_tx_status
ts_rssi_ext1	mac.h	/^	int8_t ts_rssi_ext1;$/;"	m	struct:ath_tx_status
ts_rssi_ext2	mac.h	/^	int8_t ts_rssi_ext2;$/;"	m	struct:ath_tx_status
ts_seqnum	mac.h	/^	u16 ts_seqnum;$/;"	m	struct:ath_tx_status
ts_shortretry	mac.h	/^	u8 ts_shortretry;$/;"	m	struct:ath_tx_status
ts_size	hw.h	/^	u16 ts_size;$/;"	m	struct:ath_hw
ts_status	mac.h	/^	u8 ts_status;$/;"	m	struct:ath_tx_status
ts_tail	hw.h	/^	u16 ts_tail;$/;"	m	struct:ath_hw
ts_tstamp	mac.h	/^	u32 ts_tstamp;$/;"	m	struct:ath_tx_status
ts_virtcol	mac.h	/^	u8 ts_virtcol;$/;"	m	struct:ath_tx_status
tsf	ath9k.h	/^	__be64 tsf;$/;"	m	struct:fft_sample_ht20
tsf	wmi.h	/^	__be64 tsf;$/;"	m	struct:wmi_event_swba
tsf_adjust	ath9k.h	/^	__le64 tsf_adjust; \/* TSF adjustment for staggered beacons *\/$/;"	m	struct:ath_vif
tsfadjust	htc.h	/^	__le64 tsfadjust;$/;"	m	struct:ath9k_htc_vif
tsfoor	debug.h	/^	u32 tsfoor;$/;"	m	struct:ath_interrupt_stats
tx	ath9k.h	/^	struct ath_tx tx;$/;"	m	struct:ath_softc	typeref:struct:ath_softc::ath_tx
tx	hif_usb.h	/^	struct hif_usb_tx tx;$/;"	m	struct:hif_device_usb	typeref:struct:hif_device_usb::hif_usb_tx
tx	htc.h	/^	struct ath9k_htc_tx tx;$/;"	m	struct:ath9k_htc_priv	typeref:struct:ath9k_htc_priv::ath9k_htc_tx
tx	htc_hst.h	/^	void (*tx) (void *, struct sk_buff *, enum htc_endpoint_id, bool txok);$/;"	m	struct:htc_ep_callbacks
tx	mac.h	/^		} tx;$/;"	m	union:ar5416_desc::__anon13	typeref:struct:ar5416_desc::__anon13::__anon14
txClip	ar9003_eeprom.h	/^	u8 txClip;$/;"	m	struct:ar9300_modal_eep_header
txEndToRxOn	ar9003_eeprom.h	/^	u8 txEndToRxOn;$/;"	m	struct:ar9300_modal_eep_header
txEndToRxOn	eeprom.h	/^	u8 txEndToRxOn;$/;"	m	struct:modal_eep_4k_header
txEndToRxOn	eeprom.h	/^	u8 txEndToRxOn;$/;"	m	struct:modal_eep_ar9287_header
txEndToRxOn	eeprom.h	/^	u8 txEndToRxOn;$/;"	m	struct:modal_eep_header
txEndToXpaOff	ar9003_eeprom.h	/^	u8 txEndToXpaOff;$/;"	m	struct:ar9300_modal_eep_header
txEndToXpaOff	eeprom.h	/^	u8 txEndToXpaOff;$/;"	m	struct:modal_eep_4k_header
txEndToXpaOff	eeprom.h	/^	u8 txEndToXpaOff;$/;"	m	struct:modal_eep_ar9287_header
txEndToXpaOff	eeprom.h	/^	u8 txEndToXpaOff;$/;"	m	struct:modal_eep_header
txFrameToDataStart	ar9003_eeprom.h	/^	u8 txFrameToDataStart;$/;"	m	struct:ar9300_modal_eep_header
txFrameToDataStart	eeprom.h	/^	u8 txFrameToDataStart;$/;"	m	struct:modal_eep_4k_header
txFrameToDataStart	eeprom.h	/^	u8 txFrameToDataStart;$/;"	m	struct:modal_eep_ar9287_header
txFrameToDataStart	eeprom.h	/^	u8 txFrameToDataStart;$/;"	m	struct:modal_eep_header
txFrameToPaOn	ar9003_eeprom.h	/^	u8 txFrameToPaOn;$/;"	m	struct:ar9300_modal_eep_header
txFrameToPaOn	eeprom.h	/^	u8 txFrameToPaOn;$/;"	m	struct:modal_eep_4k_header
txFrameToPaOn	eeprom.h	/^	u8 txFrameToPaOn;$/;"	m	struct:modal_eep_ar9287_header
txFrameToPaOn	eeprom.h	/^	u8 txFrameToPaOn;$/;"	m	struct:modal_eep_header
txFrameToXpaOn	ar9003_eeprom.h	/^	u8 txFrameToXpaOn;$/;"	m	struct:ar9300_modal_eep_header
txFrameToXpaOn	eeprom.h	/^	u8 txFrameToXpaOn;$/;"	m	struct:modal_eep_4k_header
txFrameToXpaOn	eeprom.h	/^	u8 txFrameToXpaOn;$/;"	m	struct:modal_eep_ar9287_header
txFrameToXpaOn	eeprom.h	/^	u8 txFrameToXpaOn;$/;"	m	struct:modal_eep_header
txGainType	eeprom.h	/^	u8 txGainType;$/;"	m	struct:base_eep_header
txGainType	eeprom.h	/^	u8 txGainType;$/;"	m	struct:base_eep_header_4k
txMask	eeprom.h	/^	u8 txMask;$/;"	m	struct:base_eep_ar9287_header
txMask	eeprom.h	/^	u8 txMask;$/;"	m	struct:base_eep_header
txMask	eeprom.h	/^	u8 txMask;$/;"	m	struct:base_eep_header_4k
txRxAttenCh	eeprom.h	/^	u8 txRxAttenCh[AR5416_EEP4K_MAX_CHAINS];$/;"	m	struct:modal_eep_4k_header
txRxAttenCh	eeprom.h	/^	u8 txRxAttenCh[AR5416_MAX_CHAINS];$/;"	m	struct:modal_eep_header
txRxAttenCh	eeprom.h	/^	u8 txRxAttenCh[AR9287_MAX_CHAINS];$/;"	m	struct:modal_eep_ar9287_header
tx_beacon_header	htc.h	/^struct tx_beacon_header {$/;"	s
tx_buf	ath9k.h	/^	unsigned long tx_buf[BITS_TO_LONGS(ATH_TID_MAX_BUFS)];$/;"	m	struct:ath_atx_tid
tx_buf	hif_usb.h	/^	struct list_head tx_buf;$/;"	m	struct:hif_usb_tx	typeref:struct:hif_usb_tx::list_head
tx_buf	hif_usb.h	/^struct tx_buf {$/;"	s
tx_buf_cnt	hif_usb.h	/^	u8 tx_buf_cnt;$/;"	m	struct:hif_usb_tx
tx_bytes_all	debug.h	/^	u32 tx_bytes_all;$/;"	m	struct:ath_tx_stats
tx_chainmask	htc.h	/^	u8 tx_chainmask;$/;"	m	struct:ath9k_htc_cap_target
tx_chainmask	hw.h	/^	u8 tx_chainmask;$/;"	m	struct:ath9k_hw_capabilities
tx_clcal	hw.h	/^	u32 tx_clcal[AR9300_MAX_CHAINS][MAX_CL_TAB_ENTRY];$/;"	m	struct:ath9k_hw_cal_data
tx_complete_work	ath9k.h	/^	struct delayed_work tx_complete_work;$/;"	m	struct:ath_softc	typeref:struct:ath_softc::delayed_work
tx_corr_coeff	hw.h	/^	int tx_corr_coeff[MAX_IQCAL_MEASUREMENT][AR9300_MAX_CHAINS];$/;"	m	struct:ath9k_hw_cal_data
tx_desc_len	hw.h	/^	u8 tx_desc_len;$/;"	m	struct:ath9k_hw_capabilities
tx_diversity	eeprom.h	/^	u8 tx_diversity;$/;"	m	struct:modal_eep_4k_header
tx_failed	htc.h	/^	struct sk_buff_head tx_failed;$/;"	m	struct:ath9k_htc_tx	typeref:struct:ath9k_htc_tx::sk_buff_head
tx_failed_tasklet	htc.h	/^	struct tasklet_struct tx_failed_tasklet;$/;"	m	struct:ath9k_htc_priv	typeref:struct:ath9k_htc_priv::tasklet_struct
tx_frame_hdr	htc.h	/^struct tx_frame_hdr {$/;"	s
tx_intr_mitigation	hw.h	/^	bool tx_intr_mitigation;$/;"	m	struct:ath9k_ops_config
tx_last	ath9k.h	/^	bool tx_last;$/;"	m	struct:ath_beacon
tx_lock	hif_usb.h	/^	spinlock_t tx_lock;$/;"	m	struct:hif_usb_tx
tx_lock	htc.h	/^	spinlock_t tx_lock;$/;"	m	struct:ath9k_htc_tx
tx_mgmt_hdr	htc.h	/^struct tx_mgmt_hdr {$/;"	s
tx_pending	hif_usb.h	/^	struct list_head tx_pending;$/;"	m	struct:hif_usb_tx	typeref:struct:hif_usb_tx::list_head
tx_pkts_all	debug.h	/^	u32 tx_pkts_all;$/;"	m	struct:ath_tx_stats
tx_prio	btcoex.h	/^	u8 tx_prio[ATH_BTCOEX_STOMP_MAX];$/;"	m	struct:ath_btcoex_hw
tx_processed	ath9k.h	/^	bool tx_processed;$/;"	m	struct:ath_beacon
tx_seq_id	wmi.h	/^	u16 tx_seq_id;$/;"	m	struct:wmi
tx_skb_cnt	hif_usb.h	/^	u16 tx_skb_cnt;$/;"	m	struct:hif_usb_tx
tx_skb_queue	hif_usb.h	/^	struct sk_buff_head tx_skb_queue;$/;"	m	struct:hif_usb_tx	typeref:struct:hif_usb_tx::sk_buff_head
tx_stats	htc.h	/^	struct ath_tx_stats tx_stats;$/;"	m	struct:ath9k_debug	typeref:struct:ath9k_debug::ath_tx_stats
tx_trig_level	hw.h	/^	u16 tx_trig_level;$/;"	m	struct:ath_hw
txbuf	ath9k.h	/^	struct list_head txbuf;$/;"	m	struct:ath_tx	typeref:struct:ath_tx::list_head
txbuflock	ath9k.h	/^	spinlock_t txbuflock;$/;"	m	struct:ath_tx
txchainmask	hw.h	/^	u8 txchainmask;$/;"	m	struct:ath_hw
txdesc_interrupt_mask	hw.h	/^	u32 txdesc_interrupt_mask;$/;"	m	struct:ath_hw
txdma	ath9k.h	/^	struct ath_descdma txdma;$/;"	m	struct:ath_tx	typeref:struct:ath_tx::ath_descdma
txeol	debug.h	/^	u32 txeol;$/;"	m	struct:ath_interrupt_stats
txeol_interrupt_mask	hw.h	/^	u32 txeol_interrupt_mask;$/;"	m	struct:ath_hw
txerr_filtered	debug.h	/^	u32 txerr_filtered;$/;"	m	struct:ath_tx_stats
txerr_interrupt_mask	hw.h	/^	u32 txerr_interrupt_mask;$/;"	m	struct:ath_hw
txfailed	debug.h	/^	u32 txfailed;$/;"	m	struct:ath_tx_stats
txok	debug.h	/^	u32 txok;$/;"	m	struct:ath_interrupt_stats
txok	htc.h	/^	u8 txok;$/;"	m	struct:ath9k_htc_tx_ctl
txok_interrupt_mask	hw.h	/^	u32 txok_interrupt_mask;$/;"	m	struct:ath_hw
txpower	mac.h	/^	u8 txpower;$/;"	m	struct:ath_tx_info
txpowlimit	ath9k.h	/^	u16 txpowlimit;$/;"	m	struct:ath_config
txpowlimit	htc.h	/^	u16 txpowlimit;$/;"	m	struct:ath9k_htc_priv
txprocdesc	debug.h	/^	u32 txprocdesc;$/;"	m	struct:ath_tx_stats
txq	ath9k.h	/^	struct ath_txq *txq;$/;"	m	struct:ath_atx_ac	typeref:struct:ath_atx_ac::ath_txq
txq	ath9k.h	/^	struct ath_txq *txq;$/;"	m	struct:ath_tx_control	typeref:struct:ath_tx_control::ath_txq
txq	ath9k.h	/^	struct ath_txq txq[ATH9K_NUM_TX_QUEUES];$/;"	m	struct:ath_tx	typeref:struct:ath_tx::ath_txq
txq	hw.h	/^	struct ath9k_tx_queue_info txq[ATH9K_NUM_TX_QUEUES];$/;"	m	struct:ath_hw	typeref:struct:ath_hw::ath9k_tx_queue_info
txq_fifo	ath9k.h	/^	struct list_head txq_fifo[ATH_TXFIFO_DEPTH];$/;"	m	struct:ath_txq	typeref:struct:ath_txq::list_head
txq_headidx	ath9k.h	/^	u8 txq_headidx;$/;"	m	struct:ath_txq
txq_map	ath9k.h	/^	struct ath_txq *txq_map[IEEE80211_NUM_ACS];$/;"	m	struct:ath_tx	typeref:struct:ath_tx::ath_txq
txq_max_pending	ath9k.h	/^	u32 txq_max_pending[IEEE80211_NUM_ACS];$/;"	m	struct:ath_tx
txq_tailidx	ath9k.h	/^	u8 txq_tailidx;$/;"	m	struct:ath_txq
txqsetup	ath9k.h	/^	u32 txqsetup;$/;"	m	struct:ath_tx
txrate	wmi.h	/^	__be32 txrate;$/;"	m	struct:wmi_event_txrate
txrxMask	ar9003_eeprom.h	/^	u8 txrxMask;$/;"	m	struct:ar9300_base_eep_hdr
txrxgain	ar9003_eeprom.h	/^	u8 txrxgain;$/;"	m	struct:ar9300_base_eep_hdr
txs	wmi.h	/^	struct __wmi_event_txstatus txs;$/;"	m	struct:ath9k_htc_tx_event	typeref:struct:ath9k_htc_tx_event::__wmi_event_txstatus
txs_len	hw.h	/^	u8 txs_len;$/;"	m	struct:ath9k_hw_capabilities
txsdma	ath9k.h	/^	struct ath_descdma txsdma;$/;"	m	struct:ath_softc	typeref:struct:ath_softc::ath_descdma
txstart	debug.h	/^	u32 txstart;$/;"	m	struct:ath_tx_stats
txstats	debug.h	/^	struct ath_tx_stats txstats[ATH9K_NUM_TX_QUEUES];$/;"	m	struct:ath_stats	typeref:struct:ath_stats::ath_tx_stats
txstatus	wmi.h	/^	struct __wmi_event_txstatus txstatus[HTC_MAX_TX_STATUS];$/;"	m	struct:wmi_event_txstatus	typeref:struct:wmi_event_txstatus::__wmi_event_txstatus
txto	htc.h	/^	__be32 txto;$/;"	m	struct:ath9k_htc_target_int_stats
txurn	debug.h	/^	u32 txurn;$/;"	m	struct:ath_interrupt_stats
txurn	htc.h	/^	__be32 txurn;$/;"	m	struct:ath9k_htc_target_int_stats
txurn_interrupt_mask	hw.h	/^	u32 txurn_interrupt_mask;$/;"	m	struct:ath_hw
type	ath9k.h	/^	u8 type;	\/* see ath_fft_sample *\/$/;"	m	struct:fft_sample_tlv
type	htc.h	/^	u8 type; \/* ATH9K_HTC_* *\/$/;"	m	struct:ath9k_htc_tx_ctl
type	mac.h	/^	enum ath9k_pkt_type type;$/;"	m	struct:ath_tx_info	typeref:enum:ath_tx_info::ath9k_pkt_type
type	mci.h	/^	u8 type;$/;"	m	struct:ath_mci_profile_info
type_id	dfs_pattern_detector.h	/^	u8 type_id;$/;"	m	struct:radar_detector_specs
u	mac.h	/^	} u;$/;"	m	struct:ar5416_desc	typeref:union:ar5416_desc::__anon13
uapsd_ep	htc.h	/^	enum htc_endpoint_id uapsd_ep;$/;"	m	struct:ath9k_htc_priv	typeref:enum:ath9k_htc_priv::htc_endpoint_id
uapsdq	ath9k.h	/^	struct ath_txq *uapsdq;$/;"	m	struct:ath_tx	typeref:struct:ath_tx::ath_txq
udev	hif_usb.h	/^	struct usb_device *udev;$/;"	m	struct:hif_device_usb	typeref:struct:hif_device_usb::usb_device
ul_pipeid	htc_hst.h	/^	u8 ul_pipeid;$/;"	m	struct:htc_conn_svc_msg
ul_pipeid	htc_hst.h	/^	u8 ul_pipeid;$/;"	m	struct:htc_endpoint
unhalt_bt_gpm	btcoex.h	/^	bool unhalt_bt_gpm; \/* need send UNHALT *\/$/;"	m	struct:ath9k_hw_mci
unsign	hw.h	/^		u32 unsign[AR5416_MAX_CHAINS];$/;"	m	union:ath_hw::__anon10
unsign	hw.h	/^		u32 unsign[AR5416_MAX_CHAINS];$/;"	m	union:ath_hw::__anon11
unsign	hw.h	/^		u32 unsign[AR5416_MAX_CHAINS];$/;"	m	union:ath_hw::__anon12
unsign	hw.h	/^		u32 unsign[AR5416_MAX_CHAINS];$/;"	m	union:ath_hw::__anon9
update_2g5g	btcoex.h	/^	bool update_2g5g;$/;"	m	struct:ath9k_hw_mci
updateslot	ath9k.h	/^	} updateslot;		\/* slot time update fsm *\/$/;"	m	struct:ath_beacon	typeref:enum:ath_beacon::__anon2
upper_bins	ath9k.h	/^	u8 upper_bins[3];$/;"	m	struct:ath_ht20_40_mag_info
urb	hif_usb.h	/^	struct urb *urb;$/;"	m	struct:tx_buf	typeref:struct:tx_buf::urb
usb_device_id	hif_usb.h	/^	const struct usb_device_id *usb_device_id;$/;"	m	struct:hif_device_usb	typeref:struct:hif_device_usb::usb_device_id
usbdev	hw.h	/^	enum ath_usb_dev usbdev;$/;"	m	struct:ath9k_hw_version	typeref:enum:ath9k_hw_version::ath_usb_dev
user_ratekbps	rc.h	/^		u32 user_ratekbps;$/;"	m	struct:ath_rate_table::__anon17
val	hw.h	/^		u16 val;$/;"	m	union:ath_gen_timer_table::__anon7
val	wmi.h	/^	__be32 val;$/;"	m	struct:register_write
valid_phy_ratecnt	rc.h	/^	u8 valid_phy_ratecnt[WLAN_RC_PHY_MAX];$/;"	m	struct:ath_rate_priv
valid_phy_rateidx	rc.h	/^	u8 valid_phy_rateidx[WLAN_RC_PHY_MAX][RATE_TABLE_SIZE];$/;"	m	struct:ath_rate_priv
valid_rate_index	rc.h	/^	u8 valid_rate_index[RATE_TABLE_SIZE];$/;"	m	struct:ath_rate_priv
validate_antenna_mask	main.c	/^static bool validate_antenna_mask(struct ath_hw *ah, u32 val)$/;"	f	file:
version	eeprom.h	/^	u16 version;$/;"	m	struct:base_eep_ar9287_header
version	eeprom.h	/^	u16 version;$/;"	m	struct:base_eep_header
version	eeprom.h	/^	u16 version;$/;"	m	struct:base_eep_header_4k
version	eeprom.h	/^	u8 version;$/;"	m	struct:modal_eep_4k_header
version	eeprom.h	/^	u8 version;$/;"	m	struct:modal_eep_ar9287_header
version	hw.c	/^	u16 version;$/;"	m	struct:__anon4	file:
version	hw.c	/^	u32 version;$/;"	m	struct:__anon3	file:
vif	ath9k.h	/^	struct ieee80211_vif *vif; \/* interface with which we're associated *\/$/;"	m	struct:ath_node	typeref:struct:ath_node::ieee80211_vif
vif_idx	htc.h	/^	u8 vif_idx;$/;"	m	struct:tx_frame_hdr
vif_idx	htc.h	/^	u8 vif_idx;$/;"	m	struct:tx_mgmt_hdr
vif_index	htc.h	/^	u8 vif_index;$/;"	m	struct:ath9k_htc_target_rate_mask
vif_index	htc.h	/^	u8 vif_index;$/;"	m	struct:ath9k_htc_target_sta
vif_index	htc.h	/^	u8 vif_index;$/;"	m	struct:tx_beacon_header
vif_slot	htc.h	/^	u8 vif_slot;$/;"	m	struct:ath9k_htc_priv
vif_sta_pos	htc.h	/^	u8 vif_sta_pos[ATH9K_HTC_MAX_VIF];$/;"	m	struct:ath9k_htc_priv
voice_priority	mci.h	/^	u8 voice_priority;$/;"	m	struct:ath_mci_profile
voice_type	mci.h	/^	u8 voice_type;$/;"	m	struct:ath_mci_profile_info
voltMeas	ar9003_eeprom.h	/^	u8 voltMeas;$/;"	m	struct:ar9300_cal_data_per_freq_op_loop
voltSlope	ar9003_eeprom.h	/^	int8_t voltSlope;$/;"	m	struct:ar9300_modal_eep_header
vpdPdg	eeprom.h	/^	u8 vpdPdg[2][5];$/;"	m	struct:calDataPerFreqOpLoop
vpdPdg	eeprom.h	/^	u8 vpdPdg[2][5];$/;"	m	struct:cal_data_op_loop_ar9287
vpdPdg	eeprom.h	/^	u8 vpdPdg[AR5416_EEP4K_NUM_PD_GAINS][AR5416_PD_GAIN_ICEPTS];$/;"	m	struct:cal_data_per_freq_4k
vpdPdg	eeprom.h	/^	u8 vpdPdg[AR5416_NUM_PD_GAINS][AR5416_PD_GAIN_ICEPTS];$/;"	m	struct:cal_data_per_freq
vpdPdg	eeprom.h	/^	u8 vpdPdg[AR5416_NUM_PD_GAINS][AR9287_PD_GAIN_ICEPTS];$/;"	m	struct:cal_data_per_freq_ar9287
width	dfs_pattern_detector.h	/^	u8 width;$/;"	m	struct:pulse_event
width_max	dfs_pattern_detector.h	/^	u8 width_max;$/;"	m	struct:radar_detector_specs
width_min	dfs_pattern_detector.h	/^	u8 width_min;$/;"	m	struct:radar_detector_specs
window_size	dfs_pri_detector.h	/^	u32 window_size;$/;"	m	struct:pri_detector
wlanDisableGpio	ar9003_eeprom.h	/^	u8 wlanDisableGpio;$/;"	m	struct:ar9300_base_eep_hdr
wlanLedGpio	ar9003_eeprom.h	/^	u8 wlanLedGpio;$/;"	m	struct:ar9300_base_eep_hdr
wlan_cal_done	btcoex.h	/^	u32 wlan_cal_done;$/;"	m	struct:ath9k_hw_mci
wlan_cal_seq	btcoex.h	/^	u32 wlan_cal_seq;$/;"	m	struct:ath9k_hw_mci
wlan_channels	btcoex.h	/^	u32 wlan_channels[4];$/;"	m	struct:ath9k_hw_mci
wlan_channels_update	btcoex.h	/^	bool wlan_channels_update;$/;"	m	struct:ath9k_hw_mci
wlan_ver_major	btcoex.h	/^	u8 wlan_ver_major;$/;"	m	struct:ath9k_hw_mci
wlan_ver_minor	btcoex.h	/^	u8 wlan_ver_minor;$/;"	m	struct:ath9k_hw_mci
wlan_weight	btcoex.h	/^	u32 wlan_weight[AR9300_NUM_WLAN_WEIGHTS];$/;"	m	struct:ath_btcoex_hw
wlanactive_gpio	btcoex.h	/^	u8 wlanactive_gpio;$/;"	m	struct:ath_btcoex_hw
wmi	htc.h	/^	struct wmi *wmi;$/;"	m	struct:ath9k_htc_priv	typeref:struct:ath9k_htc_priv::wmi
wmi	wmi.h	/^struct wmi {$/;"	s
wmi_cmd_ep	htc.h	/^	enum htc_endpoint_id wmi_cmd_ep;$/;"	m	struct:ath9k_htc_priv	typeref:enum:ath9k_htc_priv::htc_endpoint_id
wmi_cmd_hdr	wmi.h	/^struct wmi_cmd_hdr {$/;"	s
wmi_cmd_id	wmi.h	/^enum wmi_cmd_id {$/;"	g
wmi_cmd_to_name	wmi.c	/^static const char *wmi_cmd_to_name(enum wmi_cmd_id wmi_cmd)$/;"	f	file:
wmi_event_id	wmi.h	/^enum wmi_event_id {$/;"	g
wmi_event_queue	wmi.h	/^	struct sk_buff_head wmi_event_queue;$/;"	m	struct:wmi	typeref:struct:wmi::sk_buff_head
wmi_event_swba	wmi.h	/^struct wmi_event_swba {$/;"	s
wmi_event_tasklet	wmi.h	/^	struct tasklet_struct wmi_event_tasklet;$/;"	m	struct:wmi	typeref:struct:wmi::tasklet_struct
wmi_event_txrate	wmi.h	/^struct wmi_event_txrate {$/;"	s
wmi_event_txstatus	wmi.h	/^struct wmi_event_txstatus {$/;"	s
wmi_fw_version	wmi.h	/^struct wmi_fw_version {$/;"	s
wmi_lock	wmi.h	/^	spinlock_t wmi_lock;$/;"	m	struct:wmi
wow_enabled	ath9k.h	/^	u32 wow_enabled;$/;"	m	struct:ath_softc
wow_event_mask	hw.h	/^	u32 wow_event_mask;$/;"	m	struct:ath_hw
wow_got_bmiss_intr	ath9k.h	/^	atomic_t wow_got_bmiss_intr;$/;"	m	struct:ath_softc
wow_intr_before_sleep	ath9k.h	/^	u32 wow_intr_before_sleep;$/;"	m	struct:ath_softc
wow_sleep_proc_intr	ath9k.h	/^	atomic_t wow_sleep_proc_intr; \/* in the middle of WoW sleep ? *\/$/;"	m	struct:ath_softc
write_file_ani	debug.c	/^static ssize_t write_file_ani(struct file *file,$/;"	f	file:
write_file_ant_diversity	debug.c	/^static ssize_t write_file_ant_diversity(struct file *file,$/;"	f	file:
write_file_chan_bw	debug.c	/^static ssize_t write_file_chan_bw(struct file *file, const char __user *user_buf,$/;"	f	file:
write_file_debug	debug.c	/^static ssize_t write_file_debug(struct file *file, const char __user *user_buf,$/;"	f	file:
write_file_debug	htc_drv_debug.c	/^static ssize_t write_file_debug(struct file *file, const char __user *user_buf,$/;"	f	file:
write_file_dfs	dfs_debug.c	/^static ssize_t write_file_dfs(struct file *file, const char __user *user_buf,$/;"	f	file:
write_file_diag	debug.c	/^static ssize_t write_file_diag(struct file *file, const char __user *user_buf,$/;"	f	file:
write_file_gpio_led	debug.c	/^static ssize_t write_file_gpio_led(struct file *file, const char __user *ubuf,$/;"	f	file:
write_file_regidx	debug.c	/^static ssize_t write_file_regidx(struct file *file, const char __user *user_buf,$/;"	f	file:
write_file_regval	debug.c	/^static ssize_t write_file_regval(struct file *file, const char __user *user_buf,$/;"	f	file:
write_file_rx_chainmask	debug.c	/^static ssize_t write_file_rx_chainmask(struct file *file, const char __user *user_buf,$/;"	f	file:
write_file_simulate_radar	dfs_debug.c	/^static ssize_t write_file_simulate_radar(struct file *file,$/;"	f	file:
write_file_spec_scan_ctl	debug.c	/^static ssize_t write_file_spec_scan_ctl(struct file *file,$/;"	f	file:
write_file_spectral_count	debug.c	/^static ssize_t write_file_spectral_count(struct file *file,$/;"	f	file:
write_file_spectral_fft_period	debug.c	/^static ssize_t write_file_spectral_fft_period(struct file *file,$/;"	f	file:
write_file_spectral_period	debug.c	/^static ssize_t write_file_spectral_period(struct file *file,$/;"	f	file:
write_file_spectral_short_repeat	debug.c	/^static ssize_t write_file_spectral_short_repeat(struct file *file,$/;"	f	file:
write_file_tx_chainmask	debug.c	/^static ssize_t write_file_tx_chainmask(struct file *file, const char __user *user_buf,$/;"	f	file:
xatten1DB	ar9003_eeprom.h	/^	u8 xatten1DB[AR9300_MAX_CHAINS];$/;"	m	struct:ar9300_modal_eep_header
xatten1DBHigh	ar9003_eeprom.h	/^	u8   xatten1DBHigh[AR9300_MAX_CHAINS];$/;"	m	struct:ar9300_BaseExtension_2
xatten1DBLow	ar9003_eeprom.h	/^	u8   xatten1DBLow[AR9300_MAX_CHAINS];$/;"	m	struct:ar9300_BaseExtension_2
xatten1Margin	ar9003_eeprom.h	/^	u8 xatten1Margin[AR9300_MAX_CHAINS];$/;"	m	struct:ar9300_modal_eep_header
xatten1MarginHigh	ar9003_eeprom.h	/^	u8   xatten1MarginHigh[AR9300_MAX_CHAINS];$/;"	m	struct:ar9300_BaseExtension_2
xatten1MarginLow	ar9003_eeprom.h	/^	u8   xatten1MarginLow[AR9300_MAX_CHAINS];$/;"	m	struct:ar9300_BaseExtension_2
xatten2Db	eeprom.h	/^	u8 xatten2Db[AR5416_EEP4K_MAX_CHAINS];$/;"	m	struct:modal_eep_4k_header
xatten2Db	eeprom.h	/^	u8 xatten2Db[AR5416_MAX_CHAINS];$/;"	m	struct:modal_eep_header
xatten2Margin	eeprom.h	/^	u8 xatten2Margin[AR5416_EEP4K_MAX_CHAINS];$/;"	m	struct:modal_eep_4k_header
xatten2Margin	eeprom.h	/^	u8 xatten2Margin[AR5416_MAX_CHAINS];$/;"	m	struct:modal_eep_header
xatten_margin_cfg	hw.h	/^	bool xatten_margin_cfg;$/;"	m	struct:ath9k_ops_config
xlnaGainCh	eeprom.h	/^	u8 xlnaGainCh[AR5416_EEP4K_MAX_CHAINS];$/;"	m	struct:modal_eep_4k_header
xlnaGainCh	eeprom.h	/^	u8 xlnaGainCh[AR5416_MAX_CHAINS];$/;"	m	struct:modal_eep_header
xlna_bias_strength	ar9003_eeprom.h	/^	u8 xlna_bias_strength;$/;"	m	struct:ar9300_modal_eep_header
xlna_gpio	hw.h	/^	u32 xlna_gpio;$/;"	m	struct:ath9k_ops_config
xpaBiasLvl	ar9003_eeprom.h	/^	u8 xpaBiasLvl;$/;"	m	struct:ar9300_modal_eep_header
xpaBiasLvl	eeprom.h	/^	u8 xpaBiasLvl;$/;"	m	struct:modal_eep_4k_header
xpaBiasLvl	eeprom.h	/^	u8 xpaBiasLvl;$/;"	m	struct:modal_eep_ar9287_header
xpaBiasLvl	eeprom.h	/^	u8 xpaBiasLvl;$/;"	m	struct:modal_eep_header
xpaBiasLvlFreq	eeprom.h	/^	u16 xpaBiasLvlFreq[3];$/;"	m	struct:modal_eep_header
xpd	eeprom.h	/^	u8 xpd;$/;"	m	struct:modal_eep_4k_header
xpd	eeprom.h	/^	u8 xpd;$/;"	m	struct:modal_eep_ar9287_header
xpd	eeprom.h	/^	u8 xpd;$/;"	m	struct:modal_eep_header
xpdGain	eeprom.h	/^	u8 xpdGain;$/;"	m	struct:modal_eep_4k_header
xpdGain	eeprom.h	/^	u8 xpdGain;$/;"	m	struct:modal_eep_ar9287_header
xpdGain	eeprom.h	/^	u8 xpdGain;$/;"	m	struct:modal_eep_header
xretries	debug.h	/^	u32 xretries;$/;"	m	struct:ath_tx_stats
xretries	htc.h	/^	__be32 xretries;$/;"	m	struct:ath9k_htc_target_tx_stats
xretries	rc.h	/^	u32 xretries;$/;"	m	struct:ath_rc_stats
xtxop	debug.h	/^	u32 xtxop;$/;"	m	struct:ath_tx_stats
