$date
	Wed Jul  4 18:44:02 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$scope module a $end
$var wire 1 ! in1 $end
$var wire 1 " in2 $end
$var wire 2 # w1 [1:0] $end
$var wire 2 $ out [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 $
b10 #
0"
0!
$end
#5
1"
1!
#15
0"
#20
