OpenROAD 4a99e88667b0840531ca0096c4fa0da8f80d6cb1 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /openlane/designs/iiitb_jc/runs/RUN_2022.09.13_06.59.46/tmp/merged.nom.lef
[WARNING ODB-0220] WARNING (LEFPARS-2036): SOURCE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /openlane/designs/iiitb_jc/runs/RUN_2022.09.13_06.59.46/tmp/merged.nom.lef at line 930.

[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 442 library cells
[INFO ODB-0226] Finished LEF file:  /openlane/designs/iiitb_jc/runs/RUN_2022.09.13_06.59.46/tmp/merged.nom.lef
[INFO ODB-0127] Reading DEF file: /openlane/designs/iiitb_jc/runs/RUN_2022.09.13_06.59.46/tmp/routing/20-fill.def
[INFO ODB-0128] Design: iiitb_jc
[INFO ODB-0130]     Created 12 pins.
[INFO ODB-0131]     Created 165 components and 688 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 630 connections.
[INFO ODB-0133]     Created 23 nets and 58 connections.
[INFO ODB-0134] Finished DEF file: /openlane/designs/iiitb_jc/runs/RUN_2022.09.13_06.59.46/tmp/routing/20-fill.def
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     442
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   iiitb_jc
Die area:                 ( 0 0 ) ( 48805 59525 )
Number of track patterns: 12
Number of DEF vias:       4
Number of components:     165
Number of terminals:      12
Number of snets:          2
Number of nets:           23

[INFO DRT-0167] List of default vias:
  Layer mcon
    default via: L1M1_PR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 28.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete FR_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 1649.
[INFO DRT-0033] mcon shape region query size = 2124.
[INFO DRT-0033] met1 shape region query size = 560.
[INFO DRT-0033] via shape region query size = 280.
[INFO DRT-0033] met2 shape region query size = 174.
[INFO DRT-0033] via2 shape region query size = 224.
[INFO DRT-0033] met3 shape region query size = 172.
[INFO DRT-0033] via3 shape region query size = 224.
[INFO DRT-0033] met4 shape region query size = 104.
[INFO DRT-0033] via4 shape region query size = 32.
[INFO DRT-0033] met5 shape region query size = 48.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 28 pins.
[INFO DRT-0081]   Complete 20 unique inst patterns.
[INFO DRT-0084]   Complete 21 groups.
#scanned instances     = 165
#unique  instances     = 28
#stdCellGenAp          = 333
#stdCellValidPlanarAp  = 16
#stdCellValidViaAp     = 174
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 58
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 100.23 (MB), peak = 100.23 (MB)

Number of guides:     152

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 7 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 8 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete FR_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete FR_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 43.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 49.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 34.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 4.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 0.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 77 vertical wires in 1 frboxes and 53 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 10 vertical wires in 1 frboxes and 5 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 100.71 (MB), peak = 100.71 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 100.96 (MB), peak = 100.96 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 111.65 (MB).
    Completing 20% with 2 violations.
    elapsed time = 00:00:00, memory = 111.65 (MB).
[INFO DRT-0199]   Number of violations = 2.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 101.20 (MB), peak = 462.78 (MB)
Total wire length = 489 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 187 um.
Total wire length on LAYER met2 = 280 um.
Total wire length on LAYER met3 = 21 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 115.
Up-via summary (total 115):.

----------------------
 FR_MASTERSLICE      0
            li1     50
           met1     61
           met2      4
           met3      0
           met4      0
----------------------
                   115


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 2 violations.
    elapsed time = 00:00:00, memory = 109.70 (MB).
    Completing 20% with 2 violations.
    elapsed time = 00:00:00, memory = 113.11 (MB).
    Completing 30% with 2 violations.
    elapsed time = 00:00:00, memory = 113.15 (MB).
    Completing 40% with 2 violations.
    elapsed time = 00:00:00, memory = 113.15 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 115.86 (MB), peak = 467.14 (MB)
Total wire length = 476 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 190 um.
Total wire length on LAYER met2 = 263 um.
Total wire length on LAYER met3 = 22 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 117.
Up-via summary (total 117):.

----------------------
 FR_MASTERSLICE      0
            li1     50
           met1     63
           met2      4
           met3      0
           met4      0
----------------------
                   117


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 115.86 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 115.86 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 115.86 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 115.86 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 118.09 (MB), peak = 467.25 (MB)
Total wire length = 473 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 189 um.
Total wire length on LAYER met2 = 262 um.
Total wire length on LAYER met3 = 22 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 114.
Up-via summary (total 114):.

----------------------
 FR_MASTERSLICE      0
            li1     50
           met1     60
           met2      4
           met3      0
           met4      0
----------------------
                   114


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 118.09 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 118.23 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 118.09 (MB), peak = 467.25 (MB)
Total wire length = 473 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 189 um.
Total wire length on LAYER met2 = 262 um.
Total wire length on LAYER met3 = 22 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 114.
Up-via summary (total 114):.

----------------------
 FR_MASTERSLICE      0
            li1     50
           met1     60
           met2      4
           met3      0
           met4      0
----------------------
                   114


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 118.09 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 118.09 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 118.09 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 118.09 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 118.09 (MB), peak = 467.25 (MB)
Total wire length = 473 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 189 um.
Total wire length on LAYER met2 = 262 um.
Total wire length on LAYER met3 = 22 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 114.
Up-via summary (total 114):.

----------------------
 FR_MASTERSLICE      0
            li1     50
           met1     60
           met2      4
           met3      0
           met4      0
----------------------
                   114


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 118.09 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 118.09 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 118.09 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 118.09 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 118.09 (MB), peak = 467.25 (MB)
Total wire length = 473 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 189 um.
Total wire length on LAYER met2 = 262 um.
Total wire length on LAYER met3 = 22 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 114.
Up-via summary (total 114):.

----------------------
 FR_MASTERSLICE      0
            li1     50
           met1     60
           met2      4
           met3      0
           met4      0
----------------------
                   114


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 118.09 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 118.09 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 118.09 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 118.09 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 118.09 (MB), peak = 467.25 (MB)
Total wire length = 473 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 189 um.
Total wire length on LAYER met2 = 262 um.
Total wire length on LAYER met3 = 22 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 114.
Up-via summary (total 114):.

----------------------
 FR_MASTERSLICE      0
            li1     50
           met1     60
           met2      4
           met3      0
           met4      0
----------------------
                   114


[INFO DRT-0195] Start 7th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 118.09 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 118.09 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 118.09 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 118.09 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 118.09 (MB), peak = 467.25 (MB)
Total wire length = 473 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 189 um.
Total wire length on LAYER met2 = 262 um.
Total wire length on LAYER met3 = 22 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 114.
Up-via summary (total 114):.

----------------------
 FR_MASTERSLICE      0
            li1     50
           met1     60
           met2      4
           met3      0
           met4      0
----------------------
                   114


[INFO DRT-0195] Start 8th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 118.09 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 118.09 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 118.09 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 118.09 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 118.09 (MB), peak = 467.25 (MB)
Total wire length = 473 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 189 um.
Total wire length on LAYER met2 = 262 um.
Total wire length on LAYER met3 = 22 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 114.
Up-via summary (total 114):.

----------------------
 FR_MASTERSLICE      0
            li1     50
           met1     60
           met2      4
           met3      0
           met4      0
----------------------
                   114


[INFO DRT-0195] Start 9th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 118.09 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 118.09 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 118.09 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 128.14 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 128.16 (MB), peak = 477.23 (MB)
Total wire length = 473 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 189 um.
Total wire length on LAYER met2 = 262 um.
Total wire length on LAYER met3 = 22 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 114.
Up-via summary (total 114):.

----------------------
 FR_MASTERSLICE      0
            li1     50
           met1     60
           met2      4
           met3      0
           met4      0
----------------------
                   114


[INFO DRT-0195] Start 10th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 128.16 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 128.29 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 128.16 (MB), peak = 477.23 (MB)
Total wire length = 473 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 189 um.
Total wire length on LAYER met2 = 262 um.
Total wire length on LAYER met3 = 22 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 114.
Up-via summary (total 114):.

----------------------
 FR_MASTERSLICE      0
            li1     50
           met1     60
           met2      4
           met3      0
           met4      0
----------------------
                   114


[INFO DRT-0195] Start 11th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 128.16 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 128.16 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 128.16 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 128.16 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 128.16 (MB), peak = 477.23 (MB)
Total wire length = 473 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 189 um.
Total wire length on LAYER met2 = 262 um.
Total wire length on LAYER met3 = 22 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 114.
Up-via summary (total 114):.

----------------------
 FR_MASTERSLICE      0
            li1     50
           met1     60
           met2      4
           met3      0
           met4      0
----------------------
                   114


[INFO DRT-0195] Start 12th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 128.16 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 128.16 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 128.16 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 128.16 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 128.16 (MB), peak = 477.23 (MB)
Total wire length = 473 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 189 um.
Total wire length on LAYER met2 = 262 um.
Total wire length on LAYER met3 = 22 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 114.
Up-via summary (total 114):.

----------------------
 FR_MASTERSLICE      0
            li1     50
           met1     60
           met2      4
           met3      0
           met4      0
----------------------
                   114


[INFO DRT-0195] Start 13th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 128.16 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 128.16 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 128.16 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 128.16 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 128.16 (MB), peak = 477.23 (MB)
Total wire length = 473 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 189 um.
Total wire length on LAYER met2 = 262 um.
Total wire length on LAYER met3 = 22 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 114.
Up-via summary (total 114):.

----------------------
 FR_MASTERSLICE      0
            li1     50
           met1     60
           met2      4
           met3      0
           met4      0
----------------------
                   114


[INFO DRT-0195] Start 14th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 128.16 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 128.16 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 128.16 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 128.16 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 128.16 (MB), peak = 477.23 (MB)
Total wire length = 473 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 189 um.
Total wire length on LAYER met2 = 262 um.
Total wire length on LAYER met3 = 22 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 114.
Up-via summary (total 114):.

----------------------
 FR_MASTERSLICE      0
            li1     50
           met1     60
           met2      4
           met3      0
           met4      0
----------------------
                   114


[INFO DRT-0195] Start 15th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 128.16 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 128.16 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 128.16 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 128.16 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 131.58 (MB), peak = 477.23 (MB)
Total wire length = 473 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 189 um.
Total wire length on LAYER met2 = 262 um.
Total wire length on LAYER met3 = 22 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 114.
Up-via summary (total 114):.

----------------------
 FR_MASTERSLICE      0
            li1     50
           met1     60
           met2      4
           met3      0
           met4      0
----------------------
                   114


[INFO DRT-0195] Start 16th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 131.58 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 131.58 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 131.58 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 131.58 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 129.51 (MB), peak = 477.30 (MB)
Total wire length = 473 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 189 um.
Total wire length on LAYER met2 = 262 um.
Total wire length on LAYER met3 = 22 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 114.
Up-via summary (total 114):.

----------------------
 FR_MASTERSLICE      0
            li1     50
           met1     60
           met2      4
           met3      0
           met4      0
----------------------
                   114


[INFO DRT-0195] Start 17th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 129.51 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 129.51 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 129.51 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 129.51 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 128.58 (MB), peak = 477.30 (MB)
Total wire length = 474 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 189 um.
Total wire length on LAYER met2 = 263 um.
Total wire length on LAYER met3 = 22 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 114.
Up-via summary (total 114):.

----------------------
 FR_MASTERSLICE      0
            li1     50
           met1     60
           met2      4
           met3      0
           met4      0
----------------------
                   114


[INFO DRT-0195] Start 18th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 128.58 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 128.58 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 130.65 (MB), peak = 477.30 (MB)
Total wire length = 474 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 189 um.
Total wire length on LAYER met2 = 263 um.
Total wire length on LAYER met3 = 22 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 114.
Up-via summary (total 114):.

----------------------
 FR_MASTERSLICE      0
            li1     50
           met1     60
           met2      4
           met3      0
           met4      0
----------------------
                   114


[INFO DRT-0195] Start 19th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 130.65 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 130.65 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 130.65 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 130.65 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 128.58 (MB), peak = 477.30 (MB)
Total wire length = 474 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 189 um.
Total wire length on LAYER met2 = 263 um.
Total wire length on LAYER met3 = 22 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 114.
Up-via summary (total 114):.

----------------------
 FR_MASTERSLICE      0
            li1     50
           met1     60
           met2      4
           met3      0
           met4      0
----------------------
                   114


[INFO DRT-0195] Start 20th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 128.58 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 128.58 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 128.58 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 128.58 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 128.58 (MB), peak = 477.30 (MB)
Total wire length = 474 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 189 um.
Total wire length on LAYER met2 = 263 um.
Total wire length on LAYER met3 = 22 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 114.
Up-via summary (total 114):.

----------------------
 FR_MASTERSLICE      0
            li1     50
           met1     60
           met2      4
           met3      0
           met4      0
----------------------
                   114


[INFO DRT-0195] Start 21st optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 128.58 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 128.58 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 128.58 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 128.58 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 128.58 (MB), peak = 477.30 (MB)
Total wire length = 474 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 189 um.
Total wire length on LAYER met2 = 263 um.
Total wire length on LAYER met3 = 22 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 114.
Up-via summary (total 114):.

----------------------
 FR_MASTERSLICE      0
            li1     50
           met1     60
           met2      4
           met3      0
           met4      0
----------------------
                   114


[INFO DRT-0195] Start 22nd optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 128.58 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 128.58 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 128.58 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 128.58 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 128.58 (MB), peak = 477.30 (MB)
Total wire length = 474 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 189 um.
Total wire length on LAYER met2 = 263 um.
Total wire length on LAYER met3 = 22 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 114.
Up-via summary (total 114):.

----------------------
 FR_MASTERSLICE      0
            li1     50
           met1     60
           met2      4
           met3      0
           met4      0
----------------------
                   114


[INFO DRT-0195] Start 23rd optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 128.58 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 128.58 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 128.58 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 128.58 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 128.58 (MB), peak = 477.30 (MB)
Total wire length = 474 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 189 um.
Total wire length on LAYER met2 = 263 um.
Total wire length on LAYER met3 = 22 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 114.
Up-via summary (total 114):.

----------------------
 FR_MASTERSLICE      0
            li1     50
           met1     60
           met2      4
           met3      0
           met4      0
----------------------
                   114


[INFO DRT-0195] Start 24th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 128.58 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 128.58 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 128.58 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 128.58 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 130.72 (MB), peak = 477.30 (MB)
Total wire length = 474 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 189 um.
Total wire length on LAYER met2 = 263 um.
Total wire length on LAYER met3 = 22 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 114.
Up-via summary (total 114):.

----------------------
 FR_MASTERSLICE      0
            li1     50
           met1     60
           met2      4
           met3      0
           met4      0
----------------------
                   114


[INFO DRT-0195] Start 25th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 130.72 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 130.72 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 130.72 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 130.72 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 128.58 (MB), peak = 477.30 (MB)
Total wire length = 473 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 182 um.
Total wire length on LAYER met2 = 268 um.
Total wire length on LAYER met3 = 22 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 115.
Up-via summary (total 115):.

----------------------
 FR_MASTERSLICE      0
            li1     50
           met1     61
           met2      4
           met3      0
           met4      0
----------------------
                   115


[INFO DRT-0195] Start 26th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 128.58 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 128.58 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 128.58 (MB), peak = 477.30 (MB)
Total wire length = 473 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 182 um.
Total wire length on LAYER met2 = 268 um.
Total wire length on LAYER met3 = 22 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 115.
Up-via summary (total 115):.

----------------------
 FR_MASTERSLICE      0
            li1     50
           met1     61
           met2      4
           met3      0
           met4      0
----------------------
                   115


[INFO DRT-0195] Start 27th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 128.58 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 128.58 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 128.58 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 128.58 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 128.58 (MB), peak = 477.30 (MB)
Total wire length = 473 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 182 um.
Total wire length on LAYER met2 = 268 um.
Total wire length on LAYER met3 = 22 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 115.
Up-via summary (total 115):.

----------------------
 FR_MASTERSLICE      0
            li1     50
           met1     61
           met2      4
           met3      0
           met4      0
----------------------
                   115


[INFO DRT-0195] Start 28th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 128.58 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 128.58 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 128.58 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 128.58 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 128.58 (MB), peak = 477.30 (MB)
Total wire length = 473 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 182 um.
Total wire length on LAYER met2 = 268 um.
Total wire length on LAYER met3 = 22 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 115.
Up-via summary (total 115):.

----------------------
 FR_MASTERSLICE      0
            li1     50
           met1     61
           met2      4
           met3      0
           met4      0
----------------------
                   115


[INFO DRT-0195] Start 29th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 128.58 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 128.58 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 128.58 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 128.58 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 128.58 (MB), peak = 477.30 (MB)
Total wire length = 473 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 182 um.
Total wire length on LAYER met2 = 268 um.
Total wire length on LAYER met3 = 22 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 115.
Up-via summary (total 115):.

----------------------
 FR_MASTERSLICE      0
            li1     50
           met1     61
           met2      4
           met3      0
           met4      0
----------------------
                   115


[INFO DRT-0195] Start 30th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 128.58 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 128.58 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 128.58 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 128.58 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 128.58 (MB), peak = 477.30 (MB)
Total wire length = 473 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 182 um.
Total wire length on LAYER met2 = 268 um.
Total wire length on LAYER met3 = 22 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 115.
Up-via summary (total 115):.

----------------------
 FR_MASTERSLICE      0
            li1     50
           met1     61
           met2      4
           met3      0
           met4      0
----------------------
                   115


[INFO DRT-0195] Start 31st optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 128.58 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 128.58 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 128.58 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 128.58 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 128.16 (MB), peak = 477.30 (MB)
Total wire length = 473 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 182 um.
Total wire length on LAYER met2 = 268 um.
Total wire length on LAYER met3 = 22 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 115.
Up-via summary (total 115):.

----------------------
 FR_MASTERSLICE      0
            li1     50
           met1     61
           met2      4
           met3      0
           met4      0
----------------------
                   115


[INFO DRT-0195] Start 32nd optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 128.16 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 128.16 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 128.16 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 128.16 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 128.16 (MB), peak = 477.30 (MB)
Total wire length = 473 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 182 um.
Total wire length on LAYER met2 = 268 um.
Total wire length on LAYER met3 = 22 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 115.
Up-via summary (total 115):.

----------------------
 FR_MASTERSLICE      0
            li1     50
           met1     61
           met2      4
           met3      0
           met4      0
----------------------
                   115


[INFO DRT-0195] Start 33rd optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 128.16 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 128.16 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 128.16 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 128.16 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 128.16 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 128.16 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 128.16 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 128.16 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 128.16 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:00, memory = 128.16 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 128.16 (MB), peak = 477.30 (MB)
Total wire length = 473 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 182 um.
Total wire length on LAYER met2 = 268 um.
Total wire length on LAYER met3 = 22 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 115.
Up-via summary (total 115):.

----------------------
 FR_MASTERSLICE      0
            li1     50
           met1     61
           met2      4
           met3      0
           met4      0
----------------------
                   115


[INFO DRT-0195] Start 34th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 128.16 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 128.30 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 128.16 (MB), peak = 477.30 (MB)
Total wire length = 473 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 182 um.
Total wire length on LAYER met2 = 268 um.
Total wire length on LAYER met3 = 22 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 115.
Up-via summary (total 115):.

----------------------
 FR_MASTERSLICE      0
            li1     50
           met1     61
           met2      4
           met3      0
           met4      0
----------------------
                   115


[INFO DRT-0195] Start 35th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 128.16 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 128.16 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 128.16 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 128.16 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 128.16 (MB), peak = 477.30 (MB)
Total wire length = 473 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 182 um.
Total wire length on LAYER met2 = 268 um.
Total wire length on LAYER met3 = 22 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 115.
Up-via summary (total 115):.

----------------------
 FR_MASTERSLICE      0
            li1     50
           met1     61
           met2      4
           met3      0
           met4      0
----------------------
                   115


[INFO DRT-0195] Start 36th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 128.16 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 128.16 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 128.16 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 128.16 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 128.16 (MB), peak = 477.30 (MB)
Total wire length = 473 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 182 um.
Total wire length on LAYER met2 = 268 um.
Total wire length on LAYER met3 = 22 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 115.
Up-via summary (total 115):.

----------------------
 FR_MASTERSLICE      0
            li1     50
           met1     61
           met2      4
           met3      0
           met4      0
----------------------
                   115


[INFO DRT-0195] Start 37th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 128.16 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 128.16 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 128.16 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 128.16 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 128.16 (MB), peak = 477.30 (MB)
Total wire length = 473 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 182 um.
Total wire length on LAYER met2 = 268 um.
Total wire length on LAYER met3 = 22 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 115.
Up-via summary (total 115):.

----------------------
 FR_MASTERSLICE      0
            li1     50
           met1     61
           met2      4
           met3      0
           met4      0
----------------------
                   115


[INFO DRT-0195] Start 38th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 128.16 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 128.16 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 128.16 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 128.16 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 128.16 (MB), peak = 477.30 (MB)
Total wire length = 473 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 182 um.
Total wire length on LAYER met2 = 268 um.
Total wire length on LAYER met3 = 22 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 115.
Up-via summary (total 115):.

----------------------
 FR_MASTERSLICE      0
            li1     50
           met1     61
           met2      4
           met3      0
           met4      0
----------------------
                   115


[INFO DRT-0195] Start 39th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 128.16 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 128.16 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 128.16 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 128.16 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 128.16 (MB), peak = 477.30 (MB)
Total wire length = 473 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 182 um.
Total wire length on LAYER met2 = 268 um.
Total wire length on LAYER met3 = 22 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 115.
Up-via summary (total 115):.

----------------------
 FR_MASTERSLICE      0
            li1     50
           met1     61
           met2      4
           met3      0
           met4      0
----------------------
                   115


[INFO DRT-0195] Start 40th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 128.16 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 128.16 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 128.16 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 128.16 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 128.16 (MB), peak = 477.30 (MB)
Total wire length = 473 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 182 um.
Total wire length on LAYER met2 = 268 um.
Total wire length on LAYER met3 = 22 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 115.
Up-via summary (total 115):.

----------------------
 FR_MASTERSLICE      0
            li1     50
           met1     61
           met2      4
           met3      0
           met4      0
----------------------
                   115


[INFO DRT-0195] Start 41st optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 128.16 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 128.16 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 128.16 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 128.16 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 128.16 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 128.16 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 128.16 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 128.16 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 128.16 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:00, memory = 128.16 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 127.77 (MB), peak = 477.30 (MB)
Total wire length = 473 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 183 um.
Total wire length on LAYER met2 = 268 um.
Total wire length on LAYER met3 = 22 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 115.
Up-via summary (total 115):.

----------------------
 FR_MASTERSLICE      0
            li1     50
           met1     61
           met2      4
           met3      0
           met4      0
----------------------
                   115


[INFO DRT-0195] Start 42nd optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 128.28 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 128.33 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 127.77 (MB), peak = 477.30 (MB)
Total wire length = 473 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 183 um.
Total wire length on LAYER met2 = 268 um.
Total wire length on LAYER met3 = 22 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 115.
Up-via summary (total 115):.

----------------------
 FR_MASTERSLICE      0
            li1     50
           met1     61
           met2      4
           met3      0
           met4      0
----------------------
                   115


[INFO DRT-0195] Start 43rd optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 127.77 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 127.77 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 127.77 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 127.94 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 127.94 (MB), peak = 477.30 (MB)
Total wire length = 473 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 183 um.
Total wire length on LAYER met2 = 268 um.
Total wire length on LAYER met3 = 22 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 115.
Up-via summary (total 115):.

----------------------
 FR_MASTERSLICE      0
            li1     50
           met1     61
           met2      4
           met3      0
           met4      0
----------------------
                   115


[INFO DRT-0195] Start 44th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 127.94 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 127.94 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 127.94 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 127.94 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 127.94 (MB), peak = 477.30 (MB)
Total wire length = 473 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 183 um.
Total wire length on LAYER met2 = 268 um.
Total wire length on LAYER met3 = 22 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 115.
Up-via summary (total 115):.

----------------------
 FR_MASTERSLICE      0
            li1     50
           met1     61
           met2      4
           met3      0
           met4      0
----------------------
                   115


[INFO DRT-0195] Start 45th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 127.94 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 127.94 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 127.94 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 127.94 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 127.94 (MB), peak = 477.30 (MB)
Total wire length = 473 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 183 um.
Total wire length on LAYER met2 = 268 um.
Total wire length on LAYER met3 = 22 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 115.
Up-via summary (total 115):.

----------------------
 FR_MASTERSLICE      0
            li1     50
           met1     61
           met2      4
           met3      0
           met4      0
----------------------
                   115


[INFO DRT-0195] Start 46th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 127.94 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 127.94 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 127.94 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 127.94 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 127.94 (MB), peak = 477.30 (MB)
Total wire length = 473 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 183 um.
Total wire length on LAYER met2 = 268 um.
Total wire length on LAYER met3 = 22 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 115.
Up-via summary (total 115):.

----------------------
 FR_MASTERSLICE      0
            li1     50
           met1     61
           met2      4
           met3      0
           met4      0
----------------------
                   115


[INFO DRT-0195] Start 47th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 127.94 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 127.94 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 127.94 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 127.94 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 127.94 (MB), peak = 477.30 (MB)
Total wire length = 473 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 183 um.
Total wire length on LAYER met2 = 268 um.
Total wire length on LAYER met3 = 22 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 115.
Up-via summary (total 115):.

----------------------
 FR_MASTERSLICE      0
            li1     50
           met1     61
           met2      4
           met3      0
           met4      0
----------------------
                   115


[INFO DRT-0195] Start 48th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 127.94 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 127.94 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 127.94 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 128.45 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 127.94 (MB), peak = 477.36 (MB)
Total wire length = 473 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 183 um.
Total wire length on LAYER met2 = 268 um.
Total wire length on LAYER met3 = 22 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 115.
Up-via summary (total 115):.

----------------------
 FR_MASTERSLICE      0
            li1     50
           met1     61
           met2      4
           met3      0
           met4      0
----------------------
                   115


[INFO DRT-0195] Start 49th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 127.94 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 127.94 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 127.94 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 127.94 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 127.94 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 127.94 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 127.94 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 127.94 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 127.94 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:00, memory = 127.94 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 127.94 (MB), peak = 477.36 (MB)
Total wire length = 473 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 183 um.
Total wire length on LAYER met2 = 268 um.
Total wire length on LAYER met3 = 22 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 115.
Up-via summary (total 115):.

----------------------
 FR_MASTERSLICE      0
            li1     50
           met1     61
           met2      4
           met3      0
           met4      0
----------------------
                   115


[INFO DRT-0195] Start 50th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 128.45 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 128.50 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 127.94 (MB), peak = 477.36 (MB)
Total wire length = 473 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 183 um.
Total wire length on LAYER met2 = 268 um.
Total wire length on LAYER met3 = 22 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 115.
Up-via summary (total 115):.

----------------------
 FR_MASTERSLICE      0
            li1     50
           met1     61
           met2      4
           met3      0
           met4      0
----------------------
                   115


[INFO DRT-0195] Start 51st optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 127.94 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 127.94 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 127.94 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 127.94 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 127.94 (MB), peak = 477.36 (MB)
Total wire length = 473 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 183 um.
Total wire length on LAYER met2 = 268 um.
Total wire length on LAYER met3 = 22 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 115.
Up-via summary (total 115):.

----------------------
 FR_MASTERSLICE      0
            li1     50
           met1     61
           met2      4
           met3      0
           met4      0
----------------------
                   115


[INFO DRT-0195] Start 52nd optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 127.94 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 127.94 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 127.94 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 127.94 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 127.94 (MB), peak = 477.36 (MB)
Total wire length = 473 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 183 um.
Total wire length on LAYER met2 = 268 um.
Total wire length on LAYER met3 = 22 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 115.
Up-via summary (total 115):.

----------------------
 FR_MASTERSLICE      0
            li1     50
           met1     61
           met2      4
           met3      0
           met4      0
----------------------
                   115


[INFO DRT-0195] Start 53rd optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 127.94 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 127.94 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 127.94 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 127.94 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 127.94 (MB), peak = 477.36 (MB)
Total wire length = 473 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 183 um.
Total wire length on LAYER met2 = 268 um.
Total wire length on LAYER met3 = 22 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 115.
Up-via summary (total 115):.

----------------------
 FR_MASTERSLICE      0
            li1     50
           met1     61
           met2      4
           met3      0
           met4      0
----------------------
                   115


[INFO DRT-0195] Start 54th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 127.94 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 127.94 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 127.94 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 127.94 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 127.94 (MB), peak = 477.36 (MB)
Total wire length = 473 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 183 um.
Total wire length on LAYER met2 = 268 um.
Total wire length on LAYER met3 = 22 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 115.
Up-via summary (total 115):.

----------------------
 FR_MASTERSLICE      0
            li1     50
           met1     61
           met2      4
           met3      0
           met4      0
----------------------
                   115


[INFO DRT-0195] Start 55th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 127.94 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 127.94 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 127.94 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 127.94 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 127.94 (MB), peak = 477.36 (MB)
Total wire length = 473 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 183 um.
Total wire length on LAYER met2 = 268 um.
Total wire length on LAYER met3 = 22 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 115.
Up-via summary (total 115):.

----------------------
 FR_MASTERSLICE      0
            li1     50
           met1     61
           met2      4
           met3      0
           met4      0
----------------------
                   115


[INFO DRT-0195] Start 56th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 127.94 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 127.94 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 127.94 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 128.45 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 127.94 (MB), peak = 477.36 (MB)
Total wire length = 473 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 183 um.
Total wire length on LAYER met2 = 268 um.
Total wire length on LAYER met3 = 22 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 115.
Up-via summary (total 115):.

----------------------
 FR_MASTERSLICE      0
            li1     50
           met1     61
           met2      4
           met3      0
           met4      0
----------------------
                   115


[INFO DRT-0195] Start 57th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 127.94 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 127.94 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 127.94 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 127.94 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 127.94 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 127.94 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 127.94 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 127.94 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 127.94 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:00, memory = 127.94 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 127.94 (MB), peak = 477.36 (MB)
Total wire length = 473 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 183 um.
Total wire length on LAYER met2 = 268 um.
Total wire length on LAYER met3 = 22 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 115.
Up-via summary (total 115):.

----------------------
 FR_MASTERSLICE      0
            li1     50
           met1     61
           met2      4
           met3      0
           met4      0
----------------------
                   115


[INFO DRT-0195] Start 58th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 128.45 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 128.50 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 127.94 (MB), peak = 477.36 (MB)
Total wire length = 473 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 183 um.
Total wire length on LAYER met2 = 268 um.
Total wire length on LAYER met3 = 22 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 115.
Up-via summary (total 115):.

----------------------
 FR_MASTERSLICE      0
            li1     50
           met1     61
           met2      4
           met3      0
           met4      0
----------------------
                   115


[INFO DRT-0198] Complete detail routing.
Total wire length = 473 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 183 um.
Total wire length on LAYER met2 = 268 um.
Total wire length on LAYER met3 = 22 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 115.
Up-via summary (total 115):.

----------------------
 FR_MASTERSLICE      0
            li1     50
           met1     61
           met2      4
           met3      0
           met4      0
----------------------
                   115


[INFO DRT-0267] cpu time = 00:00:21, elapsed time = 00:00:16, memory = 127.94 (MB), peak = 477.36 (MB)

[INFO DRT-0180] Post processing.
Saving to /openlane/designs/iiitb_jc/runs/RUN_2022.09.13_06.59.46/results/routing/iiitb_jc.def
