# do {C:\Programy\Python\Python_3_8_3\Lib\site-packages\vunit\sim_if\tcl_read_eval_loop.tcl}
# vsim -modelsimini C:/Projekty/VHDL/Overwatch/src/ip_divider/vunit_out/modelsim/modelsim.ini -wlf C:/Projekty/VHDL/Overwatch/src/ip_divider/vunit_out/test_output/divider_tb_lib.divider_tb.T1_550457750072d4a76b6fda6fdab3fda397195a6e/modelsim/vsim.wlf -quiet -t ns -onfinish stop divider_tb_lib.divider_tb(beh) -L vunit_lib -L osvvm -L common_tb_lib -L common_lib -L divider_lib -L divider_tb_lib -g/divider_tb/runner_cfg="active python runner : true,enabled_test_cases : T1,output path : C::/Projekty/VHDL/Overwatch/src/ip_divider/vunit_out/test_output/divider_tb_lib.divider_tb.T1_550457750072d4a76b6fda6fdab3fda397195a6e/,tb path : C::/Projekty/VHDL/Overwatch/src/ip_divider/hdl_tb/,use_color : true" 
# Start time: 19:37:01 on Mar 20,2022
# ** Fatal: (vsim-3350) Generic "DATA_TYPE_G" has not been given a value.
#    Time: 0 ns  Iteration: 0  Instance: /divider_tb File: C:/Projekty/VHDL/Overwatch/src/ip_divider/vunit_out/preprocessed/divider_tb_lib/divider_tb.vhd Line: 36
# FATAL ERROR while loading design
# Error loading design
# End time: 19:37:01 on Mar 20,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
