
*** Running vivado
    with args -log modul_principal.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source modul_principal.tcl


****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source modul_principal.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1339.633 ; gain = 0.023 ; free physical = 1844 ; free virtual = 6090
Command: read_checkpoint -auto_incremental -incremental /home/bogdan/Facultate/AN3/SSC/Project/ssc-vhdl-project/UART_test/UART_test.srcs/utils_1/imports/synth_1/modul_principal.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/bogdan/Facultate/AN3/SSC/Project/ssc-vhdl-project/UART_test/UART_test.srcs/utils_1/imports/synth_1/modul_principal.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top modul_principal -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 199356
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2042.504 ; gain = 378.770 ; free physical = 875 ; free virtual = 5143
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'modul_principal' [/home/bogdan/Facultate/AN3/SSC/Project/ssc-vhdl-project/UART_test/UART_test.srcs/sources_1/new/main.vhd:49]
INFO: [Synth 8-638] synthesizing module 'debouncer' [/home/bogdan/Facultate/AN3/SSC/Project/ssc-vhdl-project/UART_test/UART_test.srcs/sources_1/new/debouncer.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'debouncer' (0#1) [/home/bogdan/Facultate/AN3/SSC/Project/ssc-vhdl-project/UART_test/UART_test.srcs/sources_1/new/debouncer.vhd:46]
INFO: [Synth 8-638] synthesizing module 'UART_TX_CTRL' [/home/bogdan/Facultate/AN3/SSC/Project/ssc-vhdl-project/UART_test/UART_test.srcs/sources_1/imports/UART-Transmision/UART_TX_CTRL.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'UART_TX_CTRL' (0#1) [/home/bogdan/Facultate/AN3/SSC/Project/ssc-vhdl-project/UART_test/UART_test.srcs/sources_1/imports/UART-Transmision/UART_TX_CTRL.vhd:57]
INFO: [Synth 8-638] synthesizing module 'UART_RX_CTRL' [/home/bogdan/Facultate/AN3/SSC/Project/ssc-vhdl-project/UART_test/UART_test.srcs/sources_1/imports/UART-Transmision/UART_RX_CNTRL.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'UART_RX_CTRL' (0#1) [/home/bogdan/Facultate/AN3/SSC/Project/ssc-vhdl-project/UART_test/UART_test.srcs/sources_1/imports/UART-Transmision/UART_RX_CNTRL.vhd:37]
INFO: [Synth 8-638] synthesizing module 'ssd' [/home/bogdan/Facultate/AN3/SSC/Project/ssc-vhdl-project/UART_test/UART_test.srcs/sources_1/new/ssd.vhd:48]
WARNING: [Synth 8-614] signal 'Digit8' is read in the process but is not in the sensitivity list [/home/bogdan/Facultate/AN3/SSC/Project/ssc-vhdl-project/UART_test/UART_test.srcs/sources_1/new/ssd.vhd:94]
WARNING: [Synth 8-614] signal 'Digit7' is read in the process but is not in the sensitivity list [/home/bogdan/Facultate/AN3/SSC/Project/ssc-vhdl-project/UART_test/UART_test.srcs/sources_1/new/ssd.vhd:94]
WARNING: [Synth 8-614] signal 'Digit6' is read in the process but is not in the sensitivity list [/home/bogdan/Facultate/AN3/SSC/Project/ssc-vhdl-project/UART_test/UART_test.srcs/sources_1/new/ssd.vhd:94]
WARNING: [Synth 8-614] signal 'Digit5' is read in the process but is not in the sensitivity list [/home/bogdan/Facultate/AN3/SSC/Project/ssc-vhdl-project/UART_test/UART_test.srcs/sources_1/new/ssd.vhd:94]
WARNING: [Synth 8-614] signal 'Digit4' is read in the process but is not in the sensitivity list [/home/bogdan/Facultate/AN3/SSC/Project/ssc-vhdl-project/UART_test/UART_test.srcs/sources_1/new/ssd.vhd:94]
WARNING: [Synth 8-614] signal 'Digit3' is read in the process but is not in the sensitivity list [/home/bogdan/Facultate/AN3/SSC/Project/ssc-vhdl-project/UART_test/UART_test.srcs/sources_1/new/ssd.vhd:94]
WARNING: [Synth 8-614] signal 'Digit2' is read in the process but is not in the sensitivity list [/home/bogdan/Facultate/AN3/SSC/Project/ssc-vhdl-project/UART_test/UART_test.srcs/sources_1/new/ssd.vhd:94]
WARNING: [Synth 8-614] signal 'Digit1' is read in the process but is not in the sensitivity list [/home/bogdan/Facultate/AN3/SSC/Project/ssc-vhdl-project/UART_test/UART_test.srcs/sources_1/new/ssd.vhd:94]
INFO: [Synth 8-226] default block is never used [/home/bogdan/Facultate/AN3/SSC/Project/ssc-vhdl-project/UART_test/UART_test.srcs/sources_1/new/ssd.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'ssd' (0#1) [/home/bogdan/Facultate/AN3/SSC/Project/ssc-vhdl-project/UART_test/UART_test.srcs/sources_1/new/ssd.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'modul_principal' (0#1) [/home/bogdan/Facultate/AN3/SSC/Project/ssc-vhdl-project/UART_test/UART_test.srcs/sources_1/new/main.vhd:49]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2110.441 ; gain = 446.707 ; free physical = 786 ; free virtual = 5055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2128.254 ; gain = 464.520 ; free physical = 785 ; free virtual = 5053
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2128.254 ; gain = 464.520 ; free physical = 785 ; free virtual = 5053
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2128.254 ; gain = 0.000 ; free physical = 785 ; free virtual = 5053
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/bogdan/Facultate/AN3/SSC/Project/ssc-vhdl-project/UART_test/UART_test.srcs/constrs_1/imports/lab 1/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw_i[0]'. [/home/bogdan/Facultate/AN3/SSC/Project/ssc-vhdl-project/UART_test/UART_test.srcs/constrs_1/imports/lab 1/Nexys4DDR_Master.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/bogdan/Facultate/AN3/SSC/Project/ssc-vhdl-project/UART_test/UART_test.srcs/constrs_1/imports/lab 1/Nexys4DDR_Master.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw_i[1]'. [/home/bogdan/Facultate/AN3/SSC/Project/ssc-vhdl-project/UART_test/UART_test.srcs/constrs_1/imports/lab 1/Nexys4DDR_Master.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/bogdan/Facultate/AN3/SSC/Project/ssc-vhdl-project/UART_test/UART_test.srcs/constrs_1/imports/lab 1/Nexys4DDR_Master.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw_i[2]'. [/home/bogdan/Facultate/AN3/SSC/Project/ssc-vhdl-project/UART_test/UART_test.srcs/constrs_1/imports/lab 1/Nexys4DDR_Master.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/bogdan/Facultate/AN3/SSC/Project/ssc-vhdl-project/UART_test/UART_test.srcs/constrs_1/imports/lab 1/Nexys4DDR_Master.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw_i[3]'. [/home/bogdan/Facultate/AN3/SSC/Project/ssc-vhdl-project/UART_test/UART_test.srcs/constrs_1/imports/lab 1/Nexys4DDR_Master.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/bogdan/Facultate/AN3/SSC/Project/ssc-vhdl-project/UART_test/UART_test.srcs/constrs_1/imports/lab 1/Nexys4DDR_Master.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw_i[4]'. [/home/bogdan/Facultate/AN3/SSC/Project/ssc-vhdl-project/UART_test/UART_test.srcs/constrs_1/imports/lab 1/Nexys4DDR_Master.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/bogdan/Facultate/AN3/SSC/Project/ssc-vhdl-project/UART_test/UART_test.srcs/constrs_1/imports/lab 1/Nexys4DDR_Master.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw_i[5]'. [/home/bogdan/Facultate/AN3/SSC/Project/ssc-vhdl-project/UART_test/UART_test.srcs/constrs_1/imports/lab 1/Nexys4DDR_Master.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/bogdan/Facultate/AN3/SSC/Project/ssc-vhdl-project/UART_test/UART_test.srcs/constrs_1/imports/lab 1/Nexys4DDR_Master.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw_i[6]'. [/home/bogdan/Facultate/AN3/SSC/Project/ssc-vhdl-project/UART_test/UART_test.srcs/constrs_1/imports/lab 1/Nexys4DDR_Master.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/bogdan/Facultate/AN3/SSC/Project/ssc-vhdl-project/UART_test/UART_test.srcs/constrs_1/imports/lab 1/Nexys4DDR_Master.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw_i[7]'. [/home/bogdan/Facultate/AN3/SSC/Project/ssc-vhdl-project/UART_test/UART_test.srcs/constrs_1/imports/lab 1/Nexys4DDR_Master.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/bogdan/Facultate/AN3/SSC/Project/ssc-vhdl-project/UART_test/UART_test.srcs/constrs_1/imports/lab 1/Nexys4DDR_Master.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw_i[8]'. [/home/bogdan/Facultate/AN3/SSC/Project/ssc-vhdl-project/UART_test/UART_test.srcs/constrs_1/imports/lab 1/Nexys4DDR_Master.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/bogdan/Facultate/AN3/SSC/Project/ssc-vhdl-project/UART_test/UART_test.srcs/constrs_1/imports/lab 1/Nexys4DDR_Master.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw_i[9]'. [/home/bogdan/Facultate/AN3/SSC/Project/ssc-vhdl-project/UART_test/UART_test.srcs/constrs_1/imports/lab 1/Nexys4DDR_Master.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/bogdan/Facultate/AN3/SSC/Project/ssc-vhdl-project/UART_test/UART_test.srcs/constrs_1/imports/lab 1/Nexys4DDR_Master.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw_i[10]'. [/home/bogdan/Facultate/AN3/SSC/Project/ssc-vhdl-project/UART_test/UART_test.srcs/constrs_1/imports/lab 1/Nexys4DDR_Master.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/bogdan/Facultate/AN3/SSC/Project/ssc-vhdl-project/UART_test/UART_test.srcs/constrs_1/imports/lab 1/Nexys4DDR_Master.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw_i[11]'. [/home/bogdan/Facultate/AN3/SSC/Project/ssc-vhdl-project/UART_test/UART_test.srcs/constrs_1/imports/lab 1/Nexys4DDR_Master.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/bogdan/Facultate/AN3/SSC/Project/ssc-vhdl-project/UART_test/UART_test.srcs/constrs_1/imports/lab 1/Nexys4DDR_Master.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw_i[12]'. [/home/bogdan/Facultate/AN3/SSC/Project/ssc-vhdl-project/UART_test/UART_test.srcs/constrs_1/imports/lab 1/Nexys4DDR_Master.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/bogdan/Facultate/AN3/SSC/Project/ssc-vhdl-project/UART_test/UART_test.srcs/constrs_1/imports/lab 1/Nexys4DDR_Master.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw_i[13]'. [/home/bogdan/Facultate/AN3/SSC/Project/ssc-vhdl-project/UART_test/UART_test.srcs/constrs_1/imports/lab 1/Nexys4DDR_Master.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/bogdan/Facultate/AN3/SSC/Project/ssc-vhdl-project/UART_test/UART_test.srcs/constrs_1/imports/lab 1/Nexys4DDR_Master.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw_i[14]'. [/home/bogdan/Facultate/AN3/SSC/Project/ssc-vhdl-project/UART_test/UART_test.srcs/constrs_1/imports/lab 1/Nexys4DDR_Master.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/bogdan/Facultate/AN3/SSC/Project/ssc-vhdl-project/UART_test/UART_test.srcs/constrs_1/imports/lab 1/Nexys4DDR_Master.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw_i[15]'. [/home/bogdan/Facultate/AN3/SSC/Project/ssc-vhdl-project/UART_test/UART_test.srcs/constrs_1/imports/lab 1/Nexys4DDR_Master.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/bogdan/Facultate/AN3/SSC/Project/ssc-vhdl-project/UART_test/UART_test.srcs/constrs_1/imports/lab 1/Nexys4DDR_Master.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/bogdan/Facultate/AN3/SSC/Project/ssc-vhdl-project/UART_test/UART_test.srcs/constrs_1/imports/lab 1/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/bogdan/Facultate/AN3/SSC/Project/ssc-vhdl-project/UART_test/UART_test.srcs/constrs_1/imports/lab 1/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/modul_principal_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/modul_principal_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2274.004 ; gain = 0.000 ; free physical = 774 ; free virtual = 5043
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2274.004 ; gain = 0.000 ; free physical = 774 ; free virtual = 5043
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2274.004 ; gain = 610.270 ; free physical = 741 ; free virtual = 5010
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2274.004 ; gain = 610.270 ; free physical = 741 ; free virtual = 5010
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2274.004 ; gain = 610.270 ; free physical = 741 ; free virtual = 5010
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'txState_reg' in module 'UART_TX_CTRL'
INFO: [Synth 8-802] inferred FSM for state register 'uart_rx_state_reg' in module 'UART_RX_CTRL'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     rdy |                               00 |                               00
                load_bit |                               01 |                               01
                send_bit |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'txState_reg' using encoding 'sequential' in module 'UART_TX_CTRL'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
        rx_get_start_bit |                              001 |                               00
             rx_get_data |                              010 |                               01
         rx_get_stop_bit |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'uart_rx_state_reg' using encoding 'one-hot' in module 'UART_RX_CTRL'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2274.004 ; gain = 610.270 ; free physical = 761 ; free virtual = 5031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   10 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   9 Input    8 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 8     
	   3 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2274.004 ; gain = 610.270 ; free physical = 737 ; free virtual = 5008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2274.004 ; gain = 610.270 ; free physical = 758 ; free virtual = 5013
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2274.004 ; gain = 610.270 ; free physical = 758 ; free virtual = 5013
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2274.004 ; gain = 610.270 ; free physical = 758 ; free virtual = 5013
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2274.004 ; gain = 610.270 ; free physical = 739 ; free virtual = 5012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2274.004 ; gain = 610.270 ; free physical = 739 ; free virtual = 5012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2274.004 ; gain = 610.270 ; free physical = 739 ; free virtual = 5012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2274.004 ; gain = 610.270 ; free physical = 739 ; free virtual = 5012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2274.004 ; gain = 610.270 ; free physical = 739 ; free virtual = 5012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2274.004 ; gain = 610.270 ; free physical = 739 ; free virtual = 5012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    23|
|3     |LUT1   |     9|
|4     |LUT2   |     9|
|5     |LUT3   |    19|
|6     |LUT4   |    24|
|7     |LUT5   |    20|
|8     |LUT6   |    15|
|9     |FDRE   |   132|
|10    |FDSE   |     2|
|11    |IBUF   |     4|
|12    |OBUF   |    19|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2274.004 ; gain = 610.270 ; free physical = 739 ; free virtual = 5012
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2274.004 ; gain = 464.520 ; free physical = 739 ; free virtual = 5012
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2274.004 ; gain = 610.270 ; free physical = 739 ; free virtual = 5012
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2274.004 ; gain = 0.000 ; free physical = 739 ; free virtual = 5012
INFO: [Netlist 29-17] Analyzing 23 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2274.004 ; gain = 0.000 ; free physical = 1012 ; free virtual = 5285
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: a02fbd4a
INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 25 Warnings, 16 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 2274.004 ; gain = 934.371 ; free physical = 1012 ; free virtual = 5285
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1787.086; main = 1491.941; forked = 372.887
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3228.492; main = 2274.008; forked = 986.500
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint '/home/bogdan/Facultate/AN3/SSC/Project/ssc-vhdl-project/UART_test/UART_test.runs/synth_1/modul_principal.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file modul_principal_utilization_synth.rpt -pb modul_principal_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Nov 25 19:58:16 2023...
