<ENTRY>
{
 "thisFile": "/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/build_dir.hw.xilinx_u280_gen3x16_xdma_1_202211_1/Bert_layer.link.xclbin.link_summary",
 "connectId": "",
 "serverToken": "",
 "timestamp": "0"
}
</ENTRY>
<ENTRY>
{
 "type": "ET_CmdStep",
 "dateTimestamp": "Thu Sep  7 17:58:31 2023",
 "timestampMillis": "1694123911673",
 "buildStep": {
  "cmdId": "013dfa35-3acf-47a3-bd82-44c20ef12b2d",
  "name": "v++",
  "logFile": "/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/link.steps.log",
  "commandLine": "/opt/xilinx/2022.1/Vitis/2022.1/bin/unwrapped/lnx64.o/v++  --vivado.prop \"run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}\" --vivado.prop \"run.impl_1.{STEPS.PLACE_DESIGN.ARGS.MORE OPTIONS}={-retiming}\" --vivado.prop run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=true --vivado.prop run.impl_1.STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED=true --advanced.misc \"report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}\" --advanced.misc \"report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}\" -l --save-temps --kernel_frequency 200 --optimize 3 -t hw --platform /opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm --temp_dir ./_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1 -o./build_dir.hw.xilinx_u280_gen3x16_xdma_1_202211_1/Bert_layer.link.xclbin _x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/Bert_layer.xo ",
  "args": [
   "-l",
   "--save-temps",
   "--kernel_frequency",
   "200",
   "--optimize",
   "3",
   "-t",
   "hw",
   "--platform",
   "/opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm",
   "--temp_dir",
   "./_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1",
   "-o./build_dir.hw.xilinx_u280_gen3x16_xdma_1_202211_1/Bert_layer.link.xclbin",
   "_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/Bert_layer.xo"
  ],
  "iniFiles": [],
  "cwd": "/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Thu Sep  7 17:58:31 2023",
 "timestampMillis": "1694123911673",
 "status": {
  "cmdId": "013dfa35-3acf-47a3-bd82-44c20ef12b2d",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_FlowMetaData",
 "dateTimestamp": "Thu Sep  7 18:00:24 2023",
 "timestampMillis": "1694124024870",
 "buildSummary": {
  "hardwarePlatform": "xilinx_u280_gen3x16_xdma_1_202211_1.xpfm",
  "hardwareDsa": "",
  "platformDirectory": "/opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1",
  "runtime": "OpenCL",
  "systemConfig": "Linux",
  "flow": "BF_LINK",
  "target": "TT_HW",
  "binaryContainer": {
   "base": {
    "type": "BT_UKNOWN",
    "name": "Bert_layer.link",
    "file": "/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/build_dir.hw.xilinx_u280_gen3x16_xdma_1_202211_1/Bert_layer.link.xclbin",
    "reports": [],
    "uuid": ""
   },
   "kernels": []
  },
  "kernels": [
   {
    "base": {
     "type": "KERNEL",
     "name": "Bert_layer",
     "file": "/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/Bert_layer.xo",
     "reports": [],
     "uuid": ""
    },
    "sources": [
     "/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/xo/Bert_layer/Bert_layer/cpu_sources/systolic_array.cpp",
     "/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/xo/Bert_layer/Bert_layer/cpu_sources/gemm_systolic_array.cpp",
     "/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/xo/Bert_layer/Bert_layer/cpu_sources/kernel.cpp"
    ],
    "psSources": [],
    "cuNames": [
     "Bert_layer_1"
    ],
    "type": "HLS",
    "frequency": 0,
    "freqUnits": ""
   }
  ],
  "toolVersion": "Vitis V++ Compiler Release 2022.1.2. SW Build 3602371 on 2022-08-02-23:13:43"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Thu Sep  7 18:00:26 2023",
 "timestampMillis": "1694124026673",
 "buildStep": {
  "cmdId": "80113840-39ef-4d72-9174-bdc2cea6efa7",
  "name": "system_link",
  "logFile": "",
  "commandLine": "system_link --xo /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/Bert_layer.xo -keep --xpfm /opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm --target hw --output_dir /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int --temp_dir /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/sys_link",
  "args": [
   "--xo",
   "/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/Bert_layer.xo",
   "-keep",
   "--xpfm",
   "/opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm",
   "--target",
   "hw",
   "--output_dir",
   "/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int",
   "--temp_dir",
   "/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/sys_link"
  ],
  "iniFiles": [],
  "cwd": "/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Thu Sep  7 18:00:26 2023",
 "timestampMillis": "1694124026674",
 "status": {
  "cmdId": "80113840-39ef-4d72-9174-bdc2cea6efa7",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Thu Sep  7 18:01:00 2023",
 "timestampMillis": "1694124060526",
 "status": {
  "cmdId": "80113840-39ef-4d72-9174-bdc2cea6efa7",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Thu Sep  7 18:01:00 2023",
 "timestampMillis": "1694124060531",
 "buildStep": {
  "cmdId": "e511e70a-dcef-4fbe-a86c-2c4b9231ff11",
  "name": "cf2sw",
  "logFile": "",
  "commandLine": "cf2sw -sdsl /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/sdsl.dat -rtd /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/cf2sw.rtd -nofilter /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/cf2sw_full.rtd -xclbin /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/xclbin_orig.xml -o /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/xclbin_orig.1.xml",
  "args": [
   "-sdsl",
   "/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/sdsl.dat",
   "-rtd",
   "/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/cf2sw.rtd",
   "-nofilter",
   "/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/cf2sw_full.rtd",
   "-xclbin",
   "/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/xclbin_orig.xml",
   "-o",
   "/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/xclbin_orig.1.xml"
  ],
  "iniFiles": [],
  "cwd": "/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Thu Sep  7 18:01:00 2023",
 "timestampMillis": "1694124060532",
 "status": {
  "cmdId": "e511e70a-dcef-4fbe-a86c-2c4b9231ff11",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Thu Sep  7 18:01:09 2023",
 "timestampMillis": "1694124069370",
 "status": {
  "cmdId": "e511e70a-dcef-4fbe-a86c-2c4b9231ff11",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Thu Sep  7 18:01:09 2023",
 "timestampMillis": "1694124069373",
 "buildStep": {
  "cmdId": "cb3e52f6-5cd1-47fe-9f14-a622438c5d7c",
  "name": "rtd2_system_diagram",
  "logFile": "",
  "commandLine": "rtd2SystemDiagram",
  "args": [],
  "iniFiles": [],
  "cwd": "/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Thu Sep  7 18:01:09 2023",
 "timestampMillis": "1694124069373",
 "status": {
  "cmdId": "cb3e52f6-5cd1-47fe-9f14-a622438c5d7c",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Sep  7 18:01:10 2023",
 "timestampMillis": "1694124070886",
 "report": {
  "path": "/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/systemDiagramModel.json",
  "name": "",
  "fileType": "JSON",
  "reportType": "SYSTEM_DIAGRAM",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Thu Sep  7 18:01:10 2023",
 "timestampMillis": "1694124070887",
 "status": {
  "cmdId": "cb3e52f6-5cd1-47fe-9f14-a622438c5d7c",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Thu Sep  7 18:01:10 2023",
 "timestampMillis": "1694124070891",
 "buildStep": {
  "cmdId": "93ab33e6-bf36-416c-b037-3d93f98c2975",
  "name": "vpl",
  "logFile": "",
  "commandLine": "vpl -t hw -f /opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm --kernel_frequency 200 --remote_ip_cache /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/.ipcache -s --output_dir /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int --log_dir /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/logs/link --report_dir /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/reports/link --config /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/vplConfig.ini -k /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link --no-info --iprepo /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/xo/ip_repo/xilinx_com_hls_Bert_layer_1_0 --messageDb /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/run_link/vpl.pb /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/dr.bd.tcl",
  "args": [
   "-t",
   "hw",
   "-f",
   "/opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm",
   "--kernel_frequency",
   "200",
   "--remote_ip_cache",
   "/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/.ipcache",
   "-s",
   "--output_dir",
   "/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int",
   "--log_dir",
   "/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/logs/link",
   "--report_dir",
   "/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/reports/link",
   "--config",
   "/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/vplConfig.ini",
   "-k",
   "/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/kernel_info.dat",
   "--webtalk_flag",
   "Vitis",
   "--temp_dir",
   "/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link",
   "--no-info",
   "--iprepo",
   "/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/xo/ip_repo/xilinx_com_hls_Bert_layer_1_0",
   "--messageDb",
   "/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/run_link/vpl.pb",
   "/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/dr.bd.tcl"
  ],
  "iniFiles": [
   {
    "path": "/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/vplConfig.ini",
    "content": "[advanced]\nmisc=report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}\nmisc=report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}\nparam=compiler.enablePerformanceTrace=1\nparam=compiler.vppCurrentWorkingDir=/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj\nmisc=BinaryName=Bert_layer.link\n\n[connectivity]\nnk=Bert_layer:1:Bert_layer_1\n\n[vivado]\nprop=run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}\nprop=run.impl_1.{STEPS.PLACE_DESIGN.ARGS.MORE OPTIONS}={-retiming}\nprop=run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=true\nprop=run.impl_1.STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED=true\n\n"
   }
  ],
  "cwd": "/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Thu Sep  7 18:01:10 2023",
 "timestampMillis": "1694124070891",
 "status": {
  "cmdId": "93ab33e6-bf36-416c-b037-3d93f98c2975",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_CmdStep",
 "dateTimestamp": "Thu Sep  7 18:01:12 2023",
 "timestampMillis": "1694124072910",
 "buildStep": {
  "cmdId": "062c03ab-c1c6-40de-a7a3-72dc760ed52d",
  "name": "vpl",
  "logFile": "/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/link.steps.log",
  "commandLine": "/opt/xilinx/2022.1/Vitis/2022.1/bin/unwrapped/lnx64.o/vpl -t hw -f /opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm --kernel_frequency 200 --remote_ip_cache /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/.ipcache -s --output_dir /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int --log_dir /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/logs/link --report_dir /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/reports/link --config /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/vplConfig.ini -k /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link --no-info --iprepo /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/xo/ip_repo/xilinx_com_hls_Bert_layer_1_0 --messageDb /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/run_link/vpl.pb /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/dr.bd.tcl ",
  "args": [],
  "iniFiles": [],
  "cwd": "/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/run_link"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Thu Sep  7 18:01:12 2023",
 "timestampMillis": "1694124072910",
 "status": {
  "cmdId": "062c03ab-c1c6-40de-a7a3-72dc760ed52d",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_VivadoProject",
 "dateTimestamp": "Thu Sep  7 18:01:21 2023",
 "timestampMillis": "1694124081687",
 "vivadoProject": {
  "openDir": "/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl",
  "openScript": "openprj.tcl",
  "relativeProject": "prj/prj.xpr"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Thu Sep  7 18:01:21 2023",
 "timestampMillis": "1694124081688",
 "buildStep": {
  "cmdId": "76836abd-da4a-4549-81da-1d65c9fa86d2",
  "name": "vivado",
  "logFile": "/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/vivado.log",
  "commandLine": "vivado -log vivado.log -applog -m64 -messageDb vivado.pb -mode batch -source vpl.tcl -notrace",
  "args": [
   "-log",
   "vivado.log",
   "-applog",
   " -m64",
   "-messageDb",
   "vivado.pb",
   "-mode",
   "batch",
   "-source",
   "vpl.tcl",
   "-notrace"
  ],
  "iniFiles": [],
  "cwd": "/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/run_link"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Thu Sep  7 18:01:21 2023",
 "timestampMillis": "1694124081689",
 "status": {
  "cmdId": "76836abd-da4a-4549-81da-1d65c9fa86d2",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Sep  7 18:02:22 2023",
 "timestampMillis": "1694124142116",
 "report": {
  "path": "/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/automation_summary_update_bd.txt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "VITIS_DESIGN_FLOW",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_CmdStep",
 "dateTimestamp": "Thu Sep  7 18:05:35 2023",
 "timestampMillis": "1694124335964",
 "buildStep": {
  "cmdId": "552bc231-5cbd-432a-9cd7-f4b58160a841",
  "name": "vivado.impl",
  "logFile": "",
  "commandLine": "",
  "args": [],
  "iniFiles": [],
  "cwd": "/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Thu Sep  7 18:05:35 2023",
 "timestampMillis": "1694124335965",
 "status": {
  "cmdId": "552bc231-5cbd-432a-9cd7-f4b58160a841",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_CmdStep",
 "dateTimestamp": "Thu Sep  7 18:05:35 2023",
 "timestampMillis": "1694124335965",
 "buildStep": {
  "cmdId": "b6e9f77b-ff3e-4a5b-bf95-cda3c103ded4",
  "name": "vivado.impl.impl_1",
  "logFile": "/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/runme.log",
  "commandLine": "",
  "args": [],
  "iniFiles": [],
  "cwd": "/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Thu Sep  7 18:05:35 2023",
 "timestampMillis": "1694124335965",
 "status": {
  "cmdId": "b6e9f77b-ff3e-4a5b-bf95-cda3c103ded4",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Sep  7 20:58:50 2023",
 "timestampMillis": "1694134730510",
 "report": {
  "path": "/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/system_diagram.json",
  "name": "",
  "fileType": "JSON",
  "reportType": "SYSTEM_DIAGRAM_PLUS",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Sep  7 21:02:40 2023",
 "timestampMillis": "1694134960584",
 "report": {
  "path": "/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/kernel_service.json",
  "name": "",
  "fileType": "JSON",
  "reportType": "KERNEL_SERVICE",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Sep  7 21:02:40 2023",
 "timestampMillis": "1694134960587",
 "report": {
  "path": "/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/kernel_service.pb",
  "name": "",
  "fileType": "BINARY_PROTOBUF",
  "reportType": "KERNEL_SERVICE",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Sep  7 21:41:02 2023",
 "timestampMillis": "1694137262383",
 "report": {
  "path": "/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/dr_timing_summary.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_TIMING_SUMMARY_FAIL",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Thu Sep  7 21:58:31 2023",
 "timestampMillis": "1694138311271",
 "status": {
  "cmdId": "76836abd-da4a-4549-81da-1d65c9fa86d2",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Sep  7 21:58:31 2023",
 "timestampMillis": "1694138311323",
 "report": {
  "path": "/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/reports/link/imp/impl_1_kernel_util_synthed.xutil",
  "name": "",
  "fileType": "XUTIL",
  "reportType": "KERNEL_UTILIZATION_SYNTHESIS",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Sep  7 21:58:31 2023",
 "timestampMillis": "1694138311324",
 "report": {
  "path": "/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/reports/link/imp/impl_1_kernel_util_synthed.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "KERNEL_UTILIZATION_SYNTHESIS",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Sep  7 21:58:31 2023",
 "timestampMillis": "1694138311325",
 "report": {
  "path": "/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/reports/link/imp/impl_1_full_util_synthed.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_UTILIZATION_SYNTHESIS",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Sep  7 21:58:31 2023",
 "timestampMillis": "1694138311326",
 "report": {
  "path": "/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/reports/link/imp/impl_1_full_util_synthed.pb",
  "name": "",
  "fileType": "BINARY_PROTOBUF",
  "reportType": "GLOBAL_UTILIZATION_SYNTHESIS",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Sep  7 21:58:31 2023",
 "timestampMillis": "1694138311326",
 "report": {
  "path": "/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/reports/link/imp/impl_1_kernel_util_placed.xutil",
  "name": "",
  "fileType": "XUTIL",
  "reportType": "KERNEL_UTILIZATION_PLACEMENT",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Sep  7 21:58:31 2023",
 "timestampMillis": "1694138311327",
 "report": {
  "path": "/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/reports/link/imp/impl_1_kernel_util_placed.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "KERNEL_UTILIZATION_PLACEMENT",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Sep  7 21:58:31 2023",
 "timestampMillis": "1694138311328",
 "report": {
  "path": "/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/reports/link/imp/impl_1_slr_util_placed.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_SLR_UTIL_PLACED",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Sep  7 21:58:31 2023",
 "timestampMillis": "1694138311328",
 "report": {
  "path": "/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/reports/link/imp/impl_1_slr_util_placed.pb",
  "name": "",
  "fileType": "BINARY_PROTOBUF",
  "reportType": "GLOBAL_SLR_UTIL_PLACED",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Sep  7 21:58:31 2023",
 "timestampMillis": "1694138311329",
 "report": {
  "path": "/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/reports/link/imp/impl_1_kernel_util_routed.xutil",
  "name": "",
  "fileType": "XUTIL",
  "reportType": "KERNEL_UTILIZATION_ROUTE",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Sep  7 21:58:31 2023",
 "timestampMillis": "1694138311330",
 "report": {
  "path": "/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/reports/link/imp/impl_1_kernel_util_routed.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "KERNEL_UTILIZATION_ROUTE",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Sep  7 21:58:31 2023",
 "timestampMillis": "1694138311331",
 "report": {
  "path": "/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/reports/link/imp/impl_1_slr_util_routed.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_SLR_UTIL_ROUTED",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Sep  7 21:58:31 2023",
 "timestampMillis": "1694138311331",
 "report": {
  "path": "/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/reports/link/imp/impl_1_slr_util_routed.pb",
  "name": "",
  "fileType": "BINARY_PROTOBUF",
  "reportType": "GLOBAL_SLR_UTIL_ROUTED",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Sep  7 21:58:31 2023",
 "timestampMillis": "1694138311332",
 "report": {
  "path": "/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/reports/link/imp/impl_1_full_util_routed.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_UTILIZATION_ROUTE",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Sep  7 21:58:31 2023",
 "timestampMillis": "1694138311333",
 "report": {
  "path": "/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/reports/link/imp/impl_1_full_util_routed.pb",
  "name": "",
  "fileType": "BINARY_PROTOBUF",
  "reportType": "GLOBAL_UTILIZATION_ROUTE",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Sep  7 21:58:31 2023",
 "timestampMillis": "1694138311334",
 "report": {
  "path": "/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/reports/link/imp/impl_1_system_diagram.json",
  "name": "",
  "fileType": "JSON",
  "reportType": "SYSTEM_DIAGRAM_PLUS",
  "cmdId": "b6e9f77b-ff3e-4a5b-bf95-cda3c103ded4"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Sep  7 21:58:31 2023",
 "timestampMillis": "1694138311351",
 "report": {
  "path": "/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/reports/link/imp/impl_1_hw_bb_locked_timing_summary_routed.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_TIMING_SUMMARY",
  "cmdId": "b6e9f77b-ff3e-4a5b-bf95-cda3c103ded4"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Sep  7 21:58:31 2023",
 "timestampMillis": "1694138311366",
 "report": {
  "path": "/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/reports/link/imp/impl_1_hw_bb_locked_timing_summary_routed.rpx",
  "name": "",
  "fileType": "BINARY_PROTOBUF",
  "reportType": "GLOBAL_REPORT_TIMING_SUMMARY",
  "cmdId": "b6e9f77b-ff3e-4a5b-bf95-cda3c103ded4"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Sep  7 21:58:31 2023",
 "timestampMillis": "1694138311368",
 "report": {
  "path": "/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/reports/link/imp/impl_1_hw_bb_locked_timing_summary_routed.rpv",
  "name": "",
  "fileType": "BINARY_PROTOBUF",
  "reportType": "GLOBAL_REPORT_TIMING_SUMMARY_CONCISE",
  "cmdId": "b6e9f77b-ff3e-4a5b-bf95-cda3c103ded4"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Sep  7 21:58:31 2023",
 "timestampMillis": "1694138311385",
 "report": {
  "path": "/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/reports/link/imp/impl_1_hw_bb_locked_timing_summary_postroute_physopted.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_TIMING_SUMMARY",
  "cmdId": "b6e9f77b-ff3e-4a5b-bf95-cda3c103ded4"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Sep  7 21:58:31 2023",
 "timestampMillis": "1694138311401",
 "report": {
  "path": "/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/reports/link/imp/impl_1_hw_bb_locked_timing_summary_postroute_physopted.rpx",
  "name": "",
  "fileType": "BINARY_PROTOBUF",
  "reportType": "GLOBAL_REPORT_TIMING_SUMMARY",
  "cmdId": "b6e9f77b-ff3e-4a5b-bf95-cda3c103ded4"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Sep  7 21:58:31 2023",
 "timestampMillis": "1694138311403",
 "report": {
  "path": "/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/reports/link/imp/impl_1_hw_bb_locked_timing_summary_postroute_physopted.rpv",
  "name": "",
  "fileType": "BINARY_PROTOBUF",
  "reportType": "GLOBAL_REPORT_TIMING_SUMMARY_CONCISE",
  "cmdId": "b6e9f77b-ff3e-4a5b-bf95-cda3c103ded4"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Thu Sep  7 21:58:31 2023",
 "timestampMillis": "1694138311433",
 "status": {
  "cmdId": "062c03ab-c1c6-40de-a7a3-72dc760ed52d",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Thu Sep  7 21:58:31 2023",
 "timestampMillis": "1694138311458",
 "status": {
  "cmdId": "93ab33e6-bf36-416c-b037-3d93f98c2975",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Thu Sep  7 21:58:32 2023",
 "timestampMillis": "1694138312037",
 "buildStep": {
  "cmdId": "5a2ae9a2-ef74-408c-9a5a-392c699d8976",
  "name": "rtdgen",
  "logFile": "",
  "commandLine": "rtdgen",
  "args": [],
  "iniFiles": [],
  "cwd": "/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Thu Sep  7 21:58:32 2023",
 "timestampMillis": "1694138312038",
 "status": {
  "cmdId": "5a2ae9a2-ef74-408c-9a5a-392c699d8976",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Sep  7 21:58:32 2023",
 "timestampMillis": "1694138312167",
 "report": {
  "path": "/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/Bert_layer.link_xml.rtd",
  "name": "",
  "fileType": "JSON",
  "reportType": "XCLBIN_INFO",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Thu Sep  7 21:58:32 2023",
 "timestampMillis": "1694138312172",
 "buildStep": {
  "cmdId": "6a3c364b-9f71-4e22-8ea3-5843040fc89d",
  "name": "cf2sw",
  "logFile": "",
  "commandLine": "cf2sw -a /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/address_map.xml -sdsl /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/sdsl.dat -xclbin /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/xclbin_orig.xml -rtd /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/Bert_layer.link.rtd -o /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/Bert_layer.link.xml",
  "args": [
   "-a",
   "/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/address_map.xml",
   "-sdsl",
   "/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/sdsl.dat",
   "-xclbin",
   "/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/xclbin_orig.xml",
   "-rtd",
   "/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/Bert_layer.link.rtd",
   "-o",
   "/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/Bert_layer.link.xml"
  ],
  "iniFiles": [],
  "cwd": "/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Thu Sep  7 21:58:32 2023",
 "timestampMillis": "1694138312173",
 "status": {
  "cmdId": "6a3c364b-9f71-4e22-8ea3-5843040fc89d",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Thu Sep  7 21:58:39 2023",
 "timestampMillis": "1694138319707",
 "status": {
  "cmdId": "6a3c364b-9f71-4e22-8ea3-5843040fc89d",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Thu Sep  7 21:58:39 2023",
 "timestampMillis": "1694138319708",
 "buildStep": {
  "cmdId": "023af002-51b7-4531-bc46-05b221e4ddb4",
  "name": "rtdgen",
  "logFile": "",
  "commandLine": "writeSystemDiagram",
  "args": [
   "/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/Bert_layer.link.rtd",
   "/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/systemDiagramModelSlrBaseAddress.json"
  ],
  "iniFiles": [],
  "cwd": "/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Thu Sep  7 21:58:39 2023",
 "timestampMillis": "1694138319708",
 "status": {
  "cmdId": "023af002-51b7-4531-bc46-05b221e4ddb4",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Sep  7 21:58:39 2023",
 "timestampMillis": "1694138319717",
 "report": {
  "path": "/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/systemDiagramModelSlrBaseAddress.json",
  "name": "",
  "fileType": "JSON",
  "reportType": "SYSTEM_DIAGRAM_PLUS",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Thu Sep  7 21:58:39 2023",
 "timestampMillis": "1694138319718",
 "status": {
  "cmdId": "023af002-51b7-4531-bc46-05b221e4ddb4",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Thu Sep  7 21:58:39 2023",
 "timestampMillis": "1694138319718",
 "buildStep": {
  "cmdId": "137fce69-88d1-48dd-998d-66fd6765e7f3",
  "name": "rtdgen",
  "logFile": "",
  "commandLine": "writeAutomationSummary",
  "args": [
   "/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/automation_summary.txt"
  ],
  "iniFiles": [],
  "cwd": "/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Thu Sep  7 21:58:39 2023",
 "timestampMillis": "1694138319719",
 "status": {
  "cmdId": "137fce69-88d1-48dd-998d-66fd6765e7f3",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Sep  7 21:58:39 2023",
 "timestampMillis": "1694138319721",
 "report": {
  "path": "/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/automation_summary.txt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "VITIS_DESIGN_FLOW",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Thu Sep  7 21:58:39 2023",
 "timestampMillis": "1694138319722",
 "status": {
  "cmdId": "137fce69-88d1-48dd-998d-66fd6765e7f3",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Thu Sep  7 21:58:39 2023",
 "timestampMillis": "1694138319725",
 "status": {
  "cmdId": "5a2ae9a2-ef74-408c-9a5a-392c699d8976",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Thu Sep  7 21:58:39 2023",
 "timestampMillis": "1694138319731",
 "buildStep": {
  "cmdId": "ece2369c-5ba5-4358-9834-9207191d01b2",
  "name": "xclbinutil",
  "logFile": "",
  "commandLine": "xclbinutil --add-section BITSTREAM:RAW:/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/partial.bit --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/Bert_layer.link.rtd --append-section :JSON:/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/Bert_layer.link_xml.rtd --add-section BUILD_METADATA:JSON:/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/Bert_layer.link_build.rtd --add-section EMBEDDED_METADATA:RAW:/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/Bert_layer.link.xml --add-section SYSTEM_METADATA:RAW:/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_u280_gen3x16_xdma_1_202211_1 --output /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/./build_dir.hw.xilinx_u280_gen3x16_xdma_1_202211_1/Bert_layer.link.xclbin",
  "args": [
   "--add-section",
   "BITSTREAM:RAW:/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/partial.bit",
   "--force",
   "--target",
   "hw",
   "--key-value",
   "SYS:dfx_enable:true",
   "--add-section",
   ":JSON:/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/Bert_layer.link.rtd",
   "--append-section",
   ":JSON:/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/appendSection.rtd",
   "--add-section",
   "CLOCK_FREQ_TOPOLOGY:JSON:/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/Bert_layer.link_xml.rtd",
   "--add-section",
   "BUILD_METADATA:JSON:/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/Bert_layer.link_build.rtd",
   "--add-section",
   "EMBEDDED_METADATA:RAW:/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/Bert_layer.link.xml",
   "--add-section",
   "SYSTEM_METADATA:RAW:/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/systemDiagramModelSlrBaseAddress.json",
   "--key-value",
   "SYS:PlatformVBNV:xilinx_u280_gen3x16_xdma_1_202211_1",
   "--output",
   "/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/./build_dir.hw.xilinx_u280_gen3x16_xdma_1_202211_1/Bert_layer.link.xclbin"
  ],
  "iniFiles": [],
  "cwd": "/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Thu Sep  7 21:58:39 2023",
 "timestampMillis": "1694138319732",
 "status": {
  "cmdId": "ece2369c-5ba5-4358-9834-9207191d01b2",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Thu Sep  7 21:58:40 2023",
 "timestampMillis": "1694138320271",
 "status": {
  "cmdId": "ece2369c-5ba5-4358-9834-9207191d01b2",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Thu Sep  7 21:58:40 2023",
 "timestampMillis": "1694138320277",
 "buildStep": {
  "cmdId": "bf693c60-2e0c-45ce-9029-72fec51b9104",
  "name": "xclbinutilinfo",
  "logFile": "",
  "commandLine": "xclbinutil --quiet --force --info /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/./build_dir.hw.xilinx_u280_gen3x16_xdma_1_202211_1/Bert_layer.link.xclbin.info --input /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/./build_dir.hw.xilinx_u280_gen3x16_xdma_1_202211_1/Bert_layer.link.xclbin",
  "args": [
   "--quiet",
   "--force",
   "--info",
   "/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/./build_dir.hw.xilinx_u280_gen3x16_xdma_1_202211_1/Bert_layer.link.xclbin.info",
   "--input",
   "/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/./build_dir.hw.xilinx_u280_gen3x16_xdma_1_202211_1/Bert_layer.link.xclbin"
  ],
  "iniFiles": [],
  "cwd": "/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Thu Sep  7 21:58:40 2023",
 "timestampMillis": "1694138320278",
 "status": {
  "cmdId": "bf693c60-2e0c-45ce-9029-72fec51b9104",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Thu Sep  7 21:58:41 2023",
 "timestampMillis": "1694138321218",
 "status": {
  "cmdId": "bf693c60-2e0c-45ce-9029-72fec51b9104",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Thu Sep  7 21:58:41 2023",
 "timestampMillis": "1694138321227",
 "buildStep": {
  "cmdId": "5188bbcd-24a4-45a4-bd9b-c295ae372064",
  "name": "generate_sc_driver",
  "logFile": "",
  "commandLine": "",
  "args": [],
  "iniFiles": [],
  "cwd": "/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Thu Sep  7 21:58:41 2023",
 "timestampMillis": "1694138321227",
 "status": {
  "cmdId": "5188bbcd-24a4-45a4-bd9b-c295ae372064",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Thu Sep  7 21:58:41 2023",
 "timestampMillis": "1694138321228",
 "status": {
  "cmdId": "5188bbcd-24a4-45a4-bd9b-c295ae372064",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Sep  7 21:58:41 2023",
 "timestampMillis": "1694138321926",
 "report": {
  "path": "/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/reports/link/system_estimate_Bert_layer.link.xtxt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_SYSTEM_ESTIMATE",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Sep  7 21:58:42 2023",
 "timestampMillis": "1694138322075",
 "report": {
  "path": "/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/reports/link/v++_link_Bert_layer.link_guidance.html",
  "name": "",
  "fileType": "HTML",
  "reportType": "GLOBAL_RULECHECK_GUIDANCE",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Sep  7 21:58:42 2023",
 "timestampMillis": "1694138322076",
 "report": {
  "path": "/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/v++_link_Bert_layer.link_guidance.pb",
  "name": "",
  "fileType": "BINARY_PROTOBUF",
  "reportType": "GLOBAL_RULECHECK_GUIDANCE",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Sep  7 21:58:42 2023",
 "timestampMillis": "1694138322078",
 "report": {
  "path": "/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/logs/optraceViewer.html",
  "name": "",
  "fileType": "HTML",
  "reportType": "OPERATION_TRACE",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Thu Sep  7 21:58:42 2023",
 "timestampMillis": "1694138322079",
 "status": {
  "cmdId": "013dfa35-3acf-47a3-bd82-44c20ef12b2d",
  "state": "CS_PASSED"
 }
}
</ENTRY>
