bus	,	V_7
of_match_node	,	F_3
XPLB_PCI_BUS	,	V_26
ppc_md	,	V_27
__iomem	,	T_4
dn	,	V_10
dev_info	,	F_4
of_find_matching_node	,	F_8
PCI_LATENCY_TIMER	,	V_25
dev	,	V_2
XPLB_PCI_DATA	,	V_21
PCI_COMMAND	,	V_23
PPC_INDIRECT_TYPE_SET_CFG_TYPE	,	V_22
xilinx_pci_match	,	V_9
resource	,	V_12
hose	,	V_4
devfn	,	V_6
xilinx_pci_exclude_device	,	F_6
pci_dev	,	V_1
pci_reg	,	V_17
pci_process_bridge_OF_ranges	,	F_18
pci_exclude_device	,	V_28
pr_err	,	F_10
xilinx_pci_fixup_bridge	,	F_1
"xilinx-pci: Registered PCI host bridge\n"	,	L_4
iounmap	,	F_17
pci_bus_to_host	,	F_2
of_address_to_resource	,	F_9
pci_controller	,	V_3
flags	,	V_15
device_node	,	V_18
"xilinx-pci: pcibios_alloc_controller() failed\n"	,	L_3
PCI_HOST_ENABLE_CMD	,	V_24
out_8	,	F_16
DEVICE_COUNT_RESOURCE	,	V_11
end	,	V_14
XPLB_PCI_ADDR	,	V_20
"xilinx-pci: cannot resolve base address\n"	,	L_2
u8	,	T_2
pr_info	,	F_19
start	,	V_13
i	,	V_5
pci_node	,	V_19
u_char	,	T_1
xilinx_pci_init	,	F_7
r	,	V_16
pci_name	,	F_5
early_write_config_word	,	F_13
setup_indirect_pci	,	F_12
"Hiding Xilinx plb-pci host bridge resources %s\n"	,	L_1
__init	,	T_3
of_iomap	,	F_15
self	,	V_8
pcibios_alloc_controller	,	F_11
early_write_config_byte	,	F_14
