<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>Lattice PCIeDMA Device Driver : SGDMA.h File Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.3.9.1 -->
<div class="qindex"><a class="qindex" href="main.html">Main&nbsp;Page</a> | <a class="qindex" href="annotated.html">Class&nbsp;List</a> | <a class="qindex" href="files.html">File&nbsp;List</a> | <a class="qindex" href="functions.html">Class&nbsp;Members</a> | <a class="qindex" href="globals.html">File&nbsp;Members</a> | <a class="qindex" href="pages.html">Related&nbsp;Pages</a></div>
<h1>SGDMA.h File Reference</h1>
<p>
<a href="_s_g_d_m_a_8h-source.html">Go to the source code of this file.</a><table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a0" doxytag="SGDMA.h::SGDMA_ID_VALID"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SGDMA_ID_VALID</b>&nbsp;&nbsp;&nbsp;0x12040000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a1" doxytag="SGDMA.h::SGDMA_IPID_REG"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SGDMA_IPID_REG</b>&nbsp;&nbsp;&nbsp;0x00</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a2" doxytag="SGDMA.h::SGDMA_IPVER_REG"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SGDMA_IPVER_REG</b>&nbsp;&nbsp;&nbsp;0x04</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a3" doxytag="SGDMA.h::SGDMA_GCONTROL_REG"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SGDMA_GCONTROL_REG</b>&nbsp;&nbsp;&nbsp;0x08</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a4" doxytag="SGDMA.h::SGDMA_GSTATUS_REG"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SGDMA_GSTATUS_REG</b>&nbsp;&nbsp;&nbsp;0x0c</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a5" doxytag="SGDMA.h::SGDMA_GEVENT_REG"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SGDMA_GEVENT_REG</b>&nbsp;&nbsp;&nbsp;0x10</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a6" doxytag="SGDMA.h::SGDMA_GERROR_REG"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SGDMA_GERROR_REG</b>&nbsp;&nbsp;&nbsp;0x14</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a7" doxytag="SGDMA.h::SGDMA_GARBITER_REG"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SGDMA_GARBITER_REG</b>&nbsp;&nbsp;&nbsp;0x18</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a8" doxytag="SGDMA.h::SGDMA_GAUX_REG"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SGDMA_GAUX_REG</b>&nbsp;&nbsp;&nbsp;0x1c</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a9" doxytag="SGDMA.h::SGDMA_CHAN_CTRL_BASE"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SGDMA_CHAN_CTRL_BASE</b>&nbsp;&nbsp;&nbsp;0x200</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a10" doxytag="SGDMA.h::SGDMA_BD_BASE"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SGDMA_BD_BASE</b>&nbsp;&nbsp;&nbsp;0x400</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a11" doxytag="SGDMA.h::BUS_A"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>BUS_A</b>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a12" doxytag="SGDMA.h::BUS_B"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>BUS_B</b>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a13" doxytag="SGDMA.h::PB"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PB</b>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a14" doxytag="SGDMA.h::DATA_64BIT"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DATA_64BIT</b>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a15" doxytag="SGDMA.h::DATA_32BIT"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DATA_32BIT</b>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a16" doxytag="SGDMA.h::DATA_16BIT"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DATA_16BIT</b>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a17" doxytag="SGDMA.h::DATA_8BIT"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DATA_8BIT</b>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a18" doxytag="SGDMA.h::ADDR_MODE_FIFO"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>ADDR_MODE_FIFO</b>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a19" doxytag="SGDMA.h::ADDR_MODE_MEM"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>ADDR_MODE_MEM</b>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a20" doxytag="SGDMA.h::ADDR_MODE_LOOP"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>ADDR_MODE_LOOP</b>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a21" doxytag="SGDMA.h::EOL"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>EOL</b>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a22" doxytag="SGDMA.h::NEXT"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>NEXT</b>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a23" doxytag="SGDMA.h::SPLIT"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SPLIT</b>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a24" doxytag="SGDMA.h::BUSLOCK"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>BUSLOCK</b>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a25" doxytag="SGDMA.h::AUTORTY"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>AUTORTY</b>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a26" doxytag="SGDMA.h::SRC_BUS"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SRC_BUS</b>(a)&nbsp;&nbsp;&nbsp;(a&lt;&lt;8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a27" doxytag="SGDMA.h::SRC_SIZE"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SRC_SIZE</b>(a)&nbsp;&nbsp;&nbsp;(a&lt;&lt;10)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a28" doxytag="SGDMA.h::SRC_ADDR_MODE"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SRC_ADDR_MODE</b>(a)&nbsp;&nbsp;&nbsp;(a&lt;&lt;13)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a29" doxytag="SGDMA.h::SRC_MEM"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SRC_MEM</b>&nbsp;&nbsp;&nbsp;(1&lt;&lt;13)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a30" doxytag="SGDMA.h::SRC_FIFO"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SRC_FIFO</b>&nbsp;&nbsp;&nbsp;(0&lt;&lt;13)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a31" doxytag="SGDMA.h::DST_BUS"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DST_BUS</b>(a)&nbsp;&nbsp;&nbsp;(a&lt;&lt;16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a32" doxytag="SGDMA.h::DST_SIZE"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DST_SIZE</b>(a)&nbsp;&nbsp;&nbsp;(a&lt;&lt;18)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a33" doxytag="SGDMA.h::DST_ADDR_MODE"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DST_ADDR_MODE</b>(a)&nbsp;&nbsp;&nbsp;(a&lt;&lt;21)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a34" doxytag="SGDMA.h::DST_MEM"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DST_MEM</b>&nbsp;&nbsp;&nbsp;(1&lt;&lt;21)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a35" doxytag="SGDMA.h::DST_FIFO"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DST_FIFO</b>&nbsp;&nbsp;&nbsp;(0&lt;&lt;21)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a36" doxytag="SGDMA.h::CHAN_CTRL"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CHAN_CTRL</b>(n)&nbsp;&nbsp;&nbsp;(0x200 + n * 32)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a37" doxytag="SGDMA.h::CHAN_STAT"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CHAN_STAT</b>(n)&nbsp;&nbsp;&nbsp;(0x204 + n * 32)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a38" doxytag="SGDMA.h::CHAN_CURSRC"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CHAN_CURSRC</b>(n)&nbsp;&nbsp;&nbsp;(0x208 + n * 32)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a39" doxytag="SGDMA.h::CHAN_CURDST"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CHAN_CURDST</b>(n)&nbsp;&nbsp;&nbsp;(0x20c + n * 32)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a40" doxytag="SGDMA.h::CHAN_CURXFR"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CHAN_CURXFR</b>(n)&nbsp;&nbsp;&nbsp;(0x210 + n * 32)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a41" doxytag="SGDMA.h::CHAN_PBOFF"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CHAN_PBOFF</b>(n)&nbsp;&nbsp;&nbsp;(0x214 + n * 32)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a42" doxytag="SGDMA.h::BD_CFG0"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>BD_CFG0</b>(n)&nbsp;&nbsp;&nbsp;(0x400 + n * 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a43" doxytag="SGDMA.h::BD_CFG1"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>BD_CFG1</b>(n)&nbsp;&nbsp;&nbsp;(0x404 + n * 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a44" doxytag="SGDMA.h::BD_SRC"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>BD_SRC</b>(n)&nbsp;&nbsp;&nbsp;(0x408 + n * 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a45" doxytag="SGDMA.h::BD_DST"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>BD_DST</b>(n)&nbsp;&nbsp;&nbsp;(0x40c + n * 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a46" doxytag="SGDMA.h::CHAN_STATUS_ENABLED"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CHAN_STATUS_ENABLED</b>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a47" doxytag="SGDMA.h::CHAN_STATUS_REQUEST"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CHAN_STATUS_REQUEST</b>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a48" doxytag="SGDMA.h::CHAN_STATUS_XFERCOMP"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CHAN_STATUS_XFERCOMP</b>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a49" doxytag="SGDMA.h::CHAN_STATUS_EOD"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CHAN_STATUS_EOD</b>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a50" doxytag="SGDMA.h::CHAN_STATUS_CLRCOMP"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CHAN_STATUS_CLRCOMP</b>&nbsp;&nbsp;&nbsp;0x10</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a51" doxytag="SGDMA.h::CHAN_STATUS_ERRORS"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CHAN_STATUS_ERRORS</b>&nbsp;&nbsp;&nbsp;0x00ff0000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a52" doxytag="SGDMA.h::XFER_SIZE"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>XFER_SIZE</b>(a)&nbsp;&nbsp;&nbsp;(a)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a53" doxytag="SGDMA.h::BURST_SIZE"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>BURST_SIZE</b>(a)&nbsp;&nbsp;&nbsp;(a&lt;&lt;16)</td></tr>

</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
Defines and Macros for accessing the SGDMA IP module. The registers are defined and the various bits within each register. This file mimics the SGDMA class found in the PCIeAPI_Lib DLL, but is used in kernel driver land, not user land.<p>
The SGDMA contains the following registers: <ul>
<li>
Global configuration and control registers </li>
<li>
Channel setup registers </li>
<li>
Buffer Descriptor registers </li>
</ul>
<p>
Macros are provided to access each of these categories and make configuring channels and buffer descriptors easier.
<p>
Definition in file <a class="el" href="_s_g_d_m_a_8h-source.html">SGDMA.h</a>.<hr size="1"><address style="align: right;"><small>Generated on Wed Jul 16 12:05:24 2008 for Lattice PCIeDMA Device Driver  by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.3.9.1 </small></address>
</body>
</html>
