#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: E:\PDS_2022.1\Pango\PDS_2022.1\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.19044
#Hostname: DESKTOP-HFJ50FN
Generated by Fabric Compiler (version 2022.1 build 99559) at Tue Oct 18 11:05:55 2022
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name clk [get_ports sys_clk] -period 20 -waveform {0.000 10.000}
Executing : create_clock -name clk [get_ports sys_clk] -period 20 -waveform {0.000 10.000} successfully.
W: ConstraintEditor-4019: Port 'clk_25m' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'clk_50m' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'locked' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'ram_rd_addr[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'ram_rd_addr[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'ram_rd_addr[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'ram_rd_addr[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'ram_rd_addr[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'ram_rd_data[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'ram_rd_data[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'ram_rd_data[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'ram_rd_data[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'ram_rd_data[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'ram_rd_data[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'ram_rd_data[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'ram_rd_data[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'ram_rd_en' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'ram_wr_addr[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'ram_wr_addr[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'ram_wr_addr[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'ram_wr_addr[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'ram_wr_addr[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'ram_wr_data[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'ram_wr_data[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'ram_wr_data[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'ram_wr_data[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'ram_wr_data[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'ram_wr_data[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'ram_wr_data[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'ram_wr_data[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'ram_wr_en' unspecified I/O constraint.
Constraint check end.
C: SDC-2025: Clock source 'n:u_pll_clk/clkout0' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins u_pll_clk/u_pll_e1:CLKOUT0
Executing : get_pins u_pll_clk/u_pll_e1:CLKOUT0 successfully.
Executing : create_generated_clock -name clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred -source [get_ports sys_clk] [get_pins u_pll_clk/u_pll_e1:CLKOUT0] -master_clock clk -edges {1 2 3} -edge_shift {0.000000 0.000000 0.000000} -add
Executing : create_generated_clock -name clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred -source [get_ports sys_clk] [get_pins u_pll_clk/u_pll_e1:CLKOUT0] -master_clock clk -edges {1 2 3} -edge_shift {0.000000 0.000000 0.000000} -add successfully.
C: SDC-2025: Clock source 'n:u_pll_clk/clkout1' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins u_pll_clk/u_pll_e1:CLKOUT1
Executing : get_pins u_pll_clk/u_pll_e1:CLKOUT1 successfully.
Executing : create_generated_clock -name clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred -source [get_ports sys_clk] [get_pins u_pll_clk/u_pll_e1:CLKOUT1] -master_clock clk -edges {1 2 3} -edge_shift {0.000000 10.000000 20.000000} -add
Executing : create_generated_clock -name clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred -source [get_ports sys_clk] [get_pins u_pll_clk/u_pll_e1:CLKOUT1] -master_clock clk -edges {1 2 3} -edge_shift {0.000000 10.000000 20.000000} -add successfully.
Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.008s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start mod-gen.
I: Constant propagation done on out_xor (bmsREDXOR).
I: Constant propagation done on out_xor_1 (bmsREDXOR).
I: Constant propagation done on out_xor_2 (bmsREDXOR).
I: Constant propagation done on out_xor_3 (bmsREDXOR).
I: Constant propagation done on out_xor_4 (bmsREDXOR).
I: Constant propagation done on out_xor_5 (bmsREDXOR).
I: Constant propagation done on u_ram_wr/N15_inv (bmsINV).
I: Constant propagation done on u_ram_wr/N15_inv_1 (bmsINV).
I: Constant propagation done on u_ram_wr/N15_inv_2 (bmsINV).
I: Constant propagation done on u_ram_wr/N15_inv_3 (bmsINV).
Executing : mod-gen successfully. Time elapsed: 0.013s wall, 0.016s user + 0.000s system = 0.016s CPU (121.9%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.016s wall, 0.016s user + 0.000s system = 0.016s CPU (98.5%)

Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.021s wall, 0.031s user + 0.000s system = 0.031s CPU (148.2%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.006s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

W: Unable to honor max fanout constraint for gtp_inv driven net N0_0
W: Unable to honor max fanout constraint for gtp_inv driven net N0_0

Cell Usage:
GTP_DFF_C                    30 uses
GTP_DRM9K                     1 use
GTP_GRS                       1 use
GTP_INV                       1 use
GTP_LUT1                      2 uses
GTP_LUT2                      6 uses
GTP_LUT3                      4 uses
GTP_LUT4                      4 uses
GTP_LUT5                      4 uses
GTP_LUT5CARRY                17 uses
GTP_PLL_E1                    1 use

I/O ports: 33
GTP_INBUF                   2 uses
GTP_OUTBUF                 31 uses

Mapping Summary:
Total LUTs: 37 of 17536 (0.21%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 37
Total Registers: 30 of 26304 (0.11%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.5 of 48 (1.04%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 33 of 240 (13.75%)


Overview of Control Sets:

Number of unique control sets : 2

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 0        | 0                 0
  [2, 4)      | 0        | 0                 0
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 0        | 0                 0
  [10, 12)    | 1        | 0                 1
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 1        | 0                 1
--------------------------------------------------------------
  The maximum fanout: 19
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                30
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                0
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'ip_2port_ram' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to ip_2port_ram_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'clk_25m' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'clk_50m' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'locked' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ram_rd_addr[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ram_rd_addr[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ram_rd_addr[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ram_rd_addr[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ram_rd_addr[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ram_rd_data[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ram_rd_data[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ram_rd_data[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ram_rd_data[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ram_rd_data[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ram_rd_data[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ram_rd_data[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ram_rd_data[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ram_rd_en' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ram_wr_addr[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ram_wr_addr[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ram_wr_addr[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ram_wr_addr[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ram_wr_addr[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ram_wr_data[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ram_wr_data[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ram_wr_data[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ram_wr_data[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ram_wr_data[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ram_wr_data[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ram_wr_data[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ram_wr_data[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ram_wr_en' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:4s
Action synthesize: CPU time elapsed is 0h:0m:2s
Action synthesize: Process CPU time elapsed is 0h:0m:2s
Current time: Tue Oct 18 11:05:57 2022
Action synthesize: Peak memory pool usage is 228 MB
