#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Mon Nov 27 18:15:21 2023
# Process ID: 15368
# Current directory: C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstlstaj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16364 C:\Users\rabia\OneDrive\Masast\vhdl\project_6_gstlstaj\project_6_gstlstaj.xpr
# Log file: C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstlstaj/vivado.log
# Journal file: C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstlstaj\vivado.jou
# Running On: the_gokcell, OS: Windows, CPU Frequency: 1800 MHz, CPU Physical cores: 4, Host memory: 12789 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstlstaj/project_6_gstlstaj.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstlstaj/project_6_gstlstaj.gen/sources_1'.
Scanning sources...
Finished scanning sources
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2023.1/data/ip'.
open_project: Time (s): cpu = 00:00:52 ; elapsed = 00:00:43 . Memory (MB): peak = 2896.633 ; gain = 388.223
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstlstaj/project_6_gstlstaj.srcs/sim_1/new/tb_ripplecarry_adder_better_gstl.v w ]
add_files -fileset sim_1 C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstlstaj/project_6_gstlstaj.srcs/sim_1/new/tb_ripplecarry_adder_better_gstl.v
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_ripplecarry_adder_gstl'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstlstaj/project_6_gstlstaj.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ripplecarry_adder_gstl' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstlstaj/project_6_gstlstaj.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_ripplecarry_adder_gstl_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstlstaj/project_6_gstlstaj.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ripplecarry_adder_gstl_behav xil_defaultlib.tb_ripplecarry_adder_gstl xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ripplecarry_adder_gstl_behav xil_defaultlib.tb_ripplecarry_adder_gstl xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstlstaj/project_6_gstlstaj.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_ripplecarry_adder_gstl_behav -key {Behavioral:sim_1:Functional:tb_ripplecarry_adder_gstl} -tclbatch {tb_ripplecarry_adder_gstl.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_ripplecarry_adder_gstl.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 16000ns
A=0000, B=0000, Cin=0, Sum=0000, Cout=0
A=0000, B=0000, Cin=1, Sum=0001, Cout=0
A=0000, B=0001, Cin=0, Sum=0001, Cout=0
A=0000, B=0001, Cin=1, Sum=0010, Cout=0
A=0000, B=0010, Cin=0, Sum=0010, Cout=0
A=0000, B=0010, Cin=1, Sum=0011, Cout=0
A=0000, B=0011, Cin=0, Sum=0011, Cout=0
A=0000, B=0011, Cin=1, Sum=0100, Cout=0
A=0000, B=0100, Cin=0, Sum=0100, Cout=0
A=0000, B=0100, Cin=1, Sum=0101, Cout=0
A=0000, B=0101, Cin=0, Sum=0101, Cout=0
A=0000, B=0101, Cin=1, Sum=0110, Cout=0
A=0000, B=0110, Cin=0, Sum=0110, Cout=0
A=0000, B=0110, Cin=1, Sum=0111, Cout=0
A=0000, B=0111, Cin=0, Sum=0111, Cout=0
A=0000, B=0111, Cin=1, Sum=1000, Cout=0
A=0000, B=1000, Cin=0, Sum=1000, Cout=0
A=0000, B=1000, Cin=1, Sum=1001, Cout=0
A=0000, B=1001, Cin=0, Sum=1001, Cout=0
A=0000, B=1001, Cin=1, Sum=1010, Cout=0
A=0000, B=1010, Cin=0, Sum=1010, Cout=0
A=0000, B=1010, Cin=1, Sum=1011, Cout=0
A=0000, B=1011, Cin=0, Sum=1011, Cout=0
A=0000, B=1011, Cin=1, Sum=1100, Cout=0
A=0000, B=1100, Cin=0, Sum=1100, Cout=0
A=0000, B=1100, Cin=1, Sum=1101, Cout=0
A=0000, B=1101, Cin=0, Sum=1101, Cout=0
A=0000, B=1101, Cin=1, Sum=1110, Cout=0
A=0000, B=1110, Cin=0, Sum=1110, Cout=0
A=0000, B=1110, Cin=1, Sum=1111, Cout=0
A=0000, B=1111, Cin=0, Sum=1111, Cout=0
A=0000, B=1111, Cin=1, Sum=0000, Cout=1
A=0001, B=0000, Cin=0, Sum=0001, Cout=0
A=0001, B=0000, Cin=1, Sum=0010, Cout=0
A=0001, B=0001, Cin=0, Sum=0010, Cout=0
A=0001, B=0001, Cin=1, Sum=0011, Cout=0
A=0001, B=0010, Cin=0, Sum=0011, Cout=0
A=0001, B=0010, Cin=1, Sum=0100, Cout=0
A=0001, B=0011, Cin=0, Sum=0100, Cout=0
A=0001, B=0011, Cin=1, Sum=0101, Cout=0
A=0001, B=0100, Cin=0, Sum=0101, Cout=0
A=0001, B=0100, Cin=1, Sum=0110, Cout=0
A=0001, B=0101, Cin=0, Sum=0110, Cout=0
A=0001, B=0101, Cin=1, Sum=0111, Cout=0
A=0001, B=0110, Cin=0, Sum=0111, Cout=0
A=0001, B=0110, Cin=1, Sum=1000, Cout=0
A=0001, B=0111, Cin=0, Sum=1000, Cout=0
A=0001, B=0111, Cin=1, Sum=1001, Cout=0
A=0001, B=1000, Cin=0, Sum=1001, Cout=0
A=0001, B=1000, Cin=1, Sum=1010, Cout=0
A=0001, B=1001, Cin=0, Sum=1010, Cout=0
A=0001, B=1001, Cin=1, Sum=1011, Cout=0
A=0001, B=1010, Cin=0, Sum=1011, Cout=0
A=0001, B=1010, Cin=1, Sum=1100, Cout=0
A=0001, B=1011, Cin=0, Sum=1100, Cout=0
A=0001, B=1011, Cin=1, Sum=1101, Cout=0
A=0001, B=1100, Cin=0, Sum=1101, Cout=0
A=0001, B=1100, Cin=1, Sum=1110, Cout=0
A=0001, B=1101, Cin=0, Sum=1110, Cout=0
A=0001, B=1101, Cin=1, Sum=1111, Cout=0
A=0001, B=1110, Cin=0, Sum=1111, Cout=0
A=0001, B=1110, Cin=1, Sum=0000, Cout=1
A=0001, B=1111, Cin=0, Sum=0000, Cout=1
A=0001, B=1111, Cin=1, Sum=0001, Cout=1
A=0010, B=0000, Cin=0, Sum=0010, Cout=0
A=0010, B=0000, Cin=1, Sum=0011, Cout=0
A=0010, B=0001, Cin=0, Sum=0011, Cout=0
A=0010, B=0001, Cin=1, Sum=0100, Cout=0
A=0010, B=0010, Cin=0, Sum=0100, Cout=0
A=0010, B=0010, Cin=1, Sum=0101, Cout=0
A=0010, B=0011, Cin=0, Sum=0101, Cout=0
A=0010, B=0011, Cin=1, Sum=0110, Cout=0
A=0010, B=0100, Cin=0, Sum=0110, Cout=0
A=0010, B=0100, Cin=1, Sum=0111, Cout=0
A=0010, B=0101, Cin=0, Sum=0111, Cout=0
A=0010, B=0101, Cin=1, Sum=1000, Cout=0
A=0010, B=0110, Cin=0, Sum=1000, Cout=0
A=0010, B=0110, Cin=1, Sum=1001, Cout=0
A=0010, B=0111, Cin=0, Sum=1001, Cout=0
A=0010, B=0111, Cin=1, Sum=1010, Cout=0
A=0010, B=1000, Cin=0, Sum=1010, Cout=0
A=0010, B=1000, Cin=1, Sum=1011, Cout=0
A=0010, B=1001, Cin=0, Sum=1011, Cout=0
A=0010, B=1001, Cin=1, Sum=1100, Cout=0
A=0010, B=1010, Cin=0, Sum=1100, Cout=0
A=0010, B=1010, Cin=1, Sum=1101, Cout=0
A=0010, B=1011, Cin=0, Sum=1101, Cout=0
A=0010, B=1011, Cin=1, Sum=1110, Cout=0
A=0010, B=1100, Cin=0, Sum=1110, Cout=0
A=0010, B=1100, Cin=1, Sum=1111, Cout=0
A=0010, B=1101, Cin=0, Sum=1111, Cout=0
A=0010, B=1101, Cin=1, Sum=0000, Cout=1
A=0010, B=1110, Cin=0, Sum=0000, Cout=1
A=0010, B=1110, Cin=1, Sum=0001, Cout=1
A=0010, B=1111, Cin=0, Sum=0001, Cout=1
A=0010, B=1111, Cin=1, Sum=0010, Cout=1
A=0011, B=0000, Cin=0, Sum=0011, Cout=0
A=0011, B=0000, Cin=1, Sum=0100, Cout=0
A=0011, B=0001, Cin=0, Sum=0100, Cout=0
A=0011, B=0001, Cin=1, Sum=0101, Cout=0
A=0011, B=0010, Cin=0, Sum=0101, Cout=0
A=0011, B=0010, Cin=1, Sum=0110, Cout=0
A=0011, B=0011, Cin=0, Sum=0110, Cout=0
A=0011, B=0011, Cin=1, Sum=0111, Cout=0
A=0011, B=0100, Cin=0, Sum=0111, Cout=0
A=0011, B=0100, Cin=1, Sum=1000, Cout=0
A=0011, B=0101, Cin=0, Sum=1000, Cout=0
A=0011, B=0101, Cin=1, Sum=1001, Cout=0
A=0011, B=0110, Cin=0, Sum=1001, Cout=0
A=0011, B=0110, Cin=1, Sum=1010, Cout=0
A=0011, B=0111, Cin=0, Sum=1010, Cout=0
A=0011, B=0111, Cin=1, Sum=1011, Cout=0
A=0011, B=1000, Cin=0, Sum=1011, Cout=0
A=0011, B=1000, Cin=1, Sum=1100, Cout=0
A=0011, B=1001, Cin=0, Sum=1100, Cout=0
A=0011, B=1001, Cin=1, Sum=1101, Cout=0
A=0011, B=1010, Cin=0, Sum=1101, Cout=0
A=0011, B=1010, Cin=1, Sum=1110, Cout=0
A=0011, B=1011, Cin=0, Sum=1110, Cout=0
A=0011, B=1011, Cin=1, Sum=1111, Cout=0
A=0011, B=1100, Cin=0, Sum=1111, Cout=0
A=0011, B=1100, Cin=1, Sum=0000, Cout=1
A=0011, B=1101, Cin=0, Sum=0000, Cout=1
A=0011, B=1101, Cin=1, Sum=0001, Cout=1
A=0011, B=1110, Cin=0, Sum=0001, Cout=1
A=0011, B=1110, Cin=1, Sum=0010, Cout=1
A=0011, B=1111, Cin=0, Sum=0010, Cout=1
A=0011, B=1111, Cin=1, Sum=0011, Cout=1
A=0100, B=0000, Cin=0, Sum=0100, Cout=0
A=0100, B=0000, Cin=1, Sum=0101, Cout=0
A=0100, B=0001, Cin=0, Sum=0101, Cout=0
A=0100, B=0001, Cin=1, Sum=0110, Cout=0
A=0100, B=0010, Cin=0, Sum=0110, Cout=0
A=0100, B=0010, Cin=1, Sum=0111, Cout=0
A=0100, B=0011, Cin=0, Sum=0111, Cout=0
A=0100, B=0011, Cin=1, Sum=1000, Cout=0
A=0100, B=0100, Cin=0, Sum=1000, Cout=0
A=0100, B=0100, Cin=1, Sum=1001, Cout=0
A=0100, B=0101, Cin=0, Sum=1001, Cout=0
A=0100, B=0101, Cin=1, Sum=1010, Cout=0
A=0100, B=0110, Cin=0, Sum=1010, Cout=0
A=0100, B=0110, Cin=1, Sum=1011, Cout=0
A=0100, B=0111, Cin=0, Sum=1011, Cout=0
A=0100, B=0111, Cin=1, Sum=1100, Cout=0
A=0100, B=1000, Cin=0, Sum=1100, Cout=0
A=0100, B=1000, Cin=1, Sum=1101, Cout=0
A=0100, B=1001, Cin=0, Sum=1101, Cout=0
A=0100, B=1001, Cin=1, Sum=1110, Cout=0
A=0100, B=1010, Cin=0, Sum=1110, Cout=0
A=0100, B=1010, Cin=1, Sum=1111, Cout=0
A=0100, B=1011, Cin=0, Sum=1111, Cout=0
A=0100, B=1011, Cin=1, Sum=0000, Cout=1
A=0100, B=1100, Cin=0, Sum=0000, Cout=1
A=0100, B=1100, Cin=1, Sum=0001, Cout=1
A=0100, B=1101, Cin=0, Sum=0001, Cout=1
A=0100, B=1101, Cin=1, Sum=0010, Cout=1
A=0100, B=1110, Cin=0, Sum=0010, Cout=1
A=0100, B=1110, Cin=1, Sum=0011, Cout=1
A=0100, B=1111, Cin=0, Sum=0011, Cout=1
A=0100, B=1111, Cin=1, Sum=0100, Cout=1
A=0101, B=0000, Cin=0, Sum=0101, Cout=0
A=0101, B=0000, Cin=1, Sum=0110, Cout=0
A=0101, B=0001, Cin=0, Sum=0110, Cout=0
A=0101, B=0001, Cin=1, Sum=0111, Cout=0
A=0101, B=0010, Cin=0, Sum=0111, Cout=0
A=0101, B=0010, Cin=1, Sum=1000, Cout=0
A=0101, B=0011, Cin=0, Sum=1000, Cout=0
A=0101, B=0011, Cin=1, Sum=1001, Cout=0
A=0101, B=0100, Cin=0, Sum=1001, Cout=0
A=0101, B=0100, Cin=1, Sum=1010, Cout=0
A=0101, B=0101, Cin=0, Sum=1010, Cout=0
A=0101, B=0101, Cin=1, Sum=1011, Cout=0
A=0101, B=0110, Cin=0, Sum=1011, Cout=0
A=0101, B=0110, Cin=1, Sum=1100, Cout=0
A=0101, B=0111, Cin=0, Sum=1100, Cout=0
A=0101, B=0111, Cin=1, Sum=1101, Cout=0
A=0101, B=1000, Cin=0, Sum=1101, Cout=0
A=0101, B=1000, Cin=1, Sum=1110, Cout=0
A=0101, B=1001, Cin=0, Sum=1110, Cout=0
A=0101, B=1001, Cin=1, Sum=1111, Cout=0
A=0101, B=1010, Cin=0, Sum=1111, Cout=0
A=0101, B=1010, Cin=1, Sum=0000, Cout=1
A=0101, B=1011, Cin=0, Sum=0000, Cout=1
A=0101, B=1011, Cin=1, Sum=0001, Cout=1
A=0101, B=1100, Cin=0, Sum=0001, Cout=1
A=0101, B=1100, Cin=1, Sum=0010, Cout=1
A=0101, B=1101, Cin=0, Sum=0010, Cout=1
A=0101, B=1101, Cin=1, Sum=0011, Cout=1
A=0101, B=1110, Cin=0, Sum=0011, Cout=1
A=0101, B=1110, Cin=1, Sum=0100, Cout=1
A=0101, B=1111, Cin=0, Sum=0100, Cout=1
A=0101, B=1111, Cin=1, Sum=0101, Cout=1
A=0110, B=0000, Cin=0, Sum=0110, Cout=0
A=0110, B=0000, Cin=1, Sum=0111, Cout=0
A=0110, B=0001, Cin=0, Sum=0111, Cout=0
A=0110, B=0001, Cin=1, Sum=1000, Cout=0
A=0110, B=0010, Cin=0, Sum=1000, Cout=0
A=0110, B=0010, Cin=1, Sum=1001, Cout=0
A=0110, B=0011, Cin=0, Sum=1001, Cout=0
A=0110, B=0011, Cin=1, Sum=1010, Cout=0
A=0110, B=0100, Cin=0, Sum=1010, Cout=0
A=0110, B=0100, Cin=1, Sum=1011, Cout=0
A=0110, B=0101, Cin=0, Sum=1011, Cout=0
A=0110, B=0101, Cin=1, Sum=1100, Cout=0
A=0110, B=0110, Cin=0, Sum=1100, Cout=0
A=0110, B=0110, Cin=1, Sum=1101, Cout=0
A=0110, B=0111, Cin=0, Sum=1101, Cout=0
A=0110, B=0111, Cin=1, Sum=1110, Cout=0
A=0110, B=1000, Cin=0, Sum=1110, Cout=0
A=0110, B=1000, Cin=1, Sum=1111, Cout=0
A=0110, B=1001, Cin=0, Sum=1111, Cout=0
A=0110, B=1001, Cin=1, Sum=0000, Cout=1
A=0110, B=1010, Cin=0, Sum=0000, Cout=1
A=0110, B=1010, Cin=1, Sum=0001, Cout=1
A=0110, B=1011, Cin=0, Sum=0001, Cout=1
A=0110, B=1011, Cin=1, Sum=0010, Cout=1
A=0110, B=1100, Cin=0, Sum=0010, Cout=1
A=0110, B=1100, Cin=1, Sum=0011, Cout=1
A=0110, B=1101, Cin=0, Sum=0011, Cout=1
A=0110, B=1101, Cin=1, Sum=0100, Cout=1
A=0110, B=1110, Cin=0, Sum=0100, Cout=1
A=0110, B=1110, Cin=1, Sum=0101, Cout=1
A=0110, B=1111, Cin=0, Sum=0101, Cout=1
A=0110, B=1111, Cin=1, Sum=0110, Cout=1
A=0111, B=0000, Cin=0, Sum=0111, Cout=0
A=0111, B=0000, Cin=1, Sum=1000, Cout=0
A=0111, B=0001, Cin=0, Sum=1000, Cout=0
A=0111, B=0001, Cin=1, Sum=1001, Cout=0
A=0111, B=0010, Cin=0, Sum=1001, Cout=0
A=0111, B=0010, Cin=1, Sum=1010, Cout=0
A=0111, B=0011, Cin=0, Sum=1010, Cout=0
A=0111, B=0011, Cin=1, Sum=1011, Cout=0
A=0111, B=0100, Cin=0, Sum=1011, Cout=0
A=0111, B=0100, Cin=1, Sum=1100, Cout=0
A=0111, B=0101, Cin=0, Sum=1100, Cout=0
A=0111, B=0101, Cin=1, Sum=1101, Cout=0
A=0111, B=0110, Cin=0, Sum=1101, Cout=0
A=0111, B=0110, Cin=1, Sum=1110, Cout=0
A=0111, B=0111, Cin=0, Sum=1110, Cout=0
A=0111, B=0111, Cin=1, Sum=1111, Cout=0
A=0111, B=1000, Cin=0, Sum=1111, Cout=0
A=0111, B=1000, Cin=1, Sum=0000, Cout=1
A=0111, B=1001, Cin=0, Sum=0000, Cout=1
A=0111, B=1001, Cin=1, Sum=0001, Cout=1
A=0111, B=1010, Cin=0, Sum=0001, Cout=1
A=0111, B=1010, Cin=1, Sum=0010, Cout=1
A=0111, B=1011, Cin=0, Sum=0010, Cout=1
A=0111, B=1011, Cin=1, Sum=0011, Cout=1
A=0111, B=1100, Cin=0, Sum=0011, Cout=1
A=0111, B=1100, Cin=1, Sum=0100, Cout=1
A=0111, B=1101, Cin=0, Sum=0100, Cout=1
A=0111, B=1101, Cin=1, Sum=0101, Cout=1
A=0111, B=1110, Cin=0, Sum=0101, Cout=1
A=0111, B=1110, Cin=1, Sum=0110, Cout=1
A=0111, B=1111, Cin=0, Sum=0110, Cout=1
A=0111, B=1111, Cin=1, Sum=0111, Cout=1
A=1000, B=0000, Cin=0, Sum=1000, Cout=0
A=1000, B=0000, Cin=1, Sum=1001, Cout=0
A=1000, B=0001, Cin=0, Sum=1001, Cout=0
A=1000, B=0001, Cin=1, Sum=1010, Cout=0
A=1000, B=0010, Cin=0, Sum=1010, Cout=0
A=1000, B=0010, Cin=1, Sum=1011, Cout=0
A=1000, B=0011, Cin=0, Sum=1011, Cout=0
A=1000, B=0011, Cin=1, Sum=1100, Cout=0
A=1000, B=0100, Cin=0, Sum=1100, Cout=0
A=1000, B=0100, Cin=1, Sum=1101, Cout=0
A=1000, B=0101, Cin=0, Sum=1101, Cout=0
A=1000, B=0101, Cin=1, Sum=1110, Cout=0
A=1000, B=0110, Cin=0, Sum=1110, Cout=0
A=1000, B=0110, Cin=1, Sum=1111, Cout=0
A=1000, B=0111, Cin=0, Sum=1111, Cout=0
A=1000, B=0111, Cin=1, Sum=0000, Cout=1
A=1000, B=1000, Cin=0, Sum=0000, Cout=1
A=1000, B=1000, Cin=1, Sum=0001, Cout=1
A=1000, B=1001, Cin=0, Sum=0001, Cout=1
A=1000, B=1001, Cin=1, Sum=0010, Cout=1
A=1000, B=1010, Cin=0, Sum=0010, Cout=1
A=1000, B=1010, Cin=1, Sum=0011, Cout=1
A=1000, B=1011, Cin=0, Sum=0011, Cout=1
A=1000, B=1011, Cin=1, Sum=0100, Cout=1
A=1000, B=1100, Cin=0, Sum=0100, Cout=1
A=1000, B=1100, Cin=1, Sum=0101, Cout=1
A=1000, B=1101, Cin=0, Sum=0101, Cout=1
A=1000, B=1101, Cin=1, Sum=0110, Cout=1
A=1000, B=1110, Cin=0, Sum=0110, Cout=1
A=1000, B=1110, Cin=1, Sum=0111, Cout=1
A=1000, B=1111, Cin=0, Sum=0111, Cout=1
A=1000, B=1111, Cin=1, Sum=1000, Cout=1
A=1001, B=0000, Cin=0, Sum=1001, Cout=0
A=1001, B=0000, Cin=1, Sum=1010, Cout=0
A=1001, B=0001, Cin=0, Sum=1010, Cout=0
A=1001, B=0001, Cin=1, Sum=1011, Cout=0
A=1001, B=0010, Cin=0, Sum=1011, Cout=0
A=1001, B=0010, Cin=1, Sum=1100, Cout=0
A=1001, B=0011, Cin=0, Sum=1100, Cout=0
A=1001, B=0011, Cin=1, Sum=1101, Cout=0
A=1001, B=0100, Cin=0, Sum=1101, Cout=0
A=1001, B=0100, Cin=1, Sum=1110, Cout=0
A=1001, B=0101, Cin=0, Sum=1110, Cout=0
A=1001, B=0101, Cin=1, Sum=1111, Cout=0
A=1001, B=0110, Cin=0, Sum=1111, Cout=0
A=1001, B=0110, Cin=1, Sum=0000, Cout=1
A=1001, B=0111, Cin=0, Sum=0000, Cout=1
A=1001, B=0111, Cin=1, Sum=0001, Cout=1
A=1001, B=1000, Cin=0, Sum=0001, Cout=1
A=1001, B=1000, Cin=1, Sum=0010, Cout=1
A=1001, B=1001, Cin=0, Sum=0010, Cout=1
A=1001, B=1001, Cin=1, Sum=0011, Cout=1
A=1001, B=1010, Cin=0, Sum=0011, Cout=1
A=1001, B=1010, Cin=1, Sum=0100, Cout=1
A=1001, B=1011, Cin=0, Sum=0100, Cout=1
A=1001, B=1011, Cin=1, Sum=0101, Cout=1
A=1001, B=1100, Cin=0, Sum=0101, Cout=1
A=1001, B=1100, Cin=1, Sum=0110, Cout=1
A=1001, B=1101, Cin=0, Sum=0110, Cout=1
A=1001, B=1101, Cin=1, Sum=0111, Cout=1
A=1001, B=1110, Cin=0, Sum=0111, Cout=1
A=1001, B=1110, Cin=1, Sum=1000, Cout=1
A=1001, B=1111, Cin=0, Sum=1000, Cout=1
A=1001, B=1111, Cin=1, Sum=1001, Cout=1
A=1010, B=0000, Cin=0, Sum=1010, Cout=0
A=1010, B=0000, Cin=1, Sum=1011, Cout=0
A=1010, B=0001, Cin=0, Sum=1011, Cout=0
A=1010, B=0001, Cin=1, Sum=1100, Cout=0
A=1010, B=0010, Cin=0, Sum=1100, Cout=0
A=1010, B=0010, Cin=1, Sum=1101, Cout=0
A=1010, B=0011, Cin=0, Sum=1101, Cout=0
A=1010, B=0011, Cin=1, Sum=1110, Cout=0
A=1010, B=0100, Cin=0, Sum=1110, Cout=0
A=1010, B=0100, Cin=1, Sum=1111, Cout=0
A=1010, B=0101, Cin=0, Sum=1111, Cout=0
A=1010, B=0101, Cin=1, Sum=0000, Cout=1
A=1010, B=0110, Cin=0, Sum=0000, Cout=1
A=1010, B=0110, Cin=1, Sum=0001, Cout=1
A=1010, B=0111, Cin=0, Sum=0001, Cout=1
A=1010, B=0111, Cin=1, Sum=0010, Cout=1
A=1010, B=1000, Cin=0, Sum=0010, Cout=1
A=1010, B=1000, Cin=1, Sum=0011, Cout=1
A=1010, B=1001, Cin=0, Sum=0011, Cout=1
A=1010, B=1001, Cin=1, Sum=0100, Cout=1
A=1010, B=1010, Cin=0, Sum=0100, Cout=1
A=1010, B=1010, Cin=1, Sum=0101, Cout=1
A=1010, B=1011, Cin=0, Sum=0101, Cout=1
A=1010, B=1011, Cin=1, Sum=0110, Cout=1
A=1010, B=1100, Cin=0, Sum=0110, Cout=1
A=1010, B=1100, Cin=1, Sum=0111, Cout=1
A=1010, B=1101, Cin=0, Sum=0111, Cout=1
A=1010, B=1101, Cin=1, Sum=1000, Cout=1
A=1010, B=1110, Cin=0, Sum=1000, Cout=1
A=1010, B=1110, Cin=1, Sum=1001, Cout=1
A=1010, B=1111, Cin=0, Sum=1001, Cout=1
A=1010, B=1111, Cin=1, Sum=1010, Cout=1
A=1011, B=0000, Cin=0, Sum=1011, Cout=0
A=1011, B=0000, Cin=1, Sum=1100, Cout=0
A=1011, B=0001, Cin=0, Sum=1100, Cout=0
A=1011, B=0001, Cin=1, Sum=1101, Cout=0
A=1011, B=0010, Cin=0, Sum=1101, Cout=0
A=1011, B=0010, Cin=1, Sum=1110, Cout=0
A=1011, B=0011, Cin=0, Sum=1110, Cout=0
A=1011, B=0011, Cin=1, Sum=1111, Cout=0
A=1011, B=0100, Cin=0, Sum=1111, Cout=0
A=1011, B=0100, Cin=1, Sum=0000, Cout=1
A=1011, B=0101, Cin=0, Sum=0000, Cout=1
A=1011, B=0101, Cin=1, Sum=0001, Cout=1
A=1011, B=0110, Cin=0, Sum=0001, Cout=1
A=1011, B=0110, Cin=1, Sum=0010, Cout=1
A=1011, B=0111, Cin=0, Sum=0010, Cout=1
A=1011, B=0111, Cin=1, Sum=0011, Cout=1
A=1011, B=1000, Cin=0, Sum=0011, Cout=1
A=1011, B=1000, Cin=1, Sum=0100, Cout=1
A=1011, B=1001, Cin=0, Sum=0100, Cout=1
A=1011, B=1001, Cin=1, Sum=0101, Cout=1
A=1011, B=1010, Cin=0, Sum=0101, Cout=1
A=1011, B=1010, Cin=1, Sum=0110, Cout=1
A=1011, B=1011, Cin=0, Sum=0110, Cout=1
A=1011, B=1011, Cin=1, Sum=0111, Cout=1
A=1011, B=1100, Cin=0, Sum=0111, Cout=1
A=1011, B=1100, Cin=1, Sum=1000, Cout=1
A=1011, B=1101, Cin=0, Sum=1000, Cout=1
A=1011, B=1101, Cin=1, Sum=1001, Cout=1
A=1011, B=1110, Cin=0, Sum=1001, Cout=1
A=1011, B=1110, Cin=1, Sum=1010, Cout=1
A=1011, B=1111, Cin=0, Sum=1010, Cout=1
A=1011, B=1111, Cin=1, Sum=1011, Cout=1
A=1100, B=0000, Cin=0, Sum=1100, Cout=0
A=1100, B=0000, Cin=1, Sum=1101, Cout=0
A=1100, B=0001, Cin=0, Sum=1101, Cout=0
A=1100, B=0001, Cin=1, Sum=1110, Cout=0
A=1100, B=0010, Cin=0, Sum=1110, Cout=0
A=1100, B=0010, Cin=1, Sum=1111, Cout=0
A=1100, B=0011, Cin=0, Sum=1111, Cout=0
A=1100, B=0011, Cin=1, Sum=0000, Cout=1
A=1100, B=0100, Cin=0, Sum=0000, Cout=1
A=1100, B=0100, Cin=1, Sum=0001, Cout=1
A=1100, B=0101, Cin=0, Sum=0001, Cout=1
A=1100, B=0101, Cin=1, Sum=0010, Cout=1
A=1100, B=0110, Cin=0, Sum=0010, Cout=1
A=1100, B=0110, Cin=1, Sum=0011, Cout=1
A=1100, B=0111, Cin=0, Sum=0011, Cout=1
A=1100, B=0111, Cin=1, Sum=0100, Cout=1
A=1100, B=1000, Cin=0, Sum=0100, Cout=1
A=1100, B=1000, Cin=1, Sum=0101, Cout=1
A=1100, B=1001, Cin=0, Sum=0101, Cout=1
A=1100, B=1001, Cin=1, Sum=0110, Cout=1
A=1100, B=1010, Cin=0, Sum=0110, Cout=1
A=1100, B=1010, Cin=1, Sum=0111, Cout=1
A=1100, B=1011, Cin=0, Sum=0111, Cout=1
A=1100, B=1011, Cin=1, Sum=1000, Cout=1
A=1100, B=1100, Cin=0, Sum=1000, Cout=1
A=1100, B=1100, Cin=1, Sum=1001, Cout=1
A=1100, B=1101, Cin=0, Sum=1001, Cout=1
A=1100, B=1101, Cin=1, Sum=1010, Cout=1
A=1100, B=1110, Cin=0, Sum=1010, Cout=1
A=1100, B=1110, Cin=1, Sum=1011, Cout=1
A=1100, B=1111, Cin=0, Sum=1011, Cout=1
A=1100, B=1111, Cin=1, Sum=1100, Cout=1
A=1101, B=0000, Cin=0, Sum=1101, Cout=0
A=1101, B=0000, Cin=1, Sum=1110, Cout=0
A=1101, B=0001, Cin=0, Sum=1110, Cout=0
A=1101, B=0001, Cin=1, Sum=1111, Cout=0
A=1101, B=0010, Cin=0, Sum=1111, Cout=0
A=1101, B=0010, Cin=1, Sum=0000, Cout=1
A=1101, B=0011, Cin=0, Sum=0000, Cout=1
A=1101, B=0011, Cin=1, Sum=0001, Cout=1
A=1101, B=0100, Cin=0, Sum=0001, Cout=1
A=1101, B=0100, Cin=1, Sum=0010, Cout=1
A=1101, B=0101, Cin=0, Sum=0010, Cout=1
A=1101, B=0101, Cin=1, Sum=0011, Cout=1
A=1101, B=0110, Cin=0, Sum=0011, Cout=1
A=1101, B=0110, Cin=1, Sum=0100, Cout=1
A=1101, B=0111, Cin=0, Sum=0100, Cout=1
A=1101, B=0111, Cin=1, Sum=0101, Cout=1
A=1101, B=1000, Cin=0, Sum=0101, Cout=1
A=1101, B=1000, Cin=1, Sum=0110, Cout=1
A=1101, B=1001, Cin=0, Sum=0110, Cout=1
A=1101, B=1001, Cin=1, Sum=0111, Cout=1
A=1101, B=1010, Cin=0, Sum=0111, Cout=1
A=1101, B=1010, Cin=1, Sum=1000, Cout=1
A=1101, B=1011, Cin=0, Sum=1000, Cout=1
A=1101, B=1011, Cin=1, Sum=1001, Cout=1
A=1101, B=1100, Cin=0, Sum=1001, Cout=1
A=1101, B=1100, Cin=1, Sum=1010, Cout=1
A=1101, B=1101, Cin=0, Sum=1010, Cout=1
A=1101, B=1101, Cin=1, Sum=1011, Cout=1
A=1101, B=1110, Cin=0, Sum=1011, Cout=1
A=1101, B=1110, Cin=1, Sum=1100, Cout=1
A=1101, B=1111, Cin=0, Sum=1100, Cout=1
A=1101, B=1111, Cin=1, Sum=1101, Cout=1
A=1110, B=0000, Cin=0, Sum=1110, Cout=0
A=1110, B=0000, Cin=1, Sum=1111, Cout=0
A=1110, B=0001, Cin=0, Sum=1111, Cout=0
A=1110, B=0001, Cin=1, Sum=0000, Cout=1
A=1110, B=0010, Cin=0, Sum=0000, Cout=1
A=1110, B=0010, Cin=1, Sum=0001, Cout=1
A=1110, B=0011, Cin=0, Sum=0001, Cout=1
A=1110, B=0011, Cin=1, Sum=0010, Cout=1
A=1110, B=0100, Cin=0, Sum=0010, Cout=1
A=1110, B=0100, Cin=1, Sum=0011, Cout=1
A=1110, B=0101, Cin=0, Sum=0011, Cout=1
A=1110, B=0101, Cin=1, Sum=0100, Cout=1
A=1110, B=0110, Cin=0, Sum=0100, Cout=1
A=1110, B=0110, Cin=1, Sum=0101, Cout=1
A=1110, B=0111, Cin=0, Sum=0101, Cout=1
A=1110, B=0111, Cin=1, Sum=0110, Cout=1
A=1110, B=1000, Cin=0, Sum=0110, Cout=1
A=1110, B=1000, Cin=1, Sum=0111, Cout=1
A=1110, B=1001, Cin=0, Sum=0111, Cout=1
A=1110, B=1001, Cin=1, Sum=1000, Cout=1
A=1110, B=1010, Cin=0, Sum=1000, Cout=1
A=1110, B=1010, Cin=1, Sum=1001, Cout=1
A=1110, B=1011, Cin=0, Sum=1001, Cout=1
A=1110, B=1011, Cin=1, Sum=1010, Cout=1
A=1110, B=1100, Cin=0, Sum=1010, Cout=1
A=1110, B=1100, Cin=1, Sum=1011, Cout=1
A=1110, B=1101, Cin=0, Sum=1011, Cout=1
A=1110, B=1101, Cin=1, Sum=1100, Cout=1
A=1110, B=1110, Cin=0, Sum=1100, Cout=1
A=1110, B=1110, Cin=1, Sum=1101, Cout=1
A=1110, B=1111, Cin=0, Sum=1101, Cout=1
A=1110, B=1111, Cin=1, Sum=1110, Cout=1
A=1111, B=0000, Cin=0, Sum=1111, Cout=0
A=1111, B=0000, Cin=1, Sum=0000, Cout=1
A=1111, B=0001, Cin=0, Sum=0000, Cout=1
A=1111, B=0001, Cin=1, Sum=0001, Cout=1
A=1111, B=0010, Cin=0, Sum=0001, Cout=1
A=1111, B=0010, Cin=1, Sum=0010, Cout=1
A=1111, B=0011, Cin=0, Sum=0010, Cout=1
A=1111, B=0011, Cin=1, Sum=0011, Cout=1
A=1111, B=0100, Cin=0, Sum=0011, Cout=1
A=1111, B=0100, Cin=1, Sum=0100, Cout=1
A=1111, B=0101, Cin=0, Sum=0100, Cout=1
A=1111, B=0101, Cin=1, Sum=0101, Cout=1
A=1111, B=0110, Cin=0, Sum=0101, Cout=1
A=1111, B=0110, Cin=1, Sum=0110, Cout=1
A=1111, B=0111, Cin=0, Sum=0110, Cout=1
A=1111, B=0111, Cin=1, Sum=0111, Cout=1
A=1111, B=1000, Cin=0, Sum=0111, Cout=1
A=1111, B=1000, Cin=1, Sum=1000, Cout=1
A=1111, B=1001, Cin=0, Sum=1000, Cout=1
A=1111, B=1001, Cin=1, Sum=1001, Cout=1
A=1111, B=1010, Cin=0, Sum=1001, Cout=1
A=1111, B=1010, Cin=1, Sum=1010, Cout=1
A=1111, B=1011, Cin=0, Sum=1010, Cout=1
A=1111, B=1011, Cin=1, Sum=1011, Cout=1
A=1111, B=1100, Cin=0, Sum=1011, Cout=1
A=1111, B=1100, Cin=1, Sum=1100, Cout=1
A=1111, B=1101, Cin=0, Sum=1100, Cout=1
A=1111, B=1101, Cin=1, Sum=1101, Cout=1
A=1111, B=1110, Cin=0, Sum=1101, Cout=1
A=1111, B=1110, Cin=1, Sum=1110, Cout=1
A=1111, B=1111, Cin=0, Sum=1110, Cout=1
A=1111, B=1111, Cin=1, Sum=1111, Cout=1
$finish called at time : 5120 ns : File "C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstlstaj/project_6_gstlstaj.srcs/sim_1/new/tb_ripplecarry_adder_gstl.v" Line 56
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2961.750 ; gain = 20.496
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_ripplecarry_adder_gstl_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 16000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 2961.750 ; gain = 24.391
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_ripplecarry_adder_gstl'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstlstaj/project_6_gstlstaj.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ripplecarry_adder_gstl' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstlstaj/project_6_gstlstaj.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_ripplecarry_adder_gstl_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstlstaj/project_6_gstlstaj.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ripplecarry_adder_gstl_behav xil_defaultlib.tb_ripplecarry_adder_gstl xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ripplecarry_adder_gstl_behav xil_defaultlib.tb_ripplecarry_adder_gstl xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstlstaj/project_6_gstlstaj.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_ripplecarry_adder_gstl_behav -key {Behavioral:sim_1:Functional:tb_ripplecarry_adder_gstl} -tclbatch {tb_ripplecarry_adder_gstl.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_ripplecarry_adder_gstl.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 16000ns
A=0000, B=0000, Cin=0, Sum=0000, Cout=0
A=0000, B=0000, Cin=1, Sum=0001, Cout=0
A=0000, B=0001, Cin=0, Sum=0001, Cout=0
A=0000, B=0001, Cin=1, Sum=0010, Cout=0
A=0000, B=0010, Cin=0, Sum=0010, Cout=0
A=0000, B=0010, Cin=1, Sum=0011, Cout=0
A=0000, B=0011, Cin=0, Sum=0011, Cout=0
A=0000, B=0011, Cin=1, Sum=0100, Cout=0
A=0000, B=0100, Cin=0, Sum=0100, Cout=0
A=0000, B=0100, Cin=1, Sum=0101, Cout=0
A=0000, B=0101, Cin=0, Sum=0101, Cout=0
A=0000, B=0101, Cin=1, Sum=0110, Cout=0
A=0000, B=0110, Cin=0, Sum=0110, Cout=0
A=0000, B=0110, Cin=1, Sum=0111, Cout=0
A=0000, B=0111, Cin=0, Sum=0111, Cout=0
A=0000, B=0111, Cin=1, Sum=1000, Cout=0
A=0000, B=1000, Cin=0, Sum=1000, Cout=0
A=0000, B=1000, Cin=1, Sum=1001, Cout=0
A=0000, B=1001, Cin=0, Sum=1001, Cout=0
A=0000, B=1001, Cin=1, Sum=1010, Cout=0
A=0000, B=1010, Cin=0, Sum=1010, Cout=0
A=0000, B=1010, Cin=1, Sum=1011, Cout=0
A=0000, B=1011, Cin=0, Sum=1011, Cout=0
A=0000, B=1011, Cin=1, Sum=1100, Cout=0
A=0000, B=1100, Cin=0, Sum=1100, Cout=0
A=0000, B=1100, Cin=1, Sum=1101, Cout=0
A=0000, B=1101, Cin=0, Sum=1101, Cout=0
A=0000, B=1101, Cin=1, Sum=1110, Cout=0
A=0000, B=1110, Cin=0, Sum=1110, Cout=0
A=0000, B=1110, Cin=1, Sum=1111, Cout=0
A=0000, B=1111, Cin=0, Sum=1111, Cout=0
A=0000, B=1111, Cin=1, Sum=0000, Cout=1
A=0001, B=0000, Cin=0, Sum=0001, Cout=0
A=0001, B=0000, Cin=1, Sum=0010, Cout=0
A=0001, B=0001, Cin=0, Sum=0010, Cout=0
A=0001, B=0001, Cin=1, Sum=0011, Cout=0
A=0001, B=0010, Cin=0, Sum=0011, Cout=0
A=0001, B=0010, Cin=1, Sum=0100, Cout=0
A=0001, B=0011, Cin=0, Sum=0100, Cout=0
A=0001, B=0011, Cin=1, Sum=0101, Cout=0
A=0001, B=0100, Cin=0, Sum=0101, Cout=0
A=0001, B=0100, Cin=1, Sum=0110, Cout=0
A=0001, B=0101, Cin=0, Sum=0110, Cout=0
A=0001, B=0101, Cin=1, Sum=0111, Cout=0
A=0001, B=0110, Cin=0, Sum=0111, Cout=0
A=0001, B=0110, Cin=1, Sum=1000, Cout=0
A=0001, B=0111, Cin=0, Sum=1000, Cout=0
A=0001, B=0111, Cin=1, Sum=1001, Cout=0
A=0001, B=1000, Cin=0, Sum=1001, Cout=0
A=0001, B=1000, Cin=1, Sum=1010, Cout=0
A=0001, B=1001, Cin=0, Sum=1010, Cout=0
A=0001, B=1001, Cin=1, Sum=1011, Cout=0
A=0001, B=1010, Cin=0, Sum=1011, Cout=0
A=0001, B=1010, Cin=1, Sum=1100, Cout=0
A=0001, B=1011, Cin=0, Sum=1100, Cout=0
A=0001, B=1011, Cin=1, Sum=1101, Cout=0
A=0001, B=1100, Cin=0, Sum=1101, Cout=0
A=0001, B=1100, Cin=1, Sum=1110, Cout=0
A=0001, B=1101, Cin=0, Sum=1110, Cout=0
A=0001, B=1101, Cin=1, Sum=1111, Cout=0
A=0001, B=1110, Cin=0, Sum=1111, Cout=0
A=0001, B=1110, Cin=1, Sum=0000, Cout=1
A=0001, B=1111, Cin=0, Sum=0000, Cout=1
A=0001, B=1111, Cin=1, Sum=0001, Cout=1
A=0010, B=0000, Cin=0, Sum=0010, Cout=0
A=0010, B=0000, Cin=1, Sum=0011, Cout=0
A=0010, B=0001, Cin=0, Sum=0011, Cout=0
A=0010, B=0001, Cin=1, Sum=0100, Cout=0
A=0010, B=0010, Cin=0, Sum=0100, Cout=0
A=0010, B=0010, Cin=1, Sum=0101, Cout=0
A=0010, B=0011, Cin=0, Sum=0101, Cout=0
A=0010, B=0011, Cin=1, Sum=0110, Cout=0
A=0010, B=0100, Cin=0, Sum=0110, Cout=0
A=0010, B=0100, Cin=1, Sum=0111, Cout=0
A=0010, B=0101, Cin=0, Sum=0111, Cout=0
A=0010, B=0101, Cin=1, Sum=1000, Cout=0
A=0010, B=0110, Cin=0, Sum=1000, Cout=0
A=0010, B=0110, Cin=1, Sum=1001, Cout=0
A=0010, B=0111, Cin=0, Sum=1001, Cout=0
A=0010, B=0111, Cin=1, Sum=1010, Cout=0
A=0010, B=1000, Cin=0, Sum=1010, Cout=0
A=0010, B=1000, Cin=1, Sum=1011, Cout=0
A=0010, B=1001, Cin=0, Sum=1011, Cout=0
A=0010, B=1001, Cin=1, Sum=1100, Cout=0
A=0010, B=1010, Cin=0, Sum=1100, Cout=0
A=0010, B=1010, Cin=1, Sum=1101, Cout=0
A=0010, B=1011, Cin=0, Sum=1101, Cout=0
A=0010, B=1011, Cin=1, Sum=1110, Cout=0
A=0010, B=1100, Cin=0, Sum=1110, Cout=0
A=0010, B=1100, Cin=1, Sum=1111, Cout=0
A=0010, B=1101, Cin=0, Sum=1111, Cout=0
A=0010, B=1101, Cin=1, Sum=0000, Cout=1
A=0010, B=1110, Cin=0, Sum=0000, Cout=1
A=0010, B=1110, Cin=1, Sum=0001, Cout=1
A=0010, B=1111, Cin=0, Sum=0001, Cout=1
A=0010, B=1111, Cin=1, Sum=0010, Cout=1
A=0011, B=0000, Cin=0, Sum=0011, Cout=0
A=0011, B=0000, Cin=1, Sum=0100, Cout=0
A=0011, B=0001, Cin=0, Sum=0100, Cout=0
A=0011, B=0001, Cin=1, Sum=0101, Cout=0
A=0011, B=0010, Cin=0, Sum=0101, Cout=0
A=0011, B=0010, Cin=1, Sum=0110, Cout=0
A=0011, B=0011, Cin=0, Sum=0110, Cout=0
A=0011, B=0011, Cin=1, Sum=0111, Cout=0
A=0011, B=0100, Cin=0, Sum=0111, Cout=0
A=0011, B=0100, Cin=1, Sum=1000, Cout=0
A=0011, B=0101, Cin=0, Sum=1000, Cout=0
A=0011, B=0101, Cin=1, Sum=1001, Cout=0
A=0011, B=0110, Cin=0, Sum=1001, Cout=0
A=0011, B=0110, Cin=1, Sum=1010, Cout=0
A=0011, B=0111, Cin=0, Sum=1010, Cout=0
A=0011, B=0111, Cin=1, Sum=1011, Cout=0
A=0011, B=1000, Cin=0, Sum=1011, Cout=0
A=0011, B=1000, Cin=1, Sum=1100, Cout=0
A=0011, B=1001, Cin=0, Sum=1100, Cout=0
A=0011, B=1001, Cin=1, Sum=1101, Cout=0
A=0011, B=1010, Cin=0, Sum=1101, Cout=0
A=0011, B=1010, Cin=1, Sum=1110, Cout=0
A=0011, B=1011, Cin=0, Sum=1110, Cout=0
A=0011, B=1011, Cin=1, Sum=1111, Cout=0
A=0011, B=1100, Cin=0, Sum=1111, Cout=0
A=0011, B=1100, Cin=1, Sum=0000, Cout=1
A=0011, B=1101, Cin=0, Sum=0000, Cout=1
A=0011, B=1101, Cin=1, Sum=0001, Cout=1
A=0011, B=1110, Cin=0, Sum=0001, Cout=1
A=0011, B=1110, Cin=1, Sum=0010, Cout=1
A=0011, B=1111, Cin=0, Sum=0010, Cout=1
A=0011, B=1111, Cin=1, Sum=0011, Cout=1
A=0100, B=0000, Cin=0, Sum=0100, Cout=0
A=0100, B=0000, Cin=1, Sum=0101, Cout=0
A=0100, B=0001, Cin=0, Sum=0101, Cout=0
A=0100, B=0001, Cin=1, Sum=0110, Cout=0
A=0100, B=0010, Cin=0, Sum=0110, Cout=0
A=0100, B=0010, Cin=1, Sum=0111, Cout=0
A=0100, B=0011, Cin=0, Sum=0111, Cout=0
A=0100, B=0011, Cin=1, Sum=1000, Cout=0
A=0100, B=0100, Cin=0, Sum=1000, Cout=0
A=0100, B=0100, Cin=1, Sum=1001, Cout=0
A=0100, B=0101, Cin=0, Sum=1001, Cout=0
A=0100, B=0101, Cin=1, Sum=1010, Cout=0
A=0100, B=0110, Cin=0, Sum=1010, Cout=0
A=0100, B=0110, Cin=1, Sum=1011, Cout=0
A=0100, B=0111, Cin=0, Sum=1011, Cout=0
A=0100, B=0111, Cin=1, Sum=1100, Cout=0
A=0100, B=1000, Cin=0, Sum=1100, Cout=0
A=0100, B=1000, Cin=1, Sum=1101, Cout=0
A=0100, B=1001, Cin=0, Sum=1101, Cout=0
A=0100, B=1001, Cin=1, Sum=1110, Cout=0
A=0100, B=1010, Cin=0, Sum=1110, Cout=0
A=0100, B=1010, Cin=1, Sum=1111, Cout=0
A=0100, B=1011, Cin=0, Sum=1111, Cout=0
A=0100, B=1011, Cin=1, Sum=0000, Cout=1
A=0100, B=1100, Cin=0, Sum=0000, Cout=1
A=0100, B=1100, Cin=1, Sum=0001, Cout=1
A=0100, B=1101, Cin=0, Sum=0001, Cout=1
A=0100, B=1101, Cin=1, Sum=0010, Cout=1
A=0100, B=1110, Cin=0, Sum=0010, Cout=1
A=0100, B=1110, Cin=1, Sum=0011, Cout=1
A=0100, B=1111, Cin=0, Sum=0011, Cout=1
A=0100, B=1111, Cin=1, Sum=0100, Cout=1
A=0101, B=0000, Cin=0, Sum=0101, Cout=0
A=0101, B=0000, Cin=1, Sum=0110, Cout=0
A=0101, B=0001, Cin=0, Sum=0110, Cout=0
A=0101, B=0001, Cin=1, Sum=0111, Cout=0
A=0101, B=0010, Cin=0, Sum=0111, Cout=0
A=0101, B=0010, Cin=1, Sum=1000, Cout=0
A=0101, B=0011, Cin=0, Sum=1000, Cout=0
A=0101, B=0011, Cin=1, Sum=1001, Cout=0
A=0101, B=0100, Cin=0, Sum=1001, Cout=0
A=0101, B=0100, Cin=1, Sum=1010, Cout=0
A=0101, B=0101, Cin=0, Sum=1010, Cout=0
A=0101, B=0101, Cin=1, Sum=1011, Cout=0
A=0101, B=0110, Cin=0, Sum=1011, Cout=0
A=0101, B=0110, Cin=1, Sum=1100, Cout=0
A=0101, B=0111, Cin=0, Sum=1100, Cout=0
A=0101, B=0111, Cin=1, Sum=1101, Cout=0
A=0101, B=1000, Cin=0, Sum=1101, Cout=0
A=0101, B=1000, Cin=1, Sum=1110, Cout=0
A=0101, B=1001, Cin=0, Sum=1110, Cout=0
A=0101, B=1001, Cin=1, Sum=1111, Cout=0
A=0101, B=1010, Cin=0, Sum=1111, Cout=0
A=0101, B=1010, Cin=1, Sum=0000, Cout=1
A=0101, B=1011, Cin=0, Sum=0000, Cout=1
A=0101, B=1011, Cin=1, Sum=0001, Cout=1
A=0101, B=1100, Cin=0, Sum=0001, Cout=1
A=0101, B=1100, Cin=1, Sum=0010, Cout=1
A=0101, B=1101, Cin=0, Sum=0010, Cout=1
A=0101, B=1101, Cin=1, Sum=0011, Cout=1
A=0101, B=1110, Cin=0, Sum=0011, Cout=1
A=0101, B=1110, Cin=1, Sum=0100, Cout=1
A=0101, B=1111, Cin=0, Sum=0100, Cout=1
A=0101, B=1111, Cin=1, Sum=0101, Cout=1
A=0110, B=0000, Cin=0, Sum=0110, Cout=0
A=0110, B=0000, Cin=1, Sum=0111, Cout=0
A=0110, B=0001, Cin=0, Sum=0111, Cout=0
A=0110, B=0001, Cin=1, Sum=1000, Cout=0
A=0110, B=0010, Cin=0, Sum=1000, Cout=0
A=0110, B=0010, Cin=1, Sum=1001, Cout=0
A=0110, B=0011, Cin=0, Sum=1001, Cout=0
A=0110, B=0011, Cin=1, Sum=1010, Cout=0
A=0110, B=0100, Cin=0, Sum=1010, Cout=0
A=0110, B=0100, Cin=1, Sum=1011, Cout=0
A=0110, B=0101, Cin=0, Sum=1011, Cout=0
A=0110, B=0101, Cin=1, Sum=1100, Cout=0
A=0110, B=0110, Cin=0, Sum=1100, Cout=0
A=0110, B=0110, Cin=1, Sum=1101, Cout=0
A=0110, B=0111, Cin=0, Sum=1101, Cout=0
A=0110, B=0111, Cin=1, Sum=1110, Cout=0
A=0110, B=1000, Cin=0, Sum=1110, Cout=0
A=0110, B=1000, Cin=1, Sum=1111, Cout=0
A=0110, B=1001, Cin=0, Sum=1111, Cout=0
A=0110, B=1001, Cin=1, Sum=0000, Cout=1
A=0110, B=1010, Cin=0, Sum=0000, Cout=1
A=0110, B=1010, Cin=1, Sum=0001, Cout=1
A=0110, B=1011, Cin=0, Sum=0001, Cout=1
A=0110, B=1011, Cin=1, Sum=0010, Cout=1
A=0110, B=1100, Cin=0, Sum=0010, Cout=1
A=0110, B=1100, Cin=1, Sum=0011, Cout=1
A=0110, B=1101, Cin=0, Sum=0011, Cout=1
A=0110, B=1101, Cin=1, Sum=0100, Cout=1
A=0110, B=1110, Cin=0, Sum=0100, Cout=1
A=0110, B=1110, Cin=1, Sum=0101, Cout=1
A=0110, B=1111, Cin=0, Sum=0101, Cout=1
A=0110, B=1111, Cin=1, Sum=0110, Cout=1
A=0111, B=0000, Cin=0, Sum=0111, Cout=0
A=0111, B=0000, Cin=1, Sum=1000, Cout=0
A=0111, B=0001, Cin=0, Sum=1000, Cout=0
A=0111, B=0001, Cin=1, Sum=1001, Cout=0
A=0111, B=0010, Cin=0, Sum=1001, Cout=0
A=0111, B=0010, Cin=1, Sum=1010, Cout=0
A=0111, B=0011, Cin=0, Sum=1010, Cout=0
A=0111, B=0011, Cin=1, Sum=1011, Cout=0
A=0111, B=0100, Cin=0, Sum=1011, Cout=0
A=0111, B=0100, Cin=1, Sum=1100, Cout=0
A=0111, B=0101, Cin=0, Sum=1100, Cout=0
A=0111, B=0101, Cin=1, Sum=1101, Cout=0
A=0111, B=0110, Cin=0, Sum=1101, Cout=0
A=0111, B=0110, Cin=1, Sum=1110, Cout=0
A=0111, B=0111, Cin=0, Sum=1110, Cout=0
A=0111, B=0111, Cin=1, Sum=1111, Cout=0
A=0111, B=1000, Cin=0, Sum=1111, Cout=0
A=0111, B=1000, Cin=1, Sum=0000, Cout=1
A=0111, B=1001, Cin=0, Sum=0000, Cout=1
A=0111, B=1001, Cin=1, Sum=0001, Cout=1
A=0111, B=1010, Cin=0, Sum=0001, Cout=1
A=0111, B=1010, Cin=1, Sum=0010, Cout=1
A=0111, B=1011, Cin=0, Sum=0010, Cout=1
A=0111, B=1011, Cin=1, Sum=0011, Cout=1
A=0111, B=1100, Cin=0, Sum=0011, Cout=1
A=0111, B=1100, Cin=1, Sum=0100, Cout=1
A=0111, B=1101, Cin=0, Sum=0100, Cout=1
A=0111, B=1101, Cin=1, Sum=0101, Cout=1
A=0111, B=1110, Cin=0, Sum=0101, Cout=1
A=0111, B=1110, Cin=1, Sum=0110, Cout=1
A=0111, B=1111, Cin=0, Sum=0110, Cout=1
A=0111, B=1111, Cin=1, Sum=0111, Cout=1
A=1000, B=0000, Cin=0, Sum=1000, Cout=0
A=1000, B=0000, Cin=1, Sum=1001, Cout=0
A=1000, B=0001, Cin=0, Sum=1001, Cout=0
A=1000, B=0001, Cin=1, Sum=1010, Cout=0
A=1000, B=0010, Cin=0, Sum=1010, Cout=0
A=1000, B=0010, Cin=1, Sum=1011, Cout=0
A=1000, B=0011, Cin=0, Sum=1011, Cout=0
A=1000, B=0011, Cin=1, Sum=1100, Cout=0
A=1000, B=0100, Cin=0, Sum=1100, Cout=0
A=1000, B=0100, Cin=1, Sum=1101, Cout=0
A=1000, B=0101, Cin=0, Sum=1101, Cout=0
A=1000, B=0101, Cin=1, Sum=1110, Cout=0
A=1000, B=0110, Cin=0, Sum=1110, Cout=0
A=1000, B=0110, Cin=1, Sum=1111, Cout=0
A=1000, B=0111, Cin=0, Sum=1111, Cout=0
A=1000, B=0111, Cin=1, Sum=0000, Cout=1
A=1000, B=1000, Cin=0, Sum=0000, Cout=1
A=1000, B=1000, Cin=1, Sum=0001, Cout=1
A=1000, B=1001, Cin=0, Sum=0001, Cout=1
A=1000, B=1001, Cin=1, Sum=0010, Cout=1
A=1000, B=1010, Cin=0, Sum=0010, Cout=1
A=1000, B=1010, Cin=1, Sum=0011, Cout=1
A=1000, B=1011, Cin=0, Sum=0011, Cout=1
A=1000, B=1011, Cin=1, Sum=0100, Cout=1
A=1000, B=1100, Cin=0, Sum=0100, Cout=1
A=1000, B=1100, Cin=1, Sum=0101, Cout=1
A=1000, B=1101, Cin=0, Sum=0101, Cout=1
A=1000, B=1101, Cin=1, Sum=0110, Cout=1
A=1000, B=1110, Cin=0, Sum=0110, Cout=1
A=1000, B=1110, Cin=1, Sum=0111, Cout=1
A=1000, B=1111, Cin=0, Sum=0111, Cout=1
A=1000, B=1111, Cin=1, Sum=1000, Cout=1
A=1001, B=0000, Cin=0, Sum=1001, Cout=0
A=1001, B=0000, Cin=1, Sum=1010, Cout=0
A=1001, B=0001, Cin=0, Sum=1010, Cout=0
A=1001, B=0001, Cin=1, Sum=1011, Cout=0
A=1001, B=0010, Cin=0, Sum=1011, Cout=0
A=1001, B=0010, Cin=1, Sum=1100, Cout=0
A=1001, B=0011, Cin=0, Sum=1100, Cout=0
A=1001, B=0011, Cin=1, Sum=1101, Cout=0
A=1001, B=0100, Cin=0, Sum=1101, Cout=0
A=1001, B=0100, Cin=1, Sum=1110, Cout=0
A=1001, B=0101, Cin=0, Sum=1110, Cout=0
A=1001, B=0101, Cin=1, Sum=1111, Cout=0
A=1001, B=0110, Cin=0, Sum=1111, Cout=0
A=1001, B=0110, Cin=1, Sum=0000, Cout=1
A=1001, B=0111, Cin=0, Sum=0000, Cout=1
A=1001, B=0111, Cin=1, Sum=0001, Cout=1
A=1001, B=1000, Cin=0, Sum=0001, Cout=1
A=1001, B=1000, Cin=1, Sum=0010, Cout=1
A=1001, B=1001, Cin=0, Sum=0010, Cout=1
A=1001, B=1001, Cin=1, Sum=0011, Cout=1
A=1001, B=1010, Cin=0, Sum=0011, Cout=1
A=1001, B=1010, Cin=1, Sum=0100, Cout=1
A=1001, B=1011, Cin=0, Sum=0100, Cout=1
A=1001, B=1011, Cin=1, Sum=0101, Cout=1
A=1001, B=1100, Cin=0, Sum=0101, Cout=1
A=1001, B=1100, Cin=1, Sum=0110, Cout=1
A=1001, B=1101, Cin=0, Sum=0110, Cout=1
A=1001, B=1101, Cin=1, Sum=0111, Cout=1
A=1001, B=1110, Cin=0, Sum=0111, Cout=1
A=1001, B=1110, Cin=1, Sum=1000, Cout=1
A=1001, B=1111, Cin=0, Sum=1000, Cout=1
A=1001, B=1111, Cin=1, Sum=1001, Cout=1
A=1010, B=0000, Cin=0, Sum=1010, Cout=0
A=1010, B=0000, Cin=1, Sum=1011, Cout=0
A=1010, B=0001, Cin=0, Sum=1011, Cout=0
A=1010, B=0001, Cin=1, Sum=1100, Cout=0
A=1010, B=0010, Cin=0, Sum=1100, Cout=0
A=1010, B=0010, Cin=1, Sum=1101, Cout=0
A=1010, B=0011, Cin=0, Sum=1101, Cout=0
A=1010, B=0011, Cin=1, Sum=1110, Cout=0
A=1010, B=0100, Cin=0, Sum=1110, Cout=0
A=1010, B=0100, Cin=1, Sum=1111, Cout=0
A=1010, B=0101, Cin=0, Sum=1111, Cout=0
A=1010, B=0101, Cin=1, Sum=0000, Cout=1
A=1010, B=0110, Cin=0, Sum=0000, Cout=1
A=1010, B=0110, Cin=1, Sum=0001, Cout=1
A=1010, B=0111, Cin=0, Sum=0001, Cout=1
A=1010, B=0111, Cin=1, Sum=0010, Cout=1
A=1010, B=1000, Cin=0, Sum=0010, Cout=1
A=1010, B=1000, Cin=1, Sum=0011, Cout=1
A=1010, B=1001, Cin=0, Sum=0011, Cout=1
A=1010, B=1001, Cin=1, Sum=0100, Cout=1
A=1010, B=1010, Cin=0, Sum=0100, Cout=1
A=1010, B=1010, Cin=1, Sum=0101, Cout=1
A=1010, B=1011, Cin=0, Sum=0101, Cout=1
A=1010, B=1011, Cin=1, Sum=0110, Cout=1
A=1010, B=1100, Cin=0, Sum=0110, Cout=1
A=1010, B=1100, Cin=1, Sum=0111, Cout=1
A=1010, B=1101, Cin=0, Sum=0111, Cout=1
A=1010, B=1101, Cin=1, Sum=1000, Cout=1
A=1010, B=1110, Cin=0, Sum=1000, Cout=1
A=1010, B=1110, Cin=1, Sum=1001, Cout=1
A=1010, B=1111, Cin=0, Sum=1001, Cout=1
A=1010, B=1111, Cin=1, Sum=1010, Cout=1
A=1011, B=0000, Cin=0, Sum=1011, Cout=0
A=1011, B=0000, Cin=1, Sum=1100, Cout=0
A=1011, B=0001, Cin=0, Sum=1100, Cout=0
A=1011, B=0001, Cin=1, Sum=1101, Cout=0
A=1011, B=0010, Cin=0, Sum=1101, Cout=0
A=1011, B=0010, Cin=1, Sum=1110, Cout=0
A=1011, B=0011, Cin=0, Sum=1110, Cout=0
A=1011, B=0011, Cin=1, Sum=1111, Cout=0
A=1011, B=0100, Cin=0, Sum=1111, Cout=0
A=1011, B=0100, Cin=1, Sum=0000, Cout=1
A=1011, B=0101, Cin=0, Sum=0000, Cout=1
A=1011, B=0101, Cin=1, Sum=0001, Cout=1
A=1011, B=0110, Cin=0, Sum=0001, Cout=1
A=1011, B=0110, Cin=1, Sum=0010, Cout=1
A=1011, B=0111, Cin=0, Sum=0010, Cout=1
A=1011, B=0111, Cin=1, Sum=0011, Cout=1
A=1011, B=1000, Cin=0, Sum=0011, Cout=1
A=1011, B=1000, Cin=1, Sum=0100, Cout=1
A=1011, B=1001, Cin=0, Sum=0100, Cout=1
A=1011, B=1001, Cin=1, Sum=0101, Cout=1
A=1011, B=1010, Cin=0, Sum=0101, Cout=1
A=1011, B=1010, Cin=1, Sum=0110, Cout=1
A=1011, B=1011, Cin=0, Sum=0110, Cout=1
A=1011, B=1011, Cin=1, Sum=0111, Cout=1
A=1011, B=1100, Cin=0, Sum=0111, Cout=1
A=1011, B=1100, Cin=1, Sum=1000, Cout=1
A=1011, B=1101, Cin=0, Sum=1000, Cout=1
A=1011, B=1101, Cin=1, Sum=1001, Cout=1
A=1011, B=1110, Cin=0, Sum=1001, Cout=1
A=1011, B=1110, Cin=1, Sum=1010, Cout=1
A=1011, B=1111, Cin=0, Sum=1010, Cout=1
A=1011, B=1111, Cin=1, Sum=1011, Cout=1
A=1100, B=0000, Cin=0, Sum=1100, Cout=0
A=1100, B=0000, Cin=1, Sum=1101, Cout=0
A=1100, B=0001, Cin=0, Sum=1101, Cout=0
A=1100, B=0001, Cin=1, Sum=1110, Cout=0
A=1100, B=0010, Cin=0, Sum=1110, Cout=0
A=1100, B=0010, Cin=1, Sum=1111, Cout=0
A=1100, B=0011, Cin=0, Sum=1111, Cout=0
A=1100, B=0011, Cin=1, Sum=0000, Cout=1
A=1100, B=0100, Cin=0, Sum=0000, Cout=1
A=1100, B=0100, Cin=1, Sum=0001, Cout=1
A=1100, B=0101, Cin=0, Sum=0001, Cout=1
A=1100, B=0101, Cin=1, Sum=0010, Cout=1
A=1100, B=0110, Cin=0, Sum=0010, Cout=1
A=1100, B=0110, Cin=1, Sum=0011, Cout=1
A=1100, B=0111, Cin=0, Sum=0011, Cout=1
A=1100, B=0111, Cin=1, Sum=0100, Cout=1
A=1100, B=1000, Cin=0, Sum=0100, Cout=1
A=1100, B=1000, Cin=1, Sum=0101, Cout=1
A=1100, B=1001, Cin=0, Sum=0101, Cout=1
A=1100, B=1001, Cin=1, Sum=0110, Cout=1
A=1100, B=1010, Cin=0, Sum=0110, Cout=1
A=1100, B=1010, Cin=1, Sum=0111, Cout=1
A=1100, B=1011, Cin=0, Sum=0111, Cout=1
A=1100, B=1011, Cin=1, Sum=1000, Cout=1
A=1100, B=1100, Cin=0, Sum=1000, Cout=1
A=1100, B=1100, Cin=1, Sum=1001, Cout=1
A=1100, B=1101, Cin=0, Sum=1001, Cout=1
A=1100, B=1101, Cin=1, Sum=1010, Cout=1
A=1100, B=1110, Cin=0, Sum=1010, Cout=1
A=1100, B=1110, Cin=1, Sum=1011, Cout=1
A=1100, B=1111, Cin=0, Sum=1011, Cout=1
A=1100, B=1111, Cin=1, Sum=1100, Cout=1
A=1101, B=0000, Cin=0, Sum=1101, Cout=0
A=1101, B=0000, Cin=1, Sum=1110, Cout=0
A=1101, B=0001, Cin=0, Sum=1110, Cout=0
A=1101, B=0001, Cin=1, Sum=1111, Cout=0
A=1101, B=0010, Cin=0, Sum=1111, Cout=0
A=1101, B=0010, Cin=1, Sum=0000, Cout=1
A=1101, B=0011, Cin=0, Sum=0000, Cout=1
A=1101, B=0011, Cin=1, Sum=0001, Cout=1
A=1101, B=0100, Cin=0, Sum=0001, Cout=1
A=1101, B=0100, Cin=1, Sum=0010, Cout=1
A=1101, B=0101, Cin=0, Sum=0010, Cout=1
A=1101, B=0101, Cin=1, Sum=0011, Cout=1
A=1101, B=0110, Cin=0, Sum=0011, Cout=1
A=1101, B=0110, Cin=1, Sum=0100, Cout=1
A=1101, B=0111, Cin=0, Sum=0100, Cout=1
A=1101, B=0111, Cin=1, Sum=0101, Cout=1
A=1101, B=1000, Cin=0, Sum=0101, Cout=1
A=1101, B=1000, Cin=1, Sum=0110, Cout=1
A=1101, B=1001, Cin=0, Sum=0110, Cout=1
A=1101, B=1001, Cin=1, Sum=0111, Cout=1
A=1101, B=1010, Cin=0, Sum=0111, Cout=1
A=1101, B=1010, Cin=1, Sum=1000, Cout=1
A=1101, B=1011, Cin=0, Sum=1000, Cout=1
A=1101, B=1011, Cin=1, Sum=1001, Cout=1
A=1101, B=1100, Cin=0, Sum=1001, Cout=1
A=1101, B=1100, Cin=1, Sum=1010, Cout=1
A=1101, B=1101, Cin=0, Sum=1010, Cout=1
A=1101, B=1101, Cin=1, Sum=1011, Cout=1
A=1101, B=1110, Cin=0, Sum=1011, Cout=1
A=1101, B=1110, Cin=1, Sum=1100, Cout=1
A=1101, B=1111, Cin=0, Sum=1100, Cout=1
A=1101, B=1111, Cin=1, Sum=1101, Cout=1
A=1110, B=0000, Cin=0, Sum=1110, Cout=0
A=1110, B=0000, Cin=1, Sum=1111, Cout=0
A=1110, B=0001, Cin=0, Sum=1111, Cout=0
A=1110, B=0001, Cin=1, Sum=0000, Cout=1
A=1110, B=0010, Cin=0, Sum=0000, Cout=1
A=1110, B=0010, Cin=1, Sum=0001, Cout=1
A=1110, B=0011, Cin=0, Sum=0001, Cout=1
A=1110, B=0011, Cin=1, Sum=0010, Cout=1
A=1110, B=0100, Cin=0, Sum=0010, Cout=1
A=1110, B=0100, Cin=1, Sum=0011, Cout=1
A=1110, B=0101, Cin=0, Sum=0011, Cout=1
A=1110, B=0101, Cin=1, Sum=0100, Cout=1
A=1110, B=0110, Cin=0, Sum=0100, Cout=1
A=1110, B=0110, Cin=1, Sum=0101, Cout=1
A=1110, B=0111, Cin=0, Sum=0101, Cout=1
A=1110, B=0111, Cin=1, Sum=0110, Cout=1
A=1110, B=1000, Cin=0, Sum=0110, Cout=1
A=1110, B=1000, Cin=1, Sum=0111, Cout=1
A=1110, B=1001, Cin=0, Sum=0111, Cout=1
A=1110, B=1001, Cin=1, Sum=1000, Cout=1
A=1110, B=1010, Cin=0, Sum=1000, Cout=1
A=1110, B=1010, Cin=1, Sum=1001, Cout=1
A=1110, B=1011, Cin=0, Sum=1001, Cout=1
A=1110, B=1011, Cin=1, Sum=1010, Cout=1
A=1110, B=1100, Cin=0, Sum=1010, Cout=1
A=1110, B=1100, Cin=1, Sum=1011, Cout=1
A=1110, B=1101, Cin=0, Sum=1011, Cout=1
A=1110, B=1101, Cin=1, Sum=1100, Cout=1
A=1110, B=1110, Cin=0, Sum=1100, Cout=1
A=1110, B=1110, Cin=1, Sum=1101, Cout=1
A=1110, B=1111, Cin=0, Sum=1101, Cout=1
A=1110, B=1111, Cin=1, Sum=1110, Cout=1
A=1111, B=0000, Cin=0, Sum=1111, Cout=0
A=1111, B=0000, Cin=1, Sum=0000, Cout=1
A=1111, B=0001, Cin=0, Sum=0000, Cout=1
A=1111, B=0001, Cin=1, Sum=0001, Cout=1
A=1111, B=0010, Cin=0, Sum=0001, Cout=1
A=1111, B=0010, Cin=1, Sum=0010, Cout=1
A=1111, B=0011, Cin=0, Sum=0010, Cout=1
A=1111, B=0011, Cin=1, Sum=0011, Cout=1
A=1111, B=0100, Cin=0, Sum=0011, Cout=1
A=1111, B=0100, Cin=1, Sum=0100, Cout=1
A=1111, B=0101, Cin=0, Sum=0100, Cout=1
A=1111, B=0101, Cin=1, Sum=0101, Cout=1
A=1111, B=0110, Cin=0, Sum=0101, Cout=1
A=1111, B=0110, Cin=1, Sum=0110, Cout=1
A=1111, B=0111, Cin=0, Sum=0110, Cout=1
A=1111, B=0111, Cin=1, Sum=0111, Cout=1
A=1111, B=1000, Cin=0, Sum=0111, Cout=1
A=1111, B=1000, Cin=1, Sum=1000, Cout=1
A=1111, B=1001, Cin=0, Sum=1000, Cout=1
A=1111, B=1001, Cin=1, Sum=1001, Cout=1
A=1111, B=1010, Cin=0, Sum=1001, Cout=1
A=1111, B=1010, Cin=1, Sum=1010, Cout=1
A=1111, B=1011, Cin=0, Sum=1010, Cout=1
A=1111, B=1011, Cin=1, Sum=1011, Cout=1
A=1111, B=1100, Cin=0, Sum=1011, Cout=1
A=1111, B=1100, Cin=1, Sum=1100, Cout=1
A=1111, B=1101, Cin=0, Sum=1100, Cout=1
A=1111, B=1101, Cin=1, Sum=1101, Cout=1
A=1111, B=1110, Cin=0, Sum=1101, Cout=1
A=1111, B=1110, Cin=1, Sum=1110, Cout=1
A=1111, B=1111, Cin=0, Sum=1110, Cout=1
A=1111, B=1111, Cin=1, Sum=1111, Cout=1
$finish called at time : 5120 ns : File "C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstlstaj/project_6_gstlstaj.srcs/sim_1/new/tb_ripplecarry_adder_gstl.v" Line 56
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_ripplecarry_adder_gstl_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 16000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2979.957 ; gain = 2.617
set_property top tb_ripplecarry_adder_better_gstl [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_ripplecarry_adder_better_gstl'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstlstaj/project_6_gstlstaj.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ripplecarry_adder_better_gstl' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstlstaj/project_6_gstlstaj.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_ripplecarry_adder_better_gstl_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstlstaj/project_6_gstlstaj.srcs/sources_1/new/ripplecarry_adder_better_gstl.v" into library xil_defaultlib
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstlstaj/project_6_gstlstaj.srcs/sources_1/new/ripplecarry_adder_better_gstl.v:22]
INFO: [VRFC 10-311] analyzing module ripplecarry_adder_better_gstl
ERROR: [VRFC 10-8530] module 'ripplecarry_adder_better_gstl' is ignored due to previous errors [C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstlstaj/project_6_gstlstaj.srcs/sources_1/new/ripplecarry_adder_better_gstl.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstlstaj/project_6_gstlstaj.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstlstaj/project_6_gstlstaj.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7vx485tffg1157-1
Top: ripplecarry_adder_better_gstl
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3882.629 ; gain = 393.910
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ripplecarry_adder_better_gstl' [C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstlstaj/project_6_gstlstaj.srcs/sources_1/new/ripplecarry_adder_better_gstl.v:22]
INFO: [Synth 8-6157] synthesizing module 'full_adder_gstl' [C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstlstaj/project_6_gstlstaj.srcs/sources_1/new/full_adder_gstl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'full_adder_gstl' (0#1) [C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstlstaj/project_6_gstlstaj.srcs/sources_1/new/full_adder_gstl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ripplecarry_adder_better_gstl' (0#1) [C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstlstaj/project_6_gstlstaj.srcs/sources_1/new/ripplecarry_adder_better_gstl.v:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 4006.102 ; gain = 517.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 4012.781 ; gain = 524.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 4012.781 ; gain = 524.062
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4012.781 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4126.949 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 4197.914 ; gain = 709.195
7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:47 . Memory (MB): peak = 4197.914 ; gain = 1215.184
close_design
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_ripplecarry_adder_better_gstl'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstlstaj/project_6_gstlstaj.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ripplecarry_adder_better_gstl' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstlstaj/project_6_gstlstaj.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_ripplecarry_adder_better_gstl_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstlstaj/project_6_gstlstaj.srcs/sources_1/new/ripplecarry_adder_better_gstl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripplecarry_adder_better_gstl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstlstaj/project_6_gstlstaj.srcs/sim_1/new/tb_ripplecarry_adder_better_gstl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ripplecarry_adder_better_gstl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstlstaj/project_6_gstlstaj.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ripplecarry_adder_better_gstl_behav xil_defaultlib.tb_ripplecarry_adder_better_gstl xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ripplecarry_adder_better_gstl_behav xil_defaultlib.tb_ripplecarry_adder_better_gstl xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.full_adder_gstl
Compiling module xil_defaultlib.ripplecarry_adder_better_gstl_de...
Compiling module xil_defaultlib.tb_ripplecarry_adder_better_gstl
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_ripplecarry_adder_better_gstl_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 4197.914 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstlstaj/project_6_gstlstaj.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_ripplecarry_adder_better_gstl_behav -key {Behavioral:sim_1:Functional:tb_ripplecarry_adder_better_gstl} -tclbatch {tb_ripplecarry_adder_better_gstl.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_ripplecarry_adder_better_gstl.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 16000ns
A = 10101010, B = 01100110, Cin = 0, Sum = 00010000, Cout = 1
$finish called at time : 20 ns : File "C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstlstaj/project_6_gstlstaj.srcs/sim_1/new/tb_ripplecarry_adder_better_gstl.v" Line 55
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_ripplecarry_adder_better_gstl_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 16000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 4197.914 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov 28 00:11:45 2023...
