================================================================
  Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
  Version 2016.2
  Build 1577090 on Thu Jun 02 16:59:10 MDT 2016
  Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
================================================================
INFO: [HLS 200-10] Running '/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'nrb74' on host 'en-ec-ecelinux-01.coecis.cornell.edu' (Linux_x86_64 version 3.10.0-1160.76.1.el7.x86_64) on Fri Dec 09 22:56:55 EST 2022
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/home/nrb74/ece5775/ECE5775_Final_Proj/lab4_modified/ecelinux'
INFO: [HLS 200-10] Creating and opening project '/home/nrb74/ece5775/ECE5775_Final_Proj/lab4_modified/ecelinux/mlp_more.prj'.
INFO: [HLS 200-10] Adding design file 'mlp.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'mlp_test.cpp' to the project
INFO: [HLS 200-10] Adding design file 'layer.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'data' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/nrb74/ece5775/ECE5775_Final_Proj/lab4_modified/ecelinux/mlp_more.prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
   Compiling ../../../../mlp_test.cpp in release mode
   Compiling ../../../../layer.cpp in release mode
   Compiling ../../../../mlp.cpp in release mode
   Generating csim.exe
Could not open the file
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [HLS 200-10] Analyzing design file 'layer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mlp.cpp' ... 
INFO: [HLS 200-10] Validating synthesis directives ...
WARNING: [HLS 200-40] Directive 'ARRAY_PARTITION' cannot be applied: Function 'conv' does not exist in any synthesis source file.
WARNING: [HLS 200-40] Directive 'ARRAY_PARTITION' cannot be applied: Function 'conv' does not exist in any synthesis source file.
WARNING: [HLS 200-40] Directive 'LOOP_UNROLL' cannot be applied: Function 'conv' does not exist in any synthesis source file.
WARNING: [HLS 200-40] Directive 'LOOP_UNROLL' cannot be applied: Function 'conv' does not exist in any synthesis source file.
WARNING: [HLS 200-40] Directive 'LOOP_UNROLL' cannot be applied: Function 'conv' does not exist in any synthesis source file.
WARNING: [HLS 200-40] Directive 'LOOP_UNROLL' cannot be applied: Function 'conv' does not exist in any synthesis source file.
WARNING: [HLS 200-40] Directive 'LOOP_UNROLL' cannot be applied: Function 'conv' does not exist in any synthesis source file.
WARNING: [HLS 200-40] Directive 'LOOP_UNROLL' cannot be applied: Function 'conv' does not exist in any synthesis source file.
WARNING: [HLS 200-40] Directive 'PIPELINE' cannot be applied: Function 'conv' does not exist in any synthesis source file.
WARNING: [HLS 200-40] Directive 'LOOP_MERGE' cannot be applied: Function 'conv' does not exist in any synthesis source file.
WARNING: [HLS 200-40] Directive 'EXPRESSION_BALANCE' cannot be applied: Function 'conv' does not exist in any synthesis source file.
WARNING: [HLS 200-40] Directive 'LATENCY' cannot be applied: Function 'conv' does not exist in any synthesis source file.
WARNING: [HLS 200-40] Directive 'LATENCY' cannot be applied: Function 'conv' does not exist in any synthesis source file.
WARNING: [HLS 200-40] Directive 'LATENCY' cannot be applied: Function 'conv' does not exist in any synthesis source file.
WARNING: [HLS 200-40] Directive 'LATENCY' cannot be applied: Function 'conv' does not exist in any synthesis source file.
WARNING: [HLS 200-40] Directive 'LATENCY' cannot be applied: Function 'conv' does not exist in any synthesis source file.
WARNING: [HLS 200-40] Directive 'LATENCY' cannot be applied: Function 'conv' does not exist in any synthesis source file.
WARNING: [HLS 200-40] Directive 'INLINE' cannot be applied: Function 'conv' does not exist in any synthesis source file.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'mlp_xcel' into 'dut' (mlp.cpp:62) automatically.
WARNING: [XFORM 203-180] Applying partition directive (layer.cpp:69:1) and reshape directive (layer.cpp:27:1) on the same variable 'mem_conv1' (mlp.cpp:88) may lead to unexpected synthesis behaviors.
WARNING: [XFORM 203-180] Applying partition directive (layer.cpp:69:1) and reshape directive (layer.cpp:27:1) on the same variable 'mem_conv2' (mlp.cpp:89) may lead to unexpected synthesis behaviors.
INFO: [XFORM 203-131] Reshaping array 'mem_conv2' (mlp.cpp:89) in dimension 1 with a block factor of 4.
INFO: [XFORM 203-131] Reshaping array 'mem_conv1' (mlp.cpp:88) in dimension 1 with a block factor of 4.
INFO: [XFORM 203-131] Reshaping array 'input' (mlp.cpp:22) in dimension 1 with a block factor of 4.
INFO: [XFORM 203-102] Automatically partitioning small array 'fc3_bias' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mem_conv1' (mlp.cpp:88) in dimension 1 with a block factor 8.
INFO: [XFORM 203-101] Partitioning array 'mem_conv2' (mlp.cpp:89) in dimension 1 with a block factor 8.
INFO: [XFORM 203-101] Partitioning array 'fc3_bias' in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'mlp_xcel' into 'dut' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'conv1.1' (layer.cpp:138:36)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv1' (layer.cpp:132)...3 expression(s) balanced.
INFO: [HLS 200-111] Elapsed time: 7.25 seconds; current memory usage: 144 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dut' ...
WARNING: [SYN 201-103] Legalizing function name 'dut_conv1.1' to 'dut_conv1_1'.
WARNING: [SYN 201-103] Legalizing function name 'dut_dense_mlp.2' to 'dut_dense_mlp_2'.
WARNING: [SYN 201-103] Legalizing function name 'dut_dense_mlp.1' to 'dut_dense_mlp_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Scheduling module 'dut_conv1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Elapsed time: 0.13 seconds; current memory usage: 145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Exploring micro-architecture for module 'dut_conv1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Elapsed time: 0.19 seconds; current memory usage: 146 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Scheduling module 'dut_max_pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Elapsed time: 0.31 seconds; current memory usage: 147 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Exploring micro-architecture for module 'dut_max_pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Elapsed time: 0.21 seconds; current memory usage: 148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Scheduling module 'dut_conv1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Elapsed time: 0.35 seconds; current memory usage: 149 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Exploring micro-architecture for module 'dut_conv1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Elapsed time: 0.19 seconds; current memory usage: 150 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Scheduling module 'dut_dense_mlp_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Elapsed time: 0.26 seconds; current memory usage: 150 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Exploring micro-architecture for module 'dut_dense_mlp_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Elapsed time: 0.07 seconds; current memory usage: 151 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Scheduling module 'dut_dense_mlp_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Elapsed time: 0.11 seconds; current memory usage: 151 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Exploring micro-architecture for module 'dut_dense_mlp_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Elapsed time: 0.04 seconds; current memory usage: 151 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Scheduling module 'dut_dense_mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Elapsed time: 0.09 seconds; current memory usage: 151 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Exploring micro-architecture for module 'dut_dense_mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Elapsed time: 0.04 seconds; current memory usage: 152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Scheduling module 'dut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Elapsed time: 0.09 seconds; current memory usage: 152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Exploring micro-architecture for module 'dut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Elapsed time: 0.34 seconds; current memory usage: 153 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut_conv1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dut_fadd_32ns_32ns_32_5_full_dsp': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_fmul_32ns_32ns_32_4_max_dsp': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_mul_mul_11ns_13ns_24_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_mul_mul_14ns_12ns_26_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_mul_mul_14ns_16ns_30_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_mux_8to1_sel14_128_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_urem_11ns_9ns_11_15_seq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_urem_12ns_12ns_12_16_seq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_urem_14ns_12ns_11_18_seq': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut_conv1_1'.
INFO: [HLS 200-111] Elapsed time: 0.35 seconds; current memory usage: 154 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut_max_pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dut_fcmp_32ns_32ns_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_mul_mul_11ns_13ns_24_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_mul_mul_13ns_11ns_24_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_mul_mul_14ns_12ns_26_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_mul_mul_14ns_16ns_30_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_mux_8to1_sel14_128_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_urem_11ns_9ns_11_15_seq': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_urem_12ns_12ns_11_16_seq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_urem_14ns_12ns_11_18_seq': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut_max_pool'.
INFO: [HLS 200-111] Elapsed time: 0.48 seconds; current memory usage: 159 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut_conv1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dut_fadd_32ns_32ns_32_5_full_dsp': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_fmul_32ns_32ns_32_4_max_dsp': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_mul_mul_11ns_13ns_24_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_mul_mul_13ns_11ns_24_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_mul_mul_14ns_16ns_30_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_mux_8to1_sel14_128_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_urem_11ns_9ns_11_15_seq': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_urem_12ns_12ns_11_16_seq': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut_conv1'.
INFO: [HLS 200-111] Elapsed time: 0.5 seconds; current memory usage: 164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut_dense_mlp_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dut_fadd_32ns_32ns_32_5_full_dsp': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_fcmp_32ns_32ns_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_fmul_32ns_32ns_32_4_max_dsp': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_mux_8to1_sel14_128_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut_dense_mlp_2'.
INFO: [HLS 200-111] Elapsed time: 0.64 seconds; current memory usage: 176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut_dense_mlp_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dut_fadd_32ns_32ns_32_5_full_dsp': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_fcmp_32ns_32ns_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_fmul_32ns_32ns_32_4_max_dsp': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut_dense_mlp_1'.
INFO: [HLS 200-111] Elapsed time: 0.24 seconds; current memory usage: 178 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut_dense_mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dut_fadd_32ns_32ns_32_5_full_dsp': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_fmul_32ns_32ns_32_4_max_dsp': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut_dense_mlp'.
INFO: [HLS 200-111] Elapsed time: 0.16 seconds; current memory usage: 180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/strm_in_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/strm_out_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dut' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'dut_fcmp_32ns_32ns_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut'.
INFO: [HLS 200-111] Elapsed time: 0.18 seconds; current memory usage: 182 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'dut_urem_14ns_12ns_11_18_seq_div'
INFO: [RTMG 210-282] Generating pipelined core: 'dut_urem_12ns_12ns_12_16_seq_div'
INFO: [RTMG 210-282] Generating pipelined core: 'dut_urem_11ns_9ns_11_15_seq_div'
INFO: [RTMG 210-279] Implementing memory 'dut_conv1_1_conv1_weight_rom' using auto ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'dut_urem_12ns_12ns_11_16_seq_div'
INFO: [RTMG 210-279] Implementing memory 'dut_conv1_conv2_weight_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_dense_mlp_2_fc1_weight_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_dense_mlp_2_fc1_bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_dense_mlp_1_fc2_weight_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_dense_mlp_1_fc2_bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dut_dense_mlp_fc3_weight_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'dut_mem_conv1_0_ram' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'dut_mem_conv2_0_ram' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'dut_input_ram' using block RAMs.
INFO: [HLS 200-10] Finished generating all RTL models.
INFO: [SYSC 207-301] Generating SystemC RTL for dut.
INFO: [VHDL 208-304] Generating VHDL RTL for dut.
INFO: [VLOG 209-307] Generating Verilog RTL for dut.
INFO: [HLS 200-112] Total elapsed time: 58.13 seconds; peak memory usage: 182 MB.
