@startuml
State Reset
Reset --> FETCH_INSTR
note on link
  write <= 0
  register[0..7] <= 0
  carry <= 0
  zero <= 0
  negative <= 0
  running <= 0
end note
FETCH_INSTR -down-> WAIT_INSTR : [running == 1]
note on link
  write <= 0
  address <= register[PC]
  operationType <= `ALU_OP
  operation <= `ADD_OP
  operand1 <= register[PC]
  operand2 <= 1
end note
FETCH_INSTR -right-> PANEL_FETCH_DATA : [running == 0]
note top of PANEL_FETCH_DATA : see "Handle Panel"
WAIT_INSTR -down-> DECODE_INSTR
note on link
  write <= 0
  register[PC] <= result
end note
DECODE_INSTR --> STORE_RESULT_AND_CARRY : [data_in == 001?????????0???\nSHR (0), ASHL/SHL (1), ASHR (2), ROR (3), ROL(4)]
note on link
  write <= 0;
  operationType <= `SHIFT_OP
  operation <= {data_in[2:0]}
  operand1 <= register[data_in[9:7]]
  destReg <= data_in[12:10]
end note
STORE_RESULT_AND_CARRY -left-> FETCH_INSTR
note on link
  write <= 0
  register[destReg] <= result
  carry <= carryOut
  zero <= zeroOut
  negative <= negativeOut
end note
@enduml