
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.34 (git sha1 4a1b5599258, gcc 8.3.1 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Verilog-2005 frontend: /home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v
Parsing SystemVerilog input from `/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v' to AST representation.
Generating RTLIL representation for module `\picorv32_base'.
Generating RTLIL representation for module `\picorv32_regs'.
Generating RTLIL representation for module `\picorv32_pcpi_mul'.
Generating RTLIL representation for module `\picorv32_pcpi_fast_mul'.
Generating RTLIL representation for module `\picorv32_pcpi_div'.
Successfully finished Verilog frontend.

2. Generating Graphviz representation of design.
Writing dot description to `/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/runs/RUN_2024.02.03_09.21.58/tmp/synthesis/hierarchy.dot'.
Dumping module picorv32_base to page 1.

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \picorv32_base
Used module:     \picorv32_pcpi_div
Used module:     \picorv32_pcpi_fast_mul
Used module:     \picorv32_regs

3.2. Analyzing design hierarchy..
Top module:  \picorv32_base
Used module:     \picorv32_pcpi_div
Used module:     \picorv32_pcpi_fast_mul
Used module:     \picorv32_regs
Removing unused module `\picorv32_pcpi_mul'.
Removed 1 unused modules.
Renaming module picorv32_base to picorv32_base.

4. Executing TRIBUF pass.

5. Executing HIERARCHY pass (managing design hierarchy).

5.1. Analyzing design hierarchy..
Top module:  \picorv32_base
Used module:     \picorv32_pcpi_div
Used module:     \picorv32_pcpi_fast_mul
Used module:     \picorv32_regs

5.2. Analyzing design hierarchy..
Top module:  \picorv32_base
Used module:     \picorv32_pcpi_div
Used module:     \picorv32_pcpi_fast_mul
Used module:     \picorv32_regs
Removed 0 unused modules.

6. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 16 empty switches in `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1397$495'.
Found and cleaned up 1 empty switch in `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1382$481'.
Found and cleaned up 6 empty switches in `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:546$127'.
Removing empty process `picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:546$127'.
Cleaned up 23 empty switches.

7. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 41 switch rules as full_case in process $proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1397$495 in module picorv32_base.
Marked 2 switch rules as full_case in process $proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1304$467 in module picorv32_base.
Marked 2 switch rules as full_case in process $proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1290$462 in module picorv32_base.
Marked 8 switch rules as full_case in process $proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1181$427 in module picorv32_base.
Marked 3 switch rules as full_case in process $proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:856$167 in module picorv32_base.
Marked 3 switch rules as full_case in process $proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:807$165 in module picorv32_base.
Marked 2 switch rules as full_case in process $proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:776$161 in module picorv32_base.
Marked 47 switch rules as full_case in process $proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:700$160 in module picorv32_base.
Marked 4 switch rules as full_case in process $proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:565$136 in module picorv32_base.
Marked 1 switch rules as full_case in process $proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:430$98 in module picorv32_base.
Removed 2 dead cases from process $proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:401$95 in module picorv32_base.
Marked 2 switch rules as full_case in process $proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:401$95 in module picorv32_base.
Marked 1 switch rules as full_case in process $proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:390$90 in module picorv32_base.
Marked 1 switch rules as full_case in process $proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:325$16 in module picorv32_base.
Marked 4 switch rules as full_case in process $proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2459$792 in module picorv32_pcpi_div.
Marked 1 switch rules as full_case in process $proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2180$687 in module picorv32_regs.
Marked 3 switch rules as full_case in process $proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2373$773 in module picorv32_pcpi_fast_mul.
Marked 2 switch rules as full_case in process $proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2343$766 in module picorv32_pcpi_fast_mul.
Removed a total of 2 dead cases.

8. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 5 redundant assignments.
Promoted 65 assignments to connections.

9. Executing PROC_INIT pass (extract init attributes).

10. Executing PROC_ARST pass (detect async resets in processes).

11. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~210 debug messages>

12. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1397$495'.
     1/86: $23\next_irq_pending[2:2]
     2/86: $22\next_irq_pending[2:2]
     3/86: $21\next_irq_pending[2:2]
     4/86: $20\next_irq_pending[2:2]
     5/86: $19\next_irq_pending[2:2]
     6/86: $18\next_irq_pending[2:2]
     7/86: $17\next_irq_pending[2:2]
     8/86: $16\next_irq_pending[0:0]
     9/86: $15\next_irq_pending[0:0]
    10/86: $14\next_irq_pending[31:0] [0]
    11/86: $14\next_irq_pending[31:0] [31:1]
    12/86: $2\next_irq_pending[31:0] [31:2]
    13/86: $3\set_mem_do_rdata[0:0]
    14/86: $2\next_irq_pending[31:0] [1]
    15/86: $3\set_mem_do_wdata[0:0]
    16/86: $2\next_irq_pending[31:0] [0]
    17/86: $4\set_mem_do_rinst[0:0]
    18/86: $3\set_mem_do_rinst[0:0]
    19/86: $4\set_mem_do_wdata[0:0]
    20/86: $12\next_irq_pending[1:1]
    21/86: $11\next_irq_pending[1:1]
    22/86: $10\next_irq_pending[1:1]
    23/86: $4\set_mem_do_rdata[0:0]
    24/86: $8\next_irq_pending[1:1]
    25/86: $7\next_irq_pending[1:1]
    26/86: $6\next_irq_pending[1:1]
    27/86: $5\next_irq_pending[1:1]
    28/86: $4\next_irq_pending[1:1]
    29/86: $13\next_irq_pending[1:1]
    30/86: $5\set_mem_do_rinst[0:0]
    31/86: $9\next_irq_pending[1:1]
    32/86: $3\next_irq_pending[31:0]
    33/86: $3\current_pc[31:0]
    34/86: $2\current_pc[31:0]
    35/86: $2\set_mem_do_wdata[0:0]
    36/86: $2\set_mem_do_rdata[0:0]
    37/86: $2\set_mem_do_rinst[0:0]
    38/86: $1\next_irq_pending[31:0]
    39/86: $1\current_pc[31:0]
    40/86: $1\set_mem_do_wdata[0:0]
    41/86: $1\set_mem_do_rdata[0:0]
    42/86: $1\set_mem_do_rinst[0:0]
    43/86: $0\trace_data[35:0]
    44/86: $0\count_cycle[63:0]
    45/86: $0\pcpi_timeout[0:0]
    46/86: $0\trace_valid[0:0]
    47/86: $0\do_waitirq[0:0]
    48/86: $0\decoder_pseudo_trigger[0:0]
    49/86: $0\decoder_trigger[0:0]
    50/86: $0\alu_wait_2[0:0]
    51/86: $0\alu_wait[0:0]
    52/86: $0\reg_out[31:0]
    53/86: $0\reg_sh[4:0]
    54/86: $0\trap[0:0]
    55/86: $0\pcpi_timeout_counter[3:0]
    56/86: $0\latched_rd[5:0]
    57/86: $0\latched_is_lb[0:0]
    58/86: $0\latched_is_lh[0:0]
    59/86: $0\latched_is_lu[0:0]
    60/86: $0\latched_trace[0:0]
    61/86: $0\latched_compr[0:0]
    62/86: $0\latched_branch[0:0]
    63/86: $0\latched_stalu[0:0]
    64/86: $0\latched_store[0:0]
    65/86: $0\irq_state[1:0]
    66/86: $0\cpu_state[7:0]
    67/86: $0\dbg_rs2val_valid[0:0]
    68/86: $0\dbg_rs1val_valid[0:0]
    69/86: $0\dbg_rs2val[31:0]
    70/86: $0\dbg_rs1val[31:0]
    71/86: $0\mem_do_wdata[0:0]
    72/86: $0\mem_do_rdata[0:0]
    73/86: $0\mem_do_rinst[0:0]
    74/86: $0\mem_do_prefetch[0:0]
    75/86: $0\mem_wordsize[1:0]
    76/86: $0\timer[31:0]
    77/86: $0\irq_mask[31:0]
    78/86: $0\irq_active[0:0]
    79/86: $0\irq_delay[0:0]
    80/86: $0\reg_op2[31:0]
    81/86: $0\reg_op1[31:0]
    82/86: $0\reg_next_pc[31:0]
    83/86: $0\reg_pc[31:0]
    84/86: $0\count_instr[63:0]
    85/86: $0\eoi[31:0]
    86/86: $0\pcpi_valid[0:0]
Creating decoders for process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1382$481'.
Creating decoders for process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1304$467'.
     1/4: $2\cpuregs_write[0:0]
     2/4: $2\cpuregs_wrdata[31:0]
     3/4: $1\cpuregs_wrdata[31:0]
     4/4: $1\cpuregs_write[0:0]
Creating decoders for process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1290$462'.
     1/2: $2\clear_prefetched_high_word[0:0]
     2/2: $1\clear_prefetched_high_word[0:0]
Creating decoders for process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1288$461'.
Creating decoders for process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1244$439'.
     1/2: $1\alu_out[31:0]
     2/2: $1\alu_out_0[0:0]
Creating decoders for process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1181$427'.
     1/8: $8\dbg_ascii_state[127:0]
     2/8: $7\dbg_ascii_state[127:0]
     3/8: $6\dbg_ascii_state[127:0]
     4/8: $5\dbg_ascii_state[127:0]
     5/8: $4\dbg_ascii_state[127:0]
     6/8: $3\dbg_ascii_state[127:0]
     7/8: $2\dbg_ascii_state[127:0]
     8/8: $1\dbg_ascii_state[127:0]
Creating decoders for process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:856$167'.
     1/76: $0\decoded_rs1[5:0] [5]
     2/76: $0\decoded_imm_j[31:0] [10]
     3/76: $0\decoded_imm_j[31:0] [7]
     4/76: $0\decoded_imm_j[31:0] [6]
     5/76: $0\decoded_imm_j[31:0] [3:1]
     6/76: $0\decoded_imm_j[31:0] [5]
     7/76: $0\decoded_imm_j[31:0] [9:8]
     8/76: $0\decoded_imm_j[31:0] [31:20]
     9/76: $0\decoded_imm_j[31:0] [4]
    10/76: $0\decoded_imm_j[31:0] [11]
    11/76: $0\decoded_imm_j[31:0] [0]
    12/76: $0\decoded_rs1[5:0] [4:0]
    13/76: $0\is_lui_auipc_jal_jalr_addi_add_sub[0:0]
    14/76: $0\is_alu_reg_reg[0:0]
    15/76: $0\is_alu_reg_imm[0:0]
    16/76: $0\is_beq_bne_blt_bge_bltu_bgeu[0:0]
    17/76: $0\is_sll_srl_sra[0:0]
    18/76: $0\is_sb_sh_sw[0:0]
    19/76: $0\is_jalr_addi_slti_sltiu_xori_ori_andi[0:0]
    20/76: $0\is_slli_srli_srai[0:0]
    21/76: $0\is_lb_lh_lw_lbu_lhu[0:0]
    22/76: $0\compressed_instr[0:0]
    23/76: $0\is_compare[0:0]
    24/76: $0\decoded_imm[31:0]
    25/76: $0\decoded_rs2[5:0]
    26/76: $0\decoded_imm_j[31:0] [19:12]
    27/76: $0\decoded_rd[5:0]
    28/76: $0\instr_timer[0:0]
    29/76: $0\instr_waitirq[0:0]
    30/76: $0\instr_maskirq[0:0]
    31/76: $0\instr_retirq[0:0]
    32/76: $0\instr_setq[0:0]
    33/76: $0\instr_getq[0:0]
    34/76: $0\instr_ecall_ebreak[0:0]
    35/76: $0\instr_rdinstrh[0:0]
    36/76: $0\instr_rdinstr[0:0]
    37/76: $0\instr_rdcycleh[0:0]
    38/76: $0\instr_rdcycle[0:0]
    39/76: $0\instr_and[0:0]
    40/76: $0\instr_or[0:0]
    41/76: $0\instr_sra[0:0]
    42/76: $0\instr_srl[0:0]
    43/76: $0\instr_xor[0:0]
    44/76: $0\instr_sltu[0:0]
    45/76: $0\instr_slt[0:0]
    46/76: $0\instr_sll[0:0]
    47/76: $0\instr_sub[0:0]
    48/76: $0\instr_add[0:0]
    49/76: $0\instr_srai[0:0]
    50/76: $0\instr_srli[0:0]
    51/76: $0\instr_slli[0:0]
    52/76: $0\instr_andi[0:0]
    53/76: $0\instr_ori[0:0]
    54/76: $0\instr_xori[0:0]
    55/76: $0\instr_sltiu[0:0]
    56/76: $0\instr_slti[0:0]
    57/76: $0\instr_addi[0:0]
    58/76: $0\instr_sw[0:0]
    59/76: $0\instr_sh[0:0]
    60/76: $0\instr_sb[0:0]
    61/76: $0\instr_lhu[0:0]
    62/76: $0\instr_lbu[0:0]
    63/76: $0\instr_lw[0:0]
    64/76: $0\instr_lh[0:0]
    65/76: $0\instr_lb[0:0]
    66/76: $0\instr_bgeu[0:0]
    67/76: $0\instr_bltu[0:0]
    68/76: $0\instr_bge[0:0]
    69/76: $0\instr_blt[0:0]
    70/76: $0\instr_bne[0:0]
    71/76: $0\instr_beq[0:0]
    72/76: $0\instr_jalr[0:0]
    73/76: $0\instr_jal[0:0]
    74/76: $0\instr_auipc[0:0]
    75/76: $0\instr_lui[0:0]
    76/76: $0\pcpi_insn[31:0]
Creating decoders for process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:807$165'.
     1/13: $3\dbg_insn_opcode[31:0]
     2/13: $2\dbg_insn_rd[4:0]
     3/13: $2\dbg_insn_rs2[4:0]
     4/13: $2\dbg_insn_rs1[4:0]
     5/13: $2\dbg_insn_opcode[31:0]
     6/13: $2\dbg_insn_imm[31:0]
     7/13: $2\dbg_ascii_instr[63:0]
     8/13: $1\dbg_insn_rd[4:0]
     9/13: $1\dbg_insn_rs2[4:0]
    10/13: $1\dbg_insn_rs1[4:0]
    11/13: $1\dbg_insn_imm[31:0]
    12/13: $1\dbg_ascii_instr[63:0]
    13/13: $1\dbg_insn_opcode[31:0]
Creating decoders for process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:776$161'.
     1/8: $0\cached_insn_rd[4:0]
     2/8: $0\cached_insn_rs2[4:0]
     3/8: $0\cached_insn_rs1[4:0]
     4/8: $0\cached_insn_opcode[31:0]
     5/8: $0\cached_insn_imm[31:0]
     6/8: $0\cached_ascii_instr[63:0]
     7/8: $0\dbg_valid_insn[0:0]
     8/8: $0\dbg_insn_addr[31:0]
Creating decoders for process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:700$160'.
     1/47: $47\new_ascii_instr[63:0]
     2/47: $46\new_ascii_instr[63:0]
     3/47: $45\new_ascii_instr[63:0]
     4/47: $44\new_ascii_instr[63:0]
     5/47: $43\new_ascii_instr[63:0]
     6/47: $42\new_ascii_instr[63:0]
     7/47: $41\new_ascii_instr[63:0]
     8/47: $40\new_ascii_instr[63:0]
     9/47: $39\new_ascii_instr[63:0]
    10/47: $38\new_ascii_instr[63:0]
    11/47: $37\new_ascii_instr[63:0]
    12/47: $36\new_ascii_instr[63:0]
    13/47: $35\new_ascii_instr[63:0]
    14/47: $34\new_ascii_instr[63:0]
    15/47: $33\new_ascii_instr[63:0]
    16/47: $32\new_ascii_instr[63:0]
    17/47: $31\new_ascii_instr[63:0]
    18/47: $30\new_ascii_instr[63:0]
    19/47: $29\new_ascii_instr[63:0]
    20/47: $28\new_ascii_instr[63:0]
    21/47: $27\new_ascii_instr[63:0]
    22/47: $26\new_ascii_instr[63:0]
    23/47: $25\new_ascii_instr[63:0]
    24/47: $24\new_ascii_instr[63:0]
    25/47: $23\new_ascii_instr[63:0]
    26/47: $22\new_ascii_instr[63:0]
    27/47: $21\new_ascii_instr[63:0]
    28/47: $20\new_ascii_instr[63:0]
    29/47: $19\new_ascii_instr[63:0]
    30/47: $18\new_ascii_instr[63:0]
    31/47: $17\new_ascii_instr[63:0]
    32/47: $16\new_ascii_instr[63:0]
    33/47: $15\new_ascii_instr[63:0]
    34/47: $14\new_ascii_instr[63:0]
    35/47: $13\new_ascii_instr[63:0]
    36/47: $12\new_ascii_instr[63:0]
    37/47: $11\new_ascii_instr[63:0]
    38/47: $10\new_ascii_instr[63:0]
    39/47: $9\new_ascii_instr[63:0]
    40/47: $8\new_ascii_instr[63:0]
    41/47: $7\new_ascii_instr[63:0]
    42/47: $6\new_ascii_instr[63:0]
    43/47: $5\new_ascii_instr[63:0]
    44/47: $4\new_ascii_instr[63:0]
    45/47: $3\new_ascii_instr[63:0]
    46/47: $2\new_ascii_instr[63:0]
    47/47: $1\new_ascii_instr[63:0]
Creating decoders for process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:565$136'.
     1/9: $0\mem_16bit_buffer[15:0]
     2/9: $0\prefetched_high_word[0:0]
     3/9: $0\mem_la_secondword[0:0]
     4/9: $0\mem_state[1:0]
     5/9: $0\mem_wstrb[3:0]
     6/9: $0\mem_wdata[31:0]
     7/9: $0\mem_addr[31:0]
     8/9: $0\mem_instr[0:0]
     9/9: $0\mem_valid[0:0]
Creating decoders for process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1225$675'.
Creating decoders for process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:430$98'.
     1/9: $0\mem_rdata_q[31:0] [31]
     2/9: $0\mem_rdata_q[31:0] [7]
     3/9: $0\mem_rdata_q[31:0] [24:20]
     4/9: $0\mem_rdata_q[31:0] [19:15]
     5/9: $0\mem_rdata_q[31:0] [6:0]
     6/9: $0\mem_rdata_q[31:0] [14:12]
     7/9: $0\mem_rdata_q[31:0] [11:8]
     8/9: $0\mem_rdata_q[31:0] [30:25]
     9/9: $0\next_insn_opcode[31:0]
Creating decoders for process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:401$95'.
     1/5: $3\mem_rdata_word[31:0]
     2/5: $2\mem_rdata_word[31:0]
     3/5: $1\mem_rdata_word[31:0]
     4/5: $1\mem_la_wstrb[3:0]
     5/5: $1\mem_la_wdata[31:0]
Creating decoders for process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:390$90'.
     1/2: $0\last_mem_valid[0:0]
     2/2: $0\mem_la_firstword_reg[0:0]
Creating decoders for process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:325$16'.
     1/2: $1\pcpi_int_rd[31:0]
     2/2: $1\pcpi_int_wr[0:0]
Creating decoders for process `\picorv32_pcpi_div.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2459$792'.
     1/9: $0\pcpi_rd[31:0]
     2/9: $0\pcpi_wr[0:0]
     3/9: $0\pcpi_ready[0:0]
     4/9: $0\outsign[0:0]
     5/9: $0\running[0:0]
     6/9: $0\quotient_msk[31:0]
     7/9: $0\quotient[31:0]
     8/9: $0\divisor[62:0]
     9/9: $0\dividend[31:0]
Creating decoders for process `\picorv32_pcpi_div.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2433$782'.
     1/4: $0\instr_remu[0:0]
     2/4: $0\instr_rem[0:0]
     3/4: $0\instr_divu[0:0]
     4/4: $0\instr_div[0:0]
Creating decoders for process `\picorv32_regs.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2180$687'.
     1/3: $1$memwr$\regs$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2181$686_EN[31:0]$693
     2/3: $1$memwr$\regs$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2181$686_DATA[31:0]$692
     3/3: $1$memwr$\regs$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2181$686_ADDR[4:0]$691
Creating decoders for process `\picorv32_pcpi_fast_mul.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2373$773'.
     1/4: $0\active[3:0] [3:1]
     2/4: $0\active[3:0] [0]
     3/4: $0\rs2[32:0]
     4/4: $0\rs1[32:0]
Creating decoders for process `\picorv32_pcpi_fast_mul.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2359$768'.
     1/4: $0\rd_q[63:0]
     2/4: $0\rs2_q[32:0]
     3/4: $0\rs1_q[32:0]
     4/4: $0\rd[63:0]
Creating decoders for process `\picorv32_pcpi_fast_mul.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2343$766'.
     1/8: $2\instr_mul[0:0]
     2/8: $2\instr_mulhu[0:0]
     3/8: $2\instr_mulhsu[0:0]
     4/8: $2\instr_mulh[0:0]
     5/8: $1\instr_mulhu[0:0]
     6/8: $1\instr_mulhsu[0:0]
     7/8: $1\instr_mulh[0:0]
     8/8: $1\instr_mul[0:0]

13. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\picorv32_base.\cpuregs_rs1' from process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1382$481'.
No latch inferred for signal `\picorv32_base.\cpuregs_rs2' from process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1382$481'.
No latch inferred for signal `\picorv32_base.\decoded_rs' from process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1382$481'.
No latch inferred for signal `\picorv32_base.\cpuregs_write' from process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1304$467'.
No latch inferred for signal `\picorv32_base.\cpuregs_wrdata' from process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1304$467'.
No latch inferred for signal `\picorv32_base.\clear_prefetched_high_word' from process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1290$462'.
No latch inferred for signal `\picorv32_base.\alu_out' from process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1244$439'.
No latch inferred for signal `\picorv32_base.\alu_out_0' from process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1244$439'.
No latch inferred for signal `\picorv32_base.\dbg_ascii_state' from process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1181$427'.
No latch inferred for signal `\picorv32_base.\dbg_insn_opcode' from process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:807$165'.
No latch inferred for signal `\picorv32_base.\dbg_ascii_instr' from process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:807$165'.
No latch inferred for signal `\picorv32_base.\dbg_insn_imm' from process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:807$165'.
No latch inferred for signal `\picorv32_base.\dbg_insn_rs1' from process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:807$165'.
No latch inferred for signal `\picorv32_base.\dbg_insn_rs2' from process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:807$165'.
No latch inferred for signal `\picorv32_base.\dbg_insn_rd' from process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:807$165'.
No latch inferred for signal `\picorv32_base.\new_ascii_instr' from process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:700$160'.
No latch inferred for signal `\picorv32_base.\mem_la_wdata' from process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:401$95'.
No latch inferred for signal `\picorv32_base.\mem_la_wstrb' from process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:401$95'.
No latch inferred for signal `\picorv32_base.\mem_rdata_word' from process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:401$95'.
No latch inferred for signal `\picorv32_base.\pcpi_int_wr' from process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:325$16'.
No latch inferred for signal `\picorv32_base.\pcpi_int_rd' from process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:325$16'.
No latch inferred for signal `\picorv32_base.\pcpi_int_wait' from process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:325$16'.
No latch inferred for signal `\picorv32_base.\pcpi_int_ready' from process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:325$16'.
No latch inferred for signal `\picorv32_pcpi_fast_mul.\instr_mul' from process `\picorv32_pcpi_fast_mul.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2343$766'.
No latch inferred for signal `\picorv32_pcpi_fast_mul.\instr_mulh' from process `\picorv32_pcpi_fast_mul.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2343$766'.
No latch inferred for signal `\picorv32_pcpi_fast_mul.\instr_mulhsu' from process `\picorv32_pcpi_fast_mul.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2343$766'.
No latch inferred for signal `\picorv32_pcpi_fast_mul.\instr_mulhu' from process `\picorv32_pcpi_fast_mul.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2343$766'.

14. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\picorv32_base.\trap' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1397$495'.
  created $dff cell `$procdff$3849' with positive edge clock.
Creating register for signal `\picorv32_base.\pcpi_valid' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1397$495'.
  created $dff cell `$procdff$3850' with positive edge clock.
Creating register for signal `\picorv32_base.\eoi' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1397$495'.
  created $dff cell `$procdff$3851' with positive edge clock.
Creating register for signal `\picorv32_base.\trace_valid' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1397$495'.
  created $dff cell `$procdff$3852' with positive edge clock.
Creating register for signal `\picorv32_base.\trace_data' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1397$495'.
  created $dff cell `$procdff$3853' with positive edge clock.
Creating register for signal `\picorv32_base.\count_cycle' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1397$495'.
  created $dff cell `$procdff$3854' with positive edge clock.
Creating register for signal `\picorv32_base.\count_instr' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1397$495'.
  created $dff cell `$procdff$3855' with positive edge clock.
Creating register for signal `\picorv32_base.\reg_pc' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1397$495'.
  created $dff cell `$procdff$3856' with positive edge clock.
Creating register for signal `\picorv32_base.\reg_next_pc' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1397$495'.
  created $dff cell `$procdff$3857' with positive edge clock.
Creating register for signal `\picorv32_base.\reg_op1' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1397$495'.
  created $dff cell `$procdff$3858' with positive edge clock.
Creating register for signal `\picorv32_base.\reg_op2' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1397$495'.
  created $dff cell `$procdff$3859' with positive edge clock.
Creating register for signal `\picorv32_base.\reg_out' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1397$495'.
  created $dff cell `$procdff$3860' with positive edge clock.
Creating register for signal `\picorv32_base.\reg_sh' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1397$495'.
  created $dff cell `$procdff$3861' with positive edge clock.
Creating register for signal `\picorv32_base.\irq_delay' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1397$495'.
  created $dff cell `$procdff$3862' with positive edge clock.
Creating register for signal `\picorv32_base.\irq_active' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1397$495'.
  created $dff cell `$procdff$3863' with positive edge clock.
Creating register for signal `\picorv32_base.\irq_mask' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1397$495'.
  created $dff cell `$procdff$3864' with positive edge clock.
Creating register for signal `\picorv32_base.\irq_pending' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1397$495'.
  created $dff cell `$procdff$3865' with positive edge clock.
Creating register for signal `\picorv32_base.\timer' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1397$495'.
  created $dff cell `$procdff$3866' with positive edge clock.
Creating register for signal `\picorv32_base.\mem_wordsize' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1397$495'.
  created $dff cell `$procdff$3867' with positive edge clock.
Creating register for signal `\picorv32_base.\mem_do_prefetch' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1397$495'.
  created $dff cell `$procdff$3868' with positive edge clock.
Creating register for signal `\picorv32_base.\mem_do_rinst' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1397$495'.
  created $dff cell `$procdff$3869' with positive edge clock.
Creating register for signal `\picorv32_base.\mem_do_rdata' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1397$495'.
  created $dff cell `$procdff$3870' with positive edge clock.
Creating register for signal `\picorv32_base.\mem_do_wdata' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1397$495'.
  created $dff cell `$procdff$3871' with positive edge clock.
Creating register for signal `\picorv32_base.\decoder_trigger' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1397$495'.
  created $dff cell `$procdff$3872' with positive edge clock.
Creating register for signal `\picorv32_base.\decoder_trigger_q' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1397$495'.
  created $dff cell `$procdff$3873' with positive edge clock.
Creating register for signal `\picorv32_base.\decoder_pseudo_trigger' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1397$495'.
  created $dff cell `$procdff$3874' with positive edge clock.
Creating register for signal `\picorv32_base.\decoder_pseudo_trigger_q' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1397$495'.
  created $dff cell `$procdff$3875' with positive edge clock.
Creating register for signal `\picorv32_base.\dbg_rs1val' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1397$495'.
  created $dff cell `$procdff$3876' with positive edge clock.
Creating register for signal `\picorv32_base.\dbg_rs2val' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1397$495'.
  created $dff cell `$procdff$3877' with positive edge clock.
Creating register for signal `\picorv32_base.\dbg_rs1val_valid' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1397$495'.
  created $dff cell `$procdff$3878' with positive edge clock.
Creating register for signal `\picorv32_base.\dbg_rs2val_valid' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1397$495'.
  created $dff cell `$procdff$3879' with positive edge clock.
Creating register for signal `\picorv32_base.\cpu_state' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1397$495'.
  created $dff cell `$procdff$3880' with positive edge clock.
Creating register for signal `\picorv32_base.\irq_state' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1397$495'.
  created $dff cell `$procdff$3881' with positive edge clock.
Creating register for signal `\picorv32_base.\set_mem_do_rinst' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1397$495'.
  created $dff cell `$procdff$3882' with positive edge clock.
Creating register for signal `\picorv32_base.\set_mem_do_rdata' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1397$495'.
  created $dff cell `$procdff$3883' with positive edge clock.
Creating register for signal `\picorv32_base.\set_mem_do_wdata' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1397$495'.
  created $dff cell `$procdff$3884' with positive edge clock.
Creating register for signal `\picorv32_base.\latched_store' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1397$495'.
  created $dff cell `$procdff$3885' with positive edge clock.
Creating register for signal `\picorv32_base.\latched_stalu' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1397$495'.
  created $dff cell `$procdff$3886' with positive edge clock.
Creating register for signal `\picorv32_base.\latched_branch' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1397$495'.
  created $dff cell `$procdff$3887' with positive edge clock.
Creating register for signal `\picorv32_base.\latched_compr' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1397$495'.
  created $dff cell `$procdff$3888' with positive edge clock.
Creating register for signal `\picorv32_base.\latched_trace' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1397$495'.
  created $dff cell `$procdff$3889' with positive edge clock.
Creating register for signal `\picorv32_base.\latched_is_lu' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1397$495'.
  created $dff cell `$procdff$3890' with positive edge clock.
Creating register for signal `\picorv32_base.\latched_is_lh' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1397$495'.
  created $dff cell `$procdff$3891' with positive edge clock.
Creating register for signal `\picorv32_base.\latched_is_lb' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1397$495'.
  created $dff cell `$procdff$3892' with positive edge clock.
Creating register for signal `\picorv32_base.\latched_rd' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1397$495'.
  created $dff cell `$procdff$3893' with positive edge clock.
Creating register for signal `\picorv32_base.\current_pc' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1397$495'.
  created $dff cell `$procdff$3894' with positive edge clock.
Creating register for signal `\picorv32_base.\pcpi_timeout_counter' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1397$495'.
  created $dff cell `$procdff$3895' with positive edge clock.
Creating register for signal `\picorv32_base.\pcpi_timeout' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1397$495'.
  created $dff cell `$procdff$3896' with positive edge clock.
Creating register for signal `\picorv32_base.\next_irq_pending' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1397$495'.
  created $dff cell `$procdff$3897' with positive edge clock.
Creating register for signal `\picorv32_base.\do_waitirq' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1397$495'.
  created $dff cell `$procdff$3898' with positive edge clock.
Creating register for signal `\picorv32_base.\alu_out_q' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1397$495'.
  created $dff cell `$procdff$3899' with positive edge clock.
Creating register for signal `\picorv32_base.\alu_out_0_q' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1397$495'.
  created $dff cell `$procdff$3900' with positive edge clock.
Creating register for signal `\picorv32_base.\alu_wait' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1397$495'.
  created $dff cell `$procdff$3901' with positive edge clock.
Creating register for signal `\picorv32_base.\alu_wait_2' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1397$495'.
  created $dff cell `$procdff$3902' with positive edge clock.
Creating register for signal `\picorv32_base.\clear_prefetched_high_word_q' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1288$461'.
  created $dff cell `$procdff$3903' with positive edge clock.
Creating register for signal `\picorv32_base.\pcpi_insn' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:856$167'.
  created $dff cell `$procdff$3904' with positive edge clock.
Creating register for signal `\picorv32_base.\instr_lui' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:856$167'.
  created $dff cell `$procdff$3905' with positive edge clock.
Creating register for signal `\picorv32_base.\instr_auipc' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:856$167'.
  created $dff cell `$procdff$3906' with positive edge clock.
Creating register for signal `\picorv32_base.\instr_jal' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:856$167'.
  created $dff cell `$procdff$3907' with positive edge clock.
Creating register for signal `\picorv32_base.\instr_jalr' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:856$167'.
  created $dff cell `$procdff$3908' with positive edge clock.
Creating register for signal `\picorv32_base.\instr_beq' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:856$167'.
  created $dff cell `$procdff$3909' with positive edge clock.
Creating register for signal `\picorv32_base.\instr_bne' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:856$167'.
  created $dff cell `$procdff$3910' with positive edge clock.
Creating register for signal `\picorv32_base.\instr_blt' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:856$167'.
  created $dff cell `$procdff$3911' with positive edge clock.
Creating register for signal `\picorv32_base.\instr_bge' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:856$167'.
  created $dff cell `$procdff$3912' with positive edge clock.
Creating register for signal `\picorv32_base.\instr_bltu' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:856$167'.
  created $dff cell `$procdff$3913' with positive edge clock.
Creating register for signal `\picorv32_base.\instr_bgeu' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:856$167'.
  created $dff cell `$procdff$3914' with positive edge clock.
Creating register for signal `\picorv32_base.\instr_lb' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:856$167'.
  created $dff cell `$procdff$3915' with positive edge clock.
Creating register for signal `\picorv32_base.\instr_lh' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:856$167'.
  created $dff cell `$procdff$3916' with positive edge clock.
Creating register for signal `\picorv32_base.\instr_lw' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:856$167'.
  created $dff cell `$procdff$3917' with positive edge clock.
Creating register for signal `\picorv32_base.\instr_lbu' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:856$167'.
  created $dff cell `$procdff$3918' with positive edge clock.
Creating register for signal `\picorv32_base.\instr_lhu' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:856$167'.
  created $dff cell `$procdff$3919' with positive edge clock.
Creating register for signal `\picorv32_base.\instr_sb' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:856$167'.
  created $dff cell `$procdff$3920' with positive edge clock.
Creating register for signal `\picorv32_base.\instr_sh' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:856$167'.
  created $dff cell `$procdff$3921' with positive edge clock.
Creating register for signal `\picorv32_base.\instr_sw' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:856$167'.
  created $dff cell `$procdff$3922' with positive edge clock.
Creating register for signal `\picorv32_base.\instr_addi' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:856$167'.
  created $dff cell `$procdff$3923' with positive edge clock.
Creating register for signal `\picorv32_base.\instr_slti' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:856$167'.
  created $dff cell `$procdff$3924' with positive edge clock.
Creating register for signal `\picorv32_base.\instr_sltiu' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:856$167'.
  created $dff cell `$procdff$3925' with positive edge clock.
Creating register for signal `\picorv32_base.\instr_xori' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:856$167'.
  created $dff cell `$procdff$3926' with positive edge clock.
Creating register for signal `\picorv32_base.\instr_ori' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:856$167'.
  created $dff cell `$procdff$3927' with positive edge clock.
Creating register for signal `\picorv32_base.\instr_andi' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:856$167'.
  created $dff cell `$procdff$3928' with positive edge clock.
Creating register for signal `\picorv32_base.\instr_slli' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:856$167'.
  created $dff cell `$procdff$3929' with positive edge clock.
Creating register for signal `\picorv32_base.\instr_srli' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:856$167'.
  created $dff cell `$procdff$3930' with positive edge clock.
Creating register for signal `\picorv32_base.\instr_srai' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:856$167'.
  created $dff cell `$procdff$3931' with positive edge clock.
Creating register for signal `\picorv32_base.\instr_add' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:856$167'.
  created $dff cell `$procdff$3932' with positive edge clock.
Creating register for signal `\picorv32_base.\instr_sub' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:856$167'.
  created $dff cell `$procdff$3933' with positive edge clock.
Creating register for signal `\picorv32_base.\instr_sll' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:856$167'.
  created $dff cell `$procdff$3934' with positive edge clock.
Creating register for signal `\picorv32_base.\instr_slt' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:856$167'.
  created $dff cell `$procdff$3935' with positive edge clock.
Creating register for signal `\picorv32_base.\instr_sltu' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:856$167'.
  created $dff cell `$procdff$3936' with positive edge clock.
Creating register for signal `\picorv32_base.\instr_xor' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:856$167'.
  created $dff cell `$procdff$3937' with positive edge clock.
Creating register for signal `\picorv32_base.\instr_srl' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:856$167'.
  created $dff cell `$procdff$3938' with positive edge clock.
Creating register for signal `\picorv32_base.\instr_sra' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:856$167'.
  created $dff cell `$procdff$3939' with positive edge clock.
Creating register for signal `\picorv32_base.\instr_or' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:856$167'.
  created $dff cell `$procdff$3940' with positive edge clock.
Creating register for signal `\picorv32_base.\instr_and' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:856$167'.
  created $dff cell `$procdff$3941' with positive edge clock.
Creating register for signal `\picorv32_base.\instr_rdcycle' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:856$167'.
  created $dff cell `$procdff$3942' with positive edge clock.
Creating register for signal `\picorv32_base.\instr_rdcycleh' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:856$167'.
  created $dff cell `$procdff$3943' with positive edge clock.
Creating register for signal `\picorv32_base.\instr_rdinstr' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:856$167'.
  created $dff cell `$procdff$3944' with positive edge clock.
Creating register for signal `\picorv32_base.\instr_rdinstrh' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:856$167'.
  created $dff cell `$procdff$3945' with positive edge clock.
Creating register for signal `\picorv32_base.\instr_ecall_ebreak' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:856$167'.
  created $dff cell `$procdff$3946' with positive edge clock.
Creating register for signal `\picorv32_base.\instr_getq' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:856$167'.
  created $dff cell `$procdff$3947' with positive edge clock.
Creating register for signal `\picorv32_base.\instr_setq' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:856$167'.
  created $dff cell `$procdff$3948' with positive edge clock.
Creating register for signal `\picorv32_base.\instr_retirq' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:856$167'.
  created $dff cell `$procdff$3949' with positive edge clock.
Creating register for signal `\picorv32_base.\instr_maskirq' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:856$167'.
  created $dff cell `$procdff$3950' with positive edge clock.
Creating register for signal `\picorv32_base.\instr_waitirq' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:856$167'.
  created $dff cell `$procdff$3951' with positive edge clock.
Creating register for signal `\picorv32_base.\instr_timer' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:856$167'.
  created $dff cell `$procdff$3952' with positive edge clock.
Creating register for signal `\picorv32_base.\decoded_rd' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:856$167'.
  created $dff cell `$procdff$3953' with positive edge clock.
Creating register for signal `\picorv32_base.\decoded_rs1' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:856$167'.
  created $dff cell `$procdff$3954' with positive edge clock.
Creating register for signal `\picorv32_base.\decoded_rs2' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:856$167'.
  created $dff cell `$procdff$3955' with positive edge clock.
Creating register for signal `\picorv32_base.\decoded_imm' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:856$167'.
  created $dff cell `$procdff$3956' with positive edge clock.
Creating register for signal `\picorv32_base.\decoded_imm_j' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:856$167'.
  created $dff cell `$procdff$3957' with positive edge clock.
Creating register for signal `\picorv32_base.\compressed_instr' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:856$167'.
  created $dff cell `$procdff$3958' with positive edge clock.
Creating register for signal `\picorv32_base.\is_lui_auipc_jal' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:856$167'.
  created $dff cell `$procdff$3959' with positive edge clock.
Creating register for signal `\picorv32_base.\is_lb_lh_lw_lbu_lhu' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:856$167'.
  created $dff cell `$procdff$3960' with positive edge clock.
Creating register for signal `\picorv32_base.\is_slli_srli_srai' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:856$167'.
  created $dff cell `$procdff$3961' with positive edge clock.
Creating register for signal `\picorv32_base.\is_jalr_addi_slti_sltiu_xori_ori_andi' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:856$167'.
  created $dff cell `$procdff$3962' with positive edge clock.
Creating register for signal `\picorv32_base.\is_sb_sh_sw' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:856$167'.
  created $dff cell `$procdff$3963' with positive edge clock.
Creating register for signal `\picorv32_base.\is_sll_srl_sra' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:856$167'.
  created $dff cell `$procdff$3964' with positive edge clock.
Creating register for signal `\picorv32_base.\is_lui_auipc_jal_jalr_addi_add_sub' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:856$167'.
  created $dff cell `$procdff$3965' with positive edge clock.
Creating register for signal `\picorv32_base.\is_slti_blt_slt' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:856$167'.
  created $dff cell `$procdff$3966' with positive edge clock.
Creating register for signal `\picorv32_base.\is_sltiu_bltu_sltu' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:856$167'.
  created $dff cell `$procdff$3967' with positive edge clock.
Creating register for signal `\picorv32_base.\is_beq_bne_blt_bge_bltu_bgeu' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:856$167'.
  created $dff cell `$procdff$3968' with positive edge clock.
Creating register for signal `\picorv32_base.\is_lbu_lhu_lw' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:856$167'.
  created $dff cell `$procdff$3969' with positive edge clock.
Creating register for signal `\picorv32_base.\is_alu_reg_imm' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:856$167'.
  created $dff cell `$procdff$3970' with positive edge clock.
Creating register for signal `\picorv32_base.\is_alu_reg_reg' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:856$167'.
  created $dff cell `$procdff$3971' with positive edge clock.
Creating register for signal `\picorv32_base.\is_compare' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:856$167'.
  created $dff cell `$procdff$3972' with positive edge clock.
Creating register for signal `\picorv32_base.\dbg_insn_addr' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:776$161'.
  created $dff cell `$procdff$3973' with positive edge clock.
Creating register for signal `\picorv32_base.\q_ascii_instr' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:776$161'.
  created $dff cell `$procdff$3974' with positive edge clock.
Creating register for signal `\picorv32_base.\q_insn_imm' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:776$161'.
  created $dff cell `$procdff$3975' with positive edge clock.
Creating register for signal `\picorv32_base.\q_insn_opcode' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:776$161'.
  created $dff cell `$procdff$3976' with positive edge clock.
Creating register for signal `\picorv32_base.\q_insn_rs1' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:776$161'.
  created $dff cell `$procdff$3977' with positive edge clock.
Creating register for signal `\picorv32_base.\q_insn_rs2' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:776$161'.
  created $dff cell `$procdff$3978' with positive edge clock.
Creating register for signal `\picorv32_base.\q_insn_rd' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:776$161'.
  created $dff cell `$procdff$3979' with positive edge clock.
Creating register for signal `\picorv32_base.\dbg_next' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:776$161'.
  created $dff cell `$procdff$3980' with positive edge clock.
Creating register for signal `\picorv32_base.\dbg_valid_insn' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:776$161'.
  created $dff cell `$procdff$3981' with positive edge clock.
Creating register for signal `\picorv32_base.\cached_ascii_instr' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:776$161'.
  created $dff cell `$procdff$3982' with positive edge clock.
Creating register for signal `\picorv32_base.\cached_insn_imm' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:776$161'.
  created $dff cell `$procdff$3983' with positive edge clock.
Creating register for signal `\picorv32_base.\cached_insn_opcode' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:776$161'.
  created $dff cell `$procdff$3984' with positive edge clock.
Creating register for signal `\picorv32_base.\cached_insn_rs1' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:776$161'.
  created $dff cell `$procdff$3985' with positive edge clock.
Creating register for signal `\picorv32_base.\cached_insn_rs2' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:776$161'.
  created $dff cell `$procdff$3986' with positive edge clock.
Creating register for signal `\picorv32_base.\cached_insn_rd' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:776$161'.
  created $dff cell `$procdff$3987' with positive edge clock.
Creating register for signal `\picorv32_base.\mem_valid' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:565$136'.
  created $dff cell `$procdff$3988' with positive edge clock.
Creating register for signal `\picorv32_base.\mem_instr' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:565$136'.
  created $dff cell `$procdff$3989' with positive edge clock.
Creating register for signal `\picorv32_base.\mem_addr' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:565$136'.
  created $dff cell `$procdff$3990' with positive edge clock.
Creating register for signal `\picorv32_base.\mem_wdata' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:565$136'.
  created $dff cell `$procdff$3991' with positive edge clock.
Creating register for signal `\picorv32_base.\mem_wstrb' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:565$136'.
  created $dff cell `$procdff$3992' with positive edge clock.
Creating register for signal `\picorv32_base.\mem_state' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:565$136'.
  created $dff cell `$procdff$3993' with positive edge clock.
Creating register for signal `\picorv32_base.\mem_la_secondword' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:565$136'.
  created $dff cell `$procdff$3994' with positive edge clock.
Creating register for signal `\picorv32_base.\prefetched_high_word' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:565$136'.
  created $dff cell `$procdff$3995' with positive edge clock.
Creating register for signal `\picorv32_base.\mem_16bit_buffer' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:565$136'.
  created $dff cell `$procdff$3996' with positive edge clock.
Creating register for signal `\picorv32_base.\alu_add_sub' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1225$675'.
  created $dff cell `$procdff$3997' with positive edge clock.
Creating register for signal `\picorv32_base.\alu_shl' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1225$675'.
  created $dff cell `$procdff$3998' with positive edge clock.
Creating register for signal `\picorv32_base.\alu_shr' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1225$675'.
  created $dff cell `$procdff$3999' with positive edge clock.
Creating register for signal `\picorv32_base.\alu_eq' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1225$675'.
  created $dff cell `$procdff$4000' with positive edge clock.
Creating register for signal `\picorv32_base.\alu_ltu' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1225$675'.
  created $dff cell `$procdff$4001' with positive edge clock.
Creating register for signal `\picorv32_base.\alu_lts' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1225$675'.
  created $dff cell `$procdff$4002' with positive edge clock.
Creating register for signal `\picorv32_base.\next_insn_opcode' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:430$98'.
  created $dff cell `$procdff$4003' with positive edge clock.
Creating register for signal `\picorv32_base.\mem_rdata_q' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:430$98'.
  created $dff cell `$procdff$4004' with positive edge clock.
Creating register for signal `\picorv32_base.\mem_la_firstword_reg' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:390$90'.
  created $dff cell `$procdff$4005' with positive edge clock.
Creating register for signal `\picorv32_base.\last_mem_valid' using process `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:390$90'.
  created $dff cell `$procdff$4006' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\pcpi_wr' using process `\picorv32_pcpi_div.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2459$792'.
  created $dff cell `$procdff$4007' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\pcpi_rd' using process `\picorv32_pcpi_div.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2459$792'.
  created $dff cell `$procdff$4008' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\pcpi_ready' using process `\picorv32_pcpi_div.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2459$792'.
  created $dff cell `$procdff$4009' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\dividend' using process `\picorv32_pcpi_div.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2459$792'.
  created $dff cell `$procdff$4010' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\divisor' using process `\picorv32_pcpi_div.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2459$792'.
  created $dff cell `$procdff$4011' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\quotient' using process `\picorv32_pcpi_div.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2459$792'.
  created $dff cell `$procdff$4012' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\quotient_msk' using process `\picorv32_pcpi_div.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2459$792'.
  created $dff cell `$procdff$4013' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\running' using process `\picorv32_pcpi_div.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2459$792'.
  created $dff cell `$procdff$4014' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\outsign' using process `\picorv32_pcpi_div.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2459$792'.
  created $dff cell `$procdff$4015' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\pcpi_wait' using process `\picorv32_pcpi_div.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2433$782'.
  created $dff cell `$procdff$4016' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\pcpi_wait_q' using process `\picorv32_pcpi_div.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2433$782'.
  created $dff cell `$procdff$4017' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\instr_div' using process `\picorv32_pcpi_div.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2433$782'.
  created $dff cell `$procdff$4018' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\instr_divu' using process `\picorv32_pcpi_div.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2433$782'.
  created $dff cell `$procdff$4019' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\instr_rem' using process `\picorv32_pcpi_div.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2433$782'.
  created $dff cell `$procdff$4020' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\instr_remu' using process `\picorv32_pcpi_div.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2433$782'.
  created $dff cell `$procdff$4021' with positive edge clock.
Creating register for signal `\picorv32_regs.$memwr$\regs$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2181$686_ADDR' using process `\picorv32_regs.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2180$687'.
  created $dff cell `$procdff$4022' with positive edge clock.
Creating register for signal `\picorv32_regs.$memwr$\regs$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2181$686_DATA' using process `\picorv32_regs.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2180$687'.
  created $dff cell `$procdff$4023' with positive edge clock.
Creating register for signal `\picorv32_regs.$memwr$\regs$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2181$686_EN' using process `\picorv32_regs.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2180$687'.
  created $dff cell `$procdff$4024' with positive edge clock.
Creating register for signal `\picorv32_pcpi_fast_mul.\rs1' using process `\picorv32_pcpi_fast_mul.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2373$773'.
  created $dff cell `$procdff$4025' with positive edge clock.
Creating register for signal `\picorv32_pcpi_fast_mul.\rs2' using process `\picorv32_pcpi_fast_mul.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2373$773'.
  created $dff cell `$procdff$4026' with positive edge clock.
Creating register for signal `\picorv32_pcpi_fast_mul.\shift_out' using process `\picorv32_pcpi_fast_mul.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2373$773'.
  created $dff cell `$procdff$4027' with positive edge clock.
Creating register for signal `\picorv32_pcpi_fast_mul.\active' using process `\picorv32_pcpi_fast_mul.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2373$773'.
  created $dff cell `$procdff$4028' with positive edge clock.
Creating register for signal `\picorv32_pcpi_fast_mul.\rd' using process `\picorv32_pcpi_fast_mul.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2359$768'.
  created $dff cell `$procdff$4029' with positive edge clock.
Creating register for signal `\picorv32_pcpi_fast_mul.\rs1_q' using process `\picorv32_pcpi_fast_mul.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2359$768'.
  created $dff cell `$procdff$4030' with positive edge clock.
Creating register for signal `\picorv32_pcpi_fast_mul.\rs2_q' using process `\picorv32_pcpi_fast_mul.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2359$768'.
  created $dff cell `$procdff$4031' with positive edge clock.
Creating register for signal `\picorv32_pcpi_fast_mul.\rd_q' using process `\picorv32_pcpi_fast_mul.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2359$768'.
  created $dff cell `$procdff$4032' with positive edge clock.
Creating register for signal `\picorv32_pcpi_fast_mul.\pcpi_insn_valid_q' using process `\picorv32_pcpi_fast_mul.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2359$768'.
  created $dff cell `$procdff$4033' with positive edge clock.

15. Executing PROC_MEMWR pass (convert process memory writes to cells).

16. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 61 empty switches in `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1397$495'.
Removing empty process `picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1397$495'.
Removing empty process `picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1382$481'.
Found and cleaned up 2 empty switches in `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1304$467'.
Removing empty process `picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1304$467'.
Found and cleaned up 2 empty switches in `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1290$462'.
Removing empty process `picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1290$462'.
Removing empty process `picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1288$461'.
Found and cleaned up 2 empty switches in `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1244$439'.
Removing empty process `picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1244$439'.
Found and cleaned up 8 empty switches in `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1181$427'.
Removing empty process `picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1181$427'.
Found and cleaned up 22 empty switches in `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:856$167'.
Removing empty process `picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:856$167'.
Found and cleaned up 3 empty switches in `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:807$165'.
Removing empty process `picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:807$165'.
Found and cleaned up 5 empty switches in `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:776$161'.
Removing empty process `picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:776$161'.
Found and cleaned up 47 empty switches in `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:700$160'.
Removing empty process `picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:700$160'.
Found and cleaned up 16 empty switches in `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:565$136'.
Removing empty process `picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:565$136'.
Removing empty process `picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1225$675'.
Found and cleaned up 19 empty switches in `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:430$98'.
Removing empty process `picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:430$98'.
Found and cleaned up 3 empty switches in `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:401$95'.
Removing empty process `picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:401$95'.
Found and cleaned up 2 empty switches in `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:390$90'.
Removing empty process `picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:390$90'.
Found and cleaned up 1 empty switch in `\picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:325$16'.
Removing empty process `picorv32_base.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:325$16'.
Found and cleaned up 5 empty switches in `\picorv32_pcpi_div.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2459$792'.
Removing empty process `picorv32_pcpi_div.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2459$792'.
Found and cleaned up 2 empty switches in `\picorv32_pcpi_div.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2433$782'.
Removing empty process `picorv32_pcpi_div.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2433$782'.
Found and cleaned up 1 empty switch in `\picorv32_regs.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2180$687'.
Removing empty process `picorv32_regs.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2180$687'.
Found and cleaned up 4 empty switches in `\picorv32_pcpi_fast_mul.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2373$773'.
Removing empty process `picorv32_pcpi_fast_mul.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2373$773'.
Found and cleaned up 3 empty switches in `\picorv32_pcpi_fast_mul.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2359$768'.
Removing empty process `picorv32_pcpi_fast_mul.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2359$768'.
Found and cleaned up 2 empty switches in `\picorv32_pcpi_fast_mul.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2343$766'.
Removing empty process `picorv32_pcpi_fast_mul.$proc$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2343$766'.
Cleaned up 210 empty switches.

17. Executing CHECK pass (checking for obvious problems).
Checking module picorv32_base...
Checking module picorv32_pcpi_div...
Checking module picorv32_regs...
Checking module picorv32_pcpi_fast_mul...
Found and reported 0 problems.

18. Executing OPT_EXPR pass (perform const folding).
Optimizing module picorv32_base.
<suppressed ~571 debug messages>
Optimizing module picorv32_pcpi_div.
<suppressed ~12 debug messages>
Optimizing module picorv32_regs.
Optimizing module picorv32_pcpi_fast_mul.
<suppressed ~12 debug messages>

19. Executing FLATTEN pass (flatten design).
Deleting now unused module picorv32_pcpi_div.
Deleting now unused module picorv32_regs.
Deleting now unused module picorv32_pcpi_fast_mul.
<suppressed ~3 debug messages>

20. Executing OPT_EXPR pass (perform const folding).
Optimizing module picorv32_base.

21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \picorv32_base..
Removed 216 unused cells and 1651 unused wires.
<suppressed ~262 debug messages>

22. Executing OPT pass (performing simple optimizations).

22.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module picorv32_base.

22.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\picorv32_base'.
<suppressed ~1350 debug messages>
Removed a total of 450 cells.

22.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \picorv32_base..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $procmux$2793: { \mem_rdata_latched [12] \mem_rdata_latched [6:2] } -> { 1'0 \mem_rdata_latched [6:2] }
      Replacing known input bits on port B of cell $procmux$3660: { \pcpi_wr \genblk1.pcpi_mul.active [1] \genblk2.pcpi_div.pcpi_wr } -> { \pcpi_wr 1'1 \genblk2.pcpi_div.pcpi_wr }
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$1008.
    dead port 2/2 on $mux $procmux$1010.
    dead port 2/2 on $mux $procmux$1013.
    dead port 2/2 on $mux $procmux$1025.
    dead port 2/2 on $mux $procmux$1028.
    dead port 2/2 on $mux $procmux$1035.
    dead port 2/2 on $mux $procmux$1037.
    dead port 2/2 on $mux $procmux$1040.
    dead port 1/2 on $mux $procmux$1063.
    dead port 2/2 on $mux $procmux$1065.
    dead port 2/2 on $mux $procmux$1067.
    dead port 2/2 on $mux $procmux$1070.
    dead port 2/2 on $mux $procmux$1092.
    dead port 2/2 on $mux $procmux$1094.
    dead port 2/2 on $mux $procmux$1097.
    dead port 2/2 on $mux $procmux$1116.
    dead port 2/2 on $mux $procmux$1118.
    dead port 2/2 on $mux $procmux$1121.
    dead port 2/2 on $mux $procmux$1140.
    dead port 2/2 on $mux $procmux$1142.
    dead port 2/2 on $mux $procmux$1145.
    dead port 2/2 on $mux $procmux$1166.
    dead port 2/2 on $mux $procmux$1169.
    dead port 2/2 on $mux $procmux$1183.
    dead port 1/2 on $mux $procmux$1186.
    dead port 2/2 on $mux $procmux$1188.
    dead port 2/2 on $mux $procmux$1190.
    dead port 2/2 on $mux $procmux$1193.
    dead port 2/2 on $mux $procmux$1203.
    dead port 1/2 on $mux $procmux$1206.
    dead port 2/2 on $mux $procmux$1208.
    dead port 2/2 on $mux $procmux$1211.
    dead port 2/2 on $mux $procmux$1234.
    dead port 1/2 on $mux $procmux$1237.
    dead port 2/2 on $mux $procmux$1239.
    dead port 2/2 on $mux $procmux$1241.
    dead port 2/2 on $mux $procmux$1244.
    dead port 2/2 on $mux $procmux$1256.
    dead port 2/2 on $mux $procmux$1259.
    dead port 2/2 on $mux $procmux$1302.
    dead port 2/2 on $mux $procmux$1315.
    dead port 2/2 on $mux $procmux$1328.
    dead port 2/2 on $mux $flatten\genblk1.pcpi_mul.$procmux$3814.
    dead port 2/2 on $mux $flatten\genblk1.pcpi_mul.$procmux$3820.
    dead port 2/2 on $mux $flatten\genblk1.pcpi_mul.$procmux$3827.
    dead port 2/2 on $mux $flatten\genblk1.pcpi_mul.$procmux$3835.
    dead port 2/2 on $mux $procmux$2476.
    dead port 2/2 on $mux $procmux$2485.
    dead port 1/8 on $pmux $procmux$2500.
    dead port 2/8 on $pmux $procmux$2500.
    dead port 2/2 on $mux $procmux$3622.
    dead port 2/2 on $mux $procmux$3629.
    dead port 2/2 on $mux $procmux$827.
    dead port 2/2 on $mux $procmux$837.
    dead port 2/2 on $mux $procmux$839.
    dead port 2/2 on $mux $procmux$845.
    dead port 2/2 on $mux $procmux$852.
    dead port 2/2 on $mux $procmux$854.
    dead port 2/2 on $mux $procmux$860.
    dead port 2/2 on $mux $procmux$869.
    dead port 2/2 on $mux $procmux$889.
    dead port 2/2 on $mux $procmux$895.
    dead port 2/2 on $mux $procmux$898.
    dead port 2/2 on $mux $procmux$911.
    dead port 2/2 on $mux $procmux$918.
    dead port 2/2 on $mux $procmux$921.
    dead port 2/2 on $mux $procmux$934.
    dead port 1/2 on $mux $procmux$944.
    dead port 2/2 on $mux $procmux$946.
    dead port 2/2 on $mux $procmux$949.
    dead port 2/2 on $mux $procmux$958.
    dead port 2/2 on $mux $procmux$961.
    dead port 2/2 on $mux $procmux$969.
    dead port 2/2 on $mux $procmux$971.
    dead port 2/2 on $mux $procmux$974.
    dead port 1/2 on $mux $procmux$988.
    dead port 2/2 on $mux $procmux$990.
    dead port 2/2 on $mux $procmux$992.
    dead port 2/2 on $mux $procmux$995.
Removed 79 multiplexer ports.
<suppressed ~202 debug messages>

22.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \picorv32_base.
    New input vector for $reduce_or cell $reduce_or$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:328$20: { \genblk2.pcpi_div.pcpi_wait \pcpi_wait }
    New ctrl vector for $pmux cell $procmux$1292: { $procmux$1294_CMP $auto$opt_reduce.cc:134:opt_pmux$4036 }
    New ctrl vector for $pmux cell $procmux$1305: { $auto$opt_reduce.cc:134:opt_pmux$4038 $procmux$1038_CMP }
    New ctrl vector for $pmux cell $procmux$1318: { $procmux$1209_CMP $auto$opt_reduce.cc:134:opt_pmux$4040 }
    Consolidated identical input bits for $mux cell $flatten\cpuregs.$procmux$3772:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\cpuregs.$0$memwr$\regs$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2181$686_EN[31:0]$690
      New ports: A=1'0, B=1'1, Y=$flatten\cpuregs.$0$memwr$\regs$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2181$686_EN[31:0]$690 [0]
      New connections: $flatten\cpuregs.$0$memwr$\regs$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2181$686_EN[31:0]$690 [31:1] = { $flatten\cpuregs.$0$memwr$\regs$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2181$686_EN[31:0]$690 [0] $flatten\cpuregs.$0$memwr$\regs$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2181$686_EN[31:0]$690 [0] $flatten\cpuregs.$0$memwr$\regs$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2181$686_EN[31:0]$690 [0] $flatten\cpuregs.$0$memwr$\regs$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2181$686_EN[31:0]$690 [0] $flatten\cpuregs.$0$memwr$\regs$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2181$686_EN[31:0]$690 [0] $flatten\cpuregs.$0$memwr$\regs$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2181$686_EN[31:0]$690 [0] $flatten\cpuregs.$0$memwr$\regs$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2181$686_EN[31:0]$690 [0] $flatten\cpuregs.$0$memwr$\regs$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2181$686_EN[31:0]$690 [0] $flatten\cpuregs.$0$memwr$\regs$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2181$686_EN[31:0]$690 [0] $flatten\cpuregs.$0$memwr$\regs$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2181$686_EN[31:0]$690 [0] $flatten\cpuregs.$0$memwr$\regs$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2181$686_EN[31:0]$690 [0] $flatten\cpuregs.$0$memwr$\regs$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2181$686_EN[31:0]$690 [0] $flatten\cpuregs.$0$memwr$\regs$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2181$686_EN[31:0]$690 [0] $flatten\cpuregs.$0$memwr$\regs$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2181$686_EN[31:0]$690 [0] $flatten\cpuregs.$0$memwr$\regs$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2181$686_EN[31:0]$690 [0] $flatten\cpuregs.$0$memwr$\regs$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2181$686_EN[31:0]$690 [0] $flatten\cpuregs.$0$memwr$\regs$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2181$686_EN[31:0]$690 [0] $flatten\cpuregs.$0$memwr$\regs$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2181$686_EN[31:0]$690 [0] $flatten\cpuregs.$0$memwr$\regs$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2181$686_EN[31:0]$690 [0] $flatten\cpuregs.$0$memwr$\regs$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2181$686_EN[31:0]$690 [0] $flatten\cpuregs.$0$memwr$\regs$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2181$686_EN[31:0]$690 [0] $flatten\cpuregs.$0$memwr$\regs$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2181$686_EN[31:0]$690 [0] $flatten\cpuregs.$0$memwr$\regs$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2181$686_EN[31:0]$690 [0] $flatten\cpuregs.$0$memwr$\regs$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2181$686_EN[31:0]$690 [0] $flatten\cpuregs.$0$memwr$\regs$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2181$686_EN[31:0]$690 [0] $flatten\cpuregs.$0$memwr$\regs$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2181$686_EN[31:0]$690 [0] $flatten\cpuregs.$0$memwr$\regs$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2181$686_EN[31:0]$690 [0] $flatten\cpuregs.$0$memwr$\regs$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2181$686_EN[31:0]$690 [0] $flatten\cpuregs.$0$memwr$\regs$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2181$686_EN[31:0]$690 [0] $flatten\cpuregs.$0$memwr$\regs$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2181$686_EN[31:0]$690 [0] $flatten\cpuregs.$0$memwr$\regs$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2181$686_EN[31:0]$690 [0] }
    New ctrl vector for $pmux cell $procmux$1456: $auto$opt_reduce.cc:134:opt_pmux$4042
    New ctrl vector for $pmux cell $procmux$1466: $auto$opt_reduce.cc:134:opt_pmux$4044
    New ctrl vector for $pmux cell $procmux$1470: $auto$opt_reduce.cc:134:opt_pmux$4046
    New ctrl vector for $pmux cell $procmux$1499: $auto$opt_reduce.cc:134:opt_pmux$4048
    New ctrl vector for $pmux cell $procmux$1508: $auto$opt_reduce.cc:134:opt_pmux$4050
    New ctrl vector for $pmux cell $procmux$1512: { $auto$opt_reduce.cc:134:opt_pmux$4054 $auto$opt_reduce.cc:134:opt_pmux$4052 }
    New ctrl vector for $pmux cell $procmux$1559: { \instr_trap \is_rdcycle_rdcycleh_rdinstr_rdinstrh $auto$opt_reduce.cc:134:opt_pmux$4056 \instr_retirq \instr_maskirq \instr_timer }
    New ctrl vector for $pmux cell $procmux$1603: { \is_slli_srli_srai $auto$opt_reduce.cc:134:opt_pmux$4058 }
    New ctrl vector for $pmux cell $procmux$1787: { $eq$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1308$468_Y $procmux$1068_CMP $procmux$1011_CMP $procmux$1209_CMP $auto$opt_reduce.cc:134:opt_pmux$4060 }
    New ctrl vector for $pmux cell $procmux$1810: { \instr_trap $auto$opt_reduce.cc:134:opt_pmux$4062 }
    New ctrl vector for $pmux cell $procmux$1897: { \instr_trap $auto$opt_reduce.cc:134:opt_pmux$4066 $logic_and$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1691$581_Y \is_slli_srli_srai $auto$opt_reduce.cc:134:opt_pmux$4064 }
    New ctrl vector for $pmux cell $procmux$2081: { \instr_trap \is_sb_sh_sw }
    New ctrl vector for $pmux cell $procmux$2093: \is_sb_sh_sw
    New ctrl vector for $pmux cell $procmux$2097: { \instr_trap $logic_and$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1691$581_Y $auto$opt_reduce.cc:134:opt_pmux$4068 }
    New ctrl vector for $pmux cell $procmux$2283: { $auto$opt_reduce.cc:134:opt_pmux$4072 $auto$opt_reduce.cc:134:opt_pmux$4070 }
    New ctrl vector for $pmux cell $procmux$2335: { \is_lui_auipc_jal $auto$opt_reduce.cc:134:opt_pmux$4074 }
    New ctrl vector for $pmux cell $procmux$2471: $auto$opt_reduce.cc:134:opt_pmux$4076
    New ctrl vector for $pmux cell $procmux$2555: { $procmux$2564_CMP $auto$opt_reduce.cc:134:opt_pmux$4078 }
    New ctrl vector for $pmux cell $procmux$2570: $auto$opt_reduce.cc:134:opt_pmux$4080
    New ctrl vector for $pmux cell $procmux$2638: { $procmux$2635_CMP $procmux$2653_CMP $procmux$2564_CMP $auto$opt_reduce.cc:134:opt_pmux$4082 }
    New ctrl vector for $pmux cell $procmux$2656: { $procmux$2635_CMP $auto$opt_reduce.cc:134:opt_pmux$4084 }
    New ctrl vector for $pmux cell $procmux$2704: { $auto$opt_reduce.cc:134:opt_pmux$4086 $procmux$2653_CMP $procmux$2564_CMP }
    New ctrl vector for $pmux cell $procmux$2725: $auto$opt_reduce.cc:134:opt_pmux$4088
    New ctrl vector for $pmux cell $procmux$2846: { $procmux$2854_CMP $auto$opt_reduce.cc:134:opt_pmux$4090 $procmux$2653_CMP $procmux$2564_CMP }
    New ctrl vector for $pmux cell $procmux$2858: $auto$opt_reduce.cc:134:opt_pmux$4092
    New ctrl vector for $pmux cell $procmux$3014: $auto$opt_reduce.cc:134:opt_pmux$4094
    New ctrl vector for $pmux cell $procmux$3401: { $procmux$2564_CMP $auto$opt_reduce.cc:134:opt_pmux$4096 }
    New ctrl vector for $pmux cell $procmux$3416: { $procmux$2564_CMP $auto$opt_reduce.cc:134:opt_pmux$4098 }
    New ctrl vector for $pmux cell $procmux$3434: $auto$opt_reduce.cc:134:opt_pmux$4100
    New ctrl vector for $pmux cell $procmux$3447: $auto$opt_reduce.cc:134:opt_pmux$4102
    New ctrl vector for $pmux cell $procmux$3472: { $auto$opt_reduce.cc:134:opt_pmux$4104 $procmux$2653_CMP $procmux$2564_CMP }
    New ctrl vector for $pmux cell $procmux$3507: { $procmux$2635_CMP $procmux$2564_CMP $auto$opt_reduce.cc:134:opt_pmux$4106 }
    New ctrl vector for $pmux cell $procmux$3522: { $procmux$2653_CMP $procmux$2564_CMP $auto$opt_reduce.cc:134:opt_pmux$4108 $procmux$2556_CMP }
    New ctrl vector for $pmux cell $procmux$3549: { $procmux$2635_CMP $auto$opt_reduce.cc:134:opt_pmux$4110 }
    New ctrl vector for $pmux cell $procmux$3562: $auto$opt_reduce.cc:134:opt_pmux$4112
    New ctrl vector for $pmux cell $procmux$3588: { $auto$opt_reduce.cc:134:opt_pmux$4116 $procmux$2653_CMP $procmux$2564_CMP $auto$opt_reduce.cc:134:opt_pmux$4114 }
    New ctrl vector for $pmux cell $procmux$3607: { $procmux$2635_CMP $auto$opt_reduce.cc:134:opt_pmux$4118 }
    New ctrl vector for $pmux cell $procmux$879: { $eq$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1308$468_Y $auto$opt_reduce.cc:134:opt_pmux$4120 }
    New ctrl vector for $pmux cell $procmux$901: { $eq$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1308$468_Y $procmux$1068_CMP $procmux$1011_CMP $auto$opt_reduce.cc:134:opt_pmux$4122 }
    New ctrl vector for $pmux cell $procmux$924: { $eq$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1308$468_Y $auto$opt_reduce.cc:134:opt_pmux$4124 }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$4045: { $logic_and$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1691$581_Y \is_jalr_addi_slti_sltiu_xori_ori_andi \is_slli_srli_srai \is_lui_auipc_jal \instr_trap \instr_timer \instr_maskirq \instr_retirq \instr_setq \instr_getq \instr_rdinstrh \instr_rdinstr \instr_rdcycleh \instr_rdcycle }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$4053: { $logic_and$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1691$581_Y \is_slli_srli_srai \instr_trap \instr_timer \instr_maskirq \instr_retirq \instr_setq \instr_getq \instr_rdinstrh \instr_rdinstr \instr_rdcycleh \instr_rdcycle }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$4057: { $logic_and$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1691$581_Y \is_jalr_addi_slti_sltiu_xori_ori_andi \is_lui_auipc_jal \instr_timer \instr_maskirq \instr_retirq \instr_setq \instr_getq \instr_rdinstrh \instr_rdinstr \instr_rdcycleh \instr_rdcycle }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$4061: { \instr_timer \instr_maskirq \instr_retirq \instr_setq \instr_getq \instr_rdinstrh \instr_rdinstr \instr_rdcycleh \instr_rdcycle }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$4065: { \instr_timer \instr_maskirq \instr_retirq \instr_setq \instr_getq \instr_rdinstrh \instr_rdinstr \instr_rdcycleh \instr_rdcycle }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$4067: { \is_jalr_addi_slti_sltiu_xori_ori_andi \is_slli_srli_srai \is_lui_auipc_jal \instr_timer \instr_maskirq \instr_retirq \instr_setq \instr_getq \instr_rdinstrh \instr_rdinstr \instr_rdcycleh \instr_rdcycle }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$4071: { $logic_and$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1691$581_Y \is_slli_srli_srai \instr_timer \instr_maskirq \instr_retirq \instr_setq \instr_getq \instr_rdinstrh \instr_rdinstr \instr_rdcycleh \instr_rdcycle }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$4073: { \instr_timer \instr_maskirq \instr_retirq \instr_setq \instr_getq \instr_rdinstrh \instr_rdinstr \instr_rdcycleh \instr_rdcycle }
  Optimizing cells in module \picorv32_base.
Performed a total of 53 changes.

22.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\picorv32_base'.
<suppressed ~165 debug messages>
Removed a total of 55 cells.

22.6. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $procdff$3852 ($dff) from module picorv32_base.
Setting constant 1-bit at position 0 on $procdff$3853 ($dff) from module picorv32_base.
Setting constant 1-bit at position 1 on $procdff$3853 ($dff) from module picorv32_base.
Setting constant 1-bit at position 2 on $procdff$3853 ($dff) from module picorv32_base.
Setting constant 1-bit at position 3 on $procdff$3853 ($dff) from module picorv32_base.
Setting constant 1-bit at position 4 on $procdff$3853 ($dff) from module picorv32_base.
Setting constant 1-bit at position 5 on $procdff$3853 ($dff) from module picorv32_base.
Setting constant 1-bit at position 6 on $procdff$3853 ($dff) from module picorv32_base.
Setting constant 1-bit at position 7 on $procdff$3853 ($dff) from module picorv32_base.
Setting constant 1-bit at position 8 on $procdff$3853 ($dff) from module picorv32_base.
Setting constant 1-bit at position 9 on $procdff$3853 ($dff) from module picorv32_base.
Setting constant 1-bit at position 10 on $procdff$3853 ($dff) from module picorv32_base.
Setting constant 1-bit at position 11 on $procdff$3853 ($dff) from module picorv32_base.
Setting constant 1-bit at position 12 on $procdff$3853 ($dff) from module picorv32_base.
Setting constant 1-bit at position 13 on $procdff$3853 ($dff) from module picorv32_base.
Setting constant 1-bit at position 14 on $procdff$3853 ($dff) from module picorv32_base.
Setting constant 1-bit at position 15 on $procdff$3853 ($dff) from module picorv32_base.
Setting constant 1-bit at position 16 on $procdff$3853 ($dff) from module picorv32_base.
Setting constant 1-bit at position 17 on $procdff$3853 ($dff) from module picorv32_base.
Setting constant 1-bit at position 18 on $procdff$3853 ($dff) from module picorv32_base.
Setting constant 1-bit at position 19 on $procdff$3853 ($dff) from module picorv32_base.
Setting constant 1-bit at position 20 on $procdff$3853 ($dff) from module picorv32_base.
Setting constant 1-bit at position 21 on $procdff$3853 ($dff) from module picorv32_base.
Setting constant 1-bit at position 22 on $procdff$3853 ($dff) from module picorv32_base.
Setting constant 1-bit at position 23 on $procdff$3853 ($dff) from module picorv32_base.
Setting constant 1-bit at position 24 on $procdff$3853 ($dff) from module picorv32_base.
Setting constant 1-bit at position 25 on $procdff$3853 ($dff) from module picorv32_base.
Setting constant 1-bit at position 26 on $procdff$3853 ($dff) from module picorv32_base.
Setting constant 1-bit at position 27 on $procdff$3853 ($dff) from module picorv32_base.
Setting constant 1-bit at position 28 on $procdff$3853 ($dff) from module picorv32_base.
Setting constant 1-bit at position 29 on $procdff$3853 ($dff) from module picorv32_base.
Setting constant 1-bit at position 30 on $procdff$3853 ($dff) from module picorv32_base.
Setting constant 1-bit at position 31 on $procdff$3853 ($dff) from module picorv32_base.
Setting constant 1-bit at position 32 on $procdff$3853 ($dff) from module picorv32_base.
Setting constant 1-bit at position 33 on $procdff$3853 ($dff) from module picorv32_base.
Setting constant 1-bit at position 34 on $procdff$3853 ($dff) from module picorv32_base.
Setting constant 1-bit at position 35 on $procdff$3853 ($dff) from module picorv32_base.

22.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \picorv32_base..
Removed 5 unused cells and 587 unused wires.
<suppressed ~8 debug messages>

22.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module picorv32_base.

22.9. Rerunning OPT passes. (Maybe there is more to do..)

22.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \picorv32_base..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $procmux$3660: { \pcpi_wr 1'1 \genblk2.pcpi_div.pcpi_wr } -> { \pcpi_wr 2'11 }
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~205 debug messages>

22.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \picorv32_base.
    New ctrl vector for $pmux cell $procmux$1409: $auto$opt_reduce.cc:134:opt_pmux$4126
    New ctrl vector for $pmux cell $procmux$1426: { $procmux$1209_CMP $auto$opt_reduce.cc:134:opt_pmux$4128 }
    New ctrl vector for $pmux cell $procmux$1856: { $eq$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1308$468_Y $procmux$1068_CMP $procmux$1011_CMP $procmux$1209_CMP $procmux$1295_CMP $auto$opt_reduce.cc:134:opt_pmux$4130 }
    New ctrl vector for $pmux cell $procmux$2444: $auto$opt_reduce.cc:134:opt_pmux$4132
    New ctrl vector for $pmux cell $procmux$2740: $auto$opt_reduce.cc:134:opt_pmux$4134
    New ctrl vector for $pmux cell $procmux$3445: { $procmux$2569_CMP $auto$opt_reduce.cc:134:opt_pmux$4136 }
    New ctrl vector for $pmux cell $procmux$3660: { \pcpi_ready $auto$opt_reduce.cc:134:opt_pmux$4138 }
    New ctrl vector for $pmux cell $procmux$901: { $eq$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1308$468_Y $auto$opt_reduce.cc:134:opt_pmux$4140 $auto$opt_reduce.cc:134:opt_pmux$4122 }
  Optimizing cells in module \picorv32_base.
Performed a total of 8 changes.

22.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\picorv32_base'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

22.13. Executing OPT_DFF pass (perform DFF optimizations).

22.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \picorv32_base..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

22.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module picorv32_base.

22.16. Rerunning OPT passes. (Maybe there is more to do..)

22.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \picorv32_base..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~205 debug messages>

22.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \picorv32_base.
Performed a total of 0 changes.

22.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\picorv32_base'.
Removed a total of 0 cells.

22.20. Executing OPT_DFF pass (perform DFF optimizations).

22.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \picorv32_base..

22.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module picorv32_base.

22.23. Finished OPT passes. (There is nothing left to do.)

23. Executing FSM pass (extract and optimize FSM).

23.1. Executing FSM_DETECT pass (finding FSMs in design).
Found FSM state register picorv32_base.cpu_state.
Not marking picorv32_base.irq_state as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking picorv32_base.mem_state as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register picorv32_base.mem_wordsize.

23.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\cpu_state' from module `\picorv32_base'.
  found $dff cell for state register: $procdff$3880
  root of input selection tree: $0\cpu_state[7:0]
  found ctrl input: $logic_and$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1933$663_Y
  found ctrl input: $logic_and$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1917$646_Y
  found ctrl input: \resetn
  found state code: 8'01000000
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$4126
  found ctrl input: $procmux$1295_CMP
  found ctrl input: $procmux$1209_CMP
  found ctrl input: $procmux$1011_CMP
  found ctrl input: $procmux$1068_CMP
  found ctrl input: $eq$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1308$468_Y
  found ctrl input: $logic_or$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1852$627_Y
  found ctrl input: $logic_and$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1867$631_Y
  found ctrl input: $eq$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1826$609_Y
  found ctrl input: $logic_and$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1802$606_Y
  found ctrl input: \is_beq_bne_blt_bge_bltu_bgeu
  found ctrl input: \mem_done
  found ctrl input: \is_sll_srl_sra
  found ctrl input: \is_sb_sh_sw
  found ctrl input: \instr_trap
  found state code: 8'00001000
  found state code: 8'00000100
  found state code: 8'00000010
  found ctrl input: \pcpi_int_ready
  found ctrl input: $logic_and$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1600$563_Y
  found ctrl input: $logic_and$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1603$567_Y
  found state code: 8'10000000
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$4052
  found ctrl input: \is_slli_srli_srai
  found ctrl input: $logic_and$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1691$581_Y
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$4062
  found state code: 8'00000001
  found ctrl input: $logic_and$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1533$542_Y
  found ctrl input: $logic_and$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1543$550_Y
  found ctrl input: \decoder_trigger
  found ctrl input: \instr_jal
  found state code: 8'00100000
  found ctrl input: $logic_and$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1925$656_Y
  found ctrl input: $logic_and$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1918$649_Y
  found ctrl input: $logic_and$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1920$653_Y
  found ctrl output: $eq$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1308$468_Y
  found ctrl output: $procmux$1011_CMP
  found ctrl output: $procmux$1038_CMP
  found ctrl output: $procmux$1068_CMP
  found ctrl output: $procmux$1209_CMP
  found ctrl output: $procmux$1294_CMP
  found ctrl output: $procmux$1295_CMP
  found ctrl output: $procmux$1300_CMP
  ctrl inputs: { $auto$opt_reduce.cc:134:opt_pmux$4062 $auto$opt_reduce.cc:134:opt_pmux$4052 $logic_and$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1933$663_Y $logic_and$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1925$656_Y $logic_and$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1920$653_Y $logic_and$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1918$649_Y $logic_and$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1917$646_Y $auto$opt_reduce.cc:134:opt_pmux$4126 $logic_and$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1867$631_Y $logic_or$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1852$627_Y $eq$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1826$609_Y $logic_and$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1802$606_Y $logic_and$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1691$581_Y $logic_and$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1603$567_Y $logic_and$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1600$563_Y $logic_and$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1543$550_Y $logic_and$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1533$542_Y \is_beq_bne_blt_bge_bltu_bgeu \is_sll_srl_sra \is_sb_sh_sw \is_slli_srli_srai \decoder_trigger \instr_trap \instr_jal \mem_done \pcpi_int_ready \resetn }
  ctrl outputs: { $procmux$1300_CMP $procmux$1295_CMP $procmux$1294_CMP $procmux$1209_CMP $procmux$1068_CMP $procmux$1038_CMP $procmux$1011_CMP $0\cpu_state[7:0] $eq$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1308$468_Y }
  transition: 8'10000000 27'--0---0-------------------0 -> 8'01000000 16'1000000010000000
  transition: 8'10000000 27'--0---0-------------------1 -> 8'10000000 16'1000000100000000
  transition: 8'10000000 27'--00-01-------------------0 -> 8'01000000 16'1000000010000000
  transition: 8'10000000 27'--00-01-------------------1 -> 8'10000000 16'1000000100000000
  transition: 8'10000000 27'--00011-------------------- -> 8'10000000 16'1000000100000000
  transition: 8'10000000 27'--00111-------------------0 -> 8'01000000 16'1000000010000000
  transition: 8'10000000 27'--00111-------------------1 -> 8'10000000 16'1000000100000000
  transition: 8'10000000 27'--010-1-------------------- -> 8'10000000 16'1000000100000000
  transition: 8'10000000 27'--01101-------------------0 -> 8'01000000 16'1000000010000000
  transition: 8'10000000 27'--01101-------------------1 -> 8'10000000 16'1000000100000000
  transition: 8'10000000 27'--01111-------------------0 -> 8'01000000 16'1000000010000000
  transition: 8'10000000 27'--01111-------------------1 -> 8'10000000 16'1000000100000000
  transition: 8'10000000 27'--1-0---------------------- -> 8'10000000 16'1000000100000000
  transition: 8'10000000 27'--1-1-0-------------------0 -> 8'01000000 16'1000000010000000
  transition: 8'10000000 27'--1-1-0-------------------1 -> 8'10000000 16'1000000100000000
  transition: 8'10000000 27'--10101-------------------0 -> 8'01000000 16'1000000010000000
  transition: 8'10000000 27'--10101-------------------1 -> 8'10000000 16'1000000100000000
  transition: 8'10000000 27'--10111-------------------0 -> 8'01000000 16'1000000010000000
  transition: 8'10000000 27'--10111-------------------1 -> 8'10000000 16'1000000100000000
  transition: 8'10000000 27'--11101-------------------0 -> 8'01000000 16'1000000010000000
  transition: 8'10000000 27'--11101-------------------1 -> 8'10000000 16'1000000100000000
  transition: 8'10000000 27'--11111-------------------0 -> 8'01000000 16'1000000010000000
  transition: 8'10000000 27'--11111-------------------1 -> 8'10000000 16'1000000100000000
  transition: 8'01000000 27'--0---0-------------------0 -> 8'01000000 16'0000000010000001
  transition: 8'01000000 27'--0---0--------00----0----1 -> 8'01000000 16'0000000010000001
  transition: 8'01000000 27'--0---0--------00----1-0--1 -> 8'00100000 16'0000000001000001
  transition: 8'01000000 27'--0---0--------00----1-1--1 -> 8'01000000 16'0000000010000001
  transition: 8'01000000 27'--0---0--------10---------1 -> 8'01000000 16'0000000010000001
  transition: 8'01000000 27'--0---0---------1---------1 -> 8'01000000 16'0000000010000001
  transition: 8'01000000 27'--00-01-------------------0 -> 8'01000000 16'0000000010000001
  transition: 8'01000000 27'--00-01--------00----0----1 -> 8'01000000 16'0000000010000001
  transition: 8'01000000 27'--00-01--------00----1-0--1 -> 8'00100000 16'0000000001000001
  transition: 8'01000000 27'--00-01--------00----1-1--1 -> 8'01000000 16'0000000010000001
  transition: 8'01000000 27'--00-01--------10---------1 -> 8'01000000 16'0000000010000001
  transition: 8'01000000 27'--00-01---------1---------1 -> 8'01000000 16'0000000010000001
  transition: 8'01000000 27'--00011-------------------- -> 8'10000000 16'0000000100000001
  transition: 8'01000000 27'--00111-------------------0 -> 8'01000000 16'0000000010000001
  transition: 8'01000000 27'--00111--------00----0----1 -> 8'01000000 16'0000000010000001
  transition: 8'01000000 27'--00111--------00----1-0--1 -> 8'00100000 16'0000000001000001
  transition: 8'01000000 27'--00111--------00----1-1--1 -> 8'01000000 16'0000000010000001
  transition: 8'01000000 27'--00111--------10---------1 -> 8'01000000 16'0000000010000001
  transition: 8'01000000 27'--00111---------1---------1 -> 8'01000000 16'0000000010000001
  transition: 8'01000000 27'--010-1-------------------- -> 8'10000000 16'0000000100000001
  transition: 8'01000000 27'--01101-------------------0 -> 8'01000000 16'0000000010000001
  transition: 8'01000000 27'--01101--------00----0----1 -> 8'01000000 16'0000000010000001
  transition: 8'01000000 27'--01101--------00----1-0--1 -> 8'00100000 16'0000000001000001
  transition: 8'01000000 27'--01101--------00----1-1--1 -> 8'01000000 16'0000000010000001
  transition: 8'01000000 27'--01101--------10---------1 -> 8'01000000 16'0000000010000001
  transition: 8'01000000 27'--01101---------1---------1 -> 8'01000000 16'0000000010000001
  transition: 8'01000000 27'--01111-------------------0 -> 8'01000000 16'0000000010000001
  transition: 8'01000000 27'--01111--------00----0----1 -> 8'01000000 16'0000000010000001
  transition: 8'01000000 27'--01111--------00----1-0--1 -> 8'00100000 16'0000000001000001
  transition: 8'01000000 27'--01111--------00----1-1--1 -> 8'01000000 16'0000000010000001
  transition: 8'01000000 27'--01111--------10---------1 -> 8'01000000 16'0000000010000001
  transition: 8'01000000 27'--01111---------1---------1 -> 8'01000000 16'0000000010000001
  transition: 8'01000000 27'--1-0---------------------- -> 8'10000000 16'0000000100000001
  transition: 8'01000000 27'--1-1-0-------------------0 -> 8'01000000 16'0000000010000001
  transition: 8'01000000 27'--1-1-0--------00----0----1 -> 8'01000000 16'0000000010000001
  transition: 8'01000000 27'--1-1-0--------00----1-0--1 -> 8'00100000 16'0000000001000001
  transition: 8'01000000 27'--1-1-0--------00----1-1--1 -> 8'01000000 16'0000000010000001
  transition: 8'01000000 27'--1-1-0--------10---------1 -> 8'01000000 16'0000000010000001
  transition: 8'01000000 27'--1-1-0---------1---------1 -> 8'01000000 16'0000000010000001
  transition: 8'01000000 27'--10101-------------------0 -> 8'01000000 16'0000000010000001
  transition: 8'01000000 27'--10101--------00----0----1 -> 8'01000000 16'0000000010000001
  transition: 8'01000000 27'--10101--------00----1-0--1 -> 8'00100000 16'0000000001000001
  transition: 8'01000000 27'--10101--------00----1-1--1 -> 8'01000000 16'0000000010000001
  transition: 8'01000000 27'--10101--------10---------1 -> 8'01000000 16'0000000010000001
  transition: 8'01000000 27'--10101---------1---------1 -> 8'01000000 16'0000000010000001
  transition: 8'01000000 27'--10111-------------------0 -> 8'01000000 16'0000000010000001
  transition: 8'01000000 27'--10111--------00----0----1 -> 8'01000000 16'0000000010000001
  transition: 8'01000000 27'--10111--------00----1-0--1 -> 8'00100000 16'0000000001000001
  transition: 8'01000000 27'--10111--------00----1-1--1 -> 8'01000000 16'0000000010000001
  transition: 8'01000000 27'--10111--------10---------1 -> 8'01000000 16'0000000010000001
  transition: 8'01000000 27'--10111---------1---------1 -> 8'01000000 16'0000000010000001
  transition: 8'01000000 27'--11101-------------------0 -> 8'01000000 16'0000000010000001
  transition: 8'01000000 27'--11101--------00----0----1 -> 8'01000000 16'0000000010000001
  transition: 8'01000000 27'--11101--------00----1-0--1 -> 8'00100000 16'0000000001000001
  transition: 8'01000000 27'--11101--------00----1-1--1 -> 8'01000000 16'0000000010000001
  transition: 8'01000000 27'--11101--------10---------1 -> 8'01000000 16'0000000010000001
  transition: 8'01000000 27'--11101---------1---------1 -> 8'01000000 16'0000000010000001
  transition: 8'01000000 27'--11111-------------------0 -> 8'01000000 16'0000000010000001
  transition: 8'01000000 27'--11111--------00----0----1 -> 8'01000000 16'0000000010000001
  transition: 8'01000000 27'--11111--------00----1-0--1 -> 8'00100000 16'0000000001000001
  transition: 8'01000000 27'--11111--------00----1-1--1 -> 8'01000000 16'0000000010000001
  transition: 8'01000000 27'--11111--------10---------1 -> 8'01000000 16'0000000010000001
  transition: 8'01000000 27'--11111---------1---------1 -> 8'01000000 16'0000000010000001
  transition: 8'00100000 27'--0---0-------------------0 -> 8'01000000 16'0000100010000000
  transition: 8'00100000 27'000---0-----0-----000-0---1 -> 8'00001000 16'0000100000010000
  transition: 8'00100000 27'000---0-----0------10-----1 -> 8'00000010 16'0000100000000100
  transition: 8'00100000 27'000---0-----0-----1-0-----1 -> 8'00000100 16'0000100000001000
  transition: 8'00100000 27'--0---0-------0-------1--01 -> 8'00100000 16'0000100001000000
  transition: 8'00100000 27'--0---0------01-------1--01 -> 8'10000000 16'0000100100000000
  transition: 8'00100000 27'--0---0------11-------1--01 -> 8'01000000 16'0000100010000000
  transition: 8'00100000 27'--0---0---------------1--11 -> 8'01000000 16'0000100010000000
  transition: 8'00100000 27'1-0---0-------------------1 -> 8'01000000 16'0000100010000000
  transition: 8'00100000 27'--0---0-----1-------------1 -> 8'00000001 16'0000100000000010
  transition: 8'00100000 27'--0---0-------------1-----1 -> 8'00000100 16'0000100000001000
  transition: 8'00100000 27'-10---0-------------------1 -> 8'00001000 16'0000100000010000
  transition: 8'00100000 27'--00-01-------------------0 -> 8'01000000 16'0000100010000000
  transition: 8'00100000 27'0000-01-----0-----000-0---1 -> 8'00001000 16'0000100000010000
  transition: 8'00100000 27'0000-01-----0------10-----1 -> 8'00000010 16'0000100000000100
  transition: 8'00100000 27'0000-01-----0-----1-0-----1 -> 8'00000100 16'0000100000001000
  transition: 8'00100000 27'--00-01-------0-------1--01 -> 8'00100000 16'0000100001000000
  transition: 8'00100000 27'--00-01------01-------1--01 -> 8'10000000 16'0000100100000000
  transition: 8'00100000 27'--00-01------11-------1--01 -> 8'01000000 16'0000100010000000
  transition: 8'00100000 27'--00-01---------------1--11 -> 8'01000000 16'0000100010000000
  transition: 8'00100000 27'1-00-01-------------------1 -> 8'01000000 16'0000100010000000
  transition: 8'00100000 27'--00-01-----1-------------1 -> 8'00000001 16'0000100000000010
  transition: 8'00100000 27'--00-01-------------1-----1 -> 8'00000100 16'0000100000001000
  transition: 8'00100000 27'-100-01-------------------1 -> 8'00001000 16'0000100000010000
  transition: 8'00100000 27'--00011-------------------- -> 8'10000000 16'0000100100000000
  transition: 8'00100000 27'--00111-------------------0 -> 8'01000000 16'0000100010000000
  transition: 8'00100000 27'0000111-----0-----000-0---1 -> 8'00001000 16'0000100000010000
  transition: 8'00100000 27'0000111-----0------10-----1 -> 8'00000010 16'0000100000000100
  transition: 8'00100000 27'0000111-----0-----1-0-----1 -> 8'00000100 16'0000100000001000
  transition: 8'00100000 27'--00111-------0-------1--01 -> 8'00100000 16'0000100001000000
  transition: 8'00100000 27'--00111------01-------1--01 -> 8'10000000 16'0000100100000000
  transition: 8'00100000 27'--00111------11-------1--01 -> 8'01000000 16'0000100010000000
  transition: 8'00100000 27'--00111---------------1--11 -> 8'01000000 16'0000100010000000
  transition: 8'00100000 27'1-00111-------------------1 -> 8'01000000 16'0000100010000000
  transition: 8'00100000 27'--00111-----1-------------1 -> 8'00000001 16'0000100000000010
  transition: 8'00100000 27'--00111-------------1-----1 -> 8'00000100 16'0000100000001000
  transition: 8'00100000 27'-100111-------------------1 -> 8'00001000 16'0000100000010000
  transition: 8'00100000 27'--010-1-------------------- -> 8'10000000 16'0000100100000000
  transition: 8'00100000 27'--01101-------------------0 -> 8'01000000 16'0000100010000000
  transition: 8'00100000 27'0001101-----0-----000-0---1 -> 8'00001000 16'0000100000010000
  transition: 8'00100000 27'0001101-----0------10-----1 -> 8'00000010 16'0000100000000100
  transition: 8'00100000 27'0001101-----0-----1-0-----1 -> 8'00000100 16'0000100000001000
  transition: 8'00100000 27'--01101-------0-------1--01 -> 8'00100000 16'0000100001000000
  transition: 8'00100000 27'--01101------01-------1--01 -> 8'10000000 16'0000100100000000
  transition: 8'00100000 27'--01101------11-------1--01 -> 8'01000000 16'0000100010000000
  transition: 8'00100000 27'--01101---------------1--11 -> 8'01000000 16'0000100010000000
  transition: 8'00100000 27'1-01101-------------------1 -> 8'01000000 16'0000100010000000
  transition: 8'00100000 27'--01101-----1-------------1 -> 8'00000001 16'0000100000000010
  transition: 8'00100000 27'--01101-------------1-----1 -> 8'00000100 16'0000100000001000
  transition: 8'00100000 27'-101101-------------------1 -> 8'00001000 16'0000100000010000
  transition: 8'00100000 27'--01111-------------------0 -> 8'01000000 16'0000100010000000
  transition: 8'00100000 27'0001111-----0-----000-0---1 -> 8'00001000 16'0000100000010000
  transition: 8'00100000 27'0001111-----0------10-----1 -> 8'00000010 16'0000100000000100
  transition: 8'00100000 27'0001111-----0-----1-0-----1 -> 8'00000100 16'0000100000001000
  transition: 8'00100000 27'--01111-------0-------1--01 -> 8'00100000 16'0000100001000000
  transition: 8'00100000 27'--01111------01-------1--01 -> 8'10000000 16'0000100100000000
  transition: 8'00100000 27'--01111------11-------1--01 -> 8'01000000 16'0000100010000000
  transition: 8'00100000 27'--01111---------------1--11 -> 8'01000000 16'0000100010000000
  transition: 8'00100000 27'1-01111-------------------1 -> 8'01000000 16'0000100010000000
  transition: 8'00100000 27'--01111-----1-------------1 -> 8'00000001 16'0000100000000010
  transition: 8'00100000 27'--01111-------------1-----1 -> 8'00000100 16'0000100000001000
  transition: 8'00100000 27'-101111-------------------1 -> 8'00001000 16'0000100000010000
  transition: 8'00100000 27'--1-0---------------------- -> 8'10000000 16'0000100100000000
  transition: 8'00100000 27'--1-1-0-------------------0 -> 8'01000000 16'0000100010000000
  transition: 8'00100000 27'001-1-0-----0-----000-0---1 -> 8'00001000 16'0000100000010000
  transition: 8'00100000 27'001-1-0-----0------10-----1 -> 8'00000010 16'0000100000000100
  transition: 8'00100000 27'001-1-0-----0-----1-0-----1 -> 8'00000100 16'0000100000001000
  transition: 8'00100000 27'--1-1-0-------0-------1--01 -> 8'00100000 16'0000100001000000
  transition: 8'00100000 27'--1-1-0------01-------1--01 -> 8'10000000 16'0000100100000000
  transition: 8'00100000 27'--1-1-0------11-------1--01 -> 8'01000000 16'0000100010000000
  transition: 8'00100000 27'--1-1-0---------------1--11 -> 8'01000000 16'0000100010000000
  transition: 8'00100000 27'1-1-1-0-------------------1 -> 8'01000000 16'0000100010000000
  transition: 8'00100000 27'--1-1-0-----1-------------1 -> 8'00000001 16'0000100000000010
  transition: 8'00100000 27'--1-1-0-------------1-----1 -> 8'00000100 16'0000100000001000
  transition: 8'00100000 27'-11-1-0-------------------1 -> 8'00001000 16'0000100000010000
  transition: 8'00100000 27'--10101-------------------0 -> 8'01000000 16'0000100010000000
  transition: 8'00100000 27'0010101-----0-----000-0---1 -> 8'00001000 16'0000100000010000
  transition: 8'00100000 27'0010101-----0------10-----1 -> 8'00000010 16'0000100000000100
  transition: 8'00100000 27'0010101-----0-----1-0-----1 -> 8'00000100 16'0000100000001000
  transition: 8'00100000 27'--10101-------0-------1--01 -> 8'00100000 16'0000100001000000
  transition: 8'00100000 27'--10101------01-------1--01 -> 8'10000000 16'0000100100000000
  transition: 8'00100000 27'--10101------11-------1--01 -> 8'01000000 16'0000100010000000
  transition: 8'00100000 27'--10101---------------1--11 -> 8'01000000 16'0000100010000000
  transition: 8'00100000 27'1-10101-------------------1 -> 8'01000000 16'0000100010000000
  transition: 8'00100000 27'--10101-----1-------------1 -> 8'00000001 16'0000100000000010
  transition: 8'00100000 27'--10101-------------1-----1 -> 8'00000100 16'0000100000001000
  transition: 8'00100000 27'-110101-------------------1 -> 8'00001000 16'0000100000010000
  transition: 8'00100000 27'--10111-------------------0 -> 8'01000000 16'0000100010000000
  transition: 8'00100000 27'0010111-----0-----000-0---1 -> 8'00001000 16'0000100000010000
  transition: 8'00100000 27'0010111-----0------10-----1 -> 8'00000010 16'0000100000000100
  transition: 8'00100000 27'0010111-----0-----1-0-----1 -> 8'00000100 16'0000100000001000
  transition: 8'00100000 27'--10111-------0-------1--01 -> 8'00100000 16'0000100001000000
  transition: 8'00100000 27'--10111------01-------1--01 -> 8'10000000 16'0000100100000000
  transition: 8'00100000 27'--10111------11-------1--01 -> 8'01000000 16'0000100010000000
  transition: 8'00100000 27'--10111---------------1--11 -> 8'01000000 16'0000100010000000
  transition: 8'00100000 27'1-10111-------------------1 -> 8'01000000 16'0000100010000000
  transition: 8'00100000 27'--10111-----1-------------1 -> 8'00000001 16'0000100000000010
  transition: 8'00100000 27'--10111-------------1-----1 -> 8'00000100 16'0000100000001000
  transition: 8'00100000 27'-110111-------------------1 -> 8'00001000 16'0000100000010000
  transition: 8'00100000 27'--11101-------------------0 -> 8'01000000 16'0000100010000000
  transition: 8'00100000 27'0011101-----0-----000-0---1 -> 8'00001000 16'0000100000010000
  transition: 8'00100000 27'0011101-----0------10-----1 -> 8'00000010 16'0000100000000100
  transition: 8'00100000 27'0011101-----0-----1-0-----1 -> 8'00000100 16'0000100000001000
  transition: 8'00100000 27'--11101-------0-------1--01 -> 8'00100000 16'0000100001000000
  transition: 8'00100000 27'--11101------01-------1--01 -> 8'10000000 16'0000100100000000
  transition: 8'00100000 27'--11101------11-------1--01 -> 8'01000000 16'0000100010000000
  transition: 8'00100000 27'--11101---------------1--11 -> 8'01000000 16'0000100010000000
  transition: 8'00100000 27'1-11101-------------------1 -> 8'01000000 16'0000100010000000
  transition: 8'00100000 27'--11101-----1-------------1 -> 8'00000001 16'0000100000000010
  transition: 8'00100000 27'--11101-------------1-----1 -> 8'00000100 16'0000100000001000
  transition: 8'00100000 27'-111101-------------------1 -> 8'00001000 16'0000100000010000
  transition: 8'00100000 27'--11111-------------------0 -> 8'01000000 16'0000100010000000
  transition: 8'00100000 27'0011111-----0-----000-0---1 -> 8'00001000 16'0000100000010000
  transition: 8'00100000 27'0011111-----0------10-----1 -> 8'00000010 16'0000100000000100
  transition: 8'00100000 27'0011111-----0-----1-0-----1 -> 8'00000100 16'0000100000001000
  transition: 8'00100000 27'--11111-------0-------1--01 -> 8'00100000 16'0000100001000000
  transition: 8'00100000 27'--11111------01-------1--01 -> 8'10000000 16'0000100100000000
  transition: 8'00100000 27'--11111------11-------1--01 -> 8'01000000 16'0000100010000000
  transition: 8'00100000 27'--11111---------------1--11 -> 8'01000000 16'0000100010000000
  transition: 8'00100000 27'1-11111-------------------1 -> 8'01000000 16'0000100010000000
  transition: 8'00100000 27'--11111-----1-------------1 -> 8'00000001 16'0000100000000010
  transition: 8'00100000 27'--11111-------------1-----1 -> 8'00000100 16'0000100000001000
  transition: 8'00100000 27'-111111-------------------1 -> 8'00001000 16'0000100000010000
  transition: 8'00001000 27'--0---0-------------------0 -> 8'01000000 16'0001000010000000
  transition: 8'00001000 27'--0---0----0-----0--------1 -> 8'01000000 16'0001000010000000
  transition: 8'00001000 27'--0---0----0-----1------0-1 -> 8'00001000 16'0001000000010000
  transition: 8'00001000 27'--0---0----0-----1------1-1 -> 8'01000000 16'0001000010000000
  transition: 8'00001000 27'--0---0----1--------------1 -> 8'00001000 16'0001000000010000
  transition: 8'00001000 27'--00-01-------------------0 -> 8'01000000 16'0001000010000000
  transition: 8'00001000 27'--00-01----0-----0--------1 -> 8'01000000 16'0001000010000000
  transition: 8'00001000 27'--00-01----0-----1------0-1 -> 8'00001000 16'0001000000010000
  transition: 8'00001000 27'--00-01----0-----1------1-1 -> 8'01000000 16'0001000010000000
  transition: 8'00001000 27'--00-01----1--------------1 -> 8'00001000 16'0001000000010000
  transition: 8'00001000 27'--00011-------------------- -> 8'10000000 16'0001000100000000
  transition: 8'00001000 27'--00111-------------------0 -> 8'01000000 16'0001000010000000
  transition: 8'00001000 27'--00111----0-----0--------1 -> 8'01000000 16'0001000010000000
  transition: 8'00001000 27'--00111----0-----1------0-1 -> 8'00001000 16'0001000000010000
  transition: 8'00001000 27'--00111----0-----1------1-1 -> 8'01000000 16'0001000010000000
  transition: 8'00001000 27'--00111----1--------------1 -> 8'00001000 16'0001000000010000
  transition: 8'00001000 27'--010-1-------------------- -> 8'10000000 16'0001000100000000
  transition: 8'00001000 27'--01101-------------------0 -> 8'01000000 16'0001000010000000
  transition: 8'00001000 27'--01101----0-----0--------1 -> 8'01000000 16'0001000010000000
  transition: 8'00001000 27'--01101----0-----1------0-1 -> 8'00001000 16'0001000000010000
  transition: 8'00001000 27'--01101----0-----1------1-1 -> 8'01000000 16'0001000010000000
  transition: 8'00001000 27'--01101----1--------------1 -> 8'00001000 16'0001000000010000
  transition: 8'00001000 27'--01111-------------------0 -> 8'01000000 16'0001000010000000
  transition: 8'00001000 27'--01111----0-----0--------1 -> 8'01000000 16'0001000010000000
  transition: 8'00001000 27'--01111----0-----1------0-1 -> 8'00001000 16'0001000000010000
  transition: 8'00001000 27'--01111----0-----1------1-1 -> 8'01000000 16'0001000010000000
  transition: 8'00001000 27'--01111----1--------------1 -> 8'00001000 16'0001000000010000
  transition: 8'00001000 27'--1-0---------------------- -> 8'10000000 16'0001000100000000
  transition: 8'00001000 27'--1-1-0-------------------0 -> 8'01000000 16'0001000010000000
  transition: 8'00001000 27'--1-1-0----0-----0--------1 -> 8'01000000 16'0001000010000000
  transition: 8'00001000 27'--1-1-0----0-----1------0-1 -> 8'00001000 16'0001000000010000
  transition: 8'00001000 27'--1-1-0----0-----1------1-1 -> 8'01000000 16'0001000010000000
  transition: 8'00001000 27'--1-1-0----1--------------1 -> 8'00001000 16'0001000000010000
  transition: 8'00001000 27'--10101-------------------0 -> 8'01000000 16'0001000010000000
  transition: 8'00001000 27'--10101----0-----0--------1 -> 8'01000000 16'0001000010000000
  transition: 8'00001000 27'--10101----0-----1------0-1 -> 8'00001000 16'0001000000010000
  transition: 8'00001000 27'--10101----0-----1------1-1 -> 8'01000000 16'0001000010000000
  transition: 8'00001000 27'--10101----1--------------1 -> 8'00001000 16'0001000000010000
  transition: 8'00001000 27'--10111-------------------0 -> 8'01000000 16'0001000010000000
  transition: 8'00001000 27'--10111----0-----0--------1 -> 8'01000000 16'0001000010000000
  transition: 8'00001000 27'--10111----0-----1------0-1 -> 8'00001000 16'0001000000010000
  transition: 8'00001000 27'--10111----0-----1------1-1 -> 8'01000000 16'0001000010000000
  transition: 8'00001000 27'--10111----1--------------1 -> 8'00001000 16'0001000000010000
  transition: 8'00001000 27'--11101-------------------0 -> 8'01000000 16'0001000010000000
  transition: 8'00001000 27'--11101----0-----0--------1 -> 8'01000000 16'0001000010000000
  transition: 8'00001000 27'--11101----0-----1------0-1 -> 8'00001000 16'0001000000010000
  transition: 8'00001000 27'--11101----0-----1------1-1 -> 8'01000000 16'0001000010000000
  transition: 8'00001000 27'--11101----1--------------1 -> 8'00001000 16'0001000000010000
  transition: 8'00001000 27'--11111-------------------0 -> 8'01000000 16'0001000010000000
  transition: 8'00001000 27'--11111----0-----0--------1 -> 8'01000000 16'0001000010000000
  transition: 8'00001000 27'--11111----0-----1------0-1 -> 8'00001000 16'0001000000010000
  transition: 8'00001000 27'--11111----0-----1------1-1 -> 8'01000000 16'0001000010000000
  transition: 8'00001000 27'--11111----1--------------1 -> 8'00001000 16'0001000000010000
  transition: 8'00000100 27'--0---0-------------------0 -> 8'01000000 16'0100000010000000
  transition: 8'00000100 27'--0---0---0---------------1 -> 8'00000100 16'0100000000001000
  transition: 8'00000100 27'--0---0---1---------------1 -> 8'01000000 16'0100000010000000
  transition: 8'00000100 27'--00-01-------------------0 -> 8'01000000 16'0100000010000000
  transition: 8'00000100 27'--00-01---0---------------1 -> 8'00000100 16'0100000000001000
  transition: 8'00000100 27'--00-01---1---------------1 -> 8'01000000 16'0100000010000000
  transition: 8'00000100 27'--00011-------------------- -> 8'10000000 16'0100000100000000
  transition: 8'00000100 27'--00111-------------------0 -> 8'01000000 16'0100000010000000
  transition: 8'00000100 27'--00111---0---------------1 -> 8'00000100 16'0100000000001000
  transition: 8'00000100 27'--00111---1---------------1 -> 8'01000000 16'0100000010000000
  transition: 8'00000100 27'--010-1-------------------- -> 8'10000000 16'0100000100000000
  transition: 8'00000100 27'--01101-------------------0 -> 8'01000000 16'0100000010000000
  transition: 8'00000100 27'--01101---0---------------1 -> 8'00000100 16'0100000000001000
  transition: 8'00000100 27'--01101---1---------------1 -> 8'01000000 16'0100000010000000
  transition: 8'00000100 27'--01111-------------------0 -> 8'01000000 16'0100000010000000
  transition: 8'00000100 27'--01111---0---------------1 -> 8'00000100 16'0100000000001000
  transition: 8'00000100 27'--01111---1---------------1 -> 8'01000000 16'0100000010000000
  transition: 8'00000100 27'--1-0---------------------- -> 8'10000000 16'0100000100000000
  transition: 8'00000100 27'--1-1-0-------------------0 -> 8'01000000 16'0100000010000000
  transition: 8'00000100 27'--1-1-0---0---------------1 -> 8'00000100 16'0100000000001000
  transition: 8'00000100 27'--1-1-0---1---------------1 -> 8'01000000 16'0100000010000000
  transition: 8'00000100 27'--10101-------------------0 -> 8'01000000 16'0100000010000000
  transition: 8'00000100 27'--10101---0---------------1 -> 8'00000100 16'0100000000001000
  transition: 8'00000100 27'--10101---1---------------1 -> 8'01000000 16'0100000010000000
  transition: 8'00000100 27'--10111-------------------0 -> 8'01000000 16'0100000010000000
  transition: 8'00000100 27'--10111---0---------------1 -> 8'00000100 16'0100000000001000
  transition: 8'00000100 27'--10111---1---------------1 -> 8'01000000 16'0100000010000000
  transition: 8'00000100 27'--11101-------------------0 -> 8'01000000 16'0100000010000000
  transition: 8'00000100 27'--11101---0---------------1 -> 8'00000100 16'0100000000001000
  transition: 8'00000100 27'--11101---1---------------1 -> 8'01000000 16'0100000010000000
  transition: 8'00000100 27'--11111-------------------0 -> 8'01000000 16'0100000010000000
  transition: 8'00000100 27'--11111---0---------------1 -> 8'00000100 16'0100000000001000
  transition: 8'00000100 27'--11111---1---------------1 -> 8'01000000 16'0100000010000000
  transition: 8'00000010 27'--0---0-------------------0 -> 8'01000000 16'0010000010000000
  transition: 8'00000010 27'--0---0--0----------------1 -> 8'00000010 16'0010000000000100
  transition: 8'00000010 27'--0---0-01----------------1 -> 8'00000010 16'0010000000000100
  transition: 8'00000010 27'--0---0-11----------------1 -> 8'01000000 16'0010000010000000
  transition: 8'00000010 27'--00-01-------------------0 -> 8'01000000 16'0010000010000000
  transition: 8'00000010 27'--00-01--0----------------1 -> 8'00000010 16'0010000000000100
  transition: 8'00000010 27'--00-01-01----------------1 -> 8'00000010 16'0010000000000100
  transition: 8'00000010 27'--00-01-11----------------1 -> 8'01000000 16'0010000010000000
  transition: 8'00000010 27'--00011-------------------- -> 8'10000000 16'0010000100000000
  transition: 8'00000010 27'--00111-------------------0 -> 8'01000000 16'0010000010000000
  transition: 8'00000010 27'--00111--0----------------1 -> 8'00000010 16'0010000000000100
  transition: 8'00000010 27'--00111-01----------------1 -> 8'00000010 16'0010000000000100
  transition: 8'00000010 27'--00111-11----------------1 -> 8'01000000 16'0010000010000000
  transition: 8'00000010 27'--010-1-------------------- -> 8'10000000 16'0010000100000000
  transition: 8'00000010 27'--01101-------------------0 -> 8'01000000 16'0010000010000000
  transition: 8'00000010 27'--01101--0----------------1 -> 8'00000010 16'0010000000000100
  transition: 8'00000010 27'--01101-01----------------1 -> 8'00000010 16'0010000000000100
  transition: 8'00000010 27'--01101-11----------------1 -> 8'01000000 16'0010000010000000
  transition: 8'00000010 27'--01111-------------------0 -> 8'01000000 16'0010000010000000
  transition: 8'00000010 27'--01111--0----------------1 -> 8'00000010 16'0010000000000100
  transition: 8'00000010 27'--01111-01----------------1 -> 8'00000010 16'0010000000000100
  transition: 8'00000010 27'--01111-11----------------1 -> 8'01000000 16'0010000010000000
  transition: 8'00000010 27'--1-0---------------------- -> 8'10000000 16'0010000100000000
  transition: 8'00000010 27'--1-1-0-------------------0 -> 8'01000000 16'0010000010000000
  transition: 8'00000010 27'--1-1-0--0----------------1 -> 8'00000010 16'0010000000000100
  transition: 8'00000010 27'--1-1-0-01----------------1 -> 8'00000010 16'0010000000000100
  transition: 8'00000010 27'--1-1-0-11----------------1 -> 8'01000000 16'0010000010000000
  transition: 8'00000010 27'--10101-------------------0 -> 8'01000000 16'0010000010000000
  transition: 8'00000010 27'--10101--0----------------1 -> 8'00000010 16'0010000000000100
  transition: 8'00000010 27'--10101-01----------------1 -> 8'00000010 16'0010000000000100
  transition: 8'00000010 27'--10101-11----------------1 -> 8'01000000 16'0010000010000000
  transition: 8'00000010 27'--10111-------------------0 -> 8'01000000 16'0010000010000000
  transition: 8'00000010 27'--10111--0----------------1 -> 8'00000010 16'0010000000000100
  transition: 8'00000010 27'--10111-01----------------1 -> 8'00000010 16'0010000000000100
  transition: 8'00000010 27'--10111-11----------------1 -> 8'01000000 16'0010000010000000
  transition: 8'00000010 27'--11101-------------------0 -> 8'01000000 16'0010000010000000
  transition: 8'00000010 27'--11101--0----------------1 -> 8'00000010 16'0010000000000100
  transition: 8'00000010 27'--11101-01----------------1 -> 8'00000010 16'0010000000000100
  transition: 8'00000010 27'--11101-11----------------1 -> 8'01000000 16'0010000010000000
  transition: 8'00000010 27'--11111-------------------0 -> 8'01000000 16'0010000010000000
  transition: 8'00000010 27'--11111--0----------------1 -> 8'00000010 16'0010000000000100
  transition: 8'00000010 27'--11111-01----------------1 -> 8'00000010 16'0010000000000100
  transition: 8'00000010 27'--11111-11----------------1 -> 8'01000000 16'0010000010000000
  transition: 8'00000001 27'--0---0-------------------0 -> 8'01000000 16'0000010010000000
  transition: 8'00000001 27'--0---0--0----------------1 -> 8'00000001 16'0000010000000010
  transition: 8'00000001 27'--0---0-01----------------1 -> 8'00000001 16'0000010000000010
  transition: 8'00000001 27'--0---0-11----------------1 -> 8'01000000 16'0000010010000000
  transition: 8'00000001 27'--00-01-------------------0 -> 8'01000000 16'0000010010000000
  transition: 8'00000001 27'--00-01--0----------------1 -> 8'00000001 16'0000010000000010
  transition: 8'00000001 27'--00-01-01----------------1 -> 8'00000001 16'0000010000000010
  transition: 8'00000001 27'--00-01-11----------------1 -> 8'01000000 16'0000010010000000
  transition: 8'00000001 27'--00011-------------------- -> 8'10000000 16'0000010100000000
  transition: 8'00000001 27'--00111-------------------0 -> 8'01000000 16'0000010010000000
  transition: 8'00000001 27'--00111--0----------------1 -> 8'00000001 16'0000010000000010
  transition: 8'00000001 27'--00111-01----------------1 -> 8'00000001 16'0000010000000010
  transition: 8'00000001 27'--00111-11----------------1 -> 8'01000000 16'0000010010000000
  transition: 8'00000001 27'--010-1-------------------- -> 8'10000000 16'0000010100000000
  transition: 8'00000001 27'--01101-------------------0 -> 8'01000000 16'0000010010000000
  transition: 8'00000001 27'--01101--0----------------1 -> 8'00000001 16'0000010000000010
  transition: 8'00000001 27'--01101-01----------------1 -> 8'00000001 16'0000010000000010
  transition: 8'00000001 27'--01101-11----------------1 -> 8'01000000 16'0000010010000000
  transition: 8'00000001 27'--01111-------------------0 -> 8'01000000 16'0000010010000000
  transition: 8'00000001 27'--01111--0----------------1 -> 8'00000001 16'0000010000000010
  transition: 8'00000001 27'--01111-01----------------1 -> 8'00000001 16'0000010000000010
  transition: 8'00000001 27'--01111-11----------------1 -> 8'01000000 16'0000010010000000
  transition: 8'00000001 27'--1-0---------------------- -> 8'10000000 16'0000010100000000
  transition: 8'00000001 27'--1-1-0-------------------0 -> 8'01000000 16'0000010010000000
  transition: 8'00000001 27'--1-1-0--0----------------1 -> 8'00000001 16'0000010000000010
  transition: 8'00000001 27'--1-1-0-01----------------1 -> 8'00000001 16'0000010000000010
  transition: 8'00000001 27'--1-1-0-11----------------1 -> 8'01000000 16'0000010010000000
  transition: 8'00000001 27'--10101-------------------0 -> 8'01000000 16'0000010010000000
  transition: 8'00000001 27'--10101--0----------------1 -> 8'00000001 16'0000010000000010
  transition: 8'00000001 27'--10101-01----------------1 -> 8'00000001 16'0000010000000010
  transition: 8'00000001 27'--10101-11----------------1 -> 8'01000000 16'0000010010000000
  transition: 8'00000001 27'--10111-------------------0 -> 8'01000000 16'0000010010000000
  transition: 8'00000001 27'--10111--0----------------1 -> 8'00000001 16'0000010000000010
  transition: 8'00000001 27'--10111-01----------------1 -> 8'00000001 16'0000010000000010
  transition: 8'00000001 27'--10111-11----------------1 -> 8'01000000 16'0000010010000000
  transition: 8'00000001 27'--11101-------------------0 -> 8'01000000 16'0000010010000000
  transition: 8'00000001 27'--11101--0----------------1 -> 8'00000001 16'0000010000000010
  transition: 8'00000001 27'--11101-01----------------1 -> 8'00000001 16'0000010000000010
  transition: 8'00000001 27'--11101-11----------------1 -> 8'01000000 16'0000010010000000
  transition: 8'00000001 27'--11111-------------------0 -> 8'01000000 16'0000010010000000
  transition: 8'00000001 27'--11111--0----------------1 -> 8'00000001 16'0000010000000010
  transition: 8'00000001 27'--11111-01----------------1 -> 8'00000001 16'0000010000000010
  transition: 8'00000001 27'--11111-11----------------1 -> 8'01000000 16'0000010010000000
Extracting FSM `\mem_wordsize' from module `\picorv32_base'.
  found $dff cell for state register: $procdff$3867
  root of input selection tree: $0\mem_wordsize[1:0]
  found ctrl input: \resetn
  found ctrl input: $procmux$1038_CMP
  found ctrl input: $procmux$1294_CMP
  found ctrl input: $eq$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1308$468_Y
  found ctrl input: $logic_or$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1852$627_Y
  found ctrl input: \mem_do_rdata
  found ctrl input: \instr_lw
  found ctrl input: $logic_or$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1882$636_Y
  found ctrl input: $logic_or$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1881$635_Y
  found state code: 2'00
  found state code: 2'01
  found state code: 2'10
  found ctrl input: \mem_do_wdata
  found ctrl input: \instr_sw
  found ctrl input: \instr_sh
  found ctrl input: \instr_sb
  found ctrl output: $eq$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1918$647_Y
  found ctrl output: $eq$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1925$654_Y
  found ctrl output: $procmux$3623_CMP
  ctrl inputs: { $procmux$1294_CMP $procmux$1038_CMP $logic_or$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1882$636_Y $logic_or$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1881$635_Y $logic_or$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1852$627_Y $eq$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1308$468_Y \instr_sw \instr_sh \instr_sb \instr_lw \mem_do_wdata \mem_do_rdata \resetn }
  ctrl outputs: { $procmux$3623_CMP $eq$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1925$654_Y $eq$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1918$647_Y $0\mem_wordsize[1:0] }
  transition:       2'00 13'------------0 ->       2'00 5'00100
  transition:       2'00 13'00---0------1 ->       2'00 5'00100
  transition:       2'00 13'-----1------1 ->       2'00 5'00100
  transition:       2'00 13'1---0-------1 ->       2'00 5'00100
  transition:       2'00 13'1---1-000-0-1 ->       2'00 5'00100
  transition:       2'00 13'1---1---1-0-1 ->       2'10 5'00110
  transition:       2'00 13'1---1--1--0-1 ->       2'01 5'00101
  transition:       2'00 13'1---1-1---0-1 ->       2'00 5'00100
  transition:       2'00 13'1---1-----1-1 ->       2'00 5'00100
  transition:       2'00 13'-1--0-------1 ->       2'00 5'00100
  transition:       2'00 13'-1001----0-01 ->       2'00 5'00100
  transition:       2'00 13'-1-11------01 ->       2'10 5'00110
  transition:       2'00 13'-11-1------01 ->       2'01 5'00101
  transition:       2'00 13'-1--1----1-01 ->       2'00 5'00100
  transition:       2'00 13'-1--1------11 ->       2'00 5'00100
  transition:       2'10 13'------------0 ->       2'10 5'10010
  transition:       2'10 13'00---0------1 ->       2'10 5'10010
  transition:       2'10 13'-----1------1 ->       2'00 5'10000
  transition:       2'10 13'1---0-------1 ->       2'10 5'10010
  transition:       2'10 13'1---1-000-0-1 ->       2'10 5'10010
  transition:       2'10 13'1---1---1-0-1 ->       2'10 5'10010
  transition:       2'10 13'1---1--1--0-1 ->       2'01 5'10001
  transition:       2'10 13'1---1-1---0-1 ->       2'00 5'10000
  transition:       2'10 13'1---1-----1-1 ->       2'10 5'10010
  transition:       2'10 13'-1--0-------1 ->       2'10 5'10010
  transition:       2'10 13'-1001----0-01 ->       2'10 5'10010
  transition:       2'10 13'-1-11------01 ->       2'10 5'10010
  transition:       2'10 13'-11-1------01 ->       2'01 5'10001
  transition:       2'10 13'-1--1----1-01 ->       2'00 5'10000
  transition:       2'10 13'-1--1------11 ->       2'10 5'10010
  transition:       2'01 13'------------0 ->       2'01 5'01001
  transition:       2'01 13'00---0------1 ->       2'01 5'01001
  transition:       2'01 13'-----1------1 ->       2'00 5'01000
  transition:       2'01 13'1---0-------1 ->       2'01 5'01001
  transition:       2'01 13'1---1-000-0-1 ->       2'01 5'01001
  transition:       2'01 13'1---1---1-0-1 ->       2'10 5'01010
  transition:       2'01 13'1---1--1--0-1 ->       2'01 5'01001
  transition:       2'01 13'1---1-1---0-1 ->       2'00 5'01000
  transition:       2'01 13'1---1-----1-1 ->       2'01 5'01001
  transition:       2'01 13'-1--0-------1 ->       2'01 5'01001
  transition:       2'01 13'-1001----0-01 ->       2'01 5'01001
  transition:       2'01 13'-1-11------01 ->       2'10 5'01010
  transition:       2'01 13'-11-1------01 ->       2'01 5'01001
  transition:       2'01 13'-1--1----1-01 ->       2'00 5'01000
  transition:       2'01 13'-1--1------11 ->       2'01 5'01001

23.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\mem_wordsize$4151' from module `\picorv32_base'.
Optimizing FSM `$fsm$\cpu_state$4141' from module `\picorv32_base'.
  Merging pattern 27'--10101-------------------1 and 27'--10111-------------------1 from group (0 0 16'1000000100000000).
  Merging pattern 27'--01101-------------------1 and 27'--01111-------------------1 from group (0 0 16'1000000100000000).
  Merging pattern 27'--11101-------------------1 and 27'--11111-------------------1 from group (0 0 16'1000000100000000).
  Merging pattern 27'--10111-------------------1 and 27'--10101-------------------1 from group (0 0 16'1000000100000000).
  Merging pattern 27'--01111-------------------1 and 27'--01101-------------------1 from group (0 0 16'1000000100000000).
  Merging pattern 27'--11111-------------------1 and 27'--11101-------------------1 from group (0 0 16'1000000100000000).
  Merging pattern 27'--101-1-------------------1 and 27'--111-1-------------------1 from group (0 0 16'1000000100000000).
  Merging pattern 27'--111-1-------------------1 and 27'--101-1-------------------1 from group (0 0 16'1000000100000000).
  Merging pattern 27'--1-1-0-------------------1 and 27'--1-1-1-------------------1 from group (0 0 16'1000000100000000).
  Merging pattern 27'--1-1-1-------------------1 and 27'--1-1-0-------------------1 from group (0 0 16'1000000100000000).
  Merging pattern 27'--10101-------------------0 and 27'--10111-------------------0 from group (0 1 16'1000000010000000).
  Merging pattern 27'--01101-------------------0 and 27'--01111-------------------0 from group (0 1 16'1000000010000000).
  Merging pattern 27'--11101-------------------0 and 27'--11111-------------------0 from group (0 1 16'1000000010000000).
  Merging pattern 27'--10111-------------------0 and 27'--10101-------------------0 from group (0 1 16'1000000010000000).
  Merging pattern 27'--01111-------------------0 and 27'--01101-------------------0 from group (0 1 16'1000000010000000).
  Merging pattern 27'--11111-------------------0 and 27'--11101-------------------0 from group (0 1 16'1000000010000000).
  Merging pattern 27'--101-1-------------------0 and 27'--111-1-------------------0 from group (0 1 16'1000000010000000).
  Merging pattern 27'--111-1-------------------0 and 27'--101-1-------------------0 from group (0 1 16'1000000010000000).
  Merging pattern 27'--1-1-0-------------------0 and 27'--1-1-1-------------------0 from group (0 1 16'1000000010000000).
  Merging pattern 27'--1-1-1-------------------0 and 27'--1-1-0-------------------0 from group (0 1 16'1000000010000000).
  Merging pattern 27'--10101-------------------0 and 27'--10111-------------------0 from group (1 1 16'0000000010000001).
  Merging pattern 27'--01101-------------------0 and 27'--01111-------------------0 from group (1 1 16'0000000010000001).
  Merging pattern 27'--11101-------------------0 and 27'--11111-------------------0 from group (1 1 16'0000000010000001).
  Merging pattern 27'--10111-------------------0 and 27'--10101-------------------0 from group (1 1 16'0000000010000001).
  Merging pattern 27'--01111-------------------0 and 27'--01101-------------------0 from group (1 1 16'0000000010000001).
  Merging pattern 27'--11111-------------------0 and 27'--11101-------------------0 from group (1 1 16'0000000010000001).
  Merging pattern 27'--10101--------00----1-1--1 and 27'--10111--------00----1-1--1 from group (1 1 16'0000000010000001).
  Merging pattern 27'--01101--------00----1-1--1 and 27'--01111--------00----1-1--1 from group (1 1 16'0000000010000001).
  Merging pattern 27'--11101--------00----1-1--1 and 27'--11111--------00----1-1--1 from group (1 1 16'0000000010000001).
  Merging pattern 27'--10111--------00----1-1--1 and 27'--10101--------00----1-1--1 from group (1 1 16'0000000010000001).
  Merging pattern 27'--01111--------00----1-1--1 and 27'--01101--------00----1-1--1 from group (1 1 16'0000000010000001).
  Merging pattern 27'--11111--------00----1-1--1 and 27'--11101--------00----1-1--1 from group (1 1 16'0000000010000001).
  Merging pattern 27'--10101--------00----0----1 and 27'--10111--------00----0----1 from group (1 1 16'0000000010000001).
  Merging pattern 27'--01101--------00----0----1 and 27'--01111--------00----0----1 from group (1 1 16'0000000010000001).
  Merging pattern 27'--11101--------00----0----1 and 27'--11111--------00----0----1 from group (1 1 16'0000000010000001).
  Merging pattern 27'--10111--------00----0----1 and 27'--10101--------00----0----1 from group (1 1 16'0000000010000001).
  Merging pattern 27'--01111--------00----0----1 and 27'--01101--------00----0----1 from group (1 1 16'0000000010000001).
  Merging pattern 27'--11111--------00----0----1 and 27'--11101--------00----0----1 from group (1 1 16'0000000010000001).
  Merging pattern 27'--10101--------10---------1 and 27'--10111--------10---------1 from group (1 1 16'0000000010000001).
  Merging pattern 27'--01101--------10---------1 and 27'--01111--------10---------1 from group (1 1 16'0000000010000001).
  Merging pattern 27'--11101--------10---------1 and 27'--11111--------10---------1 from group (1 1 16'0000000010000001).
  Merging pattern 27'--10111--------10---------1 and 27'--10101--------10---------1 from group (1 1 16'0000000010000001).
  Merging pattern 27'--01111--------10---------1 and 27'--01101--------10---------1 from group (1 1 16'0000000010000001).
  Merging pattern 27'--11111--------10---------1 and 27'--11101--------10---------1 from group (1 1 16'0000000010000001).
  Merging pattern 27'--10101---------1---------1 and 27'--10111---------1---------1 from group (1 1 16'0000000010000001).
  Merging pattern 27'--01101---------1---------1 and 27'--01111---------1---------1 from group (1 1 16'0000000010000001).
  Merging pattern 27'--11101---------1---------1 and 27'--11111---------1---------1 from group (1 1 16'0000000010000001).
  Merging pattern 27'--10111---------1---------1 and 27'--10101---------1---------1 from group (1 1 16'0000000010000001).
  Merging pattern 27'--01111---------1---------1 and 27'--01101---------1---------1 from group (1 1 16'0000000010000001).
  Merging pattern 27'--11111---------1---------1 and 27'--11101---------1---------1 from group (1 1 16'0000000010000001).
  Merging pattern 27'--101-1-------------------0 and 27'--111-1-------------------0 from group (1 1 16'0000000010000001).
  Merging pattern 27'--111-1-------------------0 and 27'--101-1-------------------0 from group (1 1 16'0000000010000001).
  Merging pattern 27'--101-1--------00----1-1--1 and 27'--111-1--------00----1-1--1 from group (1 1 16'0000000010000001).
  Merging pattern 27'--111-1--------00----1-1--1 and 27'--101-1--------00----1-1--1 from group (1 1 16'0000000010000001).
  Merging pattern 27'--101-1--------00----0----1 and 27'--111-1--------00----0----1 from group (1 1 16'0000000010000001).
  Merging pattern 27'--111-1--------00----0----1 and 27'--101-1--------00----0----1 from group (1 1 16'0000000010000001).
  Merging pattern 27'--101-1--------10---------1 and 27'--111-1--------10---------1 from group (1 1 16'0000000010000001).
  Merging pattern 27'--111-1--------10---------1 and 27'--101-1--------10---------1 from group (1 1 16'0000000010000001).
  Merging pattern 27'--101-1---------1---------1 and 27'--111-1---------1---------1 from group (1 1 16'0000000010000001).
  Merging pattern 27'--111-1---------1---------1 and 27'--101-1---------1---------1 from group (1 1 16'0000000010000001).
  Merging pattern 27'--1-1-0-------------------0 and 27'--1-1-1-------------------0 from group (1 1 16'0000000010000001).
  Merging pattern 27'--1-1-1-------------------0 and 27'--1-1-0-------------------0 from group (1 1 16'0000000010000001).
  Merging pattern 27'--1-1-0--------00----1-1--1 and 27'--1-1-1--------00----1-1--1 from group (1 1 16'0000000010000001).
  Merging pattern 27'--1-1-1--------00----1-1--1 and 27'--1-1-0--------00----1-1--1 from group (1 1 16'0000000010000001).
  Merging pattern 27'--1-1-0--------00----0----1 and 27'--1-1-1--------00----0----1 from group (1 1 16'0000000010000001).
  Merging pattern 27'--1-1-1--------00----0----1 and 27'--1-1-0--------00----0----1 from group (1 1 16'0000000010000001).
  Merging pattern 27'--1-1-0--------10---------1 and 27'--1-1-1--------10---------1 from group (1 1 16'0000000010000001).
  Merging pattern 27'--1-1-1--------10---------1 and 27'--1-1-0--------10---------1 from group (1 1 16'0000000010000001).
  Merging pattern 27'--1-1-0---------1---------1 and 27'--1-1-1---------1---------1 from group (1 1 16'0000000010000001).
  Merging pattern 27'--1-1-1---------1---------1 and 27'--1-1-0---------1---------1 from group (1 1 16'0000000010000001).
  Merging pattern 27'--10101--------00----1-0--1 and 27'--10111--------00----1-0--1 from group (1 2 16'0000000001000001).
  Merging pattern 27'--01101--------00----1-0--1 and 27'--01111--------00----1-0--1 from group (1 2 16'0000000001000001).
  Merging pattern 27'--11101--------00----1-0--1 and 27'--11111--------00----1-0--1 from group (1 2 16'0000000001000001).
  Merging pattern 27'--10111--------00----1-0--1 and 27'--10101--------00----1-0--1 from group (1 2 16'0000000001000001).
  Merging pattern 27'--01111--------00----1-0--1 and 27'--01101--------00----1-0--1 from group (1 2 16'0000000001000001).
  Merging pattern 27'--11111--------00----1-0--1 and 27'--11101--------00----1-0--1 from group (1 2 16'0000000001000001).
  Merging pattern 27'--101-1--------00----1-0--1 and 27'--111-1--------00----1-0--1 from group (1 2 16'0000000001000001).
  Merging pattern 27'--111-1--------00----1-0--1 and 27'--101-1--------00----1-0--1 from group (1 2 16'0000000001000001).
  Merging pattern 27'--1-1-0--------00----1-0--1 and 27'--1-1-1--------00----1-0--1 from group (1 2 16'0000000001000001).
  Merging pattern 27'--1-1-1--------00----1-0--1 and 27'--1-1-0--------00----1-0--1 from group (1 2 16'0000000001000001).
  Merging pattern 27'--10101------01-------1--01 and 27'--10111------01-------1--01 from group (2 0 16'0000100100000000).
  Merging pattern 27'--01101------01-------1--01 and 27'--01111------01-------1--01 from group (2 0 16'0000100100000000).
  Merging pattern 27'--11101------01-------1--01 and 27'--11111------01-------1--01 from group (2 0 16'0000100100000000).
  Merging pattern 27'--10111------01-------1--01 and 27'--10101------01-------1--01 from group (2 0 16'0000100100000000).
  Merging pattern 27'--01111------01-------1--01 and 27'--01101------01-------1--01 from group (2 0 16'0000100100000000).
  Merging pattern 27'--11111------01-------1--01 and 27'--11101------01-------1--01 from group (2 0 16'0000100100000000).
  Merging pattern 27'--101-1------01-------1--01 and 27'--111-1------01-------1--01 from group (2 0 16'0000100100000000).
  Merging pattern 27'--111-1------01-------1--01 and 27'--101-1------01-------1--01 from group (2 0 16'0000100100000000).
  Merging pattern 27'--1-1-0------01-------1--01 and 27'--1-1-1------01-------1--01 from group (2 0 16'0000100100000000).
  Merging pattern 27'--1-1-1------01-------1--01 and 27'--1-1-0------01-------1--01 from group (2 0 16'0000100100000000).
  Merging pattern 27'--10101-------------------0 and 27'--10111-------------------0 from group (2 1 16'0000100010000000).
  Merging pattern 27'--01101-------------------0 and 27'--01111-------------------0 from group (2 1 16'0000100010000000).
  Merging pattern 27'--11101-------------------0 and 27'--11111-------------------0 from group (2 1 16'0000100010000000).
  Merging pattern 27'--10111-------------------0 and 27'--10101-------------------0 from group (2 1 16'0000100010000000).
  Merging pattern 27'--01111-------------------0 and 27'--01101-------------------0 from group (2 1 16'0000100010000000).
  Merging pattern 27'--11111-------------------0 and 27'--11101-------------------0 from group (2 1 16'0000100010000000).
  Merging pattern 27'--10101------11-------1--01 and 27'--10111------11-------1--01 from group (2 1 16'0000100010000000).
  Merging pattern 27'--01101------11-------1--01 and 27'--01111------11-------1--01 from group (2 1 16'0000100010000000).
  Merging pattern 27'--11101------11-------1--01 and 27'--11111------11-------1--01 from group (2 1 16'0000100010000000).
  Merging pattern 27'--10111------11-------1--01 and 27'--10101------11-------1--01 from group (2 1 16'0000100010000000).
  Merging pattern 27'--01111------11-------1--01 and 27'--01101------11-------1--01 from group (2 1 16'0000100010000000).
  Merging pattern 27'--11111------11-------1--01 and 27'--11101------11-------1--01 from group (2 1 16'0000100010000000).
  Merging pattern 27'--10101---------------1--11 and 27'--10111---------------1--11 from group (2 1 16'0000100010000000).
  Merging pattern 27'--01101---------------1--11 and 27'--01111---------------1--11 from group (2 1 16'0000100010000000).
  Merging pattern 27'--11101---------------1--11 and 27'--11111---------------1--11 from group (2 1 16'0000100010000000).
  Merging pattern 27'--10111---------------1--11 and 27'--10101---------------1--11 from group (2 1 16'0000100010000000).
  Merging pattern 27'--01111---------------1--11 and 27'--01101---------------1--11 from group (2 1 16'0000100010000000).
  Merging pattern 27'--11111---------------1--11 and 27'--11101---------------1--11 from group (2 1 16'0000100010000000).
  Merging pattern 27'1-10101-------------------1 and 27'1-10111-------------------1 from group (2 1 16'0000100010000000).
  Merging pattern 27'1-01101-------------------1 and 27'1-01111-------------------1 from group (2 1 16'0000100010000000).
  Merging pattern 27'1-11101-------------------1 and 27'1-11111-------------------1 from group (2 1 16'0000100010000000).
  Merging pattern 27'1-10111-------------------1 and 27'1-10101-------------------1 from group (2 1 16'0000100010000000).
  Merging pattern 27'1-01111-------------------1 and 27'1-01101-------------------1 from group (2 1 16'0000100010000000).
  Merging pattern 27'1-11111-------------------1 and 27'1-11101-------------------1 from group (2 1 16'0000100010000000).
  Merging pattern 27'--101-1-------------------0 and 27'--111-1-------------------0 from group (2 1 16'0000100010000000).
  Merging pattern 27'--111-1-------------------0 and 27'--101-1-------------------0 from group (2 1 16'0000100010000000).
  Merging pattern 27'--101-1------11-------1--01 and 27'--111-1------11-------1--01 from group (2 1 16'0000100010000000).
  Merging pattern 27'--111-1------11-------1--01 and 27'--101-1------11-------1--01 from group (2 1 16'0000100010000000).
  Merging pattern 27'--101-1---------------1--11 and 27'--111-1---------------1--11 from group (2 1 16'0000100010000000).
  Merging pattern 27'--111-1---------------1--11 and 27'--101-1---------------1--11 from group (2 1 16'0000100010000000).
  Merging pattern 27'1-101-1-------------------1 and 27'1-111-1-------------------1 from group (2 1 16'0000100010000000).
  Merging pattern 27'1-111-1-------------------1 and 27'1-101-1-------------------1 from group (2 1 16'0000100010000000).
  Merging pattern 27'--1-1-0-------------------0 and 27'--1-1-1-------------------0 from group (2 1 16'0000100010000000).
  Merging pattern 27'--1-1-1-------------------0 and 27'--1-1-0-------------------0 from group (2 1 16'0000100010000000).
  Merging pattern 27'--1-1-0------11-------1--01 and 27'--1-1-1------11-------1--01 from group (2 1 16'0000100010000000).
  Merging pattern 27'--1-1-1------11-------1--01 and 27'--1-1-0------11-------1--01 from group (2 1 16'0000100010000000).
  Merging pattern 27'--1-1-0---------------1--11 and 27'--1-1-1---------------1--11 from group (2 1 16'0000100010000000).
  Merging pattern 27'--1-1-1---------------1--11 and 27'--1-1-0---------------1--11 from group (2 1 16'0000100010000000).
  Merging pattern 27'1-1-1-0-------------------1 and 27'1-1-1-1-------------------1 from group (2 1 16'0000100010000000).
  Merging pattern 27'1-1-1-1-------------------1 and 27'1-1-1-0-------------------1 from group (2 1 16'0000100010000000).
  Merging pattern 27'--10101-------0-------1--01 and 27'--10111-------0-------1--01 from group (2 2 16'0000100001000000).
  Merging pattern 27'--01101-------0-------1--01 and 27'--01111-------0-------1--01 from group (2 2 16'0000100001000000).
  Merging pattern 27'--11101-------0-------1--01 and 27'--11111-------0-------1--01 from group (2 2 16'0000100001000000).
  Merging pattern 27'--10111-------0-------1--01 and 27'--10101-------0-------1--01 from group (2 2 16'0000100001000000).
  Merging pattern 27'--01111-------0-------1--01 and 27'--01101-------0-------1--01 from group (2 2 16'0000100001000000).
  Merging pattern 27'--11111-------0-------1--01 and 27'--11101-------0-------1--01 from group (2 2 16'0000100001000000).
  Merging pattern 27'--101-1-------0-------1--01 and 27'--111-1-------0-------1--01 from group (2 2 16'0000100001000000).
  Merging pattern 27'--111-1-------0-------1--01 and 27'--101-1-------0-------1--01 from group (2 2 16'0000100001000000).
  Merging pattern 27'--1-1-0-------0-------1--01 and 27'--1-1-1-------0-------1--01 from group (2 2 16'0000100001000000).
  Merging pattern 27'--1-1-1-------0-------1--01 and 27'--1-1-0-------0-------1--01 from group (2 2 16'0000100001000000).
  Merging pattern 27'0010101-----0-----000-0---1 and 27'0010111-----0-----000-0---1 from group (2 3 16'0000100000010000).
  Merging pattern 27'0001101-----0-----000-0---1 and 27'0001111-----0-----000-0---1 from group (2 3 16'0000100000010000).
  Merging pattern 27'0011101-----0-----000-0---1 and 27'0011111-----0-----000-0---1 from group (2 3 16'0000100000010000).
  Merging pattern 27'0010111-----0-----000-0---1 and 27'0010101-----0-----000-0---1 from group (2 3 16'0000100000010000).
  Merging pattern 27'0001111-----0-----000-0---1 and 27'0001101-----0-----000-0---1 from group (2 3 16'0000100000010000).
  Merging pattern 27'0011111-----0-----000-0---1 and 27'0011101-----0-----000-0---1 from group (2 3 16'0000100000010000).
  Merging pattern 27'-110101-------------------1 and 27'-110111-------------------1 from group (2 3 16'0000100000010000).
  Merging pattern 27'-101101-------------------1 and 27'-101111-------------------1 from group (2 3 16'0000100000010000).
  Merging pattern 27'-111101-------------------1 and 27'-111111-------------------1 from group (2 3 16'0000100000010000).
  Merging pattern 27'-110111-------------------1 and 27'-110101-------------------1 from group (2 3 16'0000100000010000).
  Merging pattern 27'-101111-------------------1 and 27'-101101-------------------1 from group (2 3 16'0000100000010000).
  Merging pattern 27'-111111-------------------1 and 27'-111101-------------------1 from group (2 3 16'0000100000010000).
  Merging pattern 27'00101-1-----0-----000-0---1 and 27'00111-1-----0-----000-0---1 from group (2 3 16'0000100000010000).
  Merging pattern 27'00111-1-----0-----000-0---1 and 27'00101-1-----0-----000-0---1 from group (2 3 16'0000100000010000).
  Merging pattern 27'-1101-1-------------------1 and 27'-1111-1-------------------1 from group (2 3 16'0000100000010000).
  Merging pattern 27'-1111-1-------------------1 and 27'-1101-1-------------------1 from group (2 3 16'0000100000010000).
  Merging pattern 27'001-1-0-----0-----000-0---1 and 27'001-1-1-----0-----000-0---1 from group (2 3 16'0000100000010000).
  Merging pattern 27'001-1-1-----0-----000-0---1 and 27'001-1-0-----0-----000-0---1 from group (2 3 16'0000100000010000).
  Merging pattern 27'-11-1-0-------------------1 and 27'-11-1-1-------------------1 from group (2 3 16'0000100000010000).
  Merging pattern 27'-11-1-1-------------------1 and 27'-11-1-0-------------------1 from group (2 3 16'0000100000010000).
  Merging pattern 27'0010101-----0-----1-0-----1 and 27'0010111-----0-----1-0-----1 from group (2 4 16'0000100000001000).
  Merging pattern 27'0001101-----0-----1-0-----1 and 27'0001111-----0-----1-0-----1 from group (2 4 16'0000100000001000).
  Merging pattern 27'0011101-----0-----1-0-----1 and 27'0011111-----0-----1-0-----1 from group (2 4 16'0000100000001000).
  Merging pattern 27'0010111-----0-----1-0-----1 and 27'0010101-----0-----1-0-----1 from group (2 4 16'0000100000001000).
  Merging pattern 27'0001111-----0-----1-0-----1 and 27'0001101-----0-----1-0-----1 from group (2 4 16'0000100000001000).
  Merging pattern 27'0011111-----0-----1-0-----1 and 27'0011101-----0-----1-0-----1 from group (2 4 16'0000100000001000).
  Merging pattern 27'--10101-------------1-----1 and 27'--10111-------------1-----1 from group (2 4 16'0000100000001000).
  Merging pattern 27'--01101-------------1-----1 and 27'--01111-------------1-----1 from group (2 4 16'0000100000001000).
  Merging pattern 27'--11101-------------1-----1 and 27'--11111-------------1-----1 from group (2 4 16'0000100000001000).
  Merging pattern 27'--10111-------------1-----1 and 27'--10101-------------1-----1 from group (2 4 16'0000100000001000).
  Merging pattern 27'--01111-------------1-----1 and 27'--01101-------------1-----1 from group (2 4 16'0000100000001000).
  Merging pattern 27'--11111-------------1-----1 and 27'--11101-------------1-----1 from group (2 4 16'0000100000001000).
  Merging pattern 27'00101-1-----0-----1-0-----1 and 27'00111-1-----0-----1-0-----1 from group (2 4 16'0000100000001000).
  Merging pattern 27'00111-1-----0-----1-0-----1 and 27'00101-1-----0-----1-0-----1 from group (2 4 16'0000100000001000).
  Merging pattern 27'--101-1-------------1-----1 and 27'--111-1-------------1-----1 from group (2 4 16'0000100000001000).
  Merging pattern 27'--111-1-------------1-----1 and 27'--101-1-------------1-----1 from group (2 4 16'0000100000001000).
  Merging pattern 27'001-1-0-----0-----1-0-----1 and 27'001-1-1-----0-----1-0-----1 from group (2 4 16'0000100000001000).
  Merging pattern 27'001-1-1-----0-----1-0-----1 and 27'001-1-0-----0-----1-0-----1 from group (2 4 16'0000100000001000).
  Merging pattern 27'--1-1-0-------------1-----1 and 27'--1-1-1-------------1-----1 from group (2 4 16'0000100000001000).
  Merging pattern 27'--1-1-1-------------1-----1 and 27'--1-1-0-------------1-----1 from group (2 4 16'0000100000001000).
  Merging pattern 27'0010101-----0------10-----1 and 27'0010111-----0------10-----1 from group (2 5 16'0000100000000100).
  Merging pattern 27'0001101-----0------10-----1 and 27'0001111-----0------10-----1 from group (2 5 16'0000100000000100).
  Merging pattern 27'0011101-----0------10-----1 and 27'0011111-----0------10-----1 from group (2 5 16'0000100000000100).
  Merging pattern 27'0010111-----0------10-----1 and 27'0010101-----0------10-----1 from group (2 5 16'0000100000000100).
  Merging pattern 27'0001111-----0------10-----1 and 27'0001101-----0------10-----1 from group (2 5 16'0000100000000100).
  Merging pattern 27'0011111-----0------10-----1 and 27'0011101-----0------10-----1 from group (2 5 16'0000100000000100).
  Merging pattern 27'00101-1-----0------10-----1 and 27'00111-1-----0------10-----1 from group (2 5 16'0000100000000100).
  Merging pattern 27'00111-1-----0------10-----1 and 27'00101-1-----0------10-----1 from group (2 5 16'0000100000000100).
  Merging pattern 27'001-1-0-----0------10-----1 and 27'001-1-1-----0------10-----1 from group (2 5 16'0000100000000100).
  Merging pattern 27'001-1-1-----0------10-----1 and 27'001-1-0-----0------10-----1 from group (2 5 16'0000100000000100).
  Merging pattern 27'--10101-----1-------------1 and 27'--10111-----1-------------1 from group (2 6 16'0000100000000010).
  Merging pattern 27'--01101-----1-------------1 and 27'--01111-----1-------------1 from group (2 6 16'0000100000000010).
  Merging pattern 27'--11101-----1-------------1 and 27'--11111-----1-------------1 from group (2 6 16'0000100000000010).
  Merging pattern 27'--10111-----1-------------1 and 27'--10101-----1-------------1 from group (2 6 16'0000100000000010).
  Merging pattern 27'--01111-----1-------------1 and 27'--01101-----1-------------1 from group (2 6 16'0000100000000010).
  Merging pattern 27'--11111-----1-------------1 and 27'--11101-----1-------------1 from group (2 6 16'0000100000000010).
  Merging pattern 27'--101-1-----1-------------1 and 27'--111-1-----1-------------1 from group (2 6 16'0000100000000010).
  Merging pattern 27'--111-1-----1-------------1 and 27'--101-1-----1-------------1 from group (2 6 16'0000100000000010).
  Merging pattern 27'--1-1-0-----1-------------1 and 27'--1-1-1-----1-------------1 from group (2 6 16'0000100000000010).
  Merging pattern 27'--1-1-1-----1-------------1 and 27'--1-1-0-----1-------------1 from group (2 6 16'0000100000000010).
  Merging pattern 27'--10101-------------------0 and 27'--10111-------------------0 from group (3 1 16'0001000010000000).
  Merging pattern 27'--01101-------------------0 and 27'--01111-------------------0 from group (3 1 16'0001000010000000).
  Merging pattern 27'--11101-------------------0 and 27'--11111-------------------0 from group (3 1 16'0001000010000000).
  Merging pattern 27'--10111-------------------0 and 27'--10101-------------------0 from group (3 1 16'0001000010000000).
  Merging pattern 27'--01111-------------------0 and 27'--01101-------------------0 from group (3 1 16'0001000010000000).
  Merging pattern 27'--11111-------------------0 and 27'--11101-------------------0 from group (3 1 16'0001000010000000).
  Merging pattern 27'--10101----0-----1------1-1 and 27'--10111----0-----1------1-1 from group (3 1 16'0001000010000000).
  Merging pattern 27'--01101----0-----1------1-1 and 27'--01111----0-----1------1-1 from group (3 1 16'0001000010000000).
  Merging pattern 27'--11101----0-----1------1-1 and 27'--11111----0-----1------1-1 from group (3 1 16'0001000010000000).
  Merging pattern 27'--10111----0-----1------1-1 and 27'--10101----0-----1------1-1 from group (3 1 16'0001000010000000).
  Merging pattern 27'--01111----0-----1------1-1 and 27'--01101----0-----1------1-1 from group (3 1 16'0001000010000000).
  Merging pattern 27'--11111----0-----1------1-1 and 27'--11101----0-----1------1-1 from group (3 1 16'0001000010000000).
  Merging pattern 27'--10101----0-----0--------1 and 27'--10111----0-----0--------1 from group (3 1 16'0001000010000000).
  Merging pattern 27'--01101----0-----0--------1 and 27'--01111----0-----0--------1 from group (3 1 16'0001000010000000).
  Merging pattern 27'--11101----0-----0--------1 and 27'--11111----0-----0--------1 from group (3 1 16'0001000010000000).
  Merging pattern 27'--10111----0-----0--------1 and 27'--10101----0-----0--------1 from group (3 1 16'0001000010000000).
  Merging pattern 27'--01111----0-----0--------1 and 27'--01101----0-----0--------1 from group (3 1 16'0001000010000000).
  Merging pattern 27'--11111----0-----0--------1 and 27'--11101----0-----0--------1 from group (3 1 16'0001000010000000).
  Merging pattern 27'--101-1-------------------0 and 27'--111-1-------------------0 from group (3 1 16'0001000010000000).
  Merging pattern 27'--111-1-------------------0 and 27'--101-1-------------------0 from group (3 1 16'0001000010000000).
  Merging pattern 27'--101-1----0-----1------1-1 and 27'--111-1----0-----1------1-1 from group (3 1 16'0001000010000000).
  Merging pattern 27'--111-1----0-----1------1-1 and 27'--101-1----0-----1------1-1 from group (3 1 16'0001000010000000).
  Merging pattern 27'--101-1----0-----0--------1 and 27'--111-1----0-----0--------1 from group (3 1 16'0001000010000000).
  Merging pattern 27'--111-1----0-----0--------1 and 27'--101-1----0-----0--------1 from group (3 1 16'0001000010000000).
  Merging pattern 27'--1-1-0-------------------0 and 27'--1-1-1-------------------0 from group (3 1 16'0001000010000000).
  Merging pattern 27'--1-1-1-------------------0 and 27'--1-1-0-------------------0 from group (3 1 16'0001000010000000).
  Merging pattern 27'--1-1-0----0-----1------1-1 and 27'--1-1-1----0-----1------1-1 from group (3 1 16'0001000010000000).
  Merging pattern 27'--1-1-1----0-----1------1-1 and 27'--1-1-0----0-----1------1-1 from group (3 1 16'0001000010000000).
  Merging pattern 27'--1-1-0----0-----0--------1 and 27'--1-1-1----0-----0--------1 from group (3 1 16'0001000010000000).
  Merging pattern 27'--1-1-1----0-----0--------1 and 27'--1-1-0----0-----0--------1 from group (3 1 16'0001000010000000).
  Merging pattern 27'--10101----0-----1------0-1 and 27'--10111----0-----1------0-1 from group (3 3 16'0001000000010000).
  Merging pattern 27'--01101----0-----1------0-1 and 27'--01111----0-----1------0-1 from group (3 3 16'0001000000010000).
  Merging pattern 27'--11101----0-----1------0-1 and 27'--11111----0-----1------0-1 from group (3 3 16'0001000000010000).
  Merging pattern 27'--10111----0-----1------0-1 and 27'--10101----0-----1------0-1 from group (3 3 16'0001000000010000).
  Merging pattern 27'--01111----0-----1------0-1 and 27'--01101----0-----1------0-1 from group (3 3 16'0001000000010000).
  Merging pattern 27'--11111----0-----1------0-1 and 27'--11101----0-----1------0-1 from group (3 3 16'0001000000010000).
  Merging pattern 27'--10101----1--------------1 and 27'--10111----1--------------1 from group (3 3 16'0001000000010000).
  Merging pattern 27'--01101----1--------------1 and 27'--01111----1--------------1 from group (3 3 16'0001000000010000).
  Merging pattern 27'--11101----1--------------1 and 27'--11111----1--------------1 from group (3 3 16'0001000000010000).
  Merging pattern 27'--10111----1--------------1 and 27'--10101----1--------------1 from group (3 3 16'0001000000010000).
  Merging pattern 27'--01111----1--------------1 and 27'--01101----1--------------1 from group (3 3 16'0001000000010000).
  Merging pattern 27'--11111----1--------------1 and 27'--11101----1--------------1 from group (3 3 16'0001000000010000).
  Merging pattern 27'--101-1----0-----1------0-1 and 27'--111-1----0-----1------0-1 from group (3 3 16'0001000000010000).
  Merging pattern 27'--111-1----0-----1------0-1 and 27'--101-1----0-----1------0-1 from group (3 3 16'0001000000010000).
  Merging pattern 27'--101-1----1--------------1 and 27'--111-1----1--------------1 from group (3 3 16'0001000000010000).
  Merging pattern 27'--111-1----1--------------1 and 27'--101-1----1--------------1 from group (3 3 16'0001000000010000).
  Merging pattern 27'--1-1-0----0-----1------0-1 and 27'--1-1-1----0-----1------0-1 from group (3 3 16'0001000000010000).
  Merging pattern 27'--1-1-1----0-----1------0-1 and 27'--1-1-0----0-----1------0-1 from group (3 3 16'0001000000010000).
  Merging pattern 27'--1-1-0----1--------------1 and 27'--1-1-1----1--------------1 from group (3 3 16'0001000000010000).
  Merging pattern 27'--1-1-1----1--------------1 and 27'--1-1-0----1--------------1 from group (3 3 16'0001000000010000).
  Merging pattern 27'--10101-------------------0 and 27'--10111-------------------0 from group (4 1 16'0100000010000000).
  Merging pattern 27'--01101-------------------0 and 27'--01111-------------------0 from group (4 1 16'0100000010000000).
  Merging pattern 27'--11101-------------------0 and 27'--11111-------------------0 from group (4 1 16'0100000010000000).
  Merging pattern 27'--10111-------------------0 and 27'--10101-------------------0 from group (4 1 16'0100000010000000).
  Merging pattern 27'--01111-------------------0 and 27'--01101-------------------0 from group (4 1 16'0100000010000000).
  Merging pattern 27'--11111-------------------0 and 27'--11101-------------------0 from group (4 1 16'0100000010000000).
  Merging pattern 27'--10101---1---------------1 and 27'--10111---1---------------1 from group (4 1 16'0100000010000000).
  Merging pattern 27'--01101---1---------------1 and 27'--01111---1---------------1 from group (4 1 16'0100000010000000).
  Merging pattern 27'--11101---1---------------1 and 27'--11111---1---------------1 from group (4 1 16'0100000010000000).
  Merging pattern 27'--10111---1---------------1 and 27'--10101---1---------------1 from group (4 1 16'0100000010000000).
  Merging pattern 27'--01111---1---------------1 and 27'--01101---1---------------1 from group (4 1 16'0100000010000000).
  Merging pattern 27'--11111---1---------------1 and 27'--11101---1---------------1 from group (4 1 16'0100000010000000).
  Merging pattern 27'--101-1-------------------0 and 27'--111-1-------------------0 from group (4 1 16'0100000010000000).
  Merging pattern 27'--111-1-------------------0 and 27'--101-1-------------------0 from group (4 1 16'0100000010000000).
  Merging pattern 27'--101-1---1---------------1 and 27'--111-1---1---------------1 from group (4 1 16'0100000010000000).
  Merging pattern 27'--111-1---1---------------1 and 27'--101-1---1---------------1 from group (4 1 16'0100000010000000).
  Merging pattern 27'--1-1-0-------------------0 and 27'--1-1-1-------------------0 from group (4 1 16'0100000010000000).
  Merging pattern 27'--1-1-1-------------------0 and 27'--1-1-0-------------------0 from group (4 1 16'0100000010000000).
  Merging pattern 27'--1-1-0---1---------------1 and 27'--1-1-1---1---------------1 from group (4 1 16'0100000010000000).
  Merging pattern 27'--1-1-1---1---------------1 and 27'--1-1-0---1---------------1 from group (4 1 16'0100000010000000).
  Merging pattern 27'--10101---0---------------1 and 27'--10111---0---------------1 from group (4 4 16'0100000000001000).
  Merging pattern 27'--01101---0---------------1 and 27'--01111---0---------------1 from group (4 4 16'0100000000001000).
  Merging pattern 27'--11101---0---------------1 and 27'--11111---0---------------1 from group (4 4 16'0100000000001000).
  Merging pattern 27'--10111---0---------------1 and 27'--10101---0---------------1 from group (4 4 16'0100000000001000).
  Merging pattern 27'--01111---0---------------1 and 27'--01101---0---------------1 from group (4 4 16'0100000000001000).
  Merging pattern 27'--11111---0---------------1 and 27'--11101---0---------------1 from group (4 4 16'0100000000001000).
  Merging pattern 27'--101-1---0---------------1 and 27'--111-1---0---------------1 from group (4 4 16'0100000000001000).
  Merging pattern 27'--111-1---0---------------1 and 27'--101-1---0---------------1 from group (4 4 16'0100000000001000).
  Merging pattern 27'--1-1-0---0---------------1 and 27'--1-1-1---0---------------1 from group (4 4 16'0100000000001000).
  Merging pattern 27'--1-1-1---0---------------1 and 27'--1-1-0---0---------------1 from group (4 4 16'0100000000001000).
  Merging pattern 27'--10101-------------------0 and 27'--10111-------------------0 from group (5 1 16'0010000010000000).
  Merging pattern 27'--01101-------------------0 and 27'--01111-------------------0 from group (5 1 16'0010000010000000).
  Merging pattern 27'--11101-------------------0 and 27'--11111-------------------0 from group (5 1 16'0010000010000000).
  Merging pattern 27'--10111-------------------0 and 27'--10101-------------------0 from group (5 1 16'0010000010000000).
  Merging pattern 27'--01111-------------------0 and 27'--01101-------------------0 from group (5 1 16'0010000010000000).
  Merging pattern 27'--11111-------------------0 and 27'--11101-------------------0 from group (5 1 16'0010000010000000).
  Merging pattern 27'--10101-11----------------1 and 27'--10111-11----------------1 from group (5 1 16'0010000010000000).
  Merging pattern 27'--01101-11----------------1 and 27'--01111-11----------------1 from group (5 1 16'0010000010000000).
  Merging pattern 27'--11101-11----------------1 and 27'--11111-11----------------1 from group (5 1 16'0010000010000000).
  Merging pattern 27'--10111-11----------------1 and 27'--10101-11----------------1 from group (5 1 16'0010000010000000).
  Merging pattern 27'--01111-11----------------1 and 27'--01101-11----------------1 from group (5 1 16'0010000010000000).
  Merging pattern 27'--11111-11----------------1 and 27'--11101-11----------------1 from group (5 1 16'0010000010000000).
  Merging pattern 27'--101-1-------------------0 and 27'--111-1-------------------0 from group (5 1 16'0010000010000000).
  Merging pattern 27'--111-1-------------------0 and 27'--101-1-------------------0 from group (5 1 16'0010000010000000).
  Merging pattern 27'--101-1-11----------------1 and 27'--111-1-11----------------1 from group (5 1 16'0010000010000000).
  Merging pattern 27'--111-1-11----------------1 and 27'--101-1-11----------------1 from group (5 1 16'0010000010000000).
  Merging pattern 27'--1-1-0-------------------0 and 27'--1-1-1-------------------0 from group (5 1 16'0010000010000000).
  Merging pattern 27'--1-1-1-------------------0 and 27'--1-1-0-------------------0 from group (5 1 16'0010000010000000).
  Merging pattern 27'--1-1-0-11----------------1 and 27'--1-1-1-11----------------1 from group (5 1 16'0010000010000000).
  Merging pattern 27'--1-1-1-11----------------1 and 27'--1-1-0-11----------------1 from group (5 1 16'0010000010000000).
  Merging pattern 27'--10101--0----------------1 and 27'--10111--0----------------1 from group (5 5 16'0010000000000100).
  Merging pattern 27'--01101--0----------------1 and 27'--01111--0----------------1 from group (5 5 16'0010000000000100).
  Merging pattern 27'--11101--0----------------1 and 27'--11111--0----------------1 from group (5 5 16'0010000000000100).
  Merging pattern 27'--10111--0----------------1 and 27'--10101--0----------------1 from group (5 5 16'0010000000000100).
  Merging pattern 27'--01111--0----------------1 and 27'--01101--0----------------1 from group (5 5 16'0010000000000100).
  Merging pattern 27'--11111--0----------------1 and 27'--11101--0----------------1 from group (5 5 16'0010000000000100).
  Merging pattern 27'--10101-01----------------1 and 27'--10111-01----------------1 from group (5 5 16'0010000000000100).
  Merging pattern 27'--01101-01----------------1 and 27'--01111-01----------------1 from group (5 5 16'0010000000000100).
  Merging pattern 27'--11101-01----------------1 and 27'--11111-01----------------1 from group (5 5 16'0010000000000100).
  Merging pattern 27'--10111-01----------------1 and 27'--10101-01----------------1 from group (5 5 16'0010000000000100).
  Merging pattern 27'--01111-01----------------1 and 27'--01101-01----------------1 from group (5 5 16'0010000000000100).
  Merging pattern 27'--11111-01----------------1 and 27'--11101-01----------------1 from group (5 5 16'0010000000000100).
  Merging pattern 27'--101-1--0----------------1 and 27'--111-1--0----------------1 from group (5 5 16'0010000000000100).
  Merging pattern 27'--111-1--0----------------1 and 27'--101-1--0----------------1 from group (5 5 16'0010000000000100).
  Merging pattern 27'--101-1-01----------------1 and 27'--111-1-01----------------1 from group (5 5 16'0010000000000100).
  Merging pattern 27'--111-1-01----------------1 and 27'--101-1-01----------------1 from group (5 5 16'0010000000000100).
  Merging pattern 27'--1-1-0--0----------------1 and 27'--1-1-1--0----------------1 from group (5 5 16'0010000000000100).
  Merging pattern 27'--1-1-1--0----------------1 and 27'--1-1-0--0----------------1 from group (5 5 16'0010000000000100).
  Merging pattern 27'--1-1-0-01----------------1 and 27'--1-1-1-01----------------1 from group (5 5 16'0010000000000100).
  Merging pattern 27'--1-1-1-01----------------1 and 27'--1-1-0-01----------------1 from group (5 5 16'0010000000000100).
  Merging pattern 27'--10101-------------------0 and 27'--10111-------------------0 from group (6 1 16'0000010010000000).
  Merging pattern 27'--01101-------------------0 and 27'--01111-------------------0 from group (6 1 16'0000010010000000).
  Merging pattern 27'--11101-------------------0 and 27'--11111-------------------0 from group (6 1 16'0000010010000000).
  Merging pattern 27'--10111-------------------0 and 27'--10101-------------------0 from group (6 1 16'0000010010000000).
  Merging pattern 27'--01111-------------------0 and 27'--01101-------------------0 from group (6 1 16'0000010010000000).
  Merging pattern 27'--11111-------------------0 and 27'--11101-------------------0 from group (6 1 16'0000010010000000).
  Merging pattern 27'--10101-11----------------1 and 27'--10111-11----------------1 from group (6 1 16'0000010010000000).
  Merging pattern 27'--01101-11----------------1 and 27'--01111-11----------------1 from group (6 1 16'0000010010000000).
  Merging pattern 27'--11101-11----------------1 and 27'--11111-11----------------1 from group (6 1 16'0000010010000000).
  Merging pattern 27'--10111-11----------------1 and 27'--10101-11----------------1 from group (6 1 16'0000010010000000).
  Merging pattern 27'--01111-11----------------1 and 27'--01101-11----------------1 from group (6 1 16'0000010010000000).
  Merging pattern 27'--11111-11----------------1 and 27'--11101-11----------------1 from group (6 1 16'0000010010000000).
  Merging pattern 27'--101-1-------------------0 and 27'--111-1-------------------0 from group (6 1 16'0000010010000000).
  Merging pattern 27'--111-1-------------------0 and 27'--101-1-------------------0 from group (6 1 16'0000010010000000).
  Merging pattern 27'--101-1-11----------------1 and 27'--111-1-11----------------1 from group (6 1 16'0000010010000000).
  Merging pattern 27'--111-1-11----------------1 and 27'--101-1-11----------------1 from group (6 1 16'0000010010000000).
  Merging pattern 27'--1-1-0-------------------0 and 27'--1-1-1-------------------0 from group (6 1 16'0000010010000000).
  Merging pattern 27'--1-1-1-------------------0 and 27'--1-1-0-------------------0 from group (6 1 16'0000010010000000).
  Merging pattern 27'--1-1-0-11----------------1 and 27'--1-1-1-11----------------1 from group (6 1 16'0000010010000000).
  Merging pattern 27'--1-1-1-11----------------1 and 27'--1-1-0-11----------------1 from group (6 1 16'0000010010000000).
  Merging pattern 27'--10101--0----------------1 and 27'--10111--0----------------1 from group (6 6 16'0000010000000010).
  Merging pattern 27'--01101--0----------------1 and 27'--01111--0----------------1 from group (6 6 16'0000010000000010).
  Merging pattern 27'--11101--0----------------1 and 27'--11111--0----------------1 from group (6 6 16'0000010000000010).
  Merging pattern 27'--10111--0----------------1 and 27'--10101--0----------------1 from group (6 6 16'0000010000000010).
  Merging pattern 27'--01111--0----------------1 and 27'--01101--0----------------1 from group (6 6 16'0000010000000010).
  Merging pattern 27'--11111--0----------------1 and 27'--11101--0----------------1 from group (6 6 16'0000010000000010).
  Merging pattern 27'--10101-01----------------1 and 27'--10111-01----------------1 from group (6 6 16'0000010000000010).
  Merging pattern 27'--01101-01----------------1 and 27'--01111-01----------------1 from group (6 6 16'0000010000000010).
  Merging pattern 27'--11101-01----------------1 and 27'--11111-01----------------1 from group (6 6 16'0000010000000010).
  Merging pattern 27'--10111-01----------------1 and 27'--10101-01----------------1 from group (6 6 16'0000010000000010).
  Merging pattern 27'--01111-01----------------1 and 27'--01101-01----------------1 from group (6 6 16'0000010000000010).
  Merging pattern 27'--11111-01----------------1 and 27'--11101-01----------------1 from group (6 6 16'0000010000000010).
  Merging pattern 27'--101-1--0----------------1 and 27'--111-1--0----------------1 from group (6 6 16'0000010000000010).
  Merging pattern 27'--111-1--0----------------1 and 27'--101-1--0----------------1 from group (6 6 16'0000010000000010).
  Merging pattern 27'--101-1-01----------------1 and 27'--111-1-01----------------1 from group (6 6 16'0000010000000010).
  Merging pattern 27'--111-1-01----------------1 and 27'--101-1-01----------------1 from group (6 6 16'0000010000000010).
  Merging pattern 27'--1-1-0--0----------------1 and 27'--1-1-1--0----------------1 from group (6 6 16'0000010000000010).
  Merging pattern 27'--1-1-1--0----------------1 and 27'--1-1-0--0----------------1 from group (6 6 16'0000010000000010).
  Merging pattern 27'--1-1-0-01----------------1 and 27'--1-1-1-01----------------1 from group (6 6 16'0000010000000010).
  Merging pattern 27'--1-1-1-01----------------1 and 27'--1-1-0-01----------------1 from group (6 6 16'0000010000000010).
  Removing unused input signal $auto$opt_reduce.cc:134:opt_pmux$4126.

23.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \picorv32_base..
Removed 46 unused cells and 46 unused wires.
<suppressed ~47 debug messages>

23.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\cpu_state$4141' from module `\picorv32_base'.
  Removing unused output signal $0\cpu_state[7:0] [0].
  Removing unused output signal $0\cpu_state[7:0] [1].
  Removing unused output signal $0\cpu_state[7:0] [2].
  Removing unused output signal $0\cpu_state[7:0] [3].
  Removing unused output signal $0\cpu_state[7:0] [4].
  Removing unused output signal $0\cpu_state[7:0] [5].
  Removing unused output signal $0\cpu_state[7:0] [6].
  Removing unused output signal $0\cpu_state[7:0] [7].
Optimizing FSM `$fsm$\mem_wordsize$4151' from module `\picorv32_base'.
  Removing unused output signal $0\mem_wordsize[1:0] [0].
  Removing unused output signal $0\mem_wordsize[1:0] [1].

23.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\cpu_state$4141' from module `\picorv32_base' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  10000000 -> ------1
  01000000 -> -----1-
  00100000 -> ----1--
  00001000 -> ---1---
  00000100 -> --1----
  00000010 -> -1-----
  00000001 -> 1------
Recoding FSM `$fsm$\mem_wordsize$4151' from module `\picorv32_base' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> --1
  10 -> -1-
  01 -> 1--

23.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\cpu_state$4141' from module `picorv32_base':
-------------------------------------

  Information on FSM $fsm$\cpu_state$4141 (\cpu_state):

  Number of input signals:   26
  Number of output signals:   8
  Number of state bits:       7

  Input signals:
    0: \resetn
    1: \pcpi_int_ready
    2: \mem_done
    3: \instr_jal
    4: \instr_trap
    5: \decoder_trigger
    6: \is_slli_srli_srai
    7: \is_sb_sh_sw
    8: \is_sll_srl_sra
    9: \is_beq_bne_blt_bge_bltu_bgeu
   10: $logic_and$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1533$542_Y
   11: $logic_and$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1543$550_Y
   12: $logic_and$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1600$563_Y
   13: $logic_and$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1603$567_Y
   14: $logic_and$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1691$581_Y
   15: $logic_and$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1802$606_Y
   16: $eq$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1826$609_Y
   17: $logic_or$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1852$627_Y
   18: $logic_and$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1867$631_Y
   19: $logic_and$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1917$646_Y
   20: $logic_and$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1918$649_Y
   21: $logic_and$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1920$653_Y
   22: $logic_and$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1925$656_Y
   23: $logic_and$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1933$663_Y
   24: $auto$opt_reduce.cc:134:opt_pmux$4052
   25: $auto$opt_reduce.cc:134:opt_pmux$4062

  Output signals:
    0: $eq$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1308$468_Y
    1: $procmux$1011_CMP
    2: $procmux$1038_CMP
    3: $procmux$1068_CMP
    4: $procmux$1209_CMP
    5: $procmux$1294_CMP
    6: $procmux$1295_CMP
    7: $procmux$1300_CMP

  State encoding:
    0:  7'------1
    1:  7'-----1-
    2:  7'----1--
    3:  7'---1---
    4:  7'--1----
    5:  7'-1-----
    6:  7'1------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 26'--0---0------------------1   ->     0 8'10000000
      1:     0 26'--00-01------------------1   ->     0 8'10000000
      2:     0 26'--00111------------------1   ->     0 8'10000000
      3:     0 26'--011-1------------------1   ->     0 8'10000000
      4:     0 26'--1-1--------------------1   ->     0 8'10000000
      5:     0 26'--00011-------------------   ->     0 8'10000000
      6:     0 26'--010-1-------------------   ->     0 8'10000000
      7:     0 26'--1-0---------------------   ->     0 8'10000000
      8:     0 26'--0---0------------------0   ->     1 8'10000000
      9:     0 26'--00-01------------------0   ->     1 8'10000000
     10:     0 26'--00111------------------0   ->     1 8'10000000
     11:     0 26'--011-1------------------0   ->     1 8'10000000
     12:     0 26'--1-1--------------------0   ->     1 8'10000000
     13:     1 26'--00011-------------------   ->     0 8'00000001
     14:     1 26'--010-1-------------------   ->     0 8'00000001
     15:     1 26'--1-0---------------------   ->     0 8'00000001
     16:     1 26'--0---0------------------0   ->     1 8'00000001
     17:     1 26'--00-01------------------0   ->     1 8'00000001
     18:     1 26'--00111------------------0   ->     1 8'00000001
     19:     1 26'--011-1------------------0   ->     1 8'00000001
     20:     1 26'--1-1--------------------0   ->     1 8'00000001
     21:     1 26'--0---0-------00----1-1--1   ->     1 8'00000001
     22:     1 26'--00-01-------00----1-1--1   ->     1 8'00000001
     23:     1 26'--00111-------00----1-1--1   ->     1 8'00000001
     24:     1 26'--011-1-------00----1-1--1   ->     1 8'00000001
     25:     1 26'--1-1---------00----1-1--1   ->     1 8'00000001
     26:     1 26'--0---0-------00----0----1   ->     1 8'00000001
     27:     1 26'--00-01-------00----0----1   ->     1 8'00000001
     28:     1 26'--00111-------00----0----1   ->     1 8'00000001
     29:     1 26'--011-1-------00----0----1   ->     1 8'00000001
     30:     1 26'--1-1---------00----0----1   ->     1 8'00000001
     31:     1 26'--0---0-------10---------1   ->     1 8'00000001
     32:     1 26'--00-01-------10---------1   ->     1 8'00000001
     33:     1 26'--00111-------10---------1   ->     1 8'00000001
     34:     1 26'--011-1-------10---------1   ->     1 8'00000001
     35:     1 26'--1-1---------10---------1   ->     1 8'00000001
     36:     1 26'--0---0--------1---------1   ->     1 8'00000001
     37:     1 26'--00-01--------1---------1   ->     1 8'00000001
     38:     1 26'--00111--------1---------1   ->     1 8'00000001
     39:     1 26'--011-1--------1---------1   ->     1 8'00000001
     40:     1 26'--1-1----------1---------1   ->     1 8'00000001
     41:     1 26'--0---0-------00----1-0--1   ->     2 8'00000001
     42:     1 26'--00-01-------00----1-0--1   ->     2 8'00000001
     43:     1 26'--00111-------00----1-0--1   ->     2 8'00000001
     44:     1 26'--011-1-------00----1-0--1   ->     2 8'00000001
     45:     1 26'--1-1---------00----1-0--1   ->     2 8'00000001
     46:     2 26'--0---0-----01-------1--01   ->     0 8'00001000
     47:     2 26'--00-01-----01-------1--01   ->     0 8'00001000
     48:     2 26'--00111-----01-------1--01   ->     0 8'00001000
     49:     2 26'--011-1-----01-------1--01   ->     0 8'00001000
     50:     2 26'--1-1-------01-------1--01   ->     0 8'00001000
     51:     2 26'--00011-------------------   ->     0 8'00001000
     52:     2 26'--010-1-------------------   ->     0 8'00001000
     53:     2 26'--1-0---------------------   ->     0 8'00001000
     54:     2 26'--0---0------------------0   ->     1 8'00001000
     55:     2 26'--00-01------------------0   ->     1 8'00001000
     56:     2 26'--00111------------------0   ->     1 8'00001000
     57:     2 26'--011-1------------------0   ->     1 8'00001000
     58:     2 26'--1-1--------------------0   ->     1 8'00001000
     59:     2 26'--0---0-----11-------1--01   ->     1 8'00001000
     60:     2 26'--00-01-----11-------1--01   ->     1 8'00001000
     61:     2 26'--00111-----11-------1--01   ->     1 8'00001000
     62:     2 26'--011-1-----11-------1--01   ->     1 8'00001000
     63:     2 26'--1-1-------11-------1--01   ->     1 8'00001000
     64:     2 26'--0---0--------------1--11   ->     1 8'00001000
     65:     2 26'--00-01--------------1--11   ->     1 8'00001000
     66:     2 26'--00111--------------1--11   ->     1 8'00001000
     67:     2 26'--011-1--------------1--11   ->     1 8'00001000
     68:     2 26'--1-1----------------1--11   ->     1 8'00001000
     69:     2 26'1-0---0------------------1   ->     1 8'00001000
     70:     2 26'1-00-01------------------1   ->     1 8'00001000
     71:     2 26'1-00111------------------1   ->     1 8'00001000
     72:     2 26'1-011-1------------------1   ->     1 8'00001000
     73:     2 26'1-1-1--------------------1   ->     1 8'00001000
     74:     2 26'--0---0------0-------1--01   ->     2 8'00001000
     75:     2 26'--00-01------0-------1--01   ->     2 8'00001000
     76:     2 26'--00111------0-------1--01   ->     2 8'00001000
     77:     2 26'--011-1------0-------1--01   ->     2 8'00001000
     78:     2 26'--1-1--------0-------1--01   ->     2 8'00001000
     79:     2 26'000---0----0-----000-0---1   ->     3 8'00001000
     80:     2 26'0000-01----0-----000-0---1   ->     3 8'00001000
     81:     2 26'0000111----0-----000-0---1   ->     3 8'00001000
     82:     2 26'00011-1----0-----000-0---1   ->     3 8'00001000
     83:     2 26'001-1------0-----000-0---1   ->     3 8'00001000
     84:     2 26'-10---0------------------1   ->     3 8'00001000
     85:     2 26'-100-01------------------1   ->     3 8'00001000
     86:     2 26'-100111------------------1   ->     3 8'00001000
     87:     2 26'-1011-1------------------1   ->     3 8'00001000
     88:     2 26'-11-1--------------------1   ->     3 8'00001000
     89:     2 26'000---0----0-----1-0-----1   ->     4 8'00001000
     90:     2 26'0000-01----0-----1-0-----1   ->     4 8'00001000
     91:     2 26'0000111----0-----1-0-----1   ->     4 8'00001000
     92:     2 26'00011-1----0-----1-0-----1   ->     4 8'00001000
     93:     2 26'001-1------0-----1-0-----1   ->     4 8'00001000
     94:     2 26'--0---0------------1-----1   ->     4 8'00001000
     95:     2 26'--00-01------------1-----1   ->     4 8'00001000
     96:     2 26'--00111------------1-----1   ->     4 8'00001000
     97:     2 26'--011-1------------1-----1   ->     4 8'00001000
     98:     2 26'--1-1--------------1-----1   ->     4 8'00001000
     99:     2 26'000---0----0------10-----1   ->     5 8'00001000
    100:     2 26'0000-01----0------10-----1   ->     5 8'00001000
    101:     2 26'0000111----0------10-----1   ->     5 8'00001000
    102:     2 26'00011-1----0------10-----1   ->     5 8'00001000
    103:     2 26'001-1------0------10-----1   ->     5 8'00001000
    104:     2 26'--0---0----1-------------1   ->     6 8'00001000
    105:     2 26'--00-01----1-------------1   ->     6 8'00001000
    106:     2 26'--00111----1-------------1   ->     6 8'00001000
    107:     2 26'--011-1----1-------------1   ->     6 8'00001000
    108:     2 26'--1-1------1-------------1   ->     6 8'00001000
    109:     3 26'--00011-------------------   ->     0 8'00010000
    110:     3 26'--010-1-------------------   ->     0 8'00010000
    111:     3 26'--1-0---------------------   ->     0 8'00010000
    112:     3 26'--0---0------------------0   ->     1 8'00010000
    113:     3 26'--00-01------------------0   ->     1 8'00010000
    114:     3 26'--00111------------------0   ->     1 8'00010000
    115:     3 26'--011-1------------------0   ->     1 8'00010000
    116:     3 26'--1-1--------------------0   ->     1 8'00010000
    117:     3 26'--0---0---0-----1------1-1   ->     1 8'00010000
    118:     3 26'--00-01---0-----1------1-1   ->     1 8'00010000
    119:     3 26'--00111---0-----1------1-1   ->     1 8'00010000
    120:     3 26'--011-1---0-----1------1-1   ->     1 8'00010000
    121:     3 26'--1-1-----0-----1------1-1   ->     1 8'00010000
    122:     3 26'--0---0---0-----0--------1   ->     1 8'00010000
    123:     3 26'--00-01---0-----0--------1   ->     1 8'00010000
    124:     3 26'--00111---0-----0--------1   ->     1 8'00010000
    125:     3 26'--011-1---0-----0--------1   ->     1 8'00010000
    126:     3 26'--1-1-----0-----0--------1   ->     1 8'00010000
    127:     3 26'--0---0---0-----1------0-1   ->     3 8'00010000
    128:     3 26'--00-01---0-----1------0-1   ->     3 8'00010000
    129:     3 26'--00111---0-----1------0-1   ->     3 8'00010000
    130:     3 26'--011-1---0-----1------0-1   ->     3 8'00010000
    131:     3 26'--1-1-----0-----1------0-1   ->     3 8'00010000
    132:     3 26'--0---0---1--------------1   ->     3 8'00010000
    133:     3 26'--00-01---1--------------1   ->     3 8'00010000
    134:     3 26'--00111---1--------------1   ->     3 8'00010000
    135:     3 26'--011-1---1--------------1   ->     3 8'00010000
    136:     3 26'--1-1-----1--------------1   ->     3 8'00010000
    137:     4 26'--00011-------------------   ->     0 8'01000000
    138:     4 26'--010-1-------------------   ->     0 8'01000000
    139:     4 26'--1-0---------------------   ->     0 8'01000000
    140:     4 26'--0---0------------------0   ->     1 8'01000000
    141:     4 26'--00-01------------------0   ->     1 8'01000000
    142:     4 26'--00111------------------0   ->     1 8'01000000
    143:     4 26'--011-1------------------0   ->     1 8'01000000
    144:     4 26'--1-1--------------------0   ->     1 8'01000000
    145:     4 26'--0---0--1---------------1   ->     1 8'01000000
    146:     4 26'--00-01--1---------------1   ->     1 8'01000000
    147:     4 26'--00111--1---------------1   ->     1 8'01000000
    148:     4 26'--011-1--1---------------1   ->     1 8'01000000
    149:     4 26'--1-1----1---------------1   ->     1 8'01000000
    150:     4 26'--0---0--0---------------1   ->     4 8'01000000
    151:     4 26'--00-01--0---------------1   ->     4 8'01000000
    152:     4 26'--00111--0---------------1   ->     4 8'01000000
    153:     4 26'--011-1--0---------------1   ->     4 8'01000000
    154:     4 26'--1-1----0---------------1   ->     4 8'01000000
    155:     5 26'--00011-------------------   ->     0 8'00100000
    156:     5 26'--010-1-------------------   ->     0 8'00100000
    157:     5 26'--1-0---------------------   ->     0 8'00100000
    158:     5 26'--0---0------------------0   ->     1 8'00100000
    159:     5 26'--00-01------------------0   ->     1 8'00100000
    160:     5 26'--00111------------------0   ->     1 8'00100000
    161:     5 26'--011-1------------------0   ->     1 8'00100000
    162:     5 26'--1-1--------------------0   ->     1 8'00100000
    163:     5 26'--0---011----------------1   ->     1 8'00100000
    164:     5 26'--00-0111----------------1   ->     1 8'00100000
    165:     5 26'--0011111----------------1   ->     1 8'00100000
    166:     5 26'--011-111----------------1   ->     1 8'00100000
    167:     5 26'--1-1--11----------------1   ->     1 8'00100000
    168:     5 26'--0---0-0----------------1   ->     5 8'00100000
    169:     5 26'--00-01-0----------------1   ->     5 8'00100000
    170:     5 26'--00111-0----------------1   ->     5 8'00100000
    171:     5 26'--011-1-0----------------1   ->     5 8'00100000
    172:     5 26'--1-1---0----------------1   ->     5 8'00100000
    173:     5 26'--0---001----------------1   ->     5 8'00100000
    174:     5 26'--00-0101----------------1   ->     5 8'00100000
    175:     5 26'--0011101----------------1   ->     5 8'00100000
    176:     5 26'--011-101----------------1   ->     5 8'00100000
    177:     5 26'--1-1--01----------------1   ->     5 8'00100000
    178:     6 26'--00011-------------------   ->     0 8'00000100
    179:     6 26'--010-1-------------------   ->     0 8'00000100
    180:     6 26'--1-0---------------------   ->     0 8'00000100
    181:     6 26'--0---0------------------0   ->     1 8'00000100
    182:     6 26'--00-01------------------0   ->     1 8'00000100
    183:     6 26'--00111------------------0   ->     1 8'00000100
    184:     6 26'--011-1------------------0   ->     1 8'00000100
    185:     6 26'--1-1--------------------0   ->     1 8'00000100
    186:     6 26'--0---011----------------1   ->     1 8'00000100
    187:     6 26'--00-0111----------------1   ->     1 8'00000100
    188:     6 26'--0011111----------------1   ->     1 8'00000100
    189:     6 26'--011-111----------------1   ->     1 8'00000100
    190:     6 26'--1-1--11----------------1   ->     1 8'00000100
    191:     6 26'--0---0-0----------------1   ->     6 8'00000100
    192:     6 26'--00-01-0----------------1   ->     6 8'00000100
    193:     6 26'--00111-0----------------1   ->     6 8'00000100
    194:     6 26'--011-1-0----------------1   ->     6 8'00000100
    195:     6 26'--1-1---0----------------1   ->     6 8'00000100
    196:     6 26'--0---001----------------1   ->     6 8'00000100
    197:     6 26'--00-0101----------------1   ->     6 8'00000100
    198:     6 26'--0011101----------------1   ->     6 8'00000100
    199:     6 26'--011-101----------------1   ->     6 8'00000100
    200:     6 26'--1-1--01----------------1   ->     6 8'00000100

-------------------------------------

FSM `$fsm$\mem_wordsize$4151' from module `picorv32_base':
-------------------------------------

  Information on FSM $fsm$\mem_wordsize$4151 (\mem_wordsize):

  Number of input signals:   13
  Number of output signals:   3
  Number of state bits:       3

  Input signals:
    0: \resetn
    1: \mem_do_rdata
    2: \mem_do_wdata
    3: \instr_lw
    4: \instr_sb
    5: \instr_sh
    6: \instr_sw
    7: $eq$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1308$468_Y
    8: $logic_or$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1852$627_Y
    9: $logic_or$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1881$635_Y
   10: $logic_or$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1882$636_Y
   11: $procmux$1038_CMP
   12: $procmux$1294_CMP

  Output signals:
    0: $eq$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1918$647_Y
    1: $eq$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1925$654_Y
    2: $procmux$3623_CMP

  State encoding:
    0:      3'--1
    1:      3'-1-
    2:      3'1--

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 13'------------0   ->     0 3'001
      1:     0 13'-1001----0-01   ->     0 3'001
      2:     0 13'-1--1----1-01   ->     0 3'001
      3:     0 13'-1--1------11   ->     0 3'001
      4:     0 13'1---1-000-0-1   ->     0 3'001
      5:     0 13'1---1-1---0-1   ->     0 3'001
      6:     0 13'1---1-----1-1   ->     0 3'001
      7:     0 13'00---0------1   ->     0 3'001
      8:     0 13'-----1------1   ->     0 3'001
      9:     0 13'-1--0-------1   ->     0 3'001
     10:     0 13'1---0-------1   ->     0 3'001
     11:     0 13'-1-11------01   ->     1 3'001
     12:     0 13'1---1---1-0-1   ->     1 3'001
     13:     0 13'-11-1------01   ->     2 3'001
     14:     0 13'1---1--1--0-1   ->     2 3'001
     15:     1 13'-1--1----1-01   ->     0 3'100
     16:     1 13'1---1-1---0-1   ->     0 3'100
     17:     1 13'-----1------1   ->     0 3'100
     18:     1 13'------------0   ->     1 3'100
     19:     1 13'-1001----0-01   ->     1 3'100
     20:     1 13'-1-11------01   ->     1 3'100
     21:     1 13'-1--1------11   ->     1 3'100
     22:     1 13'1---1-000-0-1   ->     1 3'100
     23:     1 13'1---1---1-0-1   ->     1 3'100
     24:     1 13'1---1-----1-1   ->     1 3'100
     25:     1 13'00---0------1   ->     1 3'100
     26:     1 13'-1--0-------1   ->     1 3'100
     27:     1 13'1---0-------1   ->     1 3'100
     28:     1 13'-11-1------01   ->     2 3'100
     29:     1 13'1---1--1--0-1   ->     2 3'100
     30:     2 13'-1--1----1-01   ->     0 3'010
     31:     2 13'1---1-1---0-1   ->     0 3'010
     32:     2 13'-----1------1   ->     0 3'010
     33:     2 13'-1-11------01   ->     1 3'010
     34:     2 13'1---1---1-0-1   ->     1 3'010
     35:     2 13'------------0   ->     2 3'010
     36:     2 13'-1001----0-01   ->     2 3'010
     37:     2 13'-11-1------01   ->     2 3'010
     38:     2 13'-1--1------11   ->     2 3'010
     39:     2 13'1---1-000-0-1   ->     2 3'010
     40:     2 13'1---1--1--0-1   ->     2 3'010
     41:     2 13'1---1-----1-1   ->     2 3'010
     42:     2 13'00---0------1   ->     2 3'010
     43:     2 13'-1--0-------1   ->     2 3'010
     44:     2 13'1---0-------1   ->     2 3'010

-------------------------------------

23.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\cpu_state$4141' from module `\picorv32_base'.
Mapping FSM `$fsm$\mem_wordsize$4151' from module `\picorv32_base'.

24. Executing OPT pass (performing simple optimizations).

24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module picorv32_base.
<suppressed ~5 debug messages>

24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\picorv32_base'.
<suppressed ~93 debug messages>
Removed a total of 31 cells.

24.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \picorv32_base..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$1456.
    dead port 2/2 on $mux $procmux$1456.
    dead port 1/3 on $pmux $procmux$1460.
    dead port 2/4 on $pmux $procmux$1493.
    dead port 1/2 on $mux $procmux$1499.
    dead port 2/2 on $mux $procmux$1499.
    dead port 4/7 on $pmux $procmux$1539.
    dead port 1/2 on $mux $procmux$1552.
    dead port 2/2 on $mux $procmux$1552.
    dead port 2/4 on $pmux $procmux$1599.
    dead port 3/6 on $pmux $procmux$1787.
    dead port 1/2 on $mux $procmux$1803.
    dead port 2/2 on $mux $procmux$1803.
    dead port 3/6 on $pmux $procmux$2071.
    dead port 1/3 on $pmux $procmux$2081.
    dead port 2/3 on $pmux $procmux$2081.
    dead port 3/3 on $pmux $procmux$2081.
    dead port 1/3 on $pmux $procmux$2280.
Removed 18 multiplexer ports.
<suppressed ~197 debug messages>

24.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \picorv32_base.
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$4123: { \cpu_state [6:2] \cpu_state [0] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$4039: { \cpu_state [6:4] \cpu_state [2:0] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$4037: \cpu_state [5:0]
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$4035: { \cpu_state [6] \cpu_state [4:0] }
  Optimizing cells in module \picorv32_base.
Performed a total of 4 changes.

24.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\picorv32_base'.
Removed a total of 0 cells.

24.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$4006 ($dff) from module picorv32_base (D = $logic_and$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:397$94_Y, Q = \last_mem_valid, rval = 1'0).
Adding SRST signal on $procdff$4005 ($dff) from module picorv32_base (D = $procmux$3649_Y, Q = \mem_la_firstword_reg, rval = 1'0).
Adding EN signal on $procdff$4004 ($dff) from module picorv32_base (D = \mem_rdata_latched [6:0], Q = \mem_rdata_q [6:0]).
Adding EN signal on $procdff$3996 ($dff) from module picorv32_base (D = $procmux$3281_Y, Q = \mem_16bit_buffer).
Adding SRST signal on $procdff$3995 ($dff) from module picorv32_base (D = $procmux$3302_Y, Q = \prefetched_high_word, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4885 ($sdff) from module picorv32_base (D = $procmux$3293_Y, Q = \prefetched_high_word).
Adding SRST signal on $procdff$3994 ($dff) from module picorv32_base (D = $procmux$3316_Y, Q = \mem_la_secondword, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4895 ($sdff) from module picorv32_base (D = $procmux$3312_Y, Q = \mem_la_secondword).
Adding EN signal on $procdff$3993 ($dff) from module picorv32_base (D = $0\mem_state[1:0], Q = \mem_state).
Adding EN signal on $procdff$3992 ($dff) from module picorv32_base (D = $procmux$3351_Y, Q = \mem_wstrb).
Adding EN signal on $procdff$3991 ($dff) from module picorv32_base (D = \mem_la_wdata, Q = \mem_wdata).
Adding EN signal on $procdff$3990 ($dff) from module picorv32_base (D = \mem_la_addr, Q = \mem_addr).
Adding EN signal on $procdff$3989 ($dff) from module picorv32_base (D = $procmux$3371_Y, Q = \mem_instr).
Adding SRST signal on $auto$ff.cc:266:slice$4927 ($dffe) from module picorv32_base (D = $procmux$3369_Y, Q = \mem_instr, rval = 1'0).
Adding EN signal on $procdff$3988 ($dff) from module picorv32_base (D = $0\mem_valid[0:0], Q = \mem_valid).
Adding SRST signal on $procdff$3972 ($dff) from module picorv32_base (D = $reduce_or$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:862$173_Y, Q = \is_compare, rval = 1'0).
Adding EN signal on $procdff$3971 ($dff) from module picorv32_base (D = $procmux$2684_Y, Q = \is_alu_reg_reg).
Adding EN signal on $procdff$3970 ($dff) from module picorv32_base (D = $procmux$2720_Y, Q = \is_alu_reg_imm).
Adding SRST signal on $procdff$3968 ($dff) from module picorv32_base (D = $procmux$2732_Y, Q = \is_beq_bne_blt_bge_bltu_bgeu, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4955 ($sdff) from module picorv32_base (D = $procmux$2730_Y, Q = \is_beq_bne_blt_bge_bltu_bgeu).
Adding SRST signal on $procdff$3965 ($dff) from module picorv32_base (D = $reduce_or$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:858$169_Y, Q = \is_lui_auipc_jal_jalr_addi_add_sub, rval = 1'0).
Adding EN signal on $procdff$3964 ($dff) from module picorv32_base (D = $logic_and$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1107$422_Y, Q = \is_sll_srl_sra).
Adding EN signal on $procdff$3963 ($dff) from module picorv32_base (D = $procmux$2745_Y, Q = \is_sb_sh_sw).
Adding EN signal on $procdff$3962 ($dff) from module picorv32_base (D = $logic_or$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1098$411_Y, Q = \is_jalr_addi_slti_sltiu_xori_ori_andi).
Adding EN signal on $procdff$3961 ($dff) from module picorv32_base (D = $logic_and$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1092$402_Y, Q = \is_slli_srli_srai).
Adding EN signal on $procdff$3960 ($dff) from module picorv32_base (D = $procmux$2765_Y, Q = \is_lb_lh_lw_lbu_lhu).
Adding EN signal on $procdff$3958 ($dff) from module picorv32_base (D = $procmux$2769_Y, Q = \compressed_instr).
Adding EN signal on $procdff$3957 ($dff) from module picorv32_base (D = { $procmux$2602_Y $procmux$2815_Y $procmux$2610_Y $procmux$2578_Y $procmux$2598_Y $procmux$2582_Y $procmux$2586_Y $procmux$2594_Y $procmux$2606_Y $procmux$2590_Y 1'0 }, Q = \decoded_imm_j).
Adding EN signal on $procdff$3956 ($dff) from module picorv32_base (D = $procmux$2778_Y, Q = \decoded_imm).
Adding EN signal on $procdff$3955 ($dff) from module picorv32_base (D = $procmux$2811_Y, Q = \decoded_rs2).
Adding SRST signal on $auto$ff.cc:266:slice$4966 ($dffe) from module picorv32_base (D = $procmux$2796_Y [5], Q = \decoded_rs2 [5], rval = 1'0).
Adding EN signal on $procdff$3954 ($dff) from module picorv32_base (D = { $procmux$2574_Y $procmux$2661_Y }, Q = \decoded_rs1).
Adding EN signal on $procdff$3953 ($dff) from module picorv32_base (D = $procmux$2862_Y, Q = \decoded_rd).
Adding SRST signal on $auto$ff.cc:266:slice$4970 ($dffe) from module picorv32_base (D = $procmux$2835_Y [5], Q = \decoded_rd [5], rval = 1'0).
Adding EN signal on $procdff$3952 ($dff) from module picorv32_base (D = $logic_and$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1090$389_Y, Q = \instr_timer).
Adding EN signal on $procdff$3951 ($dff) from module picorv32_base (D = $logic_and$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:870$187_Y, Q = \instr_waitirq).
Adding EN signal on $procdff$3950 ($dff) from module picorv32_base (D = $logic_and$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1089$385_Y, Q = \instr_maskirq).
Adding EN signal on $procdff$3949 ($dff) from module picorv32_base (D = $logic_and$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:869$183_Y, Q = \instr_retirq).
Adding EN signal on $procdff$3948 ($dff) from module picorv32_base (D = $logic_and$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1088$380_Y, Q = \instr_setq).
Adding EN signal on $procdff$3947 ($dff) from module picorv32_base (D = $logic_and$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1087$375_Y, Q = \instr_getq).
Adding EN signal on $procdff$3946 ($dff) from module picorv32_base (D = $logic_or$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1084$372_Y, Q = \instr_ecall_ebreak).
Adding EN signal on $procdff$3945 ($dff) from module picorv32_base (D = $logic_and$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1082$362_Y, Q = \instr_rdinstrh).
Adding EN signal on $procdff$3944 ($dff) from module picorv32_base (D = $logic_and$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1081$358_Y, Q = \instr_rdinstr).
Adding EN signal on $procdff$3943 ($dff) from module picorv32_base (D = $logic_and$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1079$354_Y, Q = \instr_rdcycleh).
Adding EN signal on $procdff$3942 ($dff) from module picorv32_base (D = $logic_and$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1077$346_Y, Q = \instr_rdcycle).
Adding SRST signal on $procdff$3941 ($dff) from module picorv32_base (D = $procmux$2888_Y, Q = \instr_and, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4984 ($sdff) from module picorv32_base (D = $logic_and$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1075$338_Y, Q = \instr_and).
Adding SRST signal on $procdff$3940 ($dff) from module picorv32_base (D = $procmux$2892_Y, Q = \instr_or, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4986 ($sdff) from module picorv32_base (D = $logic_and$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1074$334_Y, Q = \instr_or).
Adding SRST signal on $procdff$3939 ($dff) from module picorv32_base (D = $procmux$2896_Y, Q = \instr_sra, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4988 ($sdff) from module picorv32_base (D = $logic_and$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1073$330_Y, Q = \instr_sra).
Adding SRST signal on $procdff$3938 ($dff) from module picorv32_base (D = $procmux$2900_Y, Q = \instr_srl, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4990 ($sdff) from module picorv32_base (D = $logic_and$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1072$326_Y, Q = \instr_srl).
Adding SRST signal on $procdff$3937 ($dff) from module picorv32_base (D = $procmux$2904_Y, Q = \instr_xor, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4992 ($sdff) from module picorv32_base (D = $logic_and$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1071$322_Y, Q = \instr_xor).
Adding SRST signal on $procdff$3936 ($dff) from module picorv32_base (D = $procmux$2908_Y, Q = \instr_sltu, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4994 ($sdff) from module picorv32_base (D = $logic_and$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1070$318_Y, Q = \instr_sltu).
Adding SRST signal on $procdff$3935 ($dff) from module picorv32_base (D = $procmux$2912_Y, Q = \instr_slt, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4996 ($sdff) from module picorv32_base (D = $logic_and$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1069$314_Y, Q = \instr_slt).
Adding SRST signal on $procdff$3934 ($dff) from module picorv32_base (D = $procmux$2916_Y, Q = \instr_sll, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4998 ($sdff) from module picorv32_base (D = $logic_and$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1068$310_Y, Q = \instr_sll).
Adding SRST signal on $procdff$3933 ($dff) from module picorv32_base (D = $procmux$2920_Y, Q = \instr_sub, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5000 ($sdff) from module picorv32_base (D = $logic_and$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1067$306_Y, Q = \instr_sub).
Adding SRST signal on $procdff$3932 ($dff) from module picorv32_base (D = $procmux$2924_Y, Q = \instr_add, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5002 ($sdff) from module picorv32_base (D = $logic_and$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1066$302_Y, Q = \instr_add).
Adding EN signal on $procdff$3931 ($dff) from module picorv32_base (D = $logic_and$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1064$298_Y, Q = \instr_srai).
Adding EN signal on $procdff$3930 ($dff) from module picorv32_base (D = $logic_and$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1063$294_Y, Q = \instr_srli).
Adding EN signal on $procdff$3929 ($dff) from module picorv32_base (D = $logic_and$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1062$290_Y, Q = \instr_slli).
Adding SRST signal on $procdff$3928 ($dff) from module picorv32_base (D = $procmux$2934_Y, Q = \instr_andi, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5007 ($sdff) from module picorv32_base (D = $logic_and$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1060$286_Y, Q = \instr_andi).
Adding SRST signal on $procdff$3927 ($dff) from module picorv32_base (D = $procmux$2938_Y, Q = \instr_ori, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5009 ($sdff) from module picorv32_base (D = $logic_and$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1059$284_Y, Q = \instr_ori).
Adding SRST signal on $procdff$3926 ($dff) from module picorv32_base (D = $procmux$2942_Y, Q = \instr_xori, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5011 ($sdff) from module picorv32_base (D = $logic_and$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1058$282_Y, Q = \instr_xori).
Adding SRST signal on $procdff$3925 ($dff) from module picorv32_base (D = $procmux$2946_Y, Q = \instr_sltiu, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5013 ($sdff) from module picorv32_base (D = $logic_and$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1057$280_Y, Q = \instr_sltiu).
Adding SRST signal on $procdff$3924 ($dff) from module picorv32_base (D = $procmux$2950_Y, Q = \instr_slti, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5015 ($sdff) from module picorv32_base (D = $logic_and$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1056$278_Y, Q = \instr_slti).
Adding SRST signal on $procdff$3923 ($dff) from module picorv32_base (D = $procmux$2954_Y, Q = \instr_addi, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5017 ($sdff) from module picorv32_base (D = $logic_and$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1055$276_Y, Q = \instr_addi).
Adding EN signal on $procdff$3922 ($dff) from module picorv32_base (D = $logic_and$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1053$274_Y, Q = \instr_sw).
Adding EN signal on $procdff$3921 ($dff) from module picorv32_base (D = $logic_and$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1052$272_Y, Q = \instr_sh).
Adding EN signal on $procdff$3920 ($dff) from module picorv32_base (D = $logic_and$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1051$270_Y, Q = \instr_sb).
Adding EN signal on $procdff$3919 ($dff) from module picorv32_base (D = $logic_and$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1049$268_Y, Q = \instr_lhu).
Adding EN signal on $procdff$3918 ($dff) from module picorv32_base (D = $logic_and$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1048$266_Y, Q = \instr_lbu).
Adding EN signal on $procdff$3917 ($dff) from module picorv32_base (D = $logic_and$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1047$264_Y, Q = \instr_lw).
Adding EN signal on $procdff$3916 ($dff) from module picorv32_base (D = $logic_and$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1046$262_Y, Q = \instr_lh).
Adding EN signal on $procdff$3915 ($dff) from module picorv32_base (D = $logic_and$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1045$260_Y, Q = \instr_lb).
Adding SRST signal on $procdff$3914 ($dff) from module picorv32_base (D = $procmux$2974_Y, Q = \instr_bgeu, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5027 ($sdff) from module picorv32_base (D = $logic_and$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1043$258_Y, Q = \instr_bgeu).
Adding SRST signal on $procdff$3913 ($dff) from module picorv32_base (D = $procmux$2978_Y, Q = \instr_bltu, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5029 ($sdff) from module picorv32_base (D = $logic_and$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1042$256_Y, Q = \instr_bltu).
Adding SRST signal on $procdff$3912 ($dff) from module picorv32_base (D = $procmux$2982_Y, Q = \instr_bge, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5031 ($sdff) from module picorv32_base (D = $logic_and$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1041$254_Y, Q = \instr_bge).
Adding SRST signal on $procdff$3911 ($dff) from module picorv32_base (D = $procmux$2986_Y, Q = \instr_blt, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5033 ($sdff) from module picorv32_base (D = $logic_and$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1040$252_Y, Q = \instr_blt).
Adding SRST signal on $procdff$3910 ($dff) from module picorv32_base (D = $procmux$2990_Y, Q = \instr_bne, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5035 ($sdff) from module picorv32_base (D = $logic_and$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1039$250_Y, Q = \instr_bne).
Adding SRST signal on $procdff$3909 ($dff) from module picorv32_base (D = $procmux$2994_Y, Q = \instr_beq, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5037 ($sdff) from module picorv32_base (D = $logic_and$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1038$248_Y, Q = \instr_beq).
Adding EN signal on $procdff$3908 ($dff) from module picorv32_base (D = $procmux$3007_Y, Q = \instr_jalr).
Adding EN signal on $procdff$3907 ($dff) from module picorv32_base (D = $procmux$3019_Y, Q = \instr_jal).
Adding EN signal on $procdff$3906 ($dff) from module picorv32_base (D = $eq$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:866$176_Y, Q = \instr_auipc).
Adding EN signal on $procdff$3905 ($dff) from module picorv32_base (D = $procmux$3039_Y, Q = \instr_lui).
Adding EN signal on $procdff$3904 ($dff) from module picorv32_base (D = \mem_rdata_q, Q = \pcpi_insn).
Adding SRST signal on $procdff$3902 ($dff) from module picorv32_base (D = \is_beq_bne_blt_bge_bltu_bgeu, Q = \alu_wait_2, rval = 1'0).
Adding SRST signal on $procdff$3901 ($dff) from module picorv32_base (D = $procmux$1493_Y, Q = \alu_wait, rval = 1'0).
Adding SRST signal on $procdff$3898 ($dff) from module picorv32_base (D = $procmux$1391_Y, Q = \do_waitirq, rval = 1'0).
Adding SRST signal on $procdff$3896 ($dff) from module picorv32_base (D = $logic_not$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1424$501_Y, Q = \pcpi_timeout, rval = 1'0).
Adding SRST signal on $procdff$3895 ($dff) from module picorv32_base (D = $procmux$1632_Y, Q = \pcpi_timeout_counter, rval = 4'1111).
Adding EN signal on $auto$ff.cc:266:slice$5062 ($sdff) from module picorv32_base (D = $sub$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1421$500_Y [3:0], Q = \pcpi_timeout_counter).
Adding EN signal on $procdff$3893 ($dff) from module picorv32_base (D = $procmux$1647_Y [4:0], Q = \latched_rd [4:0]).
Adding EN signal on $procdff$3893 ($dff) from module picorv32_base (D = $procmux$1647_Y [5], Q = \latched_rd [5]).
Adding SRST signal on $procdff$3892 ($dff) from module picorv32_base (D = $procmux$1673_Y, Q = \latched_is_lb, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5088 ($sdff) from module picorv32_base (D = $procmux$1673_Y, Q = \latched_is_lb).
Adding SRST signal on $procdff$3891 ($dff) from module picorv32_base (D = $procmux$1686_Y, Q = \latched_is_lh, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5098 ($sdff) from module picorv32_base (D = $procmux$1686_Y, Q = \latched_is_lh).
Adding SRST signal on $procdff$3890 ($dff) from module picorv32_base (D = $procmux$1699_Y, Q = \latched_is_lu, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5108 ($sdff) from module picorv32_base (D = $procmux$1699_Y, Q = \latched_is_lu).
Adding EN signal on $procdff$3888 ($dff) from module picorv32_base (D = \compressed_instr, Q = \latched_compr).
Adding SRST signal on $procdff$3887 ($dff) from module picorv32_base (D = $procmux$1744_Y, Q = \latched_branch, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5123 ($sdff) from module picorv32_base (D = $procmux$1744_Y, Q = \latched_branch).
Adding SRST signal on $procdff$3886 ($dff) from module picorv32_base (D = $procmux$1780_Y, Q = \latched_stalu, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5133 ($sdff) from module picorv32_base (D = $procmux$1780_Y, Q = \latched_stalu).
Adding SRST signal on $procdff$3885 ($dff) from module picorv32_base (D = $procmux$1787_Y, Q = \latched_store, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5143 ($sdff) from module picorv32_base (D = $procmux$1787_Y, Q = \latched_store).
Adding SRST signal on $procdff$3881 ($dff) from module picorv32_base (D = $procmux$1845_Y, Q = \irq_state, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$5155 ($sdff) from module picorv32_base (D = $ternary$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1535$546_Y, Q = \irq_state).
Adding SRST signal on $procdff$3874 ($dff) from module picorv32_base (D = $procmux$1405_Y, Q = \decoder_pseudo_trigger, rval = 1'0).
Adding SRST signal on $procdff$3871 ($dff) from module picorv32_base (D = $procmux$2057_Y, Q = \mem_do_wdata, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$5162 ($sdff) from module picorv32_base (D = 1'0, Q = \mem_do_wdata).
Adding SRST signal on $procdff$3870 ($dff) from module picorv32_base (D = $procmux$2061_Y, Q = \mem_do_rdata, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$5164 ($sdff) from module picorv32_base (D = 1'0, Q = \mem_do_rdata).
Adding SRST signal on $procdff$3869 ($dff) from module picorv32_base (D = $procmux$2135_Y, Q = \mem_do_rinst, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$5166 ($sdff) from module picorv32_base (D = $procmux$2135_Y, Q = \mem_do_rinst).
Adding SRST signal on $procdff$3868 ($dff) from module picorv32_base (D = $procmux$2160_Y, Q = \mem_do_prefetch, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5184 ($sdff) from module picorv32_base (D = $logic_and$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1568$560_Y, Q = \mem_do_prefetch).
Adding SRST signal on $procdff$3866 ($dff) from module picorv32_base (D = $procmux$2208_Y, Q = \timer, rval = 0).
Adding SRST signal on $procdff$3864 ($dff) from module picorv32_base (D = $procmux$2226_Y, Q = \irq_mask, rval = 32'11111111111111111111111111111111).
Adding EN signal on $auto$ff.cc:266:slice$5195 ($sdff) from module picorv32_base (D = \cpuregs_rs1, Q = \irq_mask).
Adding SRST signal on $procdff$3863 ($dff) from module picorv32_base (D = $procmux$2245_Y, Q = \irq_active, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5199 ($sdff) from module picorv32_base (D = $procmux$2245_Y, Q = \irq_active).
Adding SRST signal on $procdff$3862 ($dff) from module picorv32_base (D = $procmux$2270_Y, Q = \irq_delay, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5209 ($sdff) from module picorv32_base (D = \irq_active, Q = \irq_delay).
Adding EN signal on $procdff$3859 ($dff) from module picorv32_base (D = $procmux$2283_Y, Q = \reg_op2).
Adding EN signal on $procdff$3858 ($dff) from module picorv32_base (D = $procmux$2305_Y [31], Q = \reg_op1 [31]).
Adding EN signal on $procdff$3858 ($dff) from module picorv32_base (D = $procmux$2305_Y [30:0], Q = \reg_op1 [30:0]).
Adding SRST signal on $procdff$3857 ($dff) from module picorv32_base (D = $procmux$2368_Y, Q = \reg_next_pc, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$5262 ($sdff) from module picorv32_base (D = $procmux$2366_Y, Q = \reg_next_pc).
Adding SRST signal on $procdff$3856 ($dff) from module picorv32_base (D = $procmux$2380_Y, Q = \reg_pc, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$5264 ($sdff) from module picorv32_base (D = $3\current_pc[31:0], Q = \reg_pc).
Adding SRST signal on $procdff$3855 ($dff) from module picorv32_base (D = $procmux$2400_Y, Q = \count_instr, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$5266 ($sdff) from module picorv32_base (D = $add$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1559$556_Y, Q = \count_instr).
Adding SRST signal on $procdff$3854 ($dff) from module picorv32_base (D = $add$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1428$502_Y, Q = \count_cycle, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding SRST signal on $procdff$3851 ($dff) from module picorv32_base (D = $procmux$2419_Y, Q = \eoi, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$5275 ($sdff) from module picorv32_base (D = $procmux$2419_Y, Q = \eoi).
Adding SRST signal on $procdff$3850 ($dff) from module picorv32_base (D = $procmux$2444_Y, Q = \pcpi_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5285 ($sdff) from module picorv32_base (D = $procmux$2440_Y, Q = \pcpi_valid).
Adding SRST signal on $procdff$3849 ($dff) from module picorv32_base (D = $procmux$1626_Y, Q = \trap, rval = 1'0).
Adding SRST signal on $flatten\genblk2.pcpi_div.$procdff$4021 ($dff) from module picorv32_base (D = $flatten\genblk2.pcpi_div.$procmux$3749_Y, Q = \genblk2.pcpi_div.instr_remu, rval = 1'0).
Adding SRST signal on $flatten\genblk2.pcpi_div.$procdff$4020 ($dff) from module picorv32_base (D = $flatten\genblk2.pcpi_div.$procmux$3754_Y, Q = \genblk2.pcpi_div.instr_rem, rval = 1'0).
Adding SRST signal on $flatten\genblk2.pcpi_div.$procdff$4019 ($dff) from module picorv32_base (D = $flatten\genblk2.pcpi_div.$procmux$3760_Y, Q = \genblk2.pcpi_div.instr_divu, rval = 1'0).
Adding SRST signal on $flatten\genblk2.pcpi_div.$procdff$4018 ($dff) from module picorv32_base (D = $flatten\genblk2.pcpi_div.$procmux$3767_Y, Q = \genblk2.pcpi_div.instr_div, rval = 1'0).
Adding EN signal on $flatten\genblk2.pcpi_div.$procdff$4015 ($dff) from module picorv32_base (D = $flatten\genblk2.pcpi_div.$logic_or$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2471$810_Y, Q = \genblk2.pcpi_div.outsign).
Adding SRST signal on $flatten\genblk2.pcpi_div.$procdff$4014 ($dff) from module picorv32_base (D = $flatten\genblk2.pcpi_div.$procmux$3704_Y, Q = \genblk2.pcpi_div.running, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5297 ($sdff) from module picorv32_base (D = $flatten\genblk2.pcpi_div.$procmux$3704_Y, Q = \genblk2.pcpi_div.running).
Adding EN signal on $flatten\genblk2.pcpi_div.$procdff$4013 ($dff) from module picorv32_base (D = $flatten\genblk2.pcpi_div.$procmux$3713_Y, Q = \genblk2.pcpi_div.quotient_msk).
Adding SRST signal on $auto$ff.cc:266:slice$5301 ($dffe) from module picorv32_base (D = $flatten\genblk2.pcpi_div.$procmux$3710_Y, Q = \genblk2.pcpi_div.quotient_msk, rval = 32'10000000000000000000000000000000).
Adding EN signal on $flatten\genblk2.pcpi_div.$procdff$4012 ($dff) from module picorv32_base (D = $flatten\genblk2.pcpi_div.$procmux$3724_Y, Q = \genblk2.pcpi_div.quotient).
Adding SRST signal on $auto$ff.cc:266:slice$5307 ($dffe) from module picorv32_base (D = $flatten\genblk2.pcpi_div.$procmux$3721_Y, Q = \genblk2.pcpi_div.quotient, rval = 0).
Adding EN signal on $flatten\genblk2.pcpi_div.$procdff$4011 ($dff) from module picorv32_base (D = $flatten\genblk2.pcpi_div.$procmux$3733_Y, Q = \genblk2.pcpi_div.divisor).
Adding SRST signal on $auto$ff.cc:266:slice$5315 ($dffe) from module picorv32_base (D = $flatten\genblk2.pcpi_div.$procmux$3730_Y [30:0], Q = \genblk2.pcpi_div.divisor [30:0], rval = 31'0000000000000000000000000000000).
Adding EN signal on $flatten\genblk2.pcpi_div.$procdff$4010 ($dff) from module picorv32_base (D = $flatten\genblk2.pcpi_div.$procmux$3744_Y, Q = \genblk2.pcpi_div.dividend).
Adding SRST signal on $flatten\genblk2.pcpi_div.$procdff$4007 ($dff) from module picorv32_base (D = $flatten\genblk2.pcpi_div.$procmux$3677_Y, Q = \genblk2.pcpi_div.pcpi_wr, rval = 1'0).
Adding SRST signal on $flatten\genblk1.pcpi_mul.$procdff$4028 ($dff) from module picorv32_base (D = { \genblk1.pcpi_mul.active [2:0] $flatten\genblk1.pcpi_mul.$procmux$3783_Y }, Q = \genblk1.pcpi_mul.active, rval = 4'0000).
Adding EN signal on $flatten\genblk1.pcpi_mul.$procdff$4026 ($dff) from module picorv32_base (D = $flatten\genblk1.pcpi_mul.$procmux$3789_Y, Q = \genblk1.pcpi_mul.rs2).
Adding SRST signal on $auto$ff.cc:266:slice$5335 ($dffe) from module picorv32_base (D = \reg_op2 [31], Q = \genblk1.pcpi_mul.rs2 [32], rval = 1'0).
Adding EN signal on $flatten\genblk1.pcpi_mul.$procdff$4025 ($dff) from module picorv32_base (D = $flatten\genblk1.pcpi_mul.$procmux$3795_Y, Q = \genblk1.pcpi_mul.rs1).
Adding SRST signal on $auto$ff.cc:266:slice$5338 ($dffe) from module picorv32_base (D = \reg_op1 [31], Q = \genblk1.pcpi_mul.rs1 [32], rval = 1'0).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4964 ($dffe) from module picorv32_base.

24.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \picorv32_base..
Removed 211 unused cells and 252 unused wires.
<suppressed ~212 debug messages>

24.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module picorv32_base.
<suppressed ~20 debug messages>

24.9. Rerunning OPT passes. (Maybe there is more to do..)

24.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \picorv32_base..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~125 debug messages>

24.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \picorv32_base.
    New input vector for $reduce_or cell $auto$opt_dff.cc:254:combine_resets$5050: { $auto$rtlil.cc:2461:Not$5048 $auto$rtlil.cc:2461:Not$5046 $logic_and$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1691$581_Y \is_sll_srl_sra \is_sb_sh_sw \is_jalr_addi_slti_sltiu_xori_ori_andi \is_slli_srli_srai \is_lui_auipc_jal \instr_trap \instr_timer \instr_maskirq \instr_retirq \instr_setq \instr_getq \instr_rdinstrh \instr_rdinstr \instr_rdcycleh \instr_rdcycle }
  Optimizing cells in module \picorv32_base.
Performed a total of 1 changes.

24.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\picorv32_base'.
<suppressed ~156 debug messages>
Removed a total of 52 cells.

24.13. Executing OPT_DFF pass (perform DFF optimizations).

24.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \picorv32_base..
Removed 1 unused cells and 53 unused wires.
<suppressed ~2 debug messages>

24.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module picorv32_base.

24.16. Rerunning OPT passes. (Maybe there is more to do..)

24.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \picorv32_base..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~125 debug messages>

24.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \picorv32_base.
Performed a total of 0 changes.

24.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\picorv32_base'.
Removed a total of 0 cells.

24.20. Executing OPT_DFF pass (perform DFF optimizations).

24.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \picorv32_base..

24.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module picorv32_base.

24.23. Finished OPT passes. (There is nothing left to do.)

25. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 4) from FF cell picorv32_base.$auto$ff.cc:266:slice$5334 ($sdff).
Removed top 3 bits (of 4) from port A of cell picorv32_base.$shl$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:419$97 ($shl).
Removed top 3 bits (of 5) from port B of cell picorv32_base.$eq$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:465$102 ($eq).
Removed top 1 bits (of 2) from port B of cell picorv32_base.$eq$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:478$104 ($eq).
Removed top 1 bits (of 3) from port B of cell picorv32_base.$eq$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:486$106 ($eq).
Removed top 1 bits (of 2) from port B of cell picorv32_base.$eq$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:488$108 ($eq).
Removed top 1 bits (of 7) from mux cell picorv32_base.$ternary$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:491$112 ($mux).
Removed top 2 bits (of 5) from port B of cell picorv32_base.$auto$fsm_map.cc:77:implement_pattern_cache$4338 ($eq).
Removed top 2 bits (of 8) from port B of cell picorv32_base.$auto$fsm_map.cc:77:implement_pattern_cache$4410 ($eq).
Removed top 3 bits (of 9) from port B of cell picorv32_base.$auto$fsm_map.cc:77:implement_pattern_cache$4165 ($eq).
Removed top 2 bits (of 4) from port B of cell picorv32_base.$auto$fsm_map.cc:77:implement_pattern_cache$4378 ($eq).
Removed top 3 bits (of 7) from port B of cell picorv32_base.$auto$fsm_map.cc:77:implement_pattern_cache$4404 ($eq).
Removed top 30 bits (of 32) from mux cell picorv32_base.$ternary$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:617$156 ($mux).
Removed top 1 bits (of 7) from port B of cell picorv32_base.$eq$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:865$175 ($eq).
Removed top 2 bits (of 7) from port B of cell picorv32_base.$eq$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:866$176 ($eq).
Removed top 3 bits (of 7) from port B of cell picorv32_base.$eq$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:869$181 ($eq).
Removed top 5 bits (of 7) from port B of cell picorv32_base.$eq$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:869$182 ($eq).
Removed top 4 bits (of 7) from port B of cell picorv32_base.$eq$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:870$186 ($eq).
Removed top 5 bits (of 7) from port B of cell picorv32_base.$eq$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:873$190 ($eq).
Removed top 1 bits (of 7) from port B of cell picorv32_base.$eq$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:874$191 ($eq).
Removed top 2 bits (of 7) from port B of cell picorv32_base.$eq$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:875$192 ($eq).
Removed top 1 bits (of 7) from port B of cell picorv32_base.$eq$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:876$193 ($eq).
Removed top 3 bits (of 7) from port B of cell picorv32_base.$auto$fsm_map.cc:77:implement_pattern_cache$4342 ($eq).
Removed top 28 bits (of 32) from port A of cell picorv32_base.$add$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:906$206 ($add).
Removed top 27 bits (of 32) from port Y of cell picorv32_base.$add$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:906$206 ($add).
Removed top 28 bits (of 32) from port A of cell picorv32_base.$add$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:910$207 ($add).
Removed top 27 bits (of 32) from port Y of cell picorv32_base.$add$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:910$207 ($add).
Removed top 3 bits (of 6) from port B of cell picorv32_base.$auto$fsm_map.cc:77:implement_pattern_cache$4258 ($eq).
Removed top 2 bits (of 8) from port B of cell picorv32_base.$auto$fsm_map.cc:77:implement_pattern_cache$4346 ($eq).
Removed top 3 bits (of 8) from port B of cell picorv32_base.$auto$fsm_map.cc:77:implement_pattern_cache$4262 ($eq).
Removed top 2 bits (of 9) from port B of cell picorv32_base.$auto$fsm_map.cc:77:implement_pattern_cache$4266 ($eq).
Removed top 1 bits (of 8) from port B of cell picorv32_base.$auto$fsm_map.cc:77:implement_pattern_cache$4270 ($eq).
Removed top 2 bits (of 3) from port B of cell picorv32_base.$eq$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1039$249 ($eq).
Removed top 1 bits (of 3) from port B of cell picorv32_base.$eq$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1047$263 ($eq).
Removed top 4 bits (of 7) from port B of cell picorv32_base.$auto$fsm_map.cc:77:implement_pattern_cache$4278 ($eq).
Removed top 1 bits (of 3) from port B of cell picorv32_base.$eq$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1057$279 ($eq).
Removed top 3 bits (of 9) from port B of cell picorv32_base.$auto$fsm_map.cc:77:implement_pattern_cache$4282 ($eq).
Removed top 2 bits (of 10) from port B of cell picorv32_base.$auto$fsm_map.cc:77:implement_pattern_cache$4286 ($eq).
Removed top 2 bits (of 4) from port B of cell picorv32_base.$auto$fsm_map.cc:77:implement_pattern_cache$4358 ($eq).
Removed top 1 bits (of 7) from port B of cell picorv32_base.$eq$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1064$297 ($eq).
Removed top 1 bits (of 9) from port B of cell picorv32_base.$auto$fsm_map.cc:77:implement_pattern_cache$4290 ($eq).
Removed top 5 bits (of 6) from port B of cell picorv32_base.$auto$fsm_map.cc:77:implement_pattern_cache$4298 ($eq).
Removed top 3 bits (of 8) from port B of cell picorv32_base.$auto$fsm_map.cc:77:implement_pattern_cache$4302 ($eq).
Removed top 2 bits (of 9) from port B of cell picorv32_base.$auto$fsm_map.cc:77:implement_pattern_cache$4306 ($eq).
Removed top 1 bits (of 8) from port B of cell picorv32_base.$auto$fsm_map.cc:77:implement_pattern_cache$4310 ($eq).
Removed top 3 bits (of 7) from port B of cell picorv32_base.$eq$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1087$373 ($eq).
Removed top 6 bits (of 7) from port B of cell picorv32_base.$eq$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1088$379 ($eq).
Removed top 5 bits (of 7) from port B of cell picorv32_base.$eq$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1089$384 ($eq).
Removed top 4 bits (of 7) from port B of cell picorv32_base.$eq$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1090$388 ($eq).
Removed top 3 bits (of 7) from port B of cell picorv32_base.$auto$fsm_map.cc:77:implement_pattern_cache$4322 ($eq).
Removed top 4 bits (of 5) from port B of cell picorv32_base.$auto$fsm_map.cc:77:implement_pattern_cache$4318 ($eq).
Removed top 2 bits (of 8) from port B of cell picorv32_base.$auto$fsm_map.cc:77:implement_pattern_cache$4326 ($eq).
Removed top 3 bits (of 6) from port B of cell picorv32_base.$auto$fsm_map.cc:77:implement_pattern_cache$4362 ($eq).
Removed top 1 bits (of 7) from port B of cell picorv32_base.$auto$fsm_map.cc:77:implement_pattern_cache$4330 ($eq).
Removed top 2 bits (of 4) from port B of cell picorv32_base.$auto$opt_dff.cc:195:make_patterns_logic$4907 ($ne).
Removed top 2 bits (of 8) from port B of cell picorv32_base.$auto$fsm_map.cc:77:implement_pattern_cache$4246 ($eq).
Removed top 29 bits (of 32) from mux cell picorv32_base.$ternary$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1312$469 ($mux).
Removed top 29 bits (of 32) from port B of cell picorv32_base.$add$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1312$470 ($add).
Removed top 31 bits (of 32) from port B of cell picorv32_base.$sub$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1421$500 ($sub).
Removed top 28 bits (of 32) from port Y of cell picorv32_base.$sub$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1421$500 ($sub).
Removed top 31 bits (of 32) from port B of cell picorv32_base.$add$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1428$502 ($add).
Removed top 31 bits (of 32) from port B of cell picorv32_base.$sub$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1438$507 ($sub).
Removed top 1 bits (of 2) from port B of cell picorv32_base.$eq$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1536$544 ($eq).
Removed top 29 bits (of 32) from mux cell picorv32_base.$ternary$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1547$552 ($mux).
Removed top 29 bits (of 32) from port B of cell picorv32_base.$add$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1547$553 ($add).
Removed top 31 bits (of 32) from port B of cell picorv32_base.$add$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1559$556 ($add).
Removed top 1 bits (of 7) from port B of cell picorv32_base.$auto$fsm_map.cc:77:implement_pattern_cache$4250 ($eq).
Removed top 3 bits (of 6) from port B of cell picorv32_base.$auto$fsm_map.cc:77:implement_pattern_cache$4382 ($eq).
Removed top 2 bits (of 7) from port B of cell picorv32_base.$auto$fsm_map.cc:77:implement_pattern_cache$4366 ($eq).
Removed top 29 bits (of 32) from port B of cell picorv32_base.$ge$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1830$610 ($ge).
Removed top 29 bits (of 32) from port B of cell picorv32_base.$sub$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1837$618 ($sub).
Removed top 27 bits (of 32) from port Y of cell picorv32_base.$sub$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1837$618 ($sub).
Removed top 2 bits (of 5) from port B of cell picorv32_base.$auto$fsm_map.cc:77:implement_pattern_cache$4398 ($eq).
Removed top 31 bits (of 32) from port B of cell picorv32_base.$sub$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1845$625 ($sub).
Removed top 27 bits (of 32) from port Y of cell picorv32_base.$sub$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1845$625 ($sub).
Removed top 2 bits (of 7) from port B of cell picorv32_base.$auto$fsm_map.cc:77:implement_pattern_cache$4386 ($eq).
Removed top 1 bits (of 6) from port B of cell picorv32_base.$auto$fsm_map.cc:77:implement_pattern_cache$4370 ($eq).
Removed top 1 bits (of 6) from port B of cell picorv32_base.$auto$fsm_map.cc:77:implement_pattern_cache$4390 ($eq).
Removed top 1 bits (of 7) from port B of cell picorv32_base.$auto$fsm_map.cc:77:implement_pattern_cache$4745 ($eq).
Removed top 1 bits (of 2) from port B of cell picorv32_base.$auto$opt_dff.cc:195:make_patterns_logic$4945 ($ne).
Removed top 1 bits (of 7) from port B of cell picorv32_base.$auto$fsm_map.cc:77:implement_pattern_cache$4416 ($eq).
Removed top 3 bits (of 7) from port B of cell picorv32_base.$auto$fsm_map.cc:77:implement_pattern_cache$4242 ($eq).
Removed top 3 bits (of 7) from port B of cell picorv32_base.$auto$fsm_map.cc:77:implement_pattern_cache$4161 ($eq).
Removed top 3 bits (of 6) from port B of cell picorv32_base.$auto$fsm_map.cc:77:implement_pattern_cache$4449 ($eq).
Removed top 3 bits (of 4) from port B of cell picorv32_base.$auto$fsm_map.cc:77:implement_pattern_cache$4858 ($eq).
Removed top 3 bits (of 8) from port B of cell picorv32_base.$auto$fsm_map.cc:77:implement_pattern_cache$4453 ($eq).
Removed top 2 bits (of 9) from port B of cell picorv32_base.$auto$fsm_map.cc:77:implement_pattern_cache$4457 ($eq).
Removed top 1 bits (of 8) from port B of cell picorv32_base.$auto$fsm_map.cc:77:implement_pattern_cache$4461 ($eq).
Removed top 2 bits (of 5) from port B of cell picorv32_base.$auto$fsm_map.cc:77:implement_pattern_cache$4238 ($eq).
Removed top 4 bits (of 7) from port B of cell picorv32_base.$auto$fsm_map.cc:77:implement_pattern_cache$4469 ($eq).
Removed top 3 bits (of 9) from port B of cell picorv32_base.$auto$fsm_map.cc:77:implement_pattern_cache$4473 ($eq).
Removed top 2 bits (of 10) from port B of cell picorv32_base.$auto$fsm_map.cc:77:implement_pattern_cache$4477 ($eq).
Removed top 1 bits (of 9) from port B of cell picorv32_base.$auto$fsm_map.cc:77:implement_pattern_cache$4481 ($eq).
Removed top 3 bits (of 6) from port B of cell picorv32_base.$auto$fsm_map.cc:77:implement_pattern_cache$4490 ($eq).
Removed top 3 bits (of 8) from port B of cell picorv32_base.$auto$fsm_map.cc:77:implement_pattern_cache$4494 ($eq).
Removed top 2 bits (of 9) from port B of cell picorv32_base.$auto$fsm_map.cc:77:implement_pattern_cache$4498 ($eq).
Removed top 1 bits (of 7) from port B of cell picorv32_base.$flatten\genblk1.pcpi_mul.$eq$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2340$762 ($eq).
Removed top 6 bits (of 7) from port B of cell picorv32_base.$flatten\genblk1.pcpi_mul.$eq$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2340$764 ($eq).
Removed top 31 bits (of 64) from port A of cell picorv32_base.$flatten\genblk1.pcpi_mul.$mul$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2366$771 ($mul).
Removed top 31 bits (of 64) from port B of cell picorv32_base.$flatten\genblk1.pcpi_mul.$mul$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2366$771 ($mul).
Removed top 32 bits (of 64) from mux cell picorv32_base.$flatten\genblk1.pcpi_mul.$ternary$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2406$778 ($mux).
Removed top 1 bits (of 8) from port B of cell picorv32_base.$auto$fsm_map.cc:77:implement_pattern_cache$4502 ($eq).
Removed cell picorv32_base.$flatten\genblk1.pcpi_mul.$procmux$3795 ($mux).
Removed top 1 bits (of 3) from port B of cell picorv32_base.$flatten\genblk1.pcpi_mul.$procmux$3819_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell picorv32_base.$flatten\genblk1.pcpi_mul.$procmux$3826_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell picorv32_base.$flatten\genblk1.pcpi_mul.$procmux$3834_CMP0 ($eq).
Removed top 9 bits (of 10) from port B of cell picorv32_base.$auto$fsm_map.cc:77:implement_pattern_cache$4510 ($eq).
Removed top 5 bits (of 12) from port B of cell picorv32_base.$auto$fsm_map.cc:77:implement_pattern_cache$4514 ($eq).
Removed top 4 bits (of 13) from port B of cell picorv32_base.$auto$fsm_map.cc:77:implement_pattern_cache$4518 ($eq).
Removed top 3 bits (of 12) from port B of cell picorv32_base.$auto$fsm_map.cc:77:implement_pattern_cache$4522 ($eq).
Removed top 2 bits (of 10) from port B of cell picorv32_base.$auto$fsm_map.cc:77:implement_pattern_cache$4526 ($eq).
Removed top 2 bits (of 4) from port B of cell picorv32_base.$auto$fsm_map.cc:77:implement_pattern_cache$4530 ($eq).
Removed top 2 bits (of 10) from port B of cell picorv32_base.$auto$fsm_map.cc:77:implement_pattern_cache$4169 ($eq).
Removed top 3 bits (of 6) from port B of cell picorv32_base.$auto$fsm_map.cc:77:implement_pattern_cache$4534 ($eq).
Removed top 2 bits (of 7) from port B of cell picorv32_base.$auto$fsm_map.cc:77:implement_pattern_cache$4538 ($eq).
Removed top 1 bits (of 9) from port B of cell picorv32_base.$auto$fsm_map.cc:77:implement_pattern_cache$4173 ($eq).
Removed top 1 bits (of 9) from port B of cell picorv32_base.$auto$fsm_map.cc:77:implement_pattern_cache$4230 ($eq).
Removed top 2 bits (of 10) from port B of cell picorv32_base.$auto$fsm_map.cc:77:implement_pattern_cache$4226 ($eq).
Removed top 2 bits (of 3) from port B of cell picorv32_base.$auto$fsm_map.cc:77:implement_pattern_cache$4181 ($eq).
Removed top 1 bits (of 6) from port B of cell picorv32_base.$auto$fsm_map.cc:77:implement_pattern_cache$4542 ($eq).
Removed top 3 bits (of 9) from port B of cell picorv32_base.$auto$fsm_map.cc:77:implement_pattern_cache$4222 ($eq).
Removed top 3 bits (of 5) from port B of cell picorv32_base.$auto$fsm_map.cc:77:implement_pattern_cache$4185 ($eq).
Removed top 2 bits (of 7) from port B of cell picorv32_base.$auto$fsm_map.cc:77:implement_pattern_cache$4218 ($eq).
Removed top 2 bits (of 6) from port B of cell picorv32_base.$auto$fsm_map.cc:77:implement_pattern_cache$4189 ($eq).
Removed top 1 bits (of 5) from port B of cell picorv32_base.$auto$fsm_map.cc:77:implement_pattern_cache$4214 ($eq).
Removed top 2 bits (of 6) from port B of cell picorv32_base.$auto$fsm_map.cc:77:implement_pattern_cache$4212 ($eq).
Removed top 1 bits (of 5) from port B of cell picorv32_base.$auto$fsm_map.cc:77:implement_pattern_cache$4193 ($eq).
Removed top 3 bits (of 5) from port B of cell picorv32_base.$auto$fsm_map.cc:77:implement_pattern_cache$4210 ($eq).
Removed top 5 bits (of 8) from port B of cell picorv32_base.$auto$fsm_map.cc:77:implement_pattern_cache$4571 ($eq).
Removed top 1 bits (of 7) from port B of cell picorv32_base.$auto$fsm_map.cc:77:implement_pattern_cache$4350 ($eq).
Removed top 5 bits (of 10) from port B of cell picorv32_base.$auto$fsm_map.cc:77:implement_pattern_cache$4575 ($eq).
Removed top 4 bits (of 11) from port B of cell picorv32_base.$auto$fsm_map.cc:77:implement_pattern_cache$4579 ($eq).
Removed cell picorv32_base.$procmux$2558 ($mux).
Removed cell picorv32_base.$procmux$2560 ($mux).
Removed cell picorv32_base.$procmux$2562 ($mux).
Removed top 1 bits (of 2) from port B of cell picorv32_base.$procmux$2569_CMP0 ($eq).
Removed cell picorv32_base.$procmux$2570 ($mux).
Removed top 1 bits (of 3) from port B of cell picorv32_base.$procmux$2572_CMP0 ($eq).
Removed top 3 bits (of 10) from port B of cell picorv32_base.$auto$fsm_map.cc:77:implement_pattern_cache$4583 ($eq).
Removed top 3 bits (of 5) from mux cell picorv32_base.$procmux$2630 ($mux).
Removed top 2 bits (of 8) from port B of cell picorv32_base.$auto$fsm_map.cc:77:implement_pattern_cache$4587 ($eq).
Removed top 1 bits (of 3) from port B of cell picorv32_base.$procmux$2653_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell picorv32_base.$auto$fsm_map.cc:77:implement_pattern_cache$4591 ($eq).
Removed top 1 bits (of 6) from port B of cell picorv32_base.$auto$opt_dff.cc:195:make_patterns_logic$5230 ($ne).
Removed top 3 bits (of 6) from port B of cell picorv32_base.$auto$fsm_map.cc:77:implement_pattern_cache$4595 ($eq).
Removed top 1 bits (of 6) from port B of cell picorv32_base.$auto$opt_dff.cc:195:make_patterns_logic$5226 ($ne).
Removed top 2 bits (of 7) from port B of cell picorv32_base.$auto$fsm_map.cc:77:implement_pattern_cache$4599 ($eq).
Removed top 1 bits (of 6) from port B of cell picorv32_base.$auto$fsm_map.cc:77:implement_pattern_cache$4603 ($eq).
Removed top 3 bits (of 4) from port B of cell picorv32_base.$auto$fsm_map.cc:77:implement_pattern_cache$4611 ($eq).
Removed top 3 bits (of 6) from port B of cell picorv32_base.$auto$fsm_map.cc:77:implement_pattern_cache$4615 ($eq).
Removed top 2 bits (of 7) from port B of cell picorv32_base.$auto$fsm_map.cc:77:implement_pattern_cache$4619 ($eq).
Removed top 1 bits (of 6) from mux cell picorv32_base.$procmux$2788 ($mux).
Removed top 1 bits (of 6) from mux cell picorv32_base.$procmux$2790 ($mux).
Removed top 1 bits (of 6) from mux cell picorv32_base.$procmux$2793 ($mux).
Removed top 1 bits (of 6) from port B of cell picorv32_base.$auto$fsm_map.cc:77:implement_pattern_cache$4623 ($eq).
Removed top 1 bits (of 6) from mux cell picorv32_base.$procmux$2808 ($mux).
Removed top 1 bits (of 6) from mux cell picorv32_base.$procmux$2811 ($mux).
Removed top 1 bits (of 6) from mux cell picorv32_base.$procmux$2821 ($mux).
Removed top 1 bits (of 6) from mux cell picorv32_base.$procmux$2823 ($mux).
Removed top 1 bits (of 6) from mux cell picorv32_base.$procmux$2825 ($mux).
Removed top 1 bits (of 6) from mux cell picorv32_base.$procmux$2829 ($mux).
Removed top 1 bits (of 6) from mux cell picorv32_base.$procmux$2832 ($mux).
Removed top 1 bits (of 6) from mux cell picorv32_base.$procmux$2840 ($mux).
Removed top 1 bits (of 6) from mux cell picorv32_base.$procmux$2842 ($mux).
Removed top 1 bits (of 6) from mux cell picorv32_base.$procmux$2844 ($mux).
Removed top 1 bits (of 6) from mux cell picorv32_base.$procmux$2850 ($mux).
Removed top 5 bits (of 8) from port B of cell picorv32_base.$auto$fsm_map.cc:77:implement_pattern_cache$4632 ($eq).
Removed top 2 bits (of 3) from port B of cell picorv32_base.$procmux$2854_CMP0 ($eq).
Removed top 5 bits (of 6) from port B of cell picorv32_base.$auto$opt_dff.cc:195:make_patterns_logic$5179 ($ne).
Removed top 5 bits (of 10) from port B of cell picorv32_base.$auto$fsm_map.cc:77:implement_pattern_cache$4636 ($eq).
Removed top 1 bits (of 6) from mux cell picorv32_base.$procmux$2858 ($mux).
Removed top 1 bits (of 6) from mux cell picorv32_base.$procmux$2862 ($mux).
Removed top 4 bits (of 11) from port B of cell picorv32_base.$auto$fsm_map.cc:77:implement_pattern_cache$4640 ($eq).
Removed top 1 bits (of 7) from port B of cell picorv32_base.$auto$opt_dff.cc:195:make_patterns_logic$5173 ($ne).
Removed top 3 bits (of 10) from port B of cell picorv32_base.$auto$fsm_map.cc:77:implement_pattern_cache$4644 ($eq).
Removed top 1 bits (of 2) from port B of cell picorv32_base.$procmux$3286_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell picorv32_base.$auto$fsm_map.cc:77:implement_pattern_cache$4648 ($eq).
Removed top 1 bits (of 3) from port B of cell picorv32_base.$auto$opt_dff.cc:195:make_patterns_logic$5148 ($ne).
Removed top 2 bits (of 4) from port B of cell picorv32_base.$auto$fsm_map.cc:77:implement_pattern_cache$4693 ($eq).
Removed top 3 bits (of 6) from port B of cell picorv32_base.$auto$fsm_map.cc:77:implement_pattern_cache$4697 ($eq).
Removed top 2 bits (of 7) from port B of cell picorv32_base.$auto$fsm_map.cc:77:implement_pattern_cache$4701 ($eq).
Removed top 1 bits (of 6) from port B of cell picorv32_base.$auto$fsm_map.cc:77:implement_pattern_cache$4705 ($eq).
Removed top 3 bits (of 4) from port B of cell picorv32_base.$auto$fsm_map.cc:77:implement_pattern_cache$4713 ($eq).
Removed top 3 bits (of 6) from port B of cell picorv32_base.$auto$fsm_map.cc:77:implement_pattern_cache$4717 ($eq).
Removed top 2 bits (of 7) from port B of cell picorv32_base.$auto$fsm_map.cc:77:implement_pattern_cache$4721 ($eq).
Removed top 2 bits (of 6) from mux cell picorv32_base.$procmux$3601 ($mux).
Removed top 1 bits (of 6) from port B of cell picorv32_base.$auto$fsm_map.cc:77:implement_pattern_cache$4725 ($eq).
Removed top 1 bits (of 2) from port B of cell picorv32_base.$procmux$3620_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell picorv32_base.$auto$fsm_map.cc:77:implement_pattern_cache$4203 ($eq).
Removed top 3 bits (of 5) from port B of cell picorv32_base.$auto$fsm_map.cc:77:implement_pattern_cache$4733 ($eq).
Removed top 3 bits (of 7) from port B of cell picorv32_base.$auto$fsm_map.cc:77:implement_pattern_cache$4737 ($eq).
Removed top 2 bits (of 8) from port B of cell picorv32_base.$auto$fsm_map.cc:77:implement_pattern_cache$4741 ($eq).
Removed cell picorv32_base.$flatten\genblk1.pcpi_mul.$procmux$3789 ($mux).
Removed top 3 bits (of 5) from port B of cell picorv32_base.$auto$fsm_map.cc:77:implement_pattern_cache$4201 ($eq).
Removed top 31 bits (of 63) from port Y of cell picorv32_base.$flatten\genblk2.pcpi_div.$sub$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2494$819 ($sub).
Removed top 31 bits (of 63) from port B of cell picorv32_base.$flatten\genblk2.pcpi_div.$sub$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2494$819 ($sub).
Removed top 31 bits (of 63) from mux cell picorv32_base.$flatten\genblk2.pcpi_div.$ternary$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2470$803 ($mux).
Removed top 31 bits (of 63) from port A of cell picorv32_base.$flatten\genblk2.pcpi_div.$neg$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2470$801 ($neg).
Removed top 31 bits (of 63) from port Y of cell picorv32_base.$flatten\genblk2.pcpi_div.$neg$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2470$801 ($neg).
Removed top 1 bits (of 3) from FF cell picorv32_base.$auto$ff.cc:266:slice$5334 ($sdff).
Removed top 27 bits (of 32) from wire picorv32_base.$add$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:906$206_Y.
Removed top 31 bits (of 63) from wire picorv32_base.$flatten\genblk2.pcpi_div.$neg$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2470$801_Y.
Removed top 31 bits (of 63) from wire picorv32_base.$flatten\genblk2.pcpi_div.$sub$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2494$819_Y.
Removed top 31 bits (of 63) from wire picorv32_base.$flatten\genblk2.pcpi_div.$ternary$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2470$803_Y.
Removed top 3 bits (of 5) from wire picorv32_base.$procmux$2630_Y.
Removed top 1 bits (of 6) from wire picorv32_base.$procmux$2788_Y.
Removed top 1 bits (of 6) from wire picorv32_base.$procmux$2790_Y.
Removed top 1 bits (of 6) from wire picorv32_base.$procmux$2793_Y.
Removed top 1 bits (of 6) from wire picorv32_base.$procmux$2808_Y.
Removed top 1 bits (of 6) from wire picorv32_base.$procmux$2811_Y.
Removed top 1 bits (of 6) from wire picorv32_base.$procmux$2821_Y.
Removed top 1 bits (of 6) from wire picorv32_base.$procmux$2823_Y.
Removed top 1 bits (of 6) from wire picorv32_base.$procmux$2825_Y.
Removed top 1 bits (of 6) from wire picorv32_base.$procmux$2832_Y.
Removed top 1 bits (of 6) from wire picorv32_base.$procmux$2840_Y.
Removed top 1 bits (of 6) from wire picorv32_base.$procmux$2842_Y.
Removed top 1 bits (of 6) from wire picorv32_base.$procmux$2858_Y.
Removed top 1 bits (of 6) from wire picorv32_base.$procmux$2862_Y.
Removed top 28 bits (of 32) from wire picorv32_base.$sub$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1421$500_Y.
Removed top 27 bits (of 32) from wire picorv32_base.$sub$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1837$618_Y.
Removed top 27 bits (of 32) from wire picorv32_base.$sub$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1845$625_Y.
Removed top 1 bits (of 7) from wire picorv32_base.$ternary$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:491$112_Y.
Removed top 30 bits (of 32) from wire picorv32_base.$ternary$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:617$156_Y.

26. Executing PEEPOPT pass (run peephole optimizers).

27. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \picorv32_base..
Removed 0 unused cells and 31 unused wires.
<suppressed ~1 debug messages>

28. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module picorv32_base:
  creating $macc model for $add$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1226$677 ($add).
  creating $macc model for $add$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1312$470 ($add).
  creating $macc model for $add$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1428$502 ($add).
  creating $macc model for $add$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1547$553 ($add).
  creating $macc model for $add$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1559$556 ($add).
  creating $macc model for $add$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1564$557 ($add).
  creating $macc model for $add$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1801$604 ($add).
  creating $macc model for $add$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1864$629 ($add).
  creating $macc model for $add$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:382$80 ($add).
  creating $macc model for $add$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:906$206 ($add).
  creating $macc model for $add$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:910$207 ($add).
  creating $macc model for $flatten\genblk1.pcpi_mul.$mul$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2366$771 ($mul).
  creating $macc model for $flatten\genblk2.pcpi_div.$neg$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2469$796 ($neg).
  creating $macc model for $flatten\genblk2.pcpi_div.$neg$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2470$801 ($neg).
  creating $macc model for $flatten\genblk2.pcpi_div.$neg$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2488$814 ($neg).
  creating $macc model for $flatten\genblk2.pcpi_div.$neg$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2490$816 ($neg).
  creating $macc model for $flatten\genblk2.pcpi_div.$sub$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2494$819 ($sub).
  creating $macc model for $sub$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1226$676 ($sub).
  creating $macc model for $sub$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1421$500 ($sub).
  creating $macc model for $sub$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1438$507 ($sub).
  creating $macc model for $sub$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1837$618 ($sub).
  creating $macc model for $sub$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1845$625 ($sub).
  creating $alu model for $macc $sub$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1845$625.
  creating $alu model for $macc $sub$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1837$618.
  creating $alu model for $macc $sub$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1438$507.
  creating $alu model for $macc $sub$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1421$500.
  creating $alu model for $macc $sub$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1226$676.
  creating $alu model for $macc $flatten\genblk2.pcpi_div.$sub$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2494$819.
  creating $alu model for $macc $flatten\genblk2.pcpi_div.$neg$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2490$816.
  creating $alu model for $macc $flatten\genblk2.pcpi_div.$neg$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2488$814.
  creating $alu model for $macc $flatten\genblk2.pcpi_div.$neg$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2470$801.
  creating $alu model for $macc $flatten\genblk2.pcpi_div.$neg$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2469$796.
  creating $alu model for $macc $add$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:910$207.
  creating $alu model for $macc $add$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:906$206.
  creating $alu model for $macc $add$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:382$80.
  creating $alu model for $macc $add$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1864$629.
  creating $alu model for $macc $add$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1801$604.
  creating $alu model for $macc $add$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1564$557.
  creating $alu model for $macc $add$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1559$556.
  creating $alu model for $macc $add$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1547$553.
  creating $alu model for $macc $add$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1428$502.
  creating $alu model for $macc $add$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1312$470.
  creating $alu model for $macc $add$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1226$677.
  creating $macc cell for $flatten\genblk1.pcpi_mul.$mul$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2366$771: $auto$alumacc.cc:365:replace_macc$5365
  creating $alu model for $flatten\genblk2.pcpi_div.$le$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2493$818 ($le): new $alu
  creating $alu model for $ge$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1830$610 ($ge): new $alu
  creating $alu model for $lt$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1228$680 ($lt): new $alu
  creating $alu model for $lt$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1229$681 ($lt): new $alu
  creating $alu model for $eq$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1227$679 ($eq): merged with $lt$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1229$681.
  creating $alu cell for $ge$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1830$610: $auto$alumacc.cc:485:replace_alu$5370
  creating $alu cell for $flatten\genblk2.pcpi_div.$le$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2493$818: $auto$alumacc.cc:485:replace_alu$5379
  creating $alu cell for $lt$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1229$681, $eq$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1227$679: $auto$alumacc.cc:485:replace_alu$5392
  creating $alu cell for $lt$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1228$680: $auto$alumacc.cc:485:replace_alu$5403
  creating $alu cell for $add$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1226$677: $auto$alumacc.cc:485:replace_alu$5416
  creating $alu cell for $add$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1312$470: $auto$alumacc.cc:485:replace_alu$5419
  creating $alu cell for $add$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1428$502: $auto$alumacc.cc:485:replace_alu$5422
  creating $alu cell for $add$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1547$553: $auto$alumacc.cc:485:replace_alu$5425
  creating $alu cell for $add$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1559$556: $auto$alumacc.cc:485:replace_alu$5428
  creating $alu cell for $add$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1564$557: $auto$alumacc.cc:485:replace_alu$5431
  creating $alu cell for $add$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1801$604: $auto$alumacc.cc:485:replace_alu$5434
  creating $alu cell for $add$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1864$629: $auto$alumacc.cc:485:replace_alu$5437
  creating $alu cell for $add$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:382$80: $auto$alumacc.cc:485:replace_alu$5440
  creating $alu cell for $add$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:906$206: $auto$alumacc.cc:485:replace_alu$5443
  creating $alu cell for $add$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:910$207: $auto$alumacc.cc:485:replace_alu$5446
  creating $alu cell for $flatten\genblk2.pcpi_div.$neg$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2469$796: $auto$alumacc.cc:485:replace_alu$5449
  creating $alu cell for $flatten\genblk2.pcpi_div.$neg$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2470$801: $auto$alumacc.cc:485:replace_alu$5452
  creating $alu cell for $flatten\genblk2.pcpi_div.$neg$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2488$814: $auto$alumacc.cc:485:replace_alu$5455
  creating $alu cell for $flatten\genblk2.pcpi_div.$neg$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2490$816: $auto$alumacc.cc:485:replace_alu$5458
  creating $alu cell for $flatten\genblk2.pcpi_div.$sub$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2494$819: $auto$alumacc.cc:485:replace_alu$5461
  creating $alu cell for $sub$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1226$676: $auto$alumacc.cc:485:replace_alu$5464
  creating $alu cell for $sub$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1421$500: $auto$alumacc.cc:485:replace_alu$5467
  creating $alu cell for $sub$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1438$507: $auto$alumacc.cc:485:replace_alu$5470
  creating $alu cell for $sub$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1837$618: $auto$alumacc.cc:485:replace_alu$5473
  creating $alu cell for $sub$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1845$625: $auto$alumacc.cc:485:replace_alu$5476
  created 25 $alu and 1 $macc cells.

29. Executing SHARE pass (SAT-based resource sharing).
Found 2 cells in module picorv32_base that may be considered for resource sharing.
  Analyzing resource sharing options for $flatten\cpuregs.$memrd$\regs$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2184$697 ($memrd):
    Found 2 activation_patterns using ctrl signal { $auto$opt_reduce.cc:134:opt_pmux$4072 $auto$opt_reduce.cc:134:opt_pmux$4058 $auto$opt_reduce.cc:134:opt_pmux$4052 \cpu_state [2] $reduce_bool$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1386$484_Y \is_slli_srli_srai \resetn }.
    Found 1 candidates: $flatten\cpuregs.$memrd$\regs$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2183$695
    Analyzing resource sharing with $flatten\cpuregs.$memrd$\regs$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2183$695 ($memrd):
      Found 1 activation_patterns using ctrl signal $reduce_bool$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1385$482_Y.
      Activation pattern for cell $flatten\cpuregs.$memrd$\regs$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2184$697: { $auto$opt_reduce.cc:134:opt_pmux$4072 $auto$opt_reduce.cc:134:opt_pmux$4052 $reduce_bool$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1386$484_Y } = 3'001
      Activation pattern for cell $flatten\cpuregs.$memrd$\regs$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2184$697: { $auto$opt_reduce.cc:134:opt_pmux$4058 \cpu_state [2] $reduce_bool$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1386$484_Y \is_slli_srli_srai \resetn } = 5'01101
      Activation pattern for cell $flatten\cpuregs.$memrd$\regs$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2183$695: $reduce_bool$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1385$482_Y = 1'1
      Size of SAT problem: 0 cells, 141 variables, 314 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { $auto$opt_reduce.cc:134:opt_pmux$4072 $auto$opt_reduce.cc:134:opt_pmux$4058 $auto$opt_reduce.cc:134:opt_pmux$4052 \cpu_state [2] $reduce_bool$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1386$484_Y $reduce_bool$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1385$482_Y \is_slli_srli_srai \resetn } = 8'00001100
  Analyzing resource sharing options for $flatten\cpuregs.$memrd$\regs$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:2183$695 ($memrd):
    Found 1 activation_patterns using ctrl signal $reduce_bool$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1385$482_Y.
    No candidates found.

30. Executing OPT pass (performing simple optimizations).

30.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module picorv32_base.

30.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\picorv32_base'.
Removed a total of 0 cells.

30.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \picorv32_base..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~122 debug messages>

30.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \picorv32_base.
  Optimizing cells in module \picorv32_base.
Performed a total of 2 changes.

30.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\picorv32_base'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

30.6. Executing OPT_DFF pass (perform DFF optimizations).

30.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \picorv32_base..
Removed 0 unused cells and 11 unused wires.
<suppressed ~1 debug messages>

30.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module picorv32_base.

30.9. Rerunning OPT passes. (Maybe there is more to do..)

30.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \picorv32_base..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~124 debug messages>

30.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \picorv32_base.
Performed a total of 0 changes.

30.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\picorv32_base'.
Removed a total of 0 cells.

30.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$4969 ($dffe) from module picorv32_base (D = $procmux$2542_Y, Q = \decoded_rs1 [5], rval = 1'0).

30.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \picorv32_base..
Removed 1 unused cells and 1 unused wires.
<suppressed ~2 debug messages>

30.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module picorv32_base.

30.16. Rerunning OPT passes. (Maybe there is more to do..)

30.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \picorv32_base..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~124 debug messages>

30.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \picorv32_base.
Performed a total of 0 changes.

30.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\picorv32_base'.
Removed a total of 0 cells.

30.20. Executing OPT_DFF pass (perform DFF optimizations).

30.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \picorv32_base..

30.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module picorv32_base.

30.23. Finished OPT passes. (There is nothing left to do.)

31. Executing MEMORY pass.

31.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

31.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

31.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing picorv32_base.cpuregs.regs write port 0.

31.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

31.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\cpuregs.regs'[0] in module `\picorv32_base': no output FF found.
Checking read port `\cpuregs.regs'[1] in module `\picorv32_base': no output FF found.
Checking read port address `\cpuregs.regs'[0] in module `\picorv32_base': no address FF found.
Checking read port address `\cpuregs.regs'[1] in module `\picorv32_base': no address FF found.

31.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \picorv32_base..

31.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating read ports of memory picorv32_base.cpuregs.regs by address:

31.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

31.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \picorv32_base..

31.10. Executing MEMORY_COLLECT pass (generating $mem cells).

32. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \picorv32_base..

33. Executing OPT pass (performing simple optimizations).

33.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module picorv32_base.
<suppressed ~199 debug messages>

33.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\picorv32_base'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

33.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$4935 ($dffe) from module picorv32_base (D = $procmux$3381_Y, Q = \mem_valid, rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$4899 ($dffe) from module picorv32_base (D = $procmux$3323_Y, Q = \mem_state, rval = 2'00).

33.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \picorv32_base..
Removed 15 unused cells and 116 unused wires.
<suppressed ~19 debug messages>

33.5. Rerunning OPT passes. (Removed registers in this run.)

33.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module picorv32_base.
<suppressed ~1 debug messages>

33.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\picorv32_base'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

33.8. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$3861 ($dff) from module picorv32_base (D = $0\reg_sh[4:0] [1:0], Q = \reg_sh [1:0]).
Adding SRST signal on $auto$ff.cc:266:slice$5321 ($dffe) from module picorv32_base (D = $auto$wreduce.cc:461:run$5345 [31], Q = \genblk2.pcpi_div.divisor [62], rval = 1'0).

33.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \picorv32_base..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

33.10. Rerunning OPT passes. (Removed registers in this run.)

33.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module picorv32_base.

33.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\picorv32_base'.
Removed a total of 0 cells.

33.13. Executing OPT_DFF pass (perform DFF optimizations).

33.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \picorv32_base..

33.15. Finished fast OPT passes.

34. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory \cpuregs.regs in module \picorv32_base:
  created 31 $dff cells and 0 static cells of width 32.
  read interface: 0 $dff and 62 $mux cells.
  write interface: 31 write mux blocks.

35. Executing OPT pass (performing simple optimizations).

35.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module picorv32_base.
<suppressed ~12 debug messages>

35.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\picorv32_base'.
Removed a total of 0 cells.

35.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \picorv32_base..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~122 debug messages>

35.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \picorv32_base.
    Consolidated identical input bits for $pmux cell $procmux$1531:
      Old ports: A=\mem_rdata_word, B={ \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15:0] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7:0] }, Y=$procmux$1531_Y
      New ports: A=\mem_rdata_word [31:8], B={ \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15:7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] }, Y=$procmux$1531_Y [31:8]
      New connections: $procmux$1531_Y [7:0] = \mem_rdata_word [7:0]
    Consolidated identical input bits for $pmux cell $procmux$2097:
      Old ports: A=1'1, B=2'11, Y=$procmux$2097_Y
      New connections: $procmux$2097_Y = 1'1
    New ctrl vector for $pmux cell $procmux$2305: { \cpu_state [4] $auto$opt_reduce.cc:134:opt_pmux$5987 }
    Consolidated identical input bits for $mux cell $procmux$2602:
      Old ports: A={ \mem_rdata_latched [31] \mem_rdata_latched [31] \mem_rdata_latched [31] \mem_rdata_latched [31] \mem_rdata_latched [31] \mem_rdata_latched [31] \mem_rdata_latched [31] \mem_rdata_latched [31] \mem_rdata_latched [31] \mem_rdata_latched [31] \mem_rdata_latched [31] \mem_rdata_latched [31] }, B={ \mem_rdata_latched [12] \mem_rdata_latched [12] \mem_rdata_latched [12] \mem_rdata_latched [12] \mem_rdata_latched [12] \mem_rdata_latched [12] \mem_rdata_latched [12] \mem_rdata_latched [12] \mem_rdata_latched [12] \mem_rdata_latched [12] \mem_rdata_latched [12] \mem_rdata_latched [12] }, Y=$procmux$2602_Y
      New ports: A=\mem_rdata_latched [31], B=\mem_rdata_latched [12], Y=$procmux$2602_Y [0]
      New connections: $procmux$2602_Y [11:1] = { $procmux$2602_Y [0] $procmux$2602_Y [0] $procmux$2602_Y [0] $procmux$2602_Y [0] $procmux$2602_Y [0] $procmux$2602_Y [0] $procmux$2602_Y [0] $procmux$2602_Y [0] $procmux$2602_Y [0] $procmux$2602_Y [0] $procmux$2602_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$2630:
      Old ports: A=2'00, B=2'10, Y=$auto$wreduce.cc:461:run$5346 [1:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:461:run$5346 [1]
      New connections: $auto$wreduce.cc:461:run$5346 [0] = 1'0
    Consolidated identical input bits for $mux cell $procmux$2641:
      Old ports: A=5'00000, B={ 2'01 \mem_rdata_latched [9:7] }, Y=$auto$wreduce.cc:461:run$5356 [4:0]
      New ports: A=4'0000, B={ 1'1 \mem_rdata_latched [9:7] }, Y=$auto$wreduce.cc:461:run$5356 [3:0]
      New connections: $auto$wreduce.cc:461:run$5356 [4] = 1'0
    Consolidated identical input bits for $pmux cell $procmux$2656:
      Old ports: A=5'00000, B={ 7'0001001 \mem_rdata_latched [9:7] }, Y=$procmux$2656_Y
      New ports: A=4'0000, B={ 5'00101 \mem_rdata_latched [9:7] }, Y=$procmux$2656_Y [3:0]
      New connections: $procmux$2656_Y [4] = 1'0
    Consolidated identical input bits for $pmux cell $procmux$2786:
      Old ports: A=6'000000, B={ 1'0 $auto$wreduce.cc:461:run$5349 [4:0] 1'0 $auto$wreduce.cc:461:run$5348 [4:0] 1'0 \mem_rdata_latched [6:2] }, Y=$procmux$2786_Y
      New ports: A=5'00000, B={ $auto$wreduce.cc:461:run$5349 [4:0] $auto$wreduce.cc:461:run$5348 [4:0] \mem_rdata_latched [6:2] }, Y=$procmux$2786_Y [4:0]
      New connections: $procmux$2786_Y [5] = 1'0
    Consolidated identical input bits for $mux cell $procmux$2808:
      Old ports: A=5'00000, B={ 2'01 \mem_rdata_latched [4:2] }, Y=$auto$wreduce.cc:461:run$5350 [4:0]
      New ports: A=4'0000, B={ 1'1 \mem_rdata_latched [4:2] }, Y=$auto$wreduce.cc:461:run$5350 [3:0]
      New connections: $auto$wreduce.cc:461:run$5350 [4] = 1'0
    Consolidated identical input bits for $mux cell $procmux$2815:
      Old ports: A=\mem_rdata_latched [19:12], B={ \mem_rdata_latched [12] \mem_rdata_latched [12] \mem_rdata_latched [12] \mem_rdata_latched [12] \mem_rdata_latched [12] \mem_rdata_latched [12] \mem_rdata_latched [12] \mem_rdata_latched [12] }, Y=$procmux$2815_Y
      New ports: A=\mem_rdata_latched [19:13], B={ \mem_rdata_latched [12] \mem_rdata_latched [12] \mem_rdata_latched [12] \mem_rdata_latched [12] \mem_rdata_latched [12] \mem_rdata_latched [12] \mem_rdata_latched [12] }, Y=$procmux$2815_Y [7:1]
      New connections: $procmux$2815_Y [0] = \mem_rdata_latched [12]
    Consolidated identical input bits for $pmux cell $procmux$2827:
      Old ports: A=6'000000, B={ 1'0 $auto$wreduce.cc:461:run$5355 [4:0] 1'0 $procmux$2829_Y [4:0] 1'0 $auto$wreduce.cc:461:run$5354 [4:0] }, Y=$procmux$2827_Y
      New ports: A=5'00000, B={ $auto$wreduce.cc:461:run$5355 [4:0] $procmux$2829_Y [4:0] $auto$wreduce.cc:461:run$5354 [4:0] }, Y=$procmux$2827_Y [4:0]
      New connections: $procmux$2827_Y [5] = 1'0
    Consolidated identical input bits for $pmux cell $procmux$2846:
      Old ports: A=6'000000, B={ 7'0000010 \mem_rdata_latched [11:7] 1'0 $procmux$2850_Y [4:0] 1'0 $procmux$2645_Y }, Y=$procmux$2846_Y
      New ports: A=5'00000, B={ 5'00001 \mem_rdata_latched [11:7] $procmux$2850_Y [4:0] $procmux$2645_Y }, Y=$procmux$2846_Y [4:0]
      New connections: $procmux$2846_Y [5] = 1'0
    Consolidated identical input bits for $mux cell $procmux$2858:
      Old ports: A=5'00000, B={ 2'01 \mem_rdata_latched [4:2] }, Y=$auto$wreduce.cc:461:run$5358 [4:0]
      New ports: A=4'0000, B={ 1'1 \mem_rdata_latched [4:2] }, Y=$auto$wreduce.cc:461:run$5358 [3:0]
      New connections: $auto$wreduce.cc:461:run$5358 [4] = 1'0
    New ctrl vector for $pmux cell $procmux$3323: { $procmux$3286_CMP $auto$opt_reduce.cc:134:opt_pmux$5989 }
    Consolidated identical input bits for $mux cell $procmux$3475:
      Old ports: A={ \mem_rdata_latched [12] \mem_rdata_latched [12] \mem_rdata_latched [12] \mem_rdata_latched [12] \mem_rdata_latched [12] }, B={ \mem_rdata_latched [6] 4'0000 }, Y=$procmux$3475_Y
      New ports: A={ \mem_rdata_latched [12] \mem_rdata_latched [12] }, B={ \mem_rdata_latched [6] 1'0 }, Y={ $procmux$3475_Y [4] $procmux$3475_Y [0] }
      New connections: $procmux$3475_Y [3:1] = { $procmux$3475_Y [0] $procmux$3475_Y [0] $procmux$3475_Y [0] }
    Consolidated identical input bits for $pmux cell $procmux$3617:
      Old ports: A={ 24'000000000000000000000000 \mem_rdata [7:0] }, B={ 24'000000000000000000000000 \mem_rdata [15:8] 24'000000000000000000000000 \mem_rdata [23:16] 24'000000000000000000000000 \mem_rdata [31:24] }, Y=$3\mem_rdata_word[31:0]
      New ports: A=\mem_rdata [7:0], B={ \mem_rdata [15:8] \mem_rdata [23:16] \mem_rdata [31:24] }, Y=$3\mem_rdata_word[31:0] [7:0]
      New connections: $3\mem_rdata_word[31:0] [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $procmux$3626:
      Old ports: A={ 16'0000000000000000 \mem_rdata [15:0] }, B={ 16'0000000000000000 \mem_rdata [31:16] }, Y=$2\mem_rdata_word[31:0]
      New ports: A=\mem_rdata [15:0], B=\mem_rdata [31:16], Y=$2\mem_rdata_word[31:0] [15:0]
      New connections: $2\mem_rdata_word[31:0] [31:16] = 16'0000000000000000
    Consolidated identical input bits for $pmux cell $procmux$3642:
      Old ports: A=\reg_op2, B={ \reg_op2 [15:0] \reg_op2 [15:0] \reg_op2 [7:0] \reg_op2 [7:0] \reg_op2 [7:0] \reg_op2 [7:0] }, Y=\mem_la_wdata
      New ports: A=\reg_op2 [31:8], B={ \reg_op2 [15:0] \reg_op2 [15:0] \reg_op2 [7:0] \reg_op2 [7:0] }, Y=\mem_la_wdata [31:8]
      New connections: \mem_la_wdata [7:0] = \reg_op2 [7:0]
    Consolidated identical input bits for $mux cell $ternary$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1312$469:
      Old ports: A=3'100, B=3'010, Y=$ternary$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1312$469_Y [2:0]
      New ports: A=2'10, B=2'01, Y=$ternary$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1312$469_Y [2:1]
      New connections: $ternary$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1312$469_Y [0] = 1'0
    Consolidated identical input bits for $mux cell $ternary$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1536$545:
      Old ports: A=2'00, B=2'10, Y=$ternary$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1536$545_Y
      New ports: A=1'0, B=1'1, Y=$ternary$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1536$545_Y [1]
      New connections: $ternary$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1536$545_Y [0] = 1'0
    Consolidated identical input bits for $mux cell $ternary$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1547$552:
      Old ports: A=3'100, B=3'010, Y=$ternary$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1547$552_Y [2:0]
      New ports: A=2'10, B=2'01, Y=$ternary$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1547$552_Y [2:1]
      New connections: $ternary$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1547$552_Y [0] = 1'0
    Consolidated identical input bits for $mux cell $ternary$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:382$81:
      Old ports: A={ \reg_op1 [31:2] 2'00 }, B={ $add$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:382$80_Y 2'00 }, Y=\mem_la_addr
      New ports: A=\reg_op1 [31:2], B=$add$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:382$80_Y, Y=\mem_la_addr [31:2]
      New connections: \mem_la_addr [1:0] = 2'00
    Consolidated identical input bits for $mux cell $ternary$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:411$96:
      Old ports: A=4'0011, B=4'1100, Y=$ternary$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:411$96_Y
      New ports: A=2'01, B=2'10, Y={ $ternary$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:411$96_Y [2] $ternary$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:411$96_Y [0] }
      New connections: { $ternary$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:411$96_Y [3] $ternary$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:411$96_Y [1] } = { $ternary$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:411$96_Y [2] $ternary$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:411$96_Y [0] }
    Consolidated identical input bits for $mux cell $ternary$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:491$112:
      Old ports: A=6'000000, B=6'100000, Y=$auto$wreduce.cc:461:run$5363 [5:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:461:run$5363 [5]
      New connections: $auto$wreduce.cc:461:run$5363 [4:0] = 5'00000
    Consolidated identical input bits for $mux cell $ternary$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:617$156:
      Old ports: A=2'11, B=2'00, Y=$auto$wreduce.cc:461:run$5364 [1:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:461:run$5364 [0]
      New connections: $auto$wreduce.cc:461:run$5364 [1] = $auto$wreduce.cc:461:run$5364 [0]
  Optimizing cells in module \picorv32_base.
    Consolidated identical input bits for $mux cell $procmux$2643:
      Old ports: A=$auto$wreduce.cc:461:run$5356 [4:0], B={ 2'01 \mem_rdata_latched [9:7] }, Y=$auto$wreduce.cc:461:run$5357 [4:0]
      New ports: A=$auto$wreduce.cc:461:run$5356 [3:0], B={ 1'1 \mem_rdata_latched [9:7] }, Y=$auto$wreduce.cc:461:run$5357 [3:0]
      New connections: $auto$wreduce.cc:461:run$5357 [4] = 1'0
    Consolidated identical input bits for $pmux cell $procmux$2835:
      Old ports: A=6'000000, B={ 1'0 $auto$wreduce.cc:461:run$5358 [4:0] $procmux$2846_Y $procmux$2827_Y }, Y=$procmux$2835_Y
      New ports: A=5'00000, B={ 1'0 $auto$wreduce.cc:461:run$5358 [3:0] $procmux$2846_Y [4:0] $procmux$2827_Y [4:0] }, Y=$procmux$2835_Y [4:0]
      New connections: $procmux$2835_Y [5] = 1'0
  Optimizing cells in module \picorv32_base.
    Consolidated identical input bits for $mux cell $procmux$2645:
      Old ports: A=$auto$wreduce.cc:461:run$5357 [4:0], B={ 2'01 \mem_rdata_latched [9:7] }, Y=$procmux$2645_Y
      New ports: A=$auto$wreduce.cc:461:run$5357 [3:0], B={ 1'1 \mem_rdata_latched [9:7] }, Y=$procmux$2645_Y [3:0]
      New connections: $procmux$2645_Y [4] = 1'0
  Optimizing cells in module \picorv32_base.
Performed a total of 28 changes.

35.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\picorv32_base'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

35.6. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $mux $ternary$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1226$678 in front of them:
        $auto$alumacc.cc:485:replace_alu$5464
        $auto$alumacc.cc:485:replace_alu$5416

35.7. Executing OPT_DFF pass (perform DFF optimizations).

35.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \picorv32_base..
Removed 0 unused cells and 104 unused wires.
<suppressed ~1 debug messages>

35.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module picorv32_base.
<suppressed ~9 debug messages>

35.10. Rerunning OPT passes. (Maybe there is more to do..)

35.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \picorv32_base..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~122 debug messages>

35.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \picorv32_base.
    Consolidated identical input bits for $mux cell $procmux$2355:
      Old ports: A=$add$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1547$553_Y, B={ $add$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1564$557_Y [31:1] $3\current_pc[31:0] [0] }, Y=$procmux$2355_Y
      New ports: A=$add$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1547$553_Y [31:1], B=$add$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1564$557_Y [31:1], Y=$procmux$2355_Y [31:1]
      New connections: $procmux$2355_Y [0] = $3\current_pc[31:0] [0]
    Consolidated identical input bits for $mux cell $procmux$2361:
      Old ports: A=$3\current_pc[31:0], B=$add$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1547$553_Y, Y=$procmux$2361_Y
      New ports: A=$3\current_pc[31:0] [31:1], B=$add$/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/src/picorv32_base.v:1547$553_Y [31:1], Y=$procmux$2361_Y [31:1]
      New connections: $procmux$2361_Y [0] = $3\current_pc[31:0] [0]
  Optimizing cells in module \picorv32_base.
    Consolidated identical input bits for $mux cell $procmux$2357:
      Old ports: A=$3\current_pc[31:0], B=$procmux$2355_Y, Y=$procmux$2357_Y
      New ports: A=$3\current_pc[31:0] [31:1], B=$procmux$2355_Y [31:1], Y=$procmux$2357_Y [31:1]
      New connections: $procmux$2357_Y [0] = $3\current_pc[31:0] [0]
  Optimizing cells in module \picorv32_base.
    Consolidated identical input bits for $mux cell $procmux$2363:
      Old ports: A=$procmux$2357_Y, B=$procmux$2361_Y, Y=$procmux$2363_Y
      New ports: A=$procmux$2357_Y [31:1], B=$procmux$2361_Y [31:1], Y=$procmux$2363_Y [31:1]
      New connections: $procmux$2363_Y [0] = $3\current_pc[31:0] [0]
  Optimizing cells in module \picorv32_base.
    Consolidated identical input bits for $mux cell $procmux$2366:
      Old ports: A=$procmux$2363_Y, B=$3\current_pc[31:0], Y=$procmux$2366_Y
      New ports: A=$procmux$2363_Y [31:1], B=$3\current_pc[31:0] [31:1], Y=$procmux$2366_Y [31:1]
      New connections: $procmux$2366_Y [0] = $3\current_pc[31:0] [0]
  Optimizing cells in module \picorv32_base.
Performed a total of 5 changes.

35.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\picorv32_base'.
Removed a total of 0 cells.

35.14. Executing OPT_SHARE pass.

35.15. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $memory\cpuregs.regs[9]$5518 ($dff) from module picorv32_base (D = \cpuregs.wdata, Q = \cpuregs.regs[9]).
Adding EN signal on $memory\cpuregs.regs[8]$5516 ($dff) from module picorv32_base (D = \cpuregs.wdata, Q = \cpuregs.regs[8]).
Adding EN signal on $memory\cpuregs.regs[7]$5514 ($dff) from module picorv32_base (D = \cpuregs.wdata, Q = \cpuregs.regs[7]).
Adding EN signal on $memory\cpuregs.regs[6]$5512 ($dff) from module picorv32_base (D = \cpuregs.wdata, Q = \cpuregs.regs[6]).
Adding EN signal on $memory\cpuregs.regs[5]$5510 ($dff) from module picorv32_base (D = \cpuregs.wdata, Q = \cpuregs.regs[5]).
Adding EN signal on $memory\cpuregs.regs[4]$5508 ($dff) from module picorv32_base (D = \cpuregs.wdata, Q = \cpuregs.regs[4]).
Adding EN signal on $memory\cpuregs.regs[3]$5506 ($dff) from module picorv32_base (D = \cpuregs.wdata, Q = \cpuregs.regs[3]).
Adding EN signal on $memory\cpuregs.regs[30]$5560 ($dff) from module picorv32_base (D = \cpuregs.wdata, Q = \cpuregs.regs[30]).
Adding EN signal on $memory\cpuregs.regs[2]$5504 ($dff) from module picorv32_base (D = \cpuregs.wdata, Q = \cpuregs.regs[2]).
Adding EN signal on $memory\cpuregs.regs[29]$5558 ($dff) from module picorv32_base (D = \cpuregs.wdata, Q = \cpuregs.regs[29]).
Adding EN signal on $memory\cpuregs.regs[28]$5556 ($dff) from module picorv32_base (D = \cpuregs.wdata, Q = \cpuregs.regs[28]).
Adding EN signal on $memory\cpuregs.regs[27]$5554 ($dff) from module picorv32_base (D = \cpuregs.wdata, Q = \cpuregs.regs[27]).
Adding EN signal on $memory\cpuregs.regs[26]$5552 ($dff) from module picorv32_base (D = \cpuregs.wdata, Q = \cpuregs.regs[26]).
Adding EN signal on $memory\cpuregs.regs[25]$5550 ($dff) from module picorv32_base (D = \cpuregs.wdata, Q = \cpuregs.regs[25]).
Adding EN signal on $memory\cpuregs.regs[24]$5548 ($dff) from module picorv32_base (D = \cpuregs.wdata, Q = \cpuregs.regs[24]).
Adding EN signal on $memory\cpuregs.regs[23]$5546 ($dff) from module picorv32_base (D = \cpuregs.wdata, Q = \cpuregs.regs[23]).
Adding EN signal on $memory\cpuregs.regs[22]$5544 ($dff) from module picorv32_base (D = \cpuregs.wdata, Q = \cpuregs.regs[22]).
Adding EN signal on $memory\cpuregs.regs[21]$5542 ($dff) from module picorv32_base (D = \cpuregs.wdata, Q = \cpuregs.regs[21]).
Adding EN signal on $memory\cpuregs.regs[20]$5540 ($dff) from module picorv32_base (D = \cpuregs.wdata, Q = \cpuregs.regs[20]).
Adding EN signal on $memory\cpuregs.regs[1]$5502 ($dff) from module picorv32_base (D = \cpuregs.wdata, Q = \cpuregs.regs[1]).
Adding EN signal on $memory\cpuregs.regs[19]$5538 ($dff) from module picorv32_base (D = \cpuregs.wdata, Q = \cpuregs.regs[19]).
Adding EN signal on $memory\cpuregs.regs[18]$5536 ($dff) from module picorv32_base (D = \cpuregs.wdata, Q = \cpuregs.regs[18]).
Adding EN signal on $memory\cpuregs.regs[17]$5534 ($dff) from module picorv32_base (D = \cpuregs.wdata, Q = \cpuregs.regs[17]).
Adding EN signal on $memory\cpuregs.regs[16]$5532 ($dff) from module picorv32_base (D = \cpuregs.wdata, Q = \cpuregs.regs[16]).
Adding EN signal on $memory\cpuregs.regs[15]$5530 ($dff) from module picorv32_base (D = \cpuregs.wdata, Q = \cpuregs.regs[15]).
Adding EN signal on $memory\cpuregs.regs[14]$5528 ($dff) from module picorv32_base (D = \cpuregs.wdata, Q = \cpuregs.regs[14]).
Adding EN signal on $memory\cpuregs.regs[13]$5526 ($dff) from module picorv32_base (D = \cpuregs.wdata, Q = \cpuregs.regs[13]).
Adding EN signal on $memory\cpuregs.regs[12]$5524 ($dff) from module picorv32_base (D = \cpuregs.wdata, Q = \cpuregs.regs[12]).
Adding EN signal on $memory\cpuregs.regs[11]$5522 ($dff) from module picorv32_base (D = \cpuregs.wdata, Q = \cpuregs.regs[11]).
Adding EN signal on $memory\cpuregs.regs[10]$5520 ($dff) from module picorv32_base (D = \cpuregs.wdata, Q = \cpuregs.regs[10]).
Adding EN signal on $memory\cpuregs.regs[0]$5500 ($dff) from module picorv32_base (D = \cpuregs.wdata, Q = \cpuregs.regs[0]).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4922 ($dffe) from module picorv32_base.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$4922 ($dffe) from module picorv32_base.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4971 ($sdffce) from module picorv32_base.

35.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \picorv32_base..
Removed 31 unused cells and 37 unused wires.
<suppressed ~32 debug messages>

35.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module picorv32_base.

35.18. Rerunning OPT passes. (Maybe there is more to do..)

35.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \picorv32_base..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~91 debug messages>

35.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \picorv32_base.
Performed a total of 0 changes.

35.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\picorv32_base'.
Removed a total of 0 cells.

35.22. Executing OPT_SHARE pass.

35.23. Executing OPT_DFF pass (perform DFF optimizations).

35.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \picorv32_base..

35.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module picorv32_base.

35.26. Finished OPT passes. (There is nothing left to do.)

36. Executing TECHMAP pass (map to technology primitives).

36.1. Executing Verilog-2005 frontend: /build/bin/../share/yosys/techmap.v
Parsing Verilog input from `/build/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

36.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $sdff.
Using template $paramod$constmap:66d421c313e4e958be776b99540ac2de3b59fdbc$paramod$77562a466236eb4a6d905351a0995599b75075cb\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using extmapper maccmap for cells of type $macc.
  add \genblk1.pcpi_mul.rs1 * \genblk1.pcpi_mul.rs2 (33x33 bits, signed)
Using extmapper simplemap for cells of type $or.
Using template $paramod$c6baa65225090ac0a120feab1b920965244aa496\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$cc80a4e89b0341cb117f5d28b0e7244620640141\_90_alu for cells of type $alu.
Using template $paramod$c04af8dbf0e5d1d69bbccb2c7bd8a93fc9ef54dc\_90_alu for cells of type $alu.
Using template $paramod$8fabc56b80a569262acfc42757a02ca0b8e91278\_90_pmux for cells of type $pmux.
Using template $paramod$d901baf1fb63991ac0a40d2e3f4807d372bb57a2\_90_alu for cells of type $alu.
Using template $paramod$b8c0a997bce700f23568a5ada79cc6781d1f5ca0\_90_alu for cells of type $alu.
Using template $paramod$ebf89ea36a793f0f77858f212141d47c833068ad\_90_alu for cells of type $alu.
Using template $paramod$fbc7873bff55778c0b3173955b7e4bce1d9d6834\_90_alu for cells of type $alu.
Using template $paramod$b6b58933bcf3c8b9e3e5de18c2637bd0e12c7c47\_90_alu for cells of type $alu.
Using template $paramod$dc04b7d98e503a7bab16fce2df70e6e2c5ca34d6\_90_alu for cells of type $alu.
Using template $paramod$44a13d10af618e7fbe7b9aad2f6151ffcee1e2fa\_90_alu for cells of type $alu.
Using template $paramod$8742280fdebca84e1c87f2a86ed84f62d558f4cc\_90_alu for cells of type $alu.
Using template $paramod$2653f68ddb8eab7b1907b4a20767b72a824a7a36\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $sdffce.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $sdffe.
Running "alumacc" on wrapper $extern:wrap:$neg:A_SIGNED=0:A_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$neg:A_SIGNED=0:A_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$neg:A_SIGNED=0:A_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $paramod$645fe0cc96ae5edb83bff90cc2c78f4a20ca3e3c\_90_pmux for cells of type $pmux.
Using template $paramod$cc1e387d9d5ac1d3f6e6bed180038d9c0ac48d0c\_90_pmux for cells of type $pmux.
Using template $paramod$54d740639e1393b22262823179ff783ea9f17a35\_90_pmux for cells of type $pmux.
Using template $paramod$59b03ae2620a41577de8da5f5c97b2919e82362b\_90_pmux for cells of type $pmux.
Using template $paramod$b098bc6f249c0ac91c4d6e19d54b23c285914115\_90_pmux for cells of type $pmux.
Using template $paramod$ed0bb9616228df1e6c226f91f8133e751815f1b1\_90_pmux for cells of type $pmux.
Using template $paramod$d629d85c8826a74239b9178d1930215a43b0ceb0\_90_pmux for cells of type $pmux.
Using template $paramod$03eba0cdd46566f6651a3011e0b5671fa6b5e494\_90_alu for cells of type $alu.
Using template $paramod$2407ada40cc3dda6c6015be2b49b748cddb5a800\_90_pmux for cells of type $pmux.
Using template $paramod$24fb226dd75c9d3f6955ec2ad61d794776778cf6\_90_pmux for cells of type $pmux.
Using template $paramod$bf2533632d512eac76dd186c0da49367e29b8e98\_90_pmux for cells of type $pmux.
Using template $paramod$fedb90247e1daaa8b0af86a595f377181f141d27\_90_pmux for cells of type $pmux.
Using template $paramod$c15e84c77f007506123baf6c4be45847f0e33a3b\_90_pmux for cells of type $pmux.
Using template $paramod$521ce43182eecb9f60c72393a788160d2c356bf5\_90_pmux for cells of type $pmux.
Using template $paramod$70d30c21ff772b34d0d1da2801fbd781dc3c70e4\_90_pmux for cells of type $pmux.
Using template $paramod$85df5dc01c7df96a7d8e5f1fdf76ce9ac452af63\_90_pmux for cells of type $pmux.
Using template $paramod$d31bf4d7d72e59528d18fbd4f322e9d608532043\_90_pmux for cells of type $pmux.
Using template $paramod$32e7c4d6f92ff4337599ece53082d2e88a82a9f2\_90_pmux for cells of type $pmux.
Using template $paramod$c2e415ef15bc3ccd2723772353a6b450d3d76206\_90_pmux for cells of type $pmux.
Using template $paramod$f3115659d5e2977ebd2cb01ff3557fc5f6187689\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000100000 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000001000000 for cells of type $fa.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000111111 for cells of type $fa.
Using template $paramod$039520c137afc9cd69dd56c3fb11a4e1fbe5f664\_90_alu for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000001000000 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000011111 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000111111 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000101 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000011110 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
No more expansions possible.
<suppressed ~7998 debug messages>

37. Executing OPT pass (performing simple optimizations).

37.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module picorv32_base.
<suppressed ~10221 debug messages>

37.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\picorv32_base'.
<suppressed ~13767 debug messages>
Removed a total of 4589 cells.

37.3. Executing OPT_DFF pass (perform DFF optimizations).

37.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \picorv32_base..
Removed 646 unused cells and 6430 unused wires.
<suppressed ~647 debug messages>

37.5. Finished fast OPT passes.

38. Executing ABC pass (technology mapping using ABC).

38.1. Extracting gate netlist of module `\picorv32_base' to `<abc-temp-dir>/input.blif'..
Replacing 35 occurrences of constant undef bits with constant zero bits
Extracted 18742 gates and 20876 wires to a netlist network with 2131 inputs and 1073 outputs.

38.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

38.1.2. Re-integrating ABC results.
ABC RESULTS:               NOR cells:      651
ABC RESULTS:               XOR cells:     2697
ABC RESULTS:              XNOR cells:      573
ABC RESULTS:             ORNOT cells:      400
ABC RESULTS:               NOT cells:      524
ABC RESULTS:              NAND cells:     1030
ABC RESULTS:               AND cells:     1315
ABC RESULTS:               MUX cells:     3540
ABC RESULTS:            ANDNOT cells:     4766
ABC RESULTS:                OR cells:     2927
ABC RESULTS:        internal signals:    17672
ABC RESULTS:           input signals:     2131
ABC RESULTS:          output signals:     1073
Removing temp directory.

39. Executing OPT pass (performing simple optimizations).

39.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module picorv32_base.
<suppressed ~1405 debug messages>

39.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\picorv32_base'.
<suppressed ~87 debug messages>
Removed a total of 29 cells.

39.3. Executing OPT_DFF pass (perform DFF optimizations).

39.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \picorv32_base..
Removed 16 unused cells and 6470 unused wires.
<suppressed ~46 debug messages>

39.5. Finished fast OPT passes.

40. Executing HIERARCHY pass (managing design hierarchy).

40.1. Analyzing design hierarchy..
Top module:  \picorv32_base

40.2. Analyzing design hierarchy..
Top module:  \picorv32_base
Removed 0 unused modules.

41. Printing statistics.

=== picorv32_base ===

   Number of wires:              18046
   Number of wire bits:          21747
   Number of public wires:         241
   Number of public wire bits:    2984
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              20518
     $_ANDNOT_                    4764
     $_AND_                       1315
     $_DFFE_PN_                      7
     $_DFFE_PP_                   1408
     $_DFF_P_                      274
     $_MUX_                       3536
     $_NAND_                      1029
     $_NOR_                        631
     $_NOT_                        508
     $_ORNOT_                      400
     $_OR_                        2925
     $_SDFFCE_PN0P_                  7
     $_SDFFCE_PP0P_                 96
     $_SDFFCE_PP1P_                  1
     $_SDFFE_PN0N_                   1
     $_SDFFE_PN0P_                 193
     $_SDFFE_PN1N_                   4
     $_SDFFE_PN1P_                  32
     $_SDFFE_PP0P_                   2
     $_SDFFE_PP1P_                   3
     $_SDFF_PN0_                   108
     $_SDFF_PP0_                     4
     $_XNOR_                       573
     $_XOR_                       2697

42. Executing CHECK pass (checking for obvious problems).
Checking module picorv32_base...
Found and reported 0 problems.

43. Generating Graphviz representation of design.
Writing dot description to `/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/runs/RUN_2024.02.03_09.21.58/tmp/synthesis/post_techmap.dot'.
Dumping module picorv32_base to page 1.

44. Executing SHARE pass (SAT-based resource sharing).

45. Executing OPT pass (performing simple optimizations).

45.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module picorv32_base.

45.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\picorv32_base'.
Removed a total of 0 cells.

45.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \picorv32_base..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

45.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \picorv32_base.
Performed a total of 0 changes.

45.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\picorv32_base'.
Removed a total of 0 cells.

45.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:266:slice$18068 ($_SDFFE_PN0P_) from module picorv32_base (D = $abc$46255$new_n9704, Q = \reg_next_pc [0]).

45.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \picorv32_base..
Removed 1 unused cells and 2 unused wires.
<suppressed ~2 debug messages>

45.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module picorv32_base.

45.9. Rerunning OPT passes. (Maybe there is more to do..)

45.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \picorv32_base..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

45.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \picorv32_base.
Performed a total of 0 changes.

45.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\picorv32_base'.
Removed a total of 0 cells.

45.13. Executing OPT_DFF pass (perform DFF optimizations).

45.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \picorv32_base..

45.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module picorv32_base.

45.16. Finished OPT passes. (There is nothing left to do.)

46. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \picorv32_base..
Removed 0 unused cells and 41 unused wires.
<suppressed ~41 debug messages>

47. Printing statistics.

=== picorv32_base ===

   Number of wires:              18006
   Number of wire bits:          21235
   Number of public wires:         200
   Number of public wire bits:    2502
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              20519
     $_ANDNOT_                    4764
     $_AND_                       1316
     $_DFFE_PN_                      7
     $_DFFE_PP_                   1408
     $_DFF_P_                      274
     $_MUX_                       3535
     $_NAND_                      1029
     $_NOR_                        631
     $_NOT_                        509
     $_ORNOT_                      400
     $_OR_                        2925
     $_SDFFCE_PN0P_                  7
     $_SDFFCE_PP0P_                 96
     $_SDFFCE_PP1P_                  1
     $_SDFFE_PN0N_                   1
     $_SDFFE_PN0P_                 193
     $_SDFFE_PN1N_                   4
     $_SDFFE_PN1P_                  32
     $_SDFFE_PP0P_                   2
     $_SDFFE_PP1P_                   3
     $_SDFF_PN0_                   108
     $_SDFF_PP0_                     4
     $_XNOR_                       573
     $_XOR_                       2697

mapping tbuf

48. Executing TECHMAP pass (map to technology primitives).

48.1. Executing Verilog-2005 frontend: /home/vignesh/.volare/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v
Parsing Verilog input from `/home/vignesh/.volare/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v' to AST representation.
Generating RTLIL representation for module `\$_TBUF_'.
Successfully finished Verilog frontend.

48.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

49. Executing SIMPLEMAP pass (map simple cells to gate primitives).

50. Executing TECHMAP pass (map to technology primitives).

50.1. Executing Verilog-2005 frontend: /home/vignesh/.volare/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v
Parsing Verilog input from `/home/vignesh/.volare/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Successfully finished Verilog frontend.

50.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

51. Executing SIMPLEMAP pass (map simple cells to gate primitives).

52. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell sky130_fd_sc_hd__dfxtp_2 (noninv, pins=3, area=21.27) is a direct match for cell type $_DFF_P_.
  cell sky130_fd_sc_hd__dfrtp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN0_.
  cell sky130_fd_sc_hd__dfstp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN1_.
  cell sky130_fd_sc_hd__dfbbn_2 (noninv, pins=6, area=35.03) is a direct match for cell type $_DFFSR_NNN_.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    \sky130_fd_sc_hd__dfxtp_2 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \sky130_fd_sc_hd__dfrtp_2 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));
    \sky130_fd_sc_hd__dfstp_2 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    \sky130_fd_sc_hd__dfbbn_2 _DFFSR_NNN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    unmapped dff cell: $_DFFSR_PNN_
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

52.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\picorv32_base':
  mapped 2140 $_DFF_P_ cells to \sky130_fd_sc_hd__dfxtp_2 cells.

53. Printing statistics.

=== picorv32_base ===

   Number of wires:              20211
   Number of wire bits:          23440
   Number of public wires:         200
   Number of public wire bits:    2502
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              22724
     $_ANDNOT_                    4764
     $_AND_                       1316
     $_MUX_                       5740
     $_NAND_                      1029
     $_NOR_                        631
     $_NOT_                        509
     $_ORNOT_                      400
     $_OR_                        2925
     $_XNOR_                       573
     $_XOR_                       2697
     sky130_fd_sc_hd__dfxtp_2     2140

[INFO]: USING STRATEGY AREA 0

54. Executing ABC pass (technology mapping using ABC).

54.1. Extracting gate netlist of module `\picorv32_base' to `/tmp/yosys-abc-YRFXUJ/input.blif'..
Extracted 20584 gates and 22827 wires to a netlist network with 2241 inputs and 2200 outputs.

54.1.1. Executing ABC.
Running ABC command: "/build/bin/yosys-abc" -s -f /tmp/yosys-abc-YRFXUJ/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-YRFXUJ/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-YRFXUJ/input.blif 
ABC: + read_lib -w /home/vignesh/OpenLane/designs/designs/ci/picorv32_base/runs/RUN_2024.02.03_09.21.58/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.10 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/home/vignesh/OpenLane/designs/designs/ci/picorv32_base/runs/RUN_2024.02.03_09.21.58/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.13 sec
ABC: Memory =    9.54 MB. Time =     0.13 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /home/vignesh/OpenLane/designs/designs/ci/picorv32_base/runs/RUN_2024.02.03_09.21.58/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /home/vignesh/OpenLane/designs/designs/ci/picorv32_base/runs/RUN_2024.02.03_09.21.58/tmp/synthesis/synthesis.sdc 
ABC: + fx 
ABC: + mfs 
ABC: + strash 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drw -l -z 
ABC: + balance 
ABC: + drf -l -z 
ABC: + drw -l -z 
ABC: + balance 
ABC: + retime -D -D 10000.0 -M 5 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + fraig_store 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + drw -l 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drw -l -z 
ABC: + balance 
ABC: + drf -l -z 
ABC: + drw -l -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + drw -l 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drw -l -z 
ABC: + balance 
ABC: + drf -l -z 
ABC: + drw -l -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + drw -l 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drw -l -z 
ABC: + balance 
ABC: + drf -l -z 
ABC: + drw -l -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + amap -m -Q 0.1 -F 20 -A 20 -C 5000 
ABC: + retime -D -D 10000.0 
ABC: + &get -n 
ABC: + &st 
ABC: + &dch 
ABC: + &nf 
ABC: + &put 
ABC: + buffer -N 10 -S 750.0 
ABC: + upsize -D 10000.0 
ABC: Current delay (8838.24 ps) does not exceed the target delay (10000.00 ps). Upsizing is not performed.
ABC: + dnsize -D 10000.0 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =  16825 ( 17.1 %)   Cap = 11.0 ff (  4.9 %)   Area =   150787.11 ( 81.3 %)   Delay =  9096.39 ps  (  2.6 %)               
ABC: Path  0 --    2092 : 0    1 pi                        A =   0.00  Df =   8.2   -5.1 ps  S =  17.7 ps  Cin =  0.0 ff  Cout =   2.2 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --    8130 : 1   10 sky130_fd_sc_hd__buf_1    A =   3.75  Df = 399.6 -165.0 ps  S = 509.6 ps  Cin =  2.1 ff  Cout =  43.5 ff  Cmax = 130.0 ff  G = 1993  
ABC: Path  2 --    9923 : 2    3 sky130_fd_sc_hd__nand2_2  A =   6.26  Df = 525.4 -137.8 ps  S = 126.3 ps  Cin =  4.4 ff  Cout =  10.8 ff  Cmax = 295.7 ff  G =  233  
ABC: Path  3 --    9926 : 3    2 sky130_fd_sc_hd__or3_2    A =   7.51  Df =1022.7 -420.7 ps  S =  80.6 ps  Cin =  1.5 ff  Cout =   3.9 ff  Cmax = 310.4 ff  G =  249  
ABC: Path  4 --    9929 : 3    2 sky130_fd_sc_hd__and3_2   A =   7.51  Df =1209.2 -332.9 ps  S =  50.2 ps  Cin =  1.5 ff  Cout =   4.2 ff  Cmax = 309.5 ff  G =  264  
ABC: Path  5 --    9931 : 2    1 sky130_fd_sc_hd__and2b_2  A =   8.76  Df =1429.9   -7.5 ps  S =  61.2 ps  Cin =  1.6 ff  Cout =   8.4 ff  Cmax = 310.4 ff  G =  521  
ABC: Path  6 --    9932 : 2    2 sky130_fd_sc_hd__xnor2_2  A =  16.27  Df =1566.5   -5.8 ps  S = 139.3 ps  Cin =  8.5 ff  Cout =   6.2 ff  Cmax = 121.8 ff  G =   70  
ABC: Path  7 --    9946 : 3    4 sky130_fd_sc_hd__or3_2    A =   7.51  Df =2092.7 -358.3 ps  S = 111.4 ps  Cin =  1.5 ff  Cout =  13.1 ff  Cmax = 310.4 ff  G =  834  
ABC: Path  8 --    9948 : 3    4 sky130_fd_sc_hd__and3_2   A =   7.51  Df =2344.6 -271.3 ps  S =  96.5 ps  Cin =  1.5 ff  Cout =  14.3 ff  Cmax = 309.5 ff  G =  908  
ABC: Path  9 --    9951 : 4    2 sky130_fd_sc_hd__o211a_2  A =  10.01  Df =2603.5 -163.6 ps  S =  46.0 ps  Cin =  2.4 ff  Cout =   3.4 ff  Cmax = 268.3 ff  G =  137  
ABC: Path 10 --    9991 : 4    4 sky130_fd_sc_hd__or4bb_2  A =  12.51  Df =3265.6 -167.5 ps  S = 137.4 ps  Cin =  1.5 ff  Cout =  13.9 ff  Cmax = 312.2 ff  G =  903  
ABC: Path 11 --   10145 : 4    4 sky130_fd_sc_hd__a211o_2  A =  10.01  Df =3661.2 -397.7 ps  S =  75.8 ps  Cin =  2.4 ff  Cout =  13.2 ff  Cmax = 325.0 ff  G =  538  
ABC: Path 12 --   10171 : 4    2 sky130_fd_sc_hd__and4_2   A =  10.01  Df =3902.7 -260.8 ps  S =  73.7 ps  Cin =  1.5 ff  Cout =   7.2 ff  Cmax = 300.3 ff  G =  437  
ABC: Path 13 --   10312 : 4    5 sky130_fd_sc_hd__o211a_2  A =  10.01  Df =4181.7  -50.3 ps  S = 125.6 ps  Cin =  2.4 ff  Cout =  18.6 ff  Cmax = 268.3 ff  G =  744  
ABC: Path 14 --   10314 : 3    2 sky130_fd_sc_hd__or3_2    A =   7.51  Df =4654.7 -186.2 ps  S =  91.3 ps  Cin =  1.5 ff  Cout =   6.9 ff  Cmax = 310.4 ff  G =  442  
ABC: Path 15 --   10316 : 4    3 sky130_fd_sc_hd__o211a_2  A =  10.01  Df =4818.6 -159.5 ps  S =  72.0 ps  Cin =  2.4 ff  Cout =   8.4 ff  Cmax = 268.3 ff  G =  339  
ABC: Path 16 --   10318 : 3    3 sky130_fd_sc_hd__or3_2    A =   7.51  Df =5293.5 -247.5 ps  S =  96.6 ps  Cin =  1.5 ff  Cout =   8.6 ff  Cmax = 310.4 ff  G =  548  
ABC: Path 17 --   10320 : 4    2 sky130_fd_sc_hd__o211a_2  A =  10.01  Df =5453.7 -225.5 ps  S =  61.4 ps  Cin =  2.4 ff  Cout =   6.3 ff  Cmax = 268.3 ff  G =  249  
ABC: Path 18 --   10322 : 2    2 sky130_fd_sc_hd__or2_2    A =   6.26  Df =5774.2 -137.8 ps  S =  76.2 ps  Cin =  1.5 ff  Cout =  10.5 ff  Cmax = 299.4 ff  G =  695  
ABC: Path 19 --   10479 : 2    3 sky130_fd_sc_hd__or2_2    A =   6.26  Df =6076.9 -266.5 ps  S =  70.9 ps  Cin =  1.5 ff  Cout =   9.1 ff  Cmax = 299.4 ff  G =  583  
ABC: Path 20 --   10814 : 4    1 sky130_fd_sc_hd__or4_2    A =   8.76  Df =6702.0 -563.7 ps  S =  90.1 ps  Cin =  1.5 ff  Cout =   1.4 ff  Cmax = 310.4 ff  G =   89  
ABC: Path 21 --   10815 : 3    3 sky130_fd_sc_hd__o21bai_2 A =  11.26  Df =6922.6 -244.9 ps  S = 157.2 ps  Cin =  3.4 ff  Cout =   9.5 ff  Cmax = 140.1 ff  G =  270  
ABC: Path 22 --   12126 : 5    2 sky130_fd_sc_hd__a2111o_2 A =  12.51  Df =7405.4 -554.5 ps  S =  75.1 ps  Cin =  2.4 ff  Cout =   7.1 ff  Cmax = 324.1 ff  G =  281  
ABC: Path 23 --   13206 : 4    2 sky130_fd_sc_hd__a211o_2  A =  10.01  Df =7755.4 -770.7 ps  S =  59.6 ps  Cin =  2.4 ff  Cout =   7.0 ff  Cmax = 325.0 ff  G =  288  
ABC: Path 24 --   13645 : 3    2 sky130_fd_sc_hd__a21o_2   A =   8.76  Df =7952.9 -847.7 ps  S =  45.6 ps  Cin =  2.4 ff  Cout =   6.1 ff  Cmax = 309.5 ff  G =  250  
ABC: Path 25 --   13843 : 3    3 sky130_fd_sc_hd__a21oi_2  A =   8.76  Df =8088.8 -932.7 ps  S = 121.0 ps  Cin =  4.6 ff  Cout =   6.6 ff  Cmax = 128.2 ff  G =  137  
ABC: Path 26 --   14180 : 4    3 sky130_fd_sc_hd__o211a_2  A =  10.01  Df =8302.8 -874.5 ps  S =  74.2 ps  Cin =  2.4 ff  Cout =   8.8 ff  Cmax = 268.3 ff  G =  356  
ABC: Path 27 --   14412 : 4    2 sky130_fd_sc_hd__o211ai_2 A =  12.51  Df =8404.6 -792.9 ps  S = 156.7 ps  Cin =  4.4 ff  Cout =   7.1 ff  Cmax = 133.7 ff  G =  154  
ABC: Path 28 --   14482 : 4    2 sky130_fd_sc_hd__a31o_2   A =   8.76  Df =8675.4 -847.0 ps  S =  92.3 ps  Cin =  2.4 ff  Cout =  13.2 ff  Cmax = 271.9 ff  G =  538  
ABC: Path 29 --   14485 : 3    1 sky130_fd_sc_hd__o21ai_2  A =   8.76  Df =8828.0 -927.8 ps  S = 148.8 ps  Cin =  4.5 ff  Cout =   9.0 ff  Cmax = 139.2 ff  G =  190  
ABC: Path 30 --   14528 : 2    1 sky130_fd_sc_hd__xnor2_2  A =  16.27  Df =9096.4 -805.2 ps  S = 453.8 ps  Cin =  8.5 ff  Cout =  33.4 ff  Cmax = 121.8 ff  G =  394  
ABC: Start-point = pi2091 (\genblk1.pcpi_mul.rs2 [12]).  End-point = po302 ($auto$maccmap.cc:240:synth$6925.Y [63]).
ABC: + print_stats -m 
ABC: netlist                       : i/o = 2241/ 2200  lat =    0  nd = 16825  edge =  44458  area =150798.49  delay =34.00  lev = 34
ABC: + write_blif /tmp/yosys-abc-YRFXUJ/output.blif 

54.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__o221ai_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o2111a_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a22oi_2 cells:      191
ABC RESULTS:   sky130_fd_sc_hd__a311oi_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o2111ai_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nor2b_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__o31ai_2 cells:       19
ABC RESULTS:   sky130_fd_sc_hd__or4bb_2 cells:       21
ABC RESULTS:   sky130_fd_sc_hd__nand4_2 cells:       91
ABC RESULTS:   sky130_fd_sc_hd__a21boi_2 cells:       41
ABC RESULTS:   sky130_fd_sc_hd__o41a_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__and4b_2 cells:       16
ABC RESULTS:   sky130_fd_sc_hd__o211ai_2 cells:       93
ABC RESULTS:   sky130_fd_sc_hd__o311ai_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o32a_2 cells:       12
ABC RESULTS:   sky130_fd_sc_hd__mux4_2 cells:      249
ABC RESULTS:   sky130_fd_sc_hd__a211oi_2 cells:      124
ABC RESULTS:   sky130_fd_sc_hd__a2111oi_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a221oi_2 cells:       13
ABC RESULTS:   sky130_fd_sc_hd__a2111o_2 cells:       18
ABC RESULTS:   sky130_fd_sc_hd__nor3b_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__nand3b_2 cells:       27
ABC RESULTS:   sky130_fd_sc_hd__or4b_2 cells:       18
ABC RESULTS:   sky130_fd_sc_hd__and4bb_2 cells:       20
ABC RESULTS:   sky130_fd_sc_hd__and4_2 cells:      299
ABC RESULTS:   sky130_fd_sc_hd__o21bai_2 cells:       44
ABC RESULTS:   sky130_fd_sc_hd__nand2b_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__a41o_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__nor4_2 cells:       23
ABC RESULTS:   sky130_fd_sc_hd__and3b_2 cells:       64
ABC RESULTS:   sky130_fd_sc_hd__and2b_2 cells:      341
ABC RESULTS:   sky130_fd_sc_hd__o311a_2 cells:       17
ABC RESULTS:   sky130_fd_sc_hd__o2bb2a_2 cells:       46
ABC RESULTS:   sky130_fd_sc_hd__a21bo_2 cells:      107
ABC RESULTS:   sky130_fd_sc_hd__nor3_2 cells:      106
ABC RESULTS:   sky130_fd_sc_hd__o31a_2 cells:       37
ABC RESULTS:   sky130_fd_sc_hd__o32ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a311o_2 cells:       14
ABC RESULTS:   sky130_fd_sc_hd__o22ai_2 cells:       12
ABC RESULTS:   sky130_fd_sc_hd__o221a_2 cells:      116
ABC RESULTS:   sky130_fd_sc_hd__o21ba_2 cells:      148
ABC RESULTS:   sky130_fd_sc_hd__or3b_2 cells:       48
ABC RESULTS:   sky130_fd_sc_hd__or2b_2 cells:      223
ABC RESULTS:   sky130_fd_sc_hd__xnor2_2 cells:     1080
ABC RESULTS:   sky130_fd_sc_hd__a2bb2o_2 cells:       60
ABC RESULTS:   sky130_fd_sc_hd__a22o_2 cells:      696
ABC RESULTS:   sky130_fd_sc_hd__or3_2 cells:      224
ABC RESULTS:   sky130_fd_sc_hd__a31oi_2 cells:       20
ABC RESULTS:   sky130_fd_sc_hd__xor2_2 cells:      319
ABC RESULTS:   sky130_fd_sc_hd__nand3_2 cells:      187
ABC RESULTS:   sky130_fd_sc_hd__o21ai_2 cells:      295
ABC RESULTS:   sky130_fd_sc_hd__a32o_2 cells:       47
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:      432
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:      383
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:      972
ABC RESULTS:   sky130_fd_sc_hd__a211o_2 cells:      316
ABC RESULTS:   sky130_fd_sc_hd__a221o_2 cells:      240
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:      317
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:      191
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:      628
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:      339
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:     1042
ABC RESULTS:   sky130_fd_sc_hd__o211a_2 cells:      361
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:      532
ABC RESULTS:   sky130_fd_sc_hd__o22a_2 cells:      170
ABC RESULTS:   sky130_fd_sc_hd__or4_2 cells:       95
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:      717
ABC RESULTS:   sky130_fd_sc_hd__mux2_2 cells:     1825
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:     2687
ABC RESULTS:        internal signals:    18386
ABC RESULTS:           input signals:     2241
ABC RESULTS:          output signals:     2200
Removing temp directory.

55. Executing SETUNDEF pass (replace undef values with defined constants).

56. Executing HILOMAP pass (mapping to constant drivers).

57. Executing SPLITNETS pass (splitting up multi-bit signals).

58. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \picorv32_base..
Removed 4 unused cells and 23435 unused wires.
<suppressed ~121 debug messages>

59. Executing INSBUF pass (insert buffer cells for connected wires).
Add picorv32_base/$auto$insbuf.cc:97:execute$86013: \mem_la_wdata [0] -> \pcpi_rs2 [0]
Add picorv32_base/$auto$insbuf.cc:97:execute$86014: \mem_la_wdata [1] -> \pcpi_rs2 [1]
Add picorv32_base/$auto$insbuf.cc:97:execute$86015: \mem_la_wdata [2] -> \pcpi_rs2 [2]
Add picorv32_base/$auto$insbuf.cc:97:execute$86016: \mem_la_wdata [3] -> \pcpi_rs2 [3]
Add picorv32_base/$auto$insbuf.cc:97:execute$86017: \mem_la_wdata [4] -> \pcpi_rs2 [4]
Add picorv32_base/$auto$insbuf.cc:97:execute$86018: \mem_la_wdata [5] -> \pcpi_rs2 [5]
Add picorv32_base/$auto$insbuf.cc:97:execute$86019: \mem_la_wdata [6] -> \pcpi_rs2 [6]
Add picorv32_base/$auto$insbuf.cc:97:execute$86020: \mem_la_wdata [7] -> \pcpi_rs2 [7]

60. Executing CHECK pass (checking for obvious problems).
Checking module picorv32_base...
Warning: Wire picorv32_base.\trap is used but has no driver.
Warning: Wire picorv32_base.\trace_valid is used but has no driver.
Warning: Wire picorv32_base.\trace_data [35] is used but has no driver.
Warning: Wire picorv32_base.\trace_data [34] is used but has no driver.
Warning: Wire picorv32_base.\trace_data [33] is used but has no driver.
Warning: Wire picorv32_base.\trace_data [32] is used but has no driver.
Warning: Wire picorv32_base.\trace_data [31] is used but has no driver.
Warning: Wire picorv32_base.\trace_data [30] is used but has no driver.
Warning: Wire picorv32_base.\trace_data [29] is used but has no driver.
Warning: Wire picorv32_base.\trace_data [28] is used but has no driver.
Warning: Wire picorv32_base.\trace_data [27] is used but has no driver.
Warning: Wire picorv32_base.\trace_data [26] is used but has no driver.
Warning: Wire picorv32_base.\trace_data [25] is used but has no driver.
Warning: Wire picorv32_base.\trace_data [24] is used but has no driver.
Warning: Wire picorv32_base.\trace_data [23] is used but has no driver.
Warning: Wire picorv32_base.\trace_data [22] is used but has no driver.
Warning: Wire picorv32_base.\trace_data [21] is used but has no driver.
Warning: Wire picorv32_base.\trace_data [20] is used but has no driver.
Warning: Wire picorv32_base.\trace_data [19] is used but has no driver.
Warning: Wire picorv32_base.\trace_data [18] is used but has no driver.
Warning: Wire picorv32_base.\trace_data [17] is used but has no driver.
Warning: Wire picorv32_base.\trace_data [16] is used but has no driver.
Warning: Wire picorv32_base.\trace_data [15] is used but has no driver.
Warning: Wire picorv32_base.\trace_data [14] is used but has no driver.
Warning: Wire picorv32_base.\trace_data [13] is used but has no driver.
Warning: Wire picorv32_base.\trace_data [12] is used but has no driver.
Warning: Wire picorv32_base.\trace_data [11] is used but has no driver.
Warning: Wire picorv32_base.\trace_data [10] is used but has no driver.
Warning: Wire picorv32_base.\trace_data [9] is used but has no driver.
Warning: Wire picorv32_base.\trace_data [8] is used but has no driver.
Warning: Wire picorv32_base.\trace_data [7] is used but has no driver.
Warning: Wire picorv32_base.\trace_data [6] is used but has no driver.
Warning: Wire picorv32_base.\trace_data [5] is used but has no driver.
Warning: Wire picorv32_base.\trace_data [4] is used but has no driver.
Warning: Wire picorv32_base.\trace_data [3] is used but has no driver.
Warning: Wire picorv32_base.\trace_data [2] is used but has no driver.
Warning: Wire picorv32_base.\trace_data [1] is used but has no driver.
Warning: Wire picorv32_base.\trace_data [0] is used but has no driver.
Warning: Wire picorv32_base.\pcpi_valid is used but has no driver.
Warning: Wire picorv32_base.\pcpi_rs2 [31] is used but has no driver.
Warning: Wire picorv32_base.\pcpi_rs2 [30] is used but has no driver.
Warning: Wire picorv32_base.\pcpi_rs2 [29] is used but has no driver.
Warning: Wire picorv32_base.\pcpi_rs2 [28] is used but has no driver.
Warning: Wire picorv32_base.\pcpi_rs2 [27] is used but has no driver.
Warning: Wire picorv32_base.\pcpi_rs2 [26] is used but has no driver.
Warning: Wire picorv32_base.\pcpi_rs2 [25] is used but has no driver.
Warning: Wire picorv32_base.\pcpi_rs2 [24] is used but has no driver.
Warning: Wire picorv32_base.\pcpi_rs2 [23] is used but has no driver.
Warning: Wire picorv32_base.\pcpi_rs2 [22] is used but has no driver.
Warning: Wire picorv32_base.\pcpi_rs2 [21] is used but has no driver.
Warning: Wire picorv32_base.\pcpi_rs2 [20] is used but has no driver.
Warning: Wire picorv32_base.\pcpi_rs2 [19] is used but has no driver.
Warning: Wire picorv32_base.\pcpi_rs2 [18] is used but has no driver.
Warning: Wire picorv32_base.\pcpi_rs2 [17] is used but has no driver.
Warning: Wire picorv32_base.\pcpi_rs2 [16] is used but has no driver.
Warning: Wire picorv32_base.\pcpi_rs2 [15] is used but has no driver.
Warning: Wire picorv32_base.\pcpi_rs2 [14] is used but has no driver.
Warning: Wire picorv32_base.\pcpi_rs2 [13] is used but has no driver.
Warning: Wire picorv32_base.\pcpi_rs2 [12] is used but has no driver.
Warning: Wire picorv32_base.\pcpi_rs2 [11] is used but has no driver.
Warning: Wire picorv32_base.\pcpi_rs2 [10] is used but has no driver.
Warning: Wire picorv32_base.\pcpi_rs2 [9] is used but has no driver.
Warning: Wire picorv32_base.\pcpi_rs2 [8] is used but has no driver.
Warning: Wire picorv32_base.\pcpi_rs2 [7] is used but has no driver.
Warning: Wire picorv32_base.\pcpi_rs2 [6] is used but has no driver.
Warning: Wire picorv32_base.\pcpi_rs2 [5] is used but has no driver.
Warning: Wire picorv32_base.\pcpi_rs2 [4] is used but has no driver.
Warning: Wire picorv32_base.\pcpi_rs2 [3] is used but has no driver.
Warning: Wire picorv32_base.\pcpi_rs2 [2] is used but has no driver.
Warning: Wire picorv32_base.\pcpi_rs2 [1] is used but has no driver.
Warning: Wire picorv32_base.\pcpi_rs2 [0] is used but has no driver.
Warning: Wire picorv32_base.\pcpi_rs1 [31] is used but has no driver.
Warning: Wire picorv32_base.\pcpi_rs1 [30] is used but has no driver.
Warning: Wire picorv32_base.\pcpi_rs1 [29] is used but has no driver.
Warning: Wire picorv32_base.\pcpi_rs1 [28] is used but has no driver.
Warning: Wire picorv32_base.\pcpi_rs1 [27] is used but has no driver.
Warning: Wire picorv32_base.\pcpi_rs1 [26] is used but has no driver.
Warning: Wire picorv32_base.\pcpi_rs1 [25] is used but has no driver.
Warning: Wire picorv32_base.\pcpi_rs1 [24] is used but has no driver.
Warning: Wire picorv32_base.\pcpi_rs1 [23] is used but has no driver.
Warning: Wire picorv32_base.\pcpi_rs1 [22] is used but has no driver.
Warning: Wire picorv32_base.\pcpi_rs1 [21] is used but has no driver.
Warning: Wire picorv32_base.\pcpi_rs1 [20] is used but has no driver.
Warning: Wire picorv32_base.\pcpi_rs1 [19] is used but has no driver.
Warning: Wire picorv32_base.\pcpi_rs1 [18] is used but has no driver.
Warning: Wire picorv32_base.\pcpi_rs1 [17] is used but has no driver.
Warning: Wire picorv32_base.\pcpi_rs1 [16] is used but has no driver.
Warning: Wire picorv32_base.\pcpi_rs1 [15] is used but has no driver.
Warning: Wire picorv32_base.\pcpi_rs1 [14] is used but has no driver.
Warning: Wire picorv32_base.\pcpi_rs1 [13] is used but has no driver.
Warning: Wire picorv32_base.\pcpi_rs1 [12] is used but has no driver.
Warning: Wire picorv32_base.\pcpi_rs1 [11] is used but has no driver.
Warning: Wire picorv32_base.\pcpi_rs1 [10] is used but has no driver.
Warning: Wire picorv32_base.\pcpi_rs1 [9] is used but has no driver.
Warning: Wire picorv32_base.\pcpi_rs1 [8] is used but has no driver.
Warning: Wire picorv32_base.\pcpi_rs1 [7] is used but has no driver.
Warning: Wire picorv32_base.\pcpi_rs1 [6] is used but has no driver.
Warning: Wire picorv32_base.\pcpi_rs1 [5] is used but has no driver.
Warning: Wire picorv32_base.\pcpi_rs1 [4] is used but has no driver.
Warning: Wire picorv32_base.\pcpi_rs1 [3] is used but has no driver.
Warning: Wire picorv32_base.\pcpi_rs1 [2] is used but has no driver.
Warning: Wire picorv32_base.\pcpi_rs1 [1] is used but has no driver.
Warning: Wire picorv32_base.\pcpi_rs1 [0] is used but has no driver.
Warning: Wire picorv32_base.\pcpi_insn [31] is used but has no driver.
Warning: Wire picorv32_base.\pcpi_insn [30] is used but has no driver.
Warning: Wire picorv32_base.\pcpi_insn [29] is used but has no driver.
Warning: Wire picorv32_base.\pcpi_insn [28] is used but has no driver.
Warning: Wire picorv32_base.\pcpi_insn [27] is used but has no driver.
Warning: Wire picorv32_base.\pcpi_insn [26] is used but has no driver.
Warning: Wire picorv32_base.\pcpi_insn [25] is used but has no driver.
Warning: Wire picorv32_base.\pcpi_insn [24] is used but has no driver.
Warning: Wire picorv32_base.\pcpi_insn [23] is used but has no driver.
Warning: Wire picorv32_base.\pcpi_insn [22] is used but has no driver.
Warning: Wire picorv32_base.\pcpi_insn [21] is used but has no driver.
Warning: Wire picorv32_base.\pcpi_insn [20] is used but has no driver.
Warning: Wire picorv32_base.\pcpi_insn [19] is used but has no driver.
Warning: Wire picorv32_base.\pcpi_insn [18] is used but has no driver.
Warning: Wire picorv32_base.\pcpi_insn [17] is used but has no driver.
Warning: Wire picorv32_base.\pcpi_insn [16] is used but has no driver.
Warning: Wire picorv32_base.\pcpi_insn [15] is used but has no driver.
Warning: Wire picorv32_base.\pcpi_insn [14] is used but has no driver.
Warning: Wire picorv32_base.\pcpi_insn [13] is used but has no driver.
Warning: Wire picorv32_base.\pcpi_insn [12] is used but has no driver.
Warning: Wire picorv32_base.\pcpi_insn [11] is used but has no driver.
Warning: Wire picorv32_base.\pcpi_insn [10] is used but has no driver.
Warning: Wire picorv32_base.\pcpi_insn [9] is used but has no driver.
Warning: Wire picorv32_base.\pcpi_insn [8] is used but has no driver.
Warning: Wire picorv32_base.\pcpi_insn [7] is used but has no driver.
Warning: Wire picorv32_base.\pcpi_insn [6] is used but has no driver.
Warning: Wire picorv32_base.\pcpi_insn [5] is used but has no driver.
Warning: Wire picorv32_base.\pcpi_insn [4] is used but has no driver.
Warning: Wire picorv32_base.\pcpi_insn [3] is used but has no driver.
Warning: Wire picorv32_base.\pcpi_insn [2] is used but has no driver.
Warning: Wire picorv32_base.\pcpi_insn [1] is used but has no driver.
Warning: Wire picorv32_base.\pcpi_insn [0] is used but has no driver.
Warning: Wire picorv32_base.\mem_wstrb [3] is used but has no driver.
Warning: Wire picorv32_base.\mem_wstrb [2] is used but has no driver.
Warning: Wire picorv32_base.\mem_wstrb [1] is used but has no driver.
Warning: Wire picorv32_base.\mem_wstrb [0] is used but has no driver.
Warning: Wire picorv32_base.\mem_wdata [31] is used but has no driver.
Warning: Wire picorv32_base.\mem_wdata [30] is used but has no driver.
Warning: Wire picorv32_base.\mem_wdata [29] is used but has no driver.
Warning: Wire picorv32_base.\mem_wdata [28] is used but has no driver.
Warning: Wire picorv32_base.\mem_wdata [27] is used but has no driver.
Warning: Wire picorv32_base.\mem_wdata [26] is used but has no driver.
Warning: Wire picorv32_base.\mem_wdata [25] is used but has no driver.
Warning: Wire picorv32_base.\mem_wdata [24] is used but has no driver.
Warning: Wire picorv32_base.\mem_wdata [23] is used but has no driver.
Warning: Wire picorv32_base.\mem_wdata [22] is used but has no driver.
Warning: Wire picorv32_base.\mem_wdata [21] is used but has no driver.
Warning: Wire picorv32_base.\mem_wdata [20] is used but has no driver.
Warning: Wire picorv32_base.\mem_wdata [19] is used but has no driver.
Warning: Wire picorv32_base.\mem_wdata [18] is used but has no driver.
Warning: Wire picorv32_base.\mem_wdata [17] is used but has no driver.
Warning: Wire picorv32_base.\mem_wdata [16] is used but has no driver.
Warning: Wire picorv32_base.\mem_wdata [15] is used but has no driver.
Warning: Wire picorv32_base.\mem_wdata [14] is used but has no driver.
Warning: Wire picorv32_base.\mem_wdata [13] is used but has no driver.
Warning: Wire picorv32_base.\mem_wdata [12] is used but has no driver.
Warning: Wire picorv32_base.\mem_wdata [11] is used but has no driver.
Warning: Wire picorv32_base.\mem_wdata [10] is used but has no driver.
Warning: Wire picorv32_base.\mem_wdata [9] is used but has no driver.
Warning: Wire picorv32_base.\mem_wdata [8] is used but has no driver.
Warning: Wire picorv32_base.\mem_wdata [7] is used but has no driver.
Warning: Wire picorv32_base.\mem_wdata [6] is used but has no driver.
Warning: Wire picorv32_base.\mem_wdata [5] is used but has no driver.
Warning: Wire picorv32_base.\mem_wdata [4] is used but has no driver.
Warning: Wire picorv32_base.\mem_wdata [3] is used but has no driver.
Warning: Wire picorv32_base.\mem_wdata [2] is used but has no driver.
Warning: Wire picorv32_base.\mem_wdata [1] is used but has no driver.
Warning: Wire picorv32_base.\mem_wdata [0] is used but has no driver.
Warning: Wire picorv32_base.\mem_valid is used but has no driver.
Warning: Wire picorv32_base.\mem_la_wstrb [3] is used but has no driver.
Warning: Wire picorv32_base.\mem_la_wstrb [2] is used but has no driver.
Warning: Wire picorv32_base.\mem_la_wstrb [1] is used but has no driver.
Warning: Wire picorv32_base.\mem_la_wstrb [0] is used but has no driver.
Warning: Wire picorv32_base.\mem_la_write is used but has no driver.
Warning: Wire picorv32_base.\mem_la_wdata [31] is used but has no driver.
Warning: Wire picorv32_base.\mem_la_wdata [30] is used but has no driver.
Warning: Wire picorv32_base.\mem_la_wdata [29] is used but has no driver.
Warning: Wire picorv32_base.\mem_la_wdata [28] is used but has no driver.
Warning: Wire picorv32_base.\mem_la_wdata [27] is used but has no driver.
Warning: Wire picorv32_base.\mem_la_wdata [26] is used but has no driver.
Warning: Wire picorv32_base.\mem_la_wdata [25] is used but has no driver.
Warning: Wire picorv32_base.\mem_la_wdata [24] is used but has no driver.
Warning: Wire picorv32_base.\mem_la_wdata [23] is used but has no driver.
Warning: Wire picorv32_base.\mem_la_wdata [22] is used but has no driver.
Warning: Wire picorv32_base.\mem_la_wdata [21] is used but has no driver.
Warning: Wire picorv32_base.\mem_la_wdata [20] is used but has no driver.
Warning: Wire picorv32_base.\mem_la_wdata [19] is used but has no driver.
Warning: Wire picorv32_base.\mem_la_wdata [18] is used but has no driver.
Warning: Wire picorv32_base.\mem_la_wdata [17] is used but has no driver.
Warning: Wire picorv32_base.\mem_la_wdata [16] is used but has no driver.
Warning: Wire picorv32_base.\mem_la_wdata [15] is used but has no driver.
Warning: Wire picorv32_base.\mem_la_wdata [14] is used but has no driver.
Warning: Wire picorv32_base.\mem_la_wdata [13] is used but has no driver.
Warning: Wire picorv32_base.\mem_la_wdata [12] is used but has no driver.
Warning: Wire picorv32_base.\mem_la_wdata [11] is used but has no driver.
Warning: Wire picorv32_base.\mem_la_wdata [10] is used but has no driver.
Warning: Wire picorv32_base.\mem_la_wdata [9] is used but has no driver.
Warning: Wire picorv32_base.\mem_la_wdata [8] is used but has no driver.
Warning: Wire picorv32_base.\mem_la_wdata [7] is used but has no driver.
Warning: Wire picorv32_base.\mem_la_wdata [6] is used but has no driver.
Warning: Wire picorv32_base.\mem_la_wdata [5] is used but has no driver.
Warning: Wire picorv32_base.\mem_la_wdata [4] is used but has no driver.
Warning: Wire picorv32_base.\mem_la_wdata [3] is used but has no driver.
Warning: Wire picorv32_base.\mem_la_wdata [2] is used but has no driver.
Warning: Wire picorv32_base.\mem_la_wdata [1] is used but has no driver.
Warning: Wire picorv32_base.\mem_la_wdata [0] is used but has no driver.
Warning: Wire picorv32_base.\mem_la_read is used but has no driver.
Warning: Wire picorv32_base.\mem_la_addr [31] is used but has no driver.
Warning: Wire picorv32_base.\mem_la_addr [30] is used but has no driver.
Warning: Wire picorv32_base.\mem_la_addr [29] is used but has no driver.
Warning: Wire picorv32_base.\mem_la_addr [28] is used but has no driver.
Warning: Wire picorv32_base.\mem_la_addr [27] is used but has no driver.
Warning: Wire picorv32_base.\mem_la_addr [26] is used but has no driver.
Warning: Wire picorv32_base.\mem_la_addr [25] is used but has no driver.
Warning: Wire picorv32_base.\mem_la_addr [24] is used but has no driver.
Warning: Wire picorv32_base.\mem_la_addr [23] is used but has no driver.
Warning: Wire picorv32_base.\mem_la_addr [22] is used but has no driver.
Warning: Wire picorv32_base.\mem_la_addr [21] is used but has no driver.
Warning: Wire picorv32_base.\mem_la_addr [20] is used but has no driver.
Warning: Wire picorv32_base.\mem_la_addr [19] is used but has no driver.
Warning: Wire picorv32_base.\mem_la_addr [18] is used but has no driver.
Warning: Wire picorv32_base.\mem_la_addr [17] is used but has no driver.
Warning: Wire picorv32_base.\mem_la_addr [16] is used but has no driver.
Warning: Wire picorv32_base.\mem_la_addr [15] is used but has no driver.
Warning: Wire picorv32_base.\mem_la_addr [14] is used but has no driver.
Warning: Wire picorv32_base.\mem_la_addr [13] is used but has no driver.
Warning: Wire picorv32_base.\mem_la_addr [12] is used but has no driver.
Warning: Wire picorv32_base.\mem_la_addr [11] is used but has no driver.
Warning: Wire picorv32_base.\mem_la_addr [10] is used but has no driver.
Warning: Wire picorv32_base.\mem_la_addr [9] is used but has no driver.
Warning: Wire picorv32_base.\mem_la_addr [8] is used but has no driver.
Warning: Wire picorv32_base.\mem_la_addr [7] is used but has no driver.
Warning: Wire picorv32_base.\mem_la_addr [6] is used but has no driver.
Warning: Wire picorv32_base.\mem_la_addr [5] is used but has no driver.
Warning: Wire picorv32_base.\mem_la_addr [4] is used but has no driver.
Warning: Wire picorv32_base.\mem_la_addr [3] is used but has no driver.
Warning: Wire picorv32_base.\mem_la_addr [2] is used but has no driver.
Warning: Wire picorv32_base.\mem_la_addr [1] is used but has no driver.
Warning: Wire picorv32_base.\mem_la_addr [0] is used but has no driver.
Warning: Wire picorv32_base.\mem_instr is used but has no driver.
Warning: Wire picorv32_base.\mem_addr [31] is used but has no driver.
Warning: Wire picorv32_base.\mem_addr [30] is used but has no driver.
Warning: Wire picorv32_base.\mem_addr [29] is used but has no driver.
Warning: Wire picorv32_base.\mem_addr [28] is used but has no driver.
Warning: Wire picorv32_base.\mem_addr [27] is used but has no driver.
Warning: Wire picorv32_base.\mem_addr [26] is used but has no driver.
Warning: Wire picorv32_base.\mem_addr [25] is used but has no driver.
Warning: Wire picorv32_base.\mem_addr [24] is used but has no driver.
Warning: Wire picorv32_base.\mem_addr [23] is used but has no driver.
Warning: Wire picorv32_base.\mem_addr [22] is used but has no driver.
Warning: Wire picorv32_base.\mem_addr [21] is used but has no driver.
Warning: Wire picorv32_base.\mem_addr [20] is used but has no driver.
Warning: Wire picorv32_base.\mem_addr [19] is used but has no driver.
Warning: Wire picorv32_base.\mem_addr [18] is used but has no driver.
Warning: Wire picorv32_base.\mem_addr [17] is used but has no driver.
Warning: Wire picorv32_base.\mem_addr [16] is used but has no driver.
Warning: Wire picorv32_base.\mem_addr [15] is used but has no driver.
Warning: Wire picorv32_base.\mem_addr [14] is used but has no driver.
Warning: Wire picorv32_base.\mem_addr [13] is used but has no driver.
Warning: Wire picorv32_base.\mem_addr [12] is used but has no driver.
Warning: Wire picorv32_base.\mem_addr [11] is used but has no driver.
Warning: Wire picorv32_base.\mem_addr [10] is used but has no driver.
Warning: Wire picorv32_base.\mem_addr [9] is used but has no driver.
Warning: Wire picorv32_base.\mem_addr [8] is used but has no driver.
Warning: Wire picorv32_base.\mem_addr [7] is used but has no driver.
Warning: Wire picorv32_base.\mem_addr [6] is used but has no driver.
Warning: Wire picorv32_base.\mem_addr [5] is used but has no driver.
Warning: Wire picorv32_base.\mem_addr [4] is used but has no driver.
Warning: Wire picorv32_base.\mem_addr [3] is used but has no driver.
Warning: Wire picorv32_base.\mem_addr [2] is used but has no driver.
Warning: Wire picorv32_base.\mem_addr [1] is used but has no driver.
Warning: Wire picorv32_base.\mem_addr [0] is used but has no driver.
Warning: Wire picorv32_base.\eoi [31] is used but has no driver.
Warning: Wire picorv32_base.\eoi [30] is used but has no driver.
Warning: Wire picorv32_base.\eoi [29] is used but has no driver.
Warning: Wire picorv32_base.\eoi [28] is used but has no driver.
Warning: Wire picorv32_base.\eoi [27] is used but has no driver.
Warning: Wire picorv32_base.\eoi [26] is used but has no driver.
Warning: Wire picorv32_base.\eoi [25] is used but has no driver.
Warning: Wire picorv32_base.\eoi [24] is used but has no driver.
Warning: Wire picorv32_base.\eoi [23] is used but has no driver.
Warning: Wire picorv32_base.\eoi [22] is used but has no driver.
Warning: Wire picorv32_base.\eoi [21] is used but has no driver.
Warning: Wire picorv32_base.\eoi [20] is used but has no driver.
Warning: Wire picorv32_base.\eoi [19] is used but has no driver.
Warning: Wire picorv32_base.\eoi [18] is used but has no driver.
Warning: Wire picorv32_base.\eoi [17] is used but has no driver.
Warning: Wire picorv32_base.\eoi [16] is used but has no driver.
Warning: Wire picorv32_base.\eoi [15] is used but has no driver.
Warning: Wire picorv32_base.\eoi [14] is used but has no driver.
Warning: Wire picorv32_base.\eoi [13] is used but has no driver.
Warning: Wire picorv32_base.\eoi [12] is used but has no driver.
Warning: Wire picorv32_base.\eoi [11] is used but has no driver.
Warning: Wire picorv32_base.\eoi [10] is used but has no driver.
Warning: Wire picorv32_base.\eoi [9] is used but has no driver.
Warning: Wire picorv32_base.\eoi [8] is used but has no driver.
Warning: Wire picorv32_base.\eoi [7] is used but has no driver.
Warning: Wire picorv32_base.\eoi [6] is used but has no driver.
Warning: Wire picorv32_base.\eoi [5] is used but has no driver.
Warning: Wire picorv32_base.\eoi [4] is used but has no driver.
Warning: Wire picorv32_base.\eoi [3] is used but has no driver.
Warning: Wire picorv32_base.\eoi [2] is used but has no driver.
Warning: Wire picorv32_base.\eoi [1] is used but has no driver.
Warning: Wire picorv32_base.\eoi [0] is used but has no driver.
Found and reported 307 problems.

61. Printing statistics.

=== picorv32_base ===

   Number of wires:              18734
   Number of wire bits:          19116
   Number of public wires:        2004
   Number of public wire bits:    2386
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              19014
     sky130_fd_sc_hd__a2111o_2      18
     sky130_fd_sc_hd__a2111oi_2      2
     sky130_fd_sc_hd__a211o_2      316
     sky130_fd_sc_hd__a211oi_2     124
     sky130_fd_sc_hd__a21bo_2      107
     sky130_fd_sc_hd__a21boi_2      41
     sky130_fd_sc_hd__a21o_2       532
     sky130_fd_sc_hd__a21oi_2      628
     sky130_fd_sc_hd__a221o_2      240
     sky130_fd_sc_hd__a221oi_2      13
     sky130_fd_sc_hd__a22o_2       696
     sky130_fd_sc_hd__a22oi_2      191
     sky130_fd_sc_hd__a2bb2o_2      60
     sky130_fd_sc_hd__a311o_2       14
     sky130_fd_sc_hd__a311oi_2       2
     sky130_fd_sc_hd__a31o_2       339
     sky130_fd_sc_hd__a31oi_2       20
     sky130_fd_sc_hd__a32o_2        47
     sky130_fd_sc_hd__a41o_2         9
     sky130_fd_sc_hd__and2_2       383
     sky130_fd_sc_hd__and2b_2      341
     sky130_fd_sc_hd__and3_2       432
     sky130_fd_sc_hd__and3b_2       64
     sky130_fd_sc_hd__and4_2       299
     sky130_fd_sc_hd__and4b_2       16
     sky130_fd_sc_hd__and4bb_2      20
     sky130_fd_sc_hd__buf_1       2687
     sky130_fd_sc_hd__buf_2          8
     sky130_fd_sc_hd__conb_1        41
     sky130_fd_sc_hd__dfxtp_2     2140
     sky130_fd_sc_hd__inv_2        191
     sky130_fd_sc_hd__mux2_2      1825
     sky130_fd_sc_hd__mux4_2       249
     sky130_fd_sc_hd__nand2_2     1042
     sky130_fd_sc_hd__nand2b_2       5
     sky130_fd_sc_hd__nand3_2      187
     sky130_fd_sc_hd__nand3b_2      27
     sky130_fd_sc_hd__nand4_2       91
     sky130_fd_sc_hd__nor2_2       972
     sky130_fd_sc_hd__nor2b_2        7
     sky130_fd_sc_hd__nor3_2       106
     sky130_fd_sc_hd__nor3b_2       10
     sky130_fd_sc_hd__nor4_2        23
     sky130_fd_sc_hd__o2111a_2       3
     sky130_fd_sc_hd__o2111ai_2      2
     sky130_fd_sc_hd__o211a_2      361
     sky130_fd_sc_hd__o211ai_2      93
     sky130_fd_sc_hd__o21a_2       317
     sky130_fd_sc_hd__o21ai_2      295
     sky130_fd_sc_hd__o21ba_2      148
     sky130_fd_sc_hd__o21bai_2      44
     sky130_fd_sc_hd__o221a_2      116
     sky130_fd_sc_hd__o221ai_2       2
     sky130_fd_sc_hd__o22a_2       170
     sky130_fd_sc_hd__o22ai_2       12
     sky130_fd_sc_hd__o2bb2a_2      46
     sky130_fd_sc_hd__o311a_2       17
     sky130_fd_sc_hd__o311ai_2       3
     sky130_fd_sc_hd__o31a_2        37
     sky130_fd_sc_hd__o31ai_2       19
     sky130_fd_sc_hd__o32a_2        12
     sky130_fd_sc_hd__o32ai_2        1
     sky130_fd_sc_hd__o41a_2         6
     sky130_fd_sc_hd__or2_2        717
     sky130_fd_sc_hd__or2b_2       223
     sky130_fd_sc_hd__or3_2        224
     sky130_fd_sc_hd__or3b_2        48
     sky130_fd_sc_hd__or4_2         95
     sky130_fd_sc_hd__or4b_2        18
     sky130_fd_sc_hd__or4bb_2       21
     sky130_fd_sc_hd__xnor2_2     1080
     sky130_fd_sc_hd__xor2_2       319

   Chip area for module '\picorv32_base': 196499.708800

62. Executing Verilog backend.
Dumping module `\picorv32_base'.

63. Executing JSON backend.

Warnings: 307 unique messages, 307 total
End of script. Logfile hash: 9bfe0db31b, CPU: user 21.56s system 0.40s, MEM: 130.82 MB peak
Yosys 0.34 (git sha1 4a1b5599258, gcc 8.3.1 -fPIC -Os)
Time spent: 68% 2x abc (45 sec), 11% 44x opt_expr (7 sec), ...
