// Seed: 4153730767
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input id_5;
  input id_4;
  inout id_3;
  inout id_2;
  inout id_1;
  assign id_3[1] = id_2;
  integer id_5;
  logic   id_6;
endmodule
