TimeQuest Timing Analyzer report for check
Mon Aug 03 23:33:09 2015
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'CLKPLL_inst|altpll_component|pll|clk[0]'
 12. Slow Model Setup: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]'
 13. Slow Model Setup: 'clk_sample[9]'
 14. Slow Model Hold: 'clk_sample[9]'
 15. Slow Model Hold: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]'
 16. Slow Model Hold: 'CLKPLL_inst|altpll_component|pll|clk[0]'
 17. Slow Model Minimum Pulse Width: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]'
 18. Slow Model Minimum Pulse Width: 'clk_sample[9]'
 19. Slow Model Minimum Pulse Width: 'CLKPLL_inst|altpll_component|pll|clk[0]'
 20. Slow Model Minimum Pulse Width: 'iCLK_50'
 21. Setup Times
 22. Hold Times
 23. Clock to Output Times
 24. Minimum Clock to Output Times
 25. Fast Model Setup Summary
 26. Fast Model Hold Summary
 27. Fast Model Recovery Summary
 28. Fast Model Removal Summary
 29. Fast Model Minimum Pulse Width Summary
 30. Fast Model Setup: 'CLKPLL_inst|altpll_component|pll|clk[0]'
 31. Fast Model Setup: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]'
 32. Fast Model Setup: 'clk_sample[9]'
 33. Fast Model Hold: 'clk_sample[9]'
 34. Fast Model Hold: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]'
 35. Fast Model Hold: 'CLKPLL_inst|altpll_component|pll|clk[0]'
 36. Fast Model Minimum Pulse Width: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]'
 37. Fast Model Minimum Pulse Width: 'clk_sample[9]'
 38. Fast Model Minimum Pulse Width: 'CLKPLL_inst|altpll_component|pll|clk[0]'
 39. Fast Model Minimum Pulse Width: 'iCLK_50'
 40. Setup Times
 41. Hold Times
 42. Clock to Output Times
 43. Minimum Clock to Output Times
 44. Multicorner Timing Analysis Summary
 45. Setup Times
 46. Hold Times
 47. Clock to Output Times
 48. Minimum Clock to Output Times
 49. Setup Transfers
 50. Hold Transfers
 51. Report TCCS
 52. Report RSKM
 53. Unconstrained Paths
 54. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; check                                                              ;
; Device Family      ; Cyclone II                                                         ;
; Device Name        ; EP2C70F896C6                                                       ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Combined                                                           ;
; Rise/Fall Delays   ; Unavailable                                                        ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-------------------------------------------+---------------------------------------------+
; Clock Name                              ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                    ; Targets                                     ;
+-----------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-------------------------------------------+---------------------------------------------+
; clk_sample[9]                           ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                           ; { clk_sample[9] }                           ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; Generated ; 15.384 ; 65.0 MHz   ; 0.000 ; 7.692  ; 50.00      ; 10        ; 13          ;       ;        ;           ;            ; false    ; iCLK_50 ; CLKPLL_inst|altpll_component|pll|inclk[0] ; { CLKPLL_inst|altpll_component|pll|clk[0] } ;
; iCLK_50                                 ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                           ; { iCLK_50 }                                 ;
; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                           ; { SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] } ;
+-----------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-------------------------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                       ;
+------------+-----------------+-----------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                              ; Note ;
+------------+-----------------+-----------------------------------------+------+
; 132.47 MHz ; 132.47 MHz      ; CLKPLL_inst|altpll_component|pll|clk[0] ;      ;
; 295.51 MHz ; 295.51 MHz      ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;      ;
; 400.32 MHz ; 400.32 MHz      ; clk_sample[9]                           ;      ;
+------------+-----------------+-----------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------+
; Slow Model Setup Summary                                         ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; CLKPLL_inst|altpll_component|pll|clk[0] ; -6.427 ; -389.971      ;
; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; -3.785 ; -61.557       ;
; clk_sample[9]                           ; -1.498 ; -14.432       ;
+-----------------------------------------+--------+---------------+


+------------------------------------------------------------------+
; Slow Model Hold Summary                                          ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; clk_sample[9]                           ; -2.048 ; -32.768       ;
; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; -1.368 ; -2.873        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.049 ; -0.049        ;
+-----------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                           ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; -0.500 ; -25.000       ;
; clk_sample[9]                           ; -0.500 ; -16.000       ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; 5.565  ; 0.000         ;
; iCLK_50                                 ; 10.000 ; 0.000         ;
+-----------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLKPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                                                                                                                                                                                   ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -6.427 ; check_counter[8]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.800     ; 2.600      ;
; -6.389 ; check_counter[8]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a8~portb_datain_reg0    ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.786     ; 2.576      ;
; -6.384 ; check_counter[15]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a63~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.814     ; 2.543      ;
; -6.348 ; check_counter[12]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a28~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.821     ; 2.500      ;
; -6.347 ; check_counter[8]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a40~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.792     ; 2.528      ;
; -6.341 ; check_counter[8]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a56~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.781     ; 2.533      ;
; -6.338 ; check_counter[4]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a52~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.805     ; 2.506      ;
; -6.331 ; check_counter[14]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a62~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.802     ; 2.502      ;
; -6.310 ; check_counter[10]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.784     ; 2.499      ;
; -6.309 ; check_counter[11]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.807     ; 2.475      ;
; -6.293 ; check_counter[11]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.777     ; 2.489      ;
; -6.271 ; check_counter[4]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a4~portb_datain_reg0    ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.800     ; 2.444      ;
; -6.265 ; check_counter[11]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.798     ; 2.440      ;
; -6.217 ; check_counter[4]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a20~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.838     ; 2.352      ;
; -6.199 ; check_counter[6]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a22~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.828     ; 2.344      ;
; -6.184 ; check_counter[6]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a6~portb_datain_reg0    ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.819     ; 2.338      ;
; -6.169 ; check_counter[6]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a54~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.812     ; 2.330      ;
; -6.140 ; check_counter[12]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.787     ; 2.326      ;
; -6.124 ; check_counter[1]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a33~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.785     ; 2.312      ;
; -6.109 ; check_counter[10]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a58~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.769     ; 2.313      ;
; -6.105 ; check_counter[5]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a37~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.776     ; 2.302      ;
; -6.100 ; check_counter[10]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a42~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.773     ; 2.300      ;
; -6.097 ; check_counter[11]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.775     ; 2.295      ;
; -6.095 ; check_counter[3]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a19~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.795     ; 2.273      ;
; -6.085 ; check_counter[5]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a21~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.778     ; 2.280      ;
; -6.083 ; check_counter[3]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a3~portb_datain_reg0    ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.782     ; 2.274      ;
; -6.079 ; check_counter[5]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a5~portb_datain_reg0    ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.773     ; 2.279      ;
; -6.072 ; check_counter[10]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a26~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.779     ; 2.266      ;
; -6.066 ; check_counter[4]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a36~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.793     ; 2.246      ;
; -6.050 ; check_counter[7]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a39~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.793     ; 2.230      ;
; -6.050 ; check_counter[12]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.837     ; 2.186      ;
; -6.047 ; check_counter[3]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a35~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.779     ; 2.241      ;
; -6.037 ; check_counter[7]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a55~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.791     ; 2.219      ;
; -6.026 ; check_counter[3]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a51~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.771     ; 2.228      ;
; -6.008 ; check_counter[7]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a23~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.791     ; 2.190      ;
; -6.006 ; check_counter[7]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a7~portb_datain_reg0    ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.789     ; 2.190      ;
; -5.958 ; check_counter[14]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a30~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.816     ; 2.115      ;
; -5.953 ; check_counter[5]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a53~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.769     ; 2.157      ;
; -5.923 ; check_counter[15]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a31~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.785     ; 2.111      ;
; -5.901 ; check_counter[2]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.780     ; 2.094      ;
; -5.899 ; check_counter[0]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.792     ; 2.080      ;
; -5.866 ; check_counter[13]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a29~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.826     ; 2.013      ;
; -5.851 ; check_counter[6]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a38~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.796     ; 2.028      ;
; -5.797 ; check_counter[9]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a25~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.771     ; 1.999      ;
; -5.772 ; check_counter[9]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a9~portb_datain_reg0    ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.770     ; 1.975      ;
; -5.770 ; check_counter[9]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a57~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.771     ; 1.972      ;
; -5.725 ; check_counter[9]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a41~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.768     ; 1.930      ;
; -5.712 ; check_counter[12]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a44~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.800     ; 1.885      ;
; -5.680 ; check_counter[14]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a14~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.808     ; 1.845      ;
; -5.670 ; check_counter[0]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a48~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.814     ; 1.829      ;
; -5.670 ; check_counter[2]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a50~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.806     ; 1.837      ;
; -5.663 ; check_counter[13]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a13~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.793     ; 1.843      ;
; -5.641 ; check_counter[1]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a49~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.798     ; 1.816      ;
; -5.624 ; check_counter[14]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a46~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.789     ; 1.808      ;
; -5.616 ; check_counter[0]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_datain_reg0    ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.791     ; 1.798      ;
; -5.390 ; check_counter[15]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a15~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.781     ; 1.582      ;
; -5.354 ; check_counter[13]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a61~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.784     ; 1.543      ;
; -5.346 ; check_counter[2]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a34~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.787     ; 1.532      ;
; -5.331 ; check_counter[13]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a45~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.779     ; 1.525      ;
; -5.323 ; check_counter[15]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a47~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.777     ; 1.519      ;
; -5.321 ; check_counter[0]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a32~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.782     ; 1.512      ;
; -5.321 ; check_counter[1]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a17~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.779     ; 1.515      ;
; -5.303 ; check_counter[1]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a1~portb_datain_reg0    ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.777     ; 1.499      ;
; -5.007 ; check_counter[2]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a2~portb_datain_reg0    ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.775     ; 1.205      ;
; -2.960 ; SPI_MASTER_UC:mbed_instant|FIN          ; MBED_ON                                                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -2.200     ; 0.804      ;
; -2.960 ; SPI_MASTER_UC:mbed_instant|FIN          ; MBED_FIN_PREV                                                                                                                                                                                             ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -2.200     ; 0.804      ;
; -2.960 ; SPI_MASTER_UC:mbed_instant|FIN          ; MBED_FIN_EDGE                                                                                                                                                                                             ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -2.200     ; 0.804      ;
; -0.344 ; clk_sample[9]                           ; WR_EDGE                                                                                                                                                                                                   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; 0.175      ; 0.809      ;
; -0.342 ; clk_sample[9]                           ; WR_PREV                                                                                                                                                                                                   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; 0.175      ; 0.807      ;
; -0.340 ; clk_sample[9]                           ; WR_EDGE                                                                                                                                                                                                   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; 0.175      ; 0.809      ;
; -0.340 ; clk_sample[9]                           ; clk_sample[9]                                                                                                                                                                                             ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; 0.175      ; 0.805      ;
; -0.338 ; clk_sample[9]                           ; WR_PREV                                                                                                                                                                                                   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; 0.175      ; 0.807      ;
; -0.336 ; clk_sample[9]                           ; clk_sample[9]                                                                                                                                                                                             ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; 0.175      ; 0.805      ;
; -0.177 ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; 0.190      ; 0.657      ;
; -0.173 ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; 0.190      ; 0.657      ;
; 7.835  ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg11 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.035      ; 7.549      ;
; 7.835  ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg10 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.035      ; 7.549      ;
; 7.835  ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg9  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.035      ; 7.549      ;
; 7.835  ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg8  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.035      ; 7.549      ;
; 7.835  ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg7  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.035      ; 7.549      ;
; 7.835  ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg6  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.035      ; 7.549      ;
; 7.835  ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg5  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.035      ; 7.549      ;
; 7.835  ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg4  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.035      ; 7.549      ;
; 7.835  ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg3  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.035      ; 7.549      ;
; 7.835  ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg2  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.035      ; 7.549      ;
; 7.835  ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg1  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.035      ; 7.549      ;
; 7.835  ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg0  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.035      ; 7.549      ;
; 7.837  ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a31~porta_address_reg11 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.042      ; 7.554      ;
; 7.837  ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a31~porta_address_reg10 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.042      ; 7.554      ;
; 7.837  ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a31~porta_address_reg9  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.042      ; 7.554      ;
; 7.837  ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a31~porta_address_reg8  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.042      ; 7.554      ;
; 7.837  ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a31~porta_address_reg7  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.042      ; 7.554      ;
; 7.837  ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a31~porta_address_reg6  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.042      ; 7.554      ;
; 7.837  ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a31~porta_address_reg5  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.042      ; 7.554      ;
; 7.837  ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a31~porta_address_reg4  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.042      ; 7.554      ;
; 7.837  ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a31~porta_address_reg3  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.042      ; 7.554      ;
; 7.837  ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a31~porta_address_reg2  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.042      ; 7.554      ;
; 7.837  ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a31~porta_address_reg1  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.042      ; 7.554      ;
; 7.837  ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a31~porta_address_reg0  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.042      ; 7.554      ;
; 7.924  ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a62~porta_address_reg0  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.025      ; 7.450      ;
+--------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]'                                                                                                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                 ; To Node                                 ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -3.785 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a31~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.151      ; 5.980      ;
; -3.785 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a31~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.151      ; 5.980      ;
; -3.785 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a31~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.151      ; 5.980      ;
; -3.785 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a31~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.151      ; 5.980      ;
; -3.785 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a31~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.151      ; 5.980      ;
; -3.785 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a31~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.151      ; 5.980      ;
; -3.785 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a31~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.151      ; 5.980      ;
; -3.785 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a31~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.151      ; 5.980      ;
; -3.785 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a31~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.151      ; 5.980      ;
; -3.785 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a31~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.151      ; 5.980      ;
; -3.785 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a31~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.151      ; 5.980      ;
; -3.785 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a31~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.151      ; 5.980      ;
; -3.640 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a3~porta_address_reg0   ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.151      ; 5.835      ;
; -3.640 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a3~porta_address_reg1   ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.151      ; 5.835      ;
; -3.640 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a3~porta_address_reg2   ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.151      ; 5.835      ;
; -3.640 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a3~porta_address_reg3   ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.151      ; 5.835      ;
; -3.640 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a3~porta_address_reg4   ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.151      ; 5.835      ;
; -3.640 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a3~porta_address_reg5   ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.151      ; 5.835      ;
; -3.640 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a3~porta_address_reg6   ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.151      ; 5.835      ;
; -3.640 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a3~porta_address_reg7   ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.151      ; 5.835      ;
; -3.640 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a3~porta_address_reg8   ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.151      ; 5.835      ;
; -3.640 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a3~porta_address_reg9   ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.151      ; 5.835      ;
; -3.640 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a3~porta_address_reg10  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.151      ; 5.835      ;
; -3.640 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a3~porta_address_reg11  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.151      ; 5.835      ;
; -3.476 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a19~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.164      ; 5.684      ;
; -3.476 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a19~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.164      ; 5.684      ;
; -3.476 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a19~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.164      ; 5.684      ;
; -3.476 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a19~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.164      ; 5.684      ;
; -3.476 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a19~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.164      ; 5.684      ;
; -3.476 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a19~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.164      ; 5.684      ;
; -3.476 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a19~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.164      ; 5.684      ;
; -3.476 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a19~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.164      ; 5.684      ;
; -3.476 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a19~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.164      ; 5.684      ;
; -3.476 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a19~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.164      ; 5.684      ;
; -3.476 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a19~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.164      ; 5.684      ;
; -3.476 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a19~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.164      ; 5.684      ;
; -3.417 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg0   ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.151      ; 5.612      ;
; -3.417 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg1   ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.151      ; 5.612      ;
; -3.417 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg2   ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.151      ; 5.612      ;
; -3.417 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg3   ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.151      ; 5.612      ;
; -3.417 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg4   ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.151      ; 5.612      ;
; -3.417 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg5   ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.151      ; 5.612      ;
; -3.417 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg6   ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.151      ; 5.612      ;
; -3.417 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg7   ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.151      ; 5.612      ;
; -3.417 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg8   ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.151      ; 5.612      ;
; -3.417 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg9   ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.151      ; 5.612      ;
; -3.417 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg10  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.151      ; 5.612      ;
; -3.417 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg11  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.151      ; 5.612      ;
; -3.406 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a51~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.140      ; 5.590      ;
; -3.406 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a51~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.140      ; 5.590      ;
; -3.406 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a51~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.140      ; 5.590      ;
; -3.406 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a51~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.140      ; 5.590      ;
; -3.406 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a51~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.140      ; 5.590      ;
; -3.406 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a51~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.140      ; 5.590      ;
; -3.406 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a51~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.140      ; 5.590      ;
; -3.406 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a51~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.140      ; 5.590      ;
; -3.406 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a51~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.140      ; 5.590      ;
; -3.406 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a51~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.140      ; 5.590      ;
; -3.406 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a51~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.140      ; 5.590      ;
; -3.406 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a51~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.140      ; 5.590      ;
; -3.401 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a35~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.148      ; 5.593      ;
; -3.401 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a35~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.148      ; 5.593      ;
; -3.401 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a35~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.148      ; 5.593      ;
; -3.401 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a35~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.148      ; 5.593      ;
; -3.401 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a35~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.148      ; 5.593      ;
; -3.401 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a35~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.148      ; 5.593      ;
; -3.401 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a35~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.148      ; 5.593      ;
; -3.401 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a35~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.148      ; 5.593      ;
; -3.401 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a35~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.148      ; 5.593      ;
; -3.401 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a35~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.148      ; 5.593      ;
; -3.401 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a35~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.148      ; 5.593      ;
; -3.401 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a35~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.148      ; 5.593      ;
; -3.398 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.140      ; 5.582      ;
; -3.398 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.140      ; 5.582      ;
; -3.398 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.140      ; 5.582      ;
; -3.398 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.140      ; 5.582      ;
; -3.398 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.140      ; 5.582      ;
; -3.398 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.140      ; 5.582      ;
; -3.398 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.140      ; 5.582      ;
; -3.398 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.140      ; 5.582      ;
; -3.398 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.140      ; 5.582      ;
; -3.398 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.140      ; 5.582      ;
; -3.398 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.140      ; 5.582      ;
; -3.398 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.140      ; 5.582      ;
; -3.386 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.152      ; 5.582      ;
; -3.386 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.152      ; 5.582      ;
; -3.386 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.152      ; 5.582      ;
; -3.386 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.152      ; 5.582      ;
; -3.386 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.152      ; 5.582      ;
; -3.386 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.152      ; 5.582      ;
; -3.386 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.152      ; 5.582      ;
; -3.386 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.152      ; 5.582      ;
; -3.386 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.152      ; 5.582      ;
; -3.386 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.152      ; 5.582      ;
; -3.386 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.152      ; 5.582      ;
; -3.386 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.152      ; 5.582      ;
; -3.369 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a28~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.168      ; 5.581      ;
; -3.369 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a28~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.168      ; 5.581      ;
; -3.369 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a28~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.168      ; 5.581      ;
; -3.369 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a28~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.168      ; 5.581      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_sample[9]'                                                                                       ;
+--------+-------------------+-------------------+---------------+---------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node           ; Launch Clock  ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+-------------------+---------------+---------------+--------------+------------+------------+
; -1.498 ; check_counter[0]  ; check_counter[15] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.534      ;
; -1.437 ; check_counter[1]  ; check_counter[15] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.473      ;
; -1.427 ; check_counter[0]  ; check_counter[14] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.463      ;
; -1.367 ; check_counter[2]  ; check_counter[15] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.403      ;
; -1.366 ; check_counter[1]  ; check_counter[14] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.402      ;
; -1.356 ; check_counter[0]  ; check_counter[13] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.392      ;
; -1.331 ; check_counter[3]  ; check_counter[15] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.367      ;
; -1.296 ; check_counter[2]  ; check_counter[14] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.332      ;
; -1.295 ; check_counter[1]  ; check_counter[13] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.331      ;
; -1.285 ; check_counter[0]  ; check_counter[12] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.321      ;
; -1.260 ; check_counter[3]  ; check_counter[14] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.296      ;
; -1.225 ; check_counter[4]  ; check_counter[15] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.261      ;
; -1.225 ; check_counter[2]  ; check_counter[13] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.261      ;
; -1.224 ; check_counter[1]  ; check_counter[12] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.260      ;
; -1.214 ; check_counter[0]  ; check_counter[11] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.250      ;
; -1.190 ; check_counter[5]  ; check_counter[15] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.226      ;
; -1.189 ; check_counter[3]  ; check_counter[13] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.225      ;
; -1.154 ; check_counter[4]  ; check_counter[14] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.190      ;
; -1.154 ; check_counter[2]  ; check_counter[12] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.190      ;
; -1.153 ; check_counter[1]  ; check_counter[11] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.189      ;
; -1.143 ; check_counter[0]  ; check_counter[10] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.179      ;
; -1.119 ; check_counter[5]  ; check_counter[14] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.155      ;
; -1.118 ; check_counter[3]  ; check_counter[12] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.154      ;
; -1.111 ; check_counter[6]  ; check_counter[15] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.147      ;
; -1.083 ; check_counter[4]  ; check_counter[13] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.119      ;
; -1.083 ; check_counter[2]  ; check_counter[11] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.119      ;
; -1.082 ; check_counter[1]  ; check_counter[10] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.118      ;
; -1.072 ; check_counter[0]  ; check_counter[9]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.108      ;
; -1.048 ; check_counter[5]  ; check_counter[13] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.084      ;
; -1.047 ; check_counter[3]  ; check_counter[11] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.083      ;
; -1.040 ; check_counter[6]  ; check_counter[14] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.076      ;
; -1.016 ; check_counter[7]  ; check_counter[15] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.052      ;
; -1.012 ; check_counter[4]  ; check_counter[12] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.048      ;
; -1.012 ; check_counter[2]  ; check_counter[10] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.048      ;
; -1.011 ; check_counter[1]  ; check_counter[9]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.047      ;
; -1.001 ; check_counter[0]  ; check_counter[8]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.037      ;
; -0.977 ; check_counter[5]  ; check_counter[12] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.013      ;
; -0.976 ; check_counter[3]  ; check_counter[10] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.012      ;
; -0.969 ; check_counter[6]  ; check_counter[13] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.005      ;
; -0.945 ; check_counter[7]  ; check_counter[14] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.981      ;
; -0.941 ; check_counter[4]  ; check_counter[11] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.977      ;
; -0.941 ; check_counter[2]  ; check_counter[9]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.977      ;
; -0.940 ; check_counter[1]  ; check_counter[8]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.976      ;
; -0.906 ; check_counter[5]  ; check_counter[11] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.942      ;
; -0.905 ; check_counter[3]  ; check_counter[9]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.941      ;
; -0.898 ; check_counter[6]  ; check_counter[12] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.934      ;
; -0.880 ; check_counter[8]  ; check_counter[15] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.916      ;
; -0.874 ; check_counter[7]  ; check_counter[13] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.910      ;
; -0.870 ; check_counter[4]  ; check_counter[10] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.906      ;
; -0.870 ; check_counter[2]  ; check_counter[8]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.906      ;
; -0.842 ; check_counter[0]  ; check_counter[7]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.878      ;
; -0.835 ; check_counter[5]  ; check_counter[10] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.871      ;
; -0.834 ; check_counter[3]  ; check_counter[8]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.870      ;
; -0.827 ; check_counter[6]  ; check_counter[11] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.863      ;
; -0.809 ; check_counter[8]  ; check_counter[14] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.845      ;
; -0.803 ; check_counter[7]  ; check_counter[12] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.839      ;
; -0.799 ; check_counter[4]  ; check_counter[9]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.835      ;
; -0.782 ; check_counter[9]  ; check_counter[15] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.818      ;
; -0.781 ; check_counter[1]  ; check_counter[7]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.817      ;
; -0.771 ; check_counter[0]  ; check_counter[6]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.807      ;
; -0.764 ; check_counter[5]  ; check_counter[9]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.800      ;
; -0.756 ; check_counter[6]  ; check_counter[10] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.792      ;
; -0.746 ; check_counter[10] ; check_counter[15] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.782      ;
; -0.738 ; check_counter[8]  ; check_counter[13] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.774      ;
; -0.732 ; check_counter[7]  ; check_counter[11] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.768      ;
; -0.728 ; check_counter[4]  ; check_counter[8]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.764      ;
; -0.711 ; check_counter[9]  ; check_counter[14] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.747      ;
; -0.711 ; check_counter[2]  ; check_counter[7]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.747      ;
; -0.710 ; check_counter[1]  ; check_counter[6]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.746      ;
; -0.700 ; check_counter[0]  ; check_counter[5]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.736      ;
; -0.693 ; check_counter[5]  ; check_counter[8]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.729      ;
; -0.685 ; check_counter[6]  ; check_counter[9]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.721      ;
; -0.675 ; check_counter[10] ; check_counter[14] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.711      ;
; -0.675 ; check_counter[3]  ; check_counter[7]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.711      ;
; -0.667 ; check_counter[8]  ; check_counter[12] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.703      ;
; -0.661 ; check_counter[7]  ; check_counter[10] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.697      ;
; -0.640 ; check_counter[11] ; check_counter[15] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.676      ;
; -0.640 ; check_counter[9]  ; check_counter[13] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.676      ;
; -0.640 ; check_counter[2]  ; check_counter[6]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.676      ;
; -0.639 ; check_counter[1]  ; check_counter[5]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.675      ;
; -0.629 ; check_counter[0]  ; check_counter[4]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.665      ;
; -0.614 ; check_counter[6]  ; check_counter[8]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.650      ;
; -0.604 ; check_counter[12] ; check_counter[15] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.640      ;
; -0.604 ; check_counter[10] ; check_counter[13] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.640      ;
; -0.604 ; check_counter[3]  ; check_counter[6]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.640      ;
; -0.596 ; check_counter[8]  ; check_counter[11] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.632      ;
; -0.590 ; check_counter[7]  ; check_counter[9]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.626      ;
; -0.569 ; check_counter[11] ; check_counter[14] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.605      ;
; -0.569 ; check_counter[9]  ; check_counter[12] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.605      ;
; -0.569 ; check_counter[4]  ; check_counter[7]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.605      ;
; -0.569 ; check_counter[2]  ; check_counter[5]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.605      ;
; -0.568 ; check_counter[1]  ; check_counter[4]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.604      ;
; -0.558 ; check_counter[0]  ; check_counter[3]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.594      ;
; -0.534 ; check_counter[5]  ; check_counter[7]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.570      ;
; -0.533 ; check_counter[12] ; check_counter[14] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.569      ;
; -0.533 ; check_counter[10] ; check_counter[12] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.569      ;
; -0.533 ; check_counter[3]  ; check_counter[5]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.569      ;
; -0.525 ; check_counter[8]  ; check_counter[10] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.561      ;
; -0.519 ; check_counter[7]  ; check_counter[8]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.555      ;
; -0.498 ; check_counter[13] ; check_counter[15] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.534      ;
+--------+-------------------+-------------------+---------------+---------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_sample[9]'                                                                                                                  ;
+--------+-------------------+-------------------+-----------------------------------------+---------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node           ; Launch Clock                            ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+-------------------+-----------------------------------------+---------------+--------------+------------+------------+
; -2.048 ; ON                ; check_counter[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 3.838      ; 2.056      ;
; -2.048 ; ON                ; check_counter[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 3.838      ; 2.056      ;
; -2.048 ; ON                ; check_counter[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 3.838      ; 2.056      ;
; -2.048 ; ON                ; check_counter[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 3.838      ; 2.056      ;
; -2.048 ; ON                ; check_counter[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 3.838      ; 2.056      ;
; -2.048 ; ON                ; check_counter[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 3.838      ; 2.056      ;
; -2.048 ; ON                ; check_counter[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 3.838      ; 2.056      ;
; -2.048 ; ON                ; check_counter[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 3.838      ; 2.056      ;
; -2.048 ; ON                ; check_counter[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 3.838      ; 2.056      ;
; -2.048 ; ON                ; check_counter[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 3.838      ; 2.056      ;
; -2.048 ; ON                ; check_counter[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 3.838      ; 2.056      ;
; -2.048 ; ON                ; check_counter[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 3.838      ; 2.056      ;
; -2.048 ; ON                ; check_counter[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 3.838      ; 2.056      ;
; -2.048 ; ON                ; check_counter[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 3.838      ; 2.056      ;
; -2.048 ; ON                ; check_counter[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 3.838      ; 2.056      ;
; -2.048 ; ON                ; check_counter[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 3.838      ; 2.056      ;
; -1.958 ; sampler_off       ; check_counter[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 3.838      ; 2.146      ;
; -1.958 ; sampler_off       ; check_counter[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 3.838      ; 2.146      ;
; -1.958 ; sampler_off       ; check_counter[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 3.838      ; 2.146      ;
; -1.958 ; sampler_off       ; check_counter[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 3.838      ; 2.146      ;
; -1.958 ; sampler_off       ; check_counter[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 3.838      ; 2.146      ;
; -1.958 ; sampler_off       ; check_counter[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 3.838      ; 2.146      ;
; -1.958 ; sampler_off       ; check_counter[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 3.838      ; 2.146      ;
; -1.958 ; sampler_off       ; check_counter[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 3.838      ; 2.146      ;
; -1.958 ; sampler_off       ; check_counter[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 3.838      ; 2.146      ;
; -1.958 ; sampler_off       ; check_counter[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 3.838      ; 2.146      ;
; -1.958 ; sampler_off       ; check_counter[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 3.838      ; 2.146      ;
; -1.958 ; sampler_off       ; check_counter[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 3.838      ; 2.146      ;
; -1.958 ; sampler_off       ; check_counter[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 3.838      ; 2.146      ;
; -1.958 ; sampler_off       ; check_counter[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 3.838      ; 2.146      ;
; -1.958 ; sampler_off       ; check_counter[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 3.838      ; 2.146      ;
; -1.958 ; sampler_off       ; check_counter[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 3.838      ; 2.146      ;
; -1.610 ; RST               ; check_counter[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 3.839      ; 2.495      ;
; -1.610 ; RST               ; check_counter[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 3.839      ; 2.495      ;
; -1.610 ; RST               ; check_counter[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 3.839      ; 2.495      ;
; -1.610 ; RST               ; check_counter[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 3.839      ; 2.495      ;
; -1.610 ; RST               ; check_counter[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 3.839      ; 2.495      ;
; -1.610 ; RST               ; check_counter[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 3.839      ; 2.495      ;
; -1.610 ; RST               ; check_counter[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 3.839      ; 2.495      ;
; -1.610 ; RST               ; check_counter[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 3.839      ; 2.495      ;
; -1.610 ; RST               ; check_counter[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 3.839      ; 2.495      ;
; -1.610 ; RST               ; check_counter[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 3.839      ; 2.495      ;
; -1.610 ; RST               ; check_counter[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 3.839      ; 2.495      ;
; -1.610 ; RST               ; check_counter[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 3.839      ; 2.495      ;
; -1.610 ; RST               ; check_counter[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 3.839      ; 2.495      ;
; -1.610 ; RST               ; check_counter[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 3.839      ; 2.495      ;
; -1.610 ; RST               ; check_counter[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 3.839      ; 2.495      ;
; -1.610 ; RST               ; check_counter[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 3.839      ; 2.495      ;
; 0.539  ; check_counter[15] ; check_counter[15] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.805      ;
; 0.803  ; check_counter[0]  ; check_counter[0]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.069      ;
; 0.813  ; check_counter[1]  ; check_counter[1]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.079      ;
; 0.814  ; check_counter[2]  ; check_counter[2]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.080      ;
; 0.814  ; check_counter[4]  ; check_counter[4]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.080      ;
; 0.814  ; check_counter[7]  ; check_counter[7]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.080      ;
; 0.814  ; check_counter[9]  ; check_counter[9]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.080      ;
; 0.814  ; check_counter[11] ; check_counter[11] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.080      ;
; 0.814  ; check_counter[13] ; check_counter[13] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.080      ;
; 0.814  ; check_counter[14] ; check_counter[14] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.080      ;
; 0.838  ; check_counter[8]  ; check_counter[8]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.104      ;
; 0.839  ; check_counter[6]  ; check_counter[6]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.105      ;
; 0.846  ; check_counter[3]  ; check_counter[3]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.112      ;
; 0.846  ; check_counter[10] ; check_counter[10] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.112      ;
; 0.846  ; check_counter[12] ; check_counter[12] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.112      ;
; 0.847  ; check_counter[5]  ; check_counter[5]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.113      ;
; 1.186  ; check_counter[0]  ; check_counter[1]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.452      ;
; 1.196  ; check_counter[1]  ; check_counter[2]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.462      ;
; 1.197  ; check_counter[14] ; check_counter[15] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.463      ;
; 1.197  ; check_counter[13] ; check_counter[14] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.463      ;
; 1.197  ; check_counter[2]  ; check_counter[3]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.463      ;
; 1.197  ; check_counter[9]  ; check_counter[10] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.463      ;
; 1.197  ; check_counter[11] ; check_counter[12] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.463      ;
; 1.197  ; check_counter[4]  ; check_counter[5]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.463      ;
; 1.224  ; check_counter[8]  ; check_counter[9]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.490      ;
; 1.225  ; check_counter[6]  ; check_counter[7]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.491      ;
; 1.232  ; check_counter[3]  ; check_counter[4]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.498      ;
; 1.232  ; check_counter[10] ; check_counter[11] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.498      ;
; 1.232  ; check_counter[12] ; check_counter[13] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.498      ;
; 1.233  ; check_counter[5]  ; check_counter[6]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.499      ;
; 1.257  ; check_counter[0]  ; check_counter[2]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.523      ;
; 1.267  ; check_counter[1]  ; check_counter[3]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.533      ;
; 1.268  ; check_counter[13] ; check_counter[15] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.534      ;
; 1.268  ; check_counter[2]  ; check_counter[4]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.534      ;
; 1.268  ; check_counter[9]  ; check_counter[11] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.534      ;
; 1.268  ; check_counter[11] ; check_counter[13] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.534      ;
; 1.268  ; check_counter[4]  ; check_counter[6]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.534      ;
; 1.289  ; check_counter[7]  ; check_counter[8]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.555      ;
; 1.295  ; check_counter[8]  ; check_counter[10] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.561      ;
; 1.303  ; check_counter[12] ; check_counter[14] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.569      ;
; 1.303  ; check_counter[10] ; check_counter[12] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.569      ;
; 1.303  ; check_counter[3]  ; check_counter[5]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.569      ;
; 1.304  ; check_counter[5]  ; check_counter[7]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.570      ;
; 1.328  ; check_counter[0]  ; check_counter[3]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.594      ;
; 1.338  ; check_counter[1]  ; check_counter[4]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.604      ;
; 1.339  ; check_counter[11] ; check_counter[14] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.605      ;
; 1.339  ; check_counter[9]  ; check_counter[12] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.605      ;
; 1.339  ; check_counter[2]  ; check_counter[5]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.605      ;
; 1.339  ; check_counter[4]  ; check_counter[7]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.605      ;
; 1.360  ; check_counter[7]  ; check_counter[9]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.626      ;
; 1.366  ; check_counter[8]  ; check_counter[11] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.632      ;
; 1.374  ; check_counter[12] ; check_counter[15] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.640      ;
+--------+-------------------+-------------------+-----------------------------------------+---------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]'                                                                                                                                                                                                                                                                                                               ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                ; To Node                                 ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -1.368 ; MBED_ON                                                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|CSbar        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.199      ; 1.097      ;
; -1.237 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty                                                         ; SPI_MASTER_UC:mbed_instant|CSbar        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.198      ; 1.227      ;
; -0.512 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.198      ; 1.952      ;
; -0.204 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.200      ; 2.262      ;
; -0.172 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.179      ; 2.273      ;
; -0.169 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.184      ; 2.281      ;
; -0.160 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.179      ; 2.285      ;
; -0.146 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.192      ; 2.312      ;
; -0.142 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.192      ; 2.316      ;
; -0.089 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.198      ; 2.375      ;
; 0.051  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.201      ; 2.518      ;
; 0.068  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.200      ; 2.534      ;
; 0.279  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.179      ; 2.724      ;
; 0.285  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.184      ; 2.735      ;
; 0.391  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; SPI_MASTER_UC:mbed_instant|data_out[0]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.415  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.209      ; 2.890      ;
; 0.503  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.192      ; 2.961      ;
; 0.511  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.179      ; 2.956      ;
; 0.525  ; SPI_MASTER_UC:mbed_instant|data_out[15]                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|MOSI         ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.791      ;
; 0.568  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.187      ; 3.021      ;
; 0.751  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.201      ; 3.218      ;
; 0.798  ; SPI_MASTER_UC:mbed_instant|data_out[9]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[10] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.064      ;
; 0.846  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.209      ; 3.321      ;
; 0.955  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|FIN          ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.001      ; 1.222      ;
; 0.975  ; SPI_MASTER_UC:mbed_instant|data_out[10]                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.003     ; 1.238      ;
; 1.006  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.192      ; 3.464      ;
; 1.057  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.181      ; 3.504      ;
; 1.088  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.181      ; 3.535      ;
; 1.114  ; SPI_MASTER_UC:mbed_instant|data_out[0]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.008      ; 1.388      ;
; 1.136  ; SPI_MASTER_UC:mbed_instant|data_out[1]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.008     ; 1.394      ;
; 1.152  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|MOSI         ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.418      ;
; 1.153  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.419      ;
; 1.154  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.420      ;
; 1.155  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.421      ;
; 1.247  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.513      ;
; 1.249  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.181      ; 3.696      ;
; 1.249  ; SPI_MASTER_UC:mbed_instant|data_out[13]                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.005      ; 1.520      ;
; 1.261  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.527      ;
; 1.264  ; SPI_MASTER_UC:mbed_instant|data_out[6]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.006      ; 1.536      ;
; 1.266  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[15] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.532      ;
; 1.273  ; SPI_MASTER_UC:mbed_instant|data_out[12]                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|data_out[13] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.539      ;
; 1.276  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.542      ;
; 1.276  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.542      ;
; 1.281  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.181      ; 3.728      ;
; 1.288  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.200      ; 3.754      ;
; 1.322  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[12] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.019     ; 1.569      ;
; 1.332  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.203      ; 3.801      ;
; 1.360  ; SPI_MASTER_UC:mbed_instant|data_out[14]                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|data_out[15] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.014      ; 1.640      ;
; 1.379  ; SPI_MASTER_UC:mbed_instant|data_out[8]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.006      ; 1.651      ;
; 1.396  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.203      ; 3.865      ;
; 1.424  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.003      ; 1.693      ;
; 1.475  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.741      ;
; 1.475  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.741      ;
; 1.475  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.741      ;
; 1.475  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.741      ;
; 1.475  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[15] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.741      ;
; 1.499  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|FIN          ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.001      ; 1.766      ;
; 1.558  ; SPI_MASTER_UC:mbed_instant|icounter[1]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.824      ;
; 1.602  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.868      ;
; 1.602  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.868      ;
; 1.602  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.868      ;
; 1.602  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.868      ;
; 1.602  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[15] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.868      ;
; 1.651  ; SPI_MASTER_UC:mbed_instant|data_out[2]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.009      ; 1.926      ;
; 1.662  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[14] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.014     ; 1.914      ;
; 1.676  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[13] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.019     ; 1.923      ;
; 1.684  ; SPI_MASTER_UC:mbed_instant|icounter[0]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.950      ;
; 1.694  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.197      ; 4.157      ;
; 1.720  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.203      ; 4.189      ;
; 1.751  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.187      ; 4.204      ;
; 1.770  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.200      ; 4.236      ;
; 1.789  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.203      ; 4.258      ;
; 1.808  ; SPI_MASTER_UC:mbed_instant|icounter[2]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 2.074      ;
; 1.821  ; SPI_MASTER_UC:mbed_instant|icounter[3]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 2.087      ;
; 1.853  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.002      ; 2.121      ;
; 1.857  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.006     ; 2.117      ;
; 1.882  ; SPI_MASTER_UC:mbed_instant|data_out[11]                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.021     ; 2.127      ;
; 1.914  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 2.180      ;
; 1.938  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.003      ; 2.207      ;
; 1.941  ; SPI_MASTER_UC:mbed_instant|icounter[0]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 2.207      ;
; 1.961  ; SPI_MASTER_UC:mbed_instant|icounter[2]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 2.227      ;
; 1.972  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.197      ; 4.435      ;
; 1.998  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[12] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.019     ; 2.245      ;
; 2.013  ; SPI_MASTER_UC:mbed_instant|icounter[1]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 2.279      ;
; 2.033  ; SPI_MASTER_UC:mbed_instant|icounter[2]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 2.299      ;
; 2.065  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.003      ; 2.334      ;
; 2.084  ; SPI_MASTER_UC:mbed_instant|icounter[0]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 2.350      ;
; 2.085  ; SPI_MASTER_UC:mbed_instant|icounter[1]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 2.351      ;
; 2.120  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.006     ; 2.380      ;
; 2.125  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[12] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.019     ; 2.372      ;
; 2.141  ; SPI_MASTER_UC:mbed_instant|data_out[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.028     ; 2.379      ;
; 2.156  ; SPI_MASTER_UC:mbed_instant|icounter[0]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 2.422      ;
; 2.159  ; SPI_MASTER_UC:mbed_instant|data_out[3]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.020     ; 2.405      ;
; 2.167  ; SPI_MASTER_UC:mbed_instant|data_out[7]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.010      ; 2.443      ;
; 2.172  ; SPI_MASTER_UC:mbed_instant|icounter[1]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 2.438      ;
; 2.208  ; SPI_MASTER_UC:mbed_instant|icounter[3]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 2.474      ;
; 2.243  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[14] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.014     ; 2.495      ;
; 2.243  ; SPI_MASTER_UC:mbed_instant|icounter[0]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 2.509      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLKPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                            ; To Node                                                                                                                                                                                                  ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -0.049 ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]                                                                                                              ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]                                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.190      ; 0.657      ;
; -0.045 ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]                                                                                                              ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]                                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.004       ; 0.190      ; 0.657      ;
; 0.114  ; clk_sample[9]                                                                                                                                        ; clk_sample[9]                                                                                                                                                                                            ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.175      ; 0.805      ;
; 0.116  ; clk_sample[9]                                                                                                                                        ; WR_PREV                                                                                                                                                                                                  ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.175      ; 0.807      ;
; 0.118  ; clk_sample[9]                                                                                                                                        ; WR_EDGE                                                                                                                                                                                                  ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.175      ; 0.809      ;
; 0.118  ; clk_sample[9]                                                                                                                                        ; clk_sample[9]                                                                                                                                                                                            ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.004       ; 0.175      ; 0.805      ;
; 0.120  ; clk_sample[9]                                                                                                                                        ; WR_PREV                                                                                                                                                                                                  ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.004       ; 0.175      ; 0.807      ;
; 0.122  ; clk_sample[9]                                                                                                                                        ; WR_EDGE                                                                                                                                                                                                  ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.004       ; 0.175      ; 0.809      ;
; 0.391  ; MBED_ON                                                                                                                                              ; MBED_ON                                                                                                                                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[0]                                                                                                              ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[0]                                                                                                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_full                          ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_full                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; sampler_off                                                                                                                                          ; sampler_off                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty                                                                         ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.516  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[0]                                                                                                              ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]                                                                                                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.782      ;
; 0.527  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[13] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[13]                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.793      ;
; 0.527  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[13]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[13]                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.793      ;
; 0.531  ; MBED_CLK[14]                                                                                                                                         ; MBED_CLK[14]                                                                                                                                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.797      ;
; 0.531  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[13]                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[13]                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.797      ;
; 0.742  ; MBED_FIN_PREV                                                                                                                                        ; MBED_FIN_EDGE                                                                                                                                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.008      ;
; 0.742  ; WR_PREV                                                                                                                                              ; WR_EDGE                                                                                                                                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.008      ;
; 0.752  ; MBED_CLK_PREV                                                                                                                                        ; MBED_CLK_EDGE                                                                                                                                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.018      ;
; 0.788  ; clk_sample[0]                                                                                                                                        ; clk_sample[0]                                                                                                                                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.054      ;
; 0.792  ; FIFO_FULL_PREV                                                                                                                                       ; sampler_off                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.058      ;
; 0.798  ; MBED_CLK[0]                                                                                                                                          ; MBED_CLK[0]                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.064      ;
; 0.799  ; clk_sample[2]                                                                                                                                        ; clk_sample[2]                                                                                                                                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.065      ;
; 0.799  ; clk_sample[4]                                                                                                                                        ; clk_sample[4]                                                                                                                                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.065      ;
; 0.799  ; clk_sample[7]                                                                                                                                        ; clk_sample[7]                                                                                                                                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.065      ;
; 0.799  ; MBED_CLK[1]                                                                                                                                          ; MBED_CLK[1]                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.065      ;
; 0.799  ; MBED_CLK[3]                                                                                                                                          ; MBED_CLK[3]                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.065      ;
; 0.799  ; MBED_CLK[6]                                                                                                                                          ; MBED_CLK[6]                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.065      ;
; 0.799  ; MBED_CLK[8]                                                                                                                                          ; MBED_CLK[8]                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.065      ;
; 0.799  ; MBED_CLK[10]                                                                                                                                         ; MBED_CLK[10]                                                                                                                                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.065      ;
; 0.799  ; MBED_CLK[12]                                                                                                                                         ; MBED_CLK[12]                                                                                                                                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.065      ;
; 0.799  ; MBED_CLK[13]                                                                                                                                         ; MBED_CLK[13]                                                                                                                                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.065      ;
; 0.800  ; clk_sample[1]                                                                                                                                        ; clk_sample[1]                                                                                                                                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.066      ;
; 0.801  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[8]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[8]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.067      ;
; 0.801  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[7]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[7]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.067      ;
; 0.802  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[10] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[10]                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.068      ;
; 0.802  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[12] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[12]                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.068      ;
; 0.802  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[9]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[9]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.068      ;
; 0.802  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[12]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[12]                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.068      ;
; 0.805  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[0]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[0]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.071      ;
; 0.806  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[0]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[0]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[2]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[2]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[5]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[5]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[11]                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[11]                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[12]                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[12]                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[1]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[1]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[3]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[3]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[6]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[6]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[8]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[8]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[10]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[10]                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.818  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[3]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[3]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.084      ;
; 0.819  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[6]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[6]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.085      ;
; 0.820  ; clk_sample[8]                                                                                                                                        ; clk_sample[8]                                                                                                                                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.086      ;
; 0.824  ; MBED_CLK_EDGE                                                                                                                                        ; MBED_ON                                                                                                                                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.090      ;
; 0.827  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[7]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[7]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.093      ;
; 0.831  ; clk_sample[3]                                                                                                                                        ; clk_sample[3]                                                                                                                                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.097      ;
; 0.831  ; MBED_CLK[2]                                                                                                                                          ; MBED_CLK[2]                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.097      ;
; 0.831  ; MBED_CLK[7]                                                                                                                                          ; MBED_CLK[7]                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.097      ;
; 0.831  ; MBED_CLK[9]                                                                                                                                          ; MBED_CLK[9]                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.097      ;
; 0.831  ; MBED_CLK[11]                                                                                                                                         ; MBED_CLK[11]                                                                                                                                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.097      ;
; 0.832  ; clk_sample[5]                                                                                                                                        ; clk_sample[5]                                                                                                                                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.098      ;
; 0.832  ; clk_sample[6]                                                                                                                                        ; clk_sample[6]                                                                                                                                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.098      ;
; 0.832  ; MBED_CLK[4]                                                                                                                                          ; MBED_CLK[4]                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.098      ;
; 0.832  ; MBED_CLK[5]                                                                                                                                          ; MBED_CLK[5]                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.098      ;
; 0.838  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[1]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[1]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[6]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[6]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[8]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[8]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[10]                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[10]                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[7]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[7]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.104      ;
; 0.839  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[3]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[3]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.105      ;
; 0.839  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[4]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[4]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.105      ;
; 0.839  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[2]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[2]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.105      ;
; 0.841  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_full                          ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty                                                                         ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.107      ;
; 0.842  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[9]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[9]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.108      ;
; 0.842  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[11]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[11]                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.108      ;
; 0.843  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[4]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[4]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.109      ;
; 0.843  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[5]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[5]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.109      ;
; 0.852  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[2]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[2]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.118      ;
; 0.852  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[4]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[4]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.118      ;
; 0.854  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[5]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[5]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.120      ;
; 0.882  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[12]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.147      ;
; 0.923  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[1]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a47~portb_address_reg1 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 1.236      ;
; 0.942  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[8]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a47~portb_address_reg8 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 1.255      ;
; 0.950  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[4]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a47~portb_address_reg4 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 1.263      ;
; 0.954  ; MBED_FIN_EDGE                                                                                                                                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_full                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.221      ;
; 0.972  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[7]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a47~portb_address_reg7 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 1.285      ;
; 0.977  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[11] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[11]                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.243      ;
; 0.978  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[9]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[9]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.244      ;
; 1.010  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[0]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[0]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.276      ;
; 1.011  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[1]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[1]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.277      ;
; 1.023  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[13]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.288      ;
; 1.098  ; WR_EDGE                                                                                                                                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty                                                                         ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 1.358      ;
; 1.106  ; ON                                                                                                                                                   ; sampler_off                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.372      ;
; 1.171  ; clk_sample[0]                                                                                                                                        ; clk_sample[1]                                                                                                                                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.437      ;
; 1.177  ; MBED_CLK[14]                                                                                                                                         ; MBED_CLK_EDGE                                                                                                                                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 1.437      ;
; 1.181  ; sampler_off                                                                                                                                          ; WR_EDGE                                                                                                                                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.447      ;
; 1.181  ; MBED_CLK[0]                                                                                                                                          ; MBED_CLK[1]                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.447      ;
; 1.182  ; MBED_CLK[13]                                                                                                                                         ; MBED_CLK[14]                                                                                                                                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.448      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]'                                                                                     ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+--------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|CSbar           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|CSbar           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|FIN             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|FIN             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|MOSI            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|MOSI            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[0]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[0]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[10]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[10]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[11]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[11]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[12]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[12]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[13]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[13]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[14]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[14]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[15]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[15]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[1]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[1]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[2]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[2]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[3]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[3]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[4]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[4]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[5]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[5]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[6]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[6]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[7]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[7]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[8]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[8]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[9]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[9]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[0]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[0]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[1]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[1]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[2]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[2]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[3]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[3]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[4]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[4]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[5]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[5]     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|CSbar|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|CSbar|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|FIN|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|FIN|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|MOSI|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|MOSI|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|SPI_CLK_8[1]|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|SPI_CLK_8[1]|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|SPI_CLK_8[1]~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|SPI_CLK_8[1]~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|SPI_CLK_8[1]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|SPI_CLK_8[1]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[0]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[0]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[10]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[10]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[11]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[11]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[12]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[12]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[13]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[13]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[14]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[14]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[15]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[15]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[1]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[1]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[2]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[2]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[3]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[3]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[4]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[4]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[5]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[5]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[6]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[6]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[7]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[7]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[8]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[8]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[9]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[9]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|icounter[0]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|icounter[0]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|icounter[1]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|icounter[1]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|icounter[2]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|icounter[2]|clk               ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_sample[9]'                                                                         ;
+--------+--------------+----------------+------------------+---------------+------------+--------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock         ; Clock Edge ; Target                         ;
+--------+--------------+----------------+------------------+---------------+------------+--------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[0]               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[0]               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[10]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[10]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[11]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[11]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[12]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[12]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[13]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[13]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[14]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[14]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[15]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[15]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[1]               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[1]               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[2]               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[2]               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[3]               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[3]               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[4]               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[4]               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[5]               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[5]               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[6]               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[6]               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[7]               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[7]               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[8]               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[8]               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[9]               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[9]               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[0]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[0]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[10]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[10]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[11]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[11]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[12]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[12]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[13]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[13]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[14]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[14]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[15]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[15]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[1]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[1]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[2]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[2]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[3]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[3]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[4]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[4]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[5]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[5]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[6]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[6]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[7]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[7]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[8]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[8]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[9]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[9]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; clk_sample[9]|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; clk_sample[9]|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; clk_sample[9]~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; clk_sample[9]~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; clk_sample[9]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; clk_sample[9]~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+---------------+------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLKPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg0   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg0   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg1   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg1   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg10  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg10  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg11  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg11  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg2   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg2   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg3   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg3   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg4   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg4   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg5   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg5   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg6   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg6   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg7   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg7   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg8   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg8   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg9   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg9   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg0   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg0   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg1   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg1   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg10  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg10  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg11  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg11  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg2   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg2   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg3   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg3   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg4   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg4   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg5   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg5   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg6   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg6   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg7   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg7   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg8   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg8   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg9   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg9   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_datain_reg0    ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_datain_reg0    ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_memory_reg0    ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_memory_reg0    ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_we_reg         ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_we_reg         ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg0  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg0  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg1  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg1  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg10 ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg10 ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg11 ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg11 ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg2  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg2  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg3  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg3  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg4  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg4  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg5  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg5  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg6  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg6  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg7  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg7  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg8  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg8  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg9  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg9  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg0  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg0  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg1  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg1  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg10 ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg10 ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg11 ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg11 ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg2  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg2  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg3  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg3  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg4  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg4  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg5  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg5  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg6  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg6  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg7  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg7  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg8  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg8  ;
+-------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'iCLK_50'                                                                                    ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                    ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; iCLK_50|combout                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; iCLK_50|combout                           ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; iCLK_50 ; Rise       ; iCLK_50                                   ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Setup Times                                                                                   ;
+-----------+------------+-------+-------+------------+-----------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+-----------+------------+-------+-------+------------+-----------------------------------------+
; iKEY[*]   ; iCLK_50    ; 6.742 ; 6.742 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[0]  ; iCLK_50    ; 6.742 ; 6.742 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iSW[*]    ; iCLK_50    ; 7.448 ; 7.448 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iSW[9]   ; iCLK_50    ; 7.448 ; 7.448 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Hold Times                                                                                      ;
+-----------+------------+--------+--------+------------+-----------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-----------+------------+--------+--------+------------+-----------------------------------------+
; iKEY[*]   ; iCLK_50    ; -6.512 ; -6.512 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[0]  ; iCLK_50    ; -6.512 ; -6.512 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iSW[*]    ; iCLK_50    ; -7.218 ; -7.218 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iSW[9]   ; iCLK_50    ; -7.218 ; -7.218 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                          ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port   ; Clock Port                              ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; oHEX4_D[*]  ; iCLK_50                                 ; 12.656 ; 12.656 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[0] ; iCLK_50                                 ; 12.315 ; 12.315 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[1] ; iCLK_50                                 ; 12.602 ; 12.602 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[2] ; iCLK_50                                 ; 12.565 ; 12.565 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[3] ; iCLK_50                                 ; 12.608 ; 12.608 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[4] ; iCLK_50                                 ; 12.619 ; 12.619 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[5] ; iCLK_50                                 ; 12.625 ; 12.625 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[6] ; iCLK_50                                 ; 12.656 ; 12.656 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX5_D[*]  ; iCLK_50                                 ; 12.629 ; 12.629 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[0] ; iCLK_50                                 ; 12.164 ; 12.164 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[1] ; iCLK_50                                 ; 12.036 ; 12.036 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[2] ; iCLK_50                                 ; 12.027 ; 12.027 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[3] ; iCLK_50                                 ; 12.305 ; 12.305 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[4] ; iCLK_50                                 ; 12.166 ; 12.166 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[5] ; iCLK_50                                 ; 12.302 ; 12.302 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[6] ; iCLK_50                                 ; 12.629 ; 12.629 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX6_D[*]  ; iCLK_50                                 ; 14.775 ; 14.775 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[0] ; iCLK_50                                 ; 14.476 ; 14.476 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[1] ; iCLK_50                                 ; 14.180 ; 14.180 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[2] ; iCLK_50                                 ; 14.773 ; 14.773 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[3] ; iCLK_50                                 ; 14.775 ; 14.775 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[4] ; iCLK_50                                 ; 14.498 ; 14.498 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[5] ; iCLK_50                                 ; 14.497 ; 14.497 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[6] ; iCLK_50                                 ; 14.504 ; 14.504 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX7_D[*]  ; iCLK_50                                 ; 13.938 ; 13.938 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[0] ; iCLK_50                                 ; 12.309 ; 12.309 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[1] ; iCLK_50                                 ; 13.054 ; 13.054 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[2] ; iCLK_50                                 ; 12.755 ; 12.755 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[3] ; iCLK_50                                 ; 12.025 ; 12.025 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[4] ; iCLK_50                                 ; 12.535 ; 12.535 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[5] ; iCLK_50                                 ; 13.720 ; 13.720 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[6] ; iCLK_50                                 ; 13.938 ; 13.938 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oLEDR[*]    ; iCLK_50                                 ; 7.176  ; 7.176  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDR[16]  ; iCLK_50                                 ; 6.524  ; 6.524  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDR[17]  ; iCLK_50                                 ; 7.176  ; 7.176  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 10.003 ; 10.003 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 10.003 ; 10.003 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 4.338  ;        ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 8.720  ; 8.720  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
; oLEDG[*]    ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 8.178  ; 8.178  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  oLEDG[8]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 8.178  ; 8.178  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;        ; 4.338  ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;        ; 4.338  ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
; oHEX0_D[*]  ; clk_sample[9]                           ; 12.610 ; 12.610 ; Rise       ; clk_sample[9]                           ;
;  oHEX0_D[0] ; clk_sample[9]                           ; 12.610 ; 12.610 ; Rise       ; clk_sample[9]                           ;
;  oHEX0_D[1] ; clk_sample[9]                           ; 11.949 ; 11.949 ; Rise       ; clk_sample[9]                           ;
;  oHEX0_D[2] ; clk_sample[9]                           ; 11.712 ; 11.712 ; Rise       ; clk_sample[9]                           ;
;  oHEX0_D[3] ; clk_sample[9]                           ; 11.725 ; 11.725 ; Rise       ; clk_sample[9]                           ;
;  oHEX0_D[4] ; clk_sample[9]                           ; 11.504 ; 11.504 ; Rise       ; clk_sample[9]                           ;
;  oHEX0_D[5] ; clk_sample[9]                           ; 11.458 ; 11.458 ; Rise       ; clk_sample[9]                           ;
;  oHEX0_D[6] ; clk_sample[9]                           ; 11.889 ; 11.889 ; Rise       ; clk_sample[9]                           ;
; oHEX1_D[*]  ; clk_sample[9]                           ; 12.128 ; 12.128 ; Rise       ; clk_sample[9]                           ;
;  oHEX1_D[0] ; clk_sample[9]                           ; 12.117 ; 12.117 ; Rise       ; clk_sample[9]                           ;
;  oHEX1_D[1] ; clk_sample[9]                           ; 11.431 ; 11.431 ; Rise       ; clk_sample[9]                           ;
;  oHEX1_D[2] ; clk_sample[9]                           ; 11.659 ; 11.659 ; Rise       ; clk_sample[9]                           ;
;  oHEX1_D[3] ; clk_sample[9]                           ; 11.412 ; 11.412 ; Rise       ; clk_sample[9]                           ;
;  oHEX1_D[4] ; clk_sample[9]                           ; 11.857 ; 11.857 ; Rise       ; clk_sample[9]                           ;
;  oHEX1_D[5] ; clk_sample[9]                           ; 12.128 ; 12.128 ; Rise       ; clk_sample[9]                           ;
;  oHEX1_D[6] ; clk_sample[9]                           ; 11.904 ; 11.904 ; Rise       ; clk_sample[9]                           ;
; oHEX2_D[*]  ; clk_sample[9]                           ; 13.368 ; 13.368 ; Rise       ; clk_sample[9]                           ;
;  oHEX2_D[0] ; clk_sample[9]                           ; 11.672 ; 11.672 ; Rise       ; clk_sample[9]                           ;
;  oHEX2_D[1] ; clk_sample[9]                           ; 12.826 ; 12.826 ; Rise       ; clk_sample[9]                           ;
;  oHEX2_D[2] ; clk_sample[9]                           ; 12.711 ; 12.711 ; Rise       ; clk_sample[9]                           ;
;  oHEX2_D[3] ; clk_sample[9]                           ; 13.368 ; 13.368 ; Rise       ; clk_sample[9]                           ;
;  oHEX2_D[4] ; clk_sample[9]                           ; 12.889 ; 12.889 ; Rise       ; clk_sample[9]                           ;
;  oHEX2_D[5] ; clk_sample[9]                           ; 12.816 ; 12.816 ; Rise       ; clk_sample[9]                           ;
;  oHEX2_D[6] ; clk_sample[9]                           ; 13.119 ; 13.119 ; Rise       ; clk_sample[9]                           ;
; oHEX3_D[*]  ; clk_sample[9]                           ; 12.215 ; 12.215 ; Rise       ; clk_sample[9]                           ;
;  oHEX3_D[0] ; clk_sample[9]                           ; 11.871 ; 11.871 ; Rise       ; clk_sample[9]                           ;
;  oHEX3_D[1] ; clk_sample[9]                           ; 11.901 ; 11.901 ; Rise       ; clk_sample[9]                           ;
;  oHEX3_D[2] ; clk_sample[9]                           ; 11.903 ; 11.903 ; Rise       ; clk_sample[9]                           ;
;  oHEX3_D[3] ; clk_sample[9]                           ; 11.875 ; 11.875 ; Rise       ; clk_sample[9]                           ;
;  oHEX3_D[4] ; clk_sample[9]                           ; 12.215 ; 12.215 ; Rise       ; clk_sample[9]                           ;
;  oHEX3_D[5] ; clk_sample[9]                           ; 11.885 ; 11.885 ; Rise       ; clk_sample[9]                           ;
;  oHEX3_D[6] ; clk_sample[9]                           ; 11.887 ; 11.887 ; Rise       ; clk_sample[9]                           ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                  ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port   ; Clock Port                              ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; oHEX4_D[*]  ; iCLK_50                                 ; 8.896  ; 8.896  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[0] ; iCLK_50                                 ; 8.896  ; 8.896  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[1] ; iCLK_50                                 ; 9.166  ; 9.166  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[2] ; iCLK_50                                 ; 9.173  ; 9.173  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[3] ; iCLK_50                                 ; 9.191  ; 9.191  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[4] ; iCLK_50                                 ; 9.187  ; 9.187  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[5] ; iCLK_50                                 ; 9.203  ; 9.203  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[6] ; iCLK_50                                 ; 9.227  ; 9.227  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX5_D[*]  ; iCLK_50                                 ; 8.286  ; 8.286  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[0] ; iCLK_50                                 ; 8.454  ; 8.454  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[1] ; iCLK_50                                 ; 8.293  ; 8.293  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[2] ; iCLK_50                                 ; 8.286  ; 8.286  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[3] ; iCLK_50                                 ; 8.568  ; 8.568  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[4] ; iCLK_50                                 ; 8.455  ; 8.455  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[5] ; iCLK_50                                 ; 8.594  ; 8.594  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[6] ; iCLK_50                                 ; 8.890  ; 8.890  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX6_D[*]  ; iCLK_50                                 ; 11.557 ; 11.557 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[0] ; iCLK_50                                 ; 11.874 ; 11.874 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[1] ; iCLK_50                                 ; 11.557 ; 11.557 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[2] ; iCLK_50                                 ; 12.163 ; 12.163 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[3] ; iCLK_50                                 ; 12.155 ; 12.155 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[4] ; iCLK_50                                 ; 11.882 ; 11.882 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[5] ; iCLK_50                                 ; 11.894 ; 11.894 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[6] ; iCLK_50                                 ; 11.881 ; 11.881 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX7_D[*]  ; iCLK_50                                 ; 7.124  ; 7.124  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[0] ; iCLK_50                                 ; 7.421  ; 7.421  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[1] ; iCLK_50                                 ; 8.155  ; 8.155  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[2] ; iCLK_50                                 ; 7.854  ; 7.854  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[3] ; iCLK_50                                 ; 7.124  ; 7.124  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[4] ; iCLK_50                                 ; 7.646  ; 7.646  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[5] ; iCLK_50                                 ; 8.831  ; 8.831  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[6] ; iCLK_50                                 ; 9.042  ; 9.042  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oLEDR[*]    ; iCLK_50                                 ; 6.524  ; 6.524  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDR[16]  ; iCLK_50                                 ; 6.524  ; 6.524  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDR[17]  ; iCLK_50                                 ; 7.176  ; 7.176  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 4.338  ; 8.720  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 10.003 ; 10.003 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 4.338  ;        ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 8.720  ; 8.720  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
; oLEDG[*]    ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 8.178  ; 8.178  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  oLEDG[8]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 8.178  ; 8.178  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;        ; 4.338  ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;        ; 4.338  ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
; oHEX0_D[*]  ; clk_sample[9]                           ; 11.059 ; 11.059 ; Rise       ; clk_sample[9]                           ;
;  oHEX0_D[0] ; clk_sample[9]                           ; 12.225 ; 12.225 ; Rise       ; clk_sample[9]                           ;
;  oHEX0_D[1] ; clk_sample[9]                           ; 11.564 ; 11.564 ; Rise       ; clk_sample[9]                           ;
;  oHEX0_D[2] ; clk_sample[9]                           ; 11.312 ; 11.312 ; Rise       ; clk_sample[9]                           ;
;  oHEX0_D[3] ; clk_sample[9]                           ; 11.325 ; 11.325 ; Rise       ; clk_sample[9]                           ;
;  oHEX0_D[4] ; clk_sample[9]                           ; 11.117 ; 11.117 ; Rise       ; clk_sample[9]                           ;
;  oHEX0_D[5] ; clk_sample[9]                           ; 11.059 ; 11.059 ; Rise       ; clk_sample[9]                           ;
;  oHEX0_D[6] ; clk_sample[9]                           ; 11.490 ; 11.490 ; Rise       ; clk_sample[9]                           ;
; oHEX1_D[*]  ; clk_sample[9]                           ; 10.697 ; 10.697 ; Rise       ; clk_sample[9]                           ;
;  oHEX1_D[0] ; clk_sample[9]                           ; 11.418 ; 11.418 ; Rise       ; clk_sample[9]                           ;
;  oHEX1_D[1] ; clk_sample[9]                           ; 10.731 ; 10.731 ; Rise       ; clk_sample[9]                           ;
;  oHEX1_D[2] ; clk_sample[9]                           ; 10.959 ; 10.959 ; Rise       ; clk_sample[9]                           ;
;  oHEX1_D[3] ; clk_sample[9]                           ; 10.697 ; 10.697 ; Rise       ; clk_sample[9]                           ;
;  oHEX1_D[4] ; clk_sample[9]                           ; 11.155 ; 11.155 ; Rise       ; clk_sample[9]                           ;
;  oHEX1_D[5] ; clk_sample[9]                           ; 11.428 ; 11.428 ; Rise       ; clk_sample[9]                           ;
;  oHEX1_D[6] ; clk_sample[9]                           ; 11.209 ; 11.209 ; Rise       ; clk_sample[9]                           ;
; oHEX2_D[*]  ; clk_sample[9]                           ; 11.360 ; 11.360 ; Rise       ; clk_sample[9]                           ;
;  oHEX2_D[0] ; clk_sample[9]                           ; 11.360 ; 11.360 ; Rise       ; clk_sample[9]                           ;
;  oHEX2_D[1] ; clk_sample[9]                           ; 12.515 ; 12.515 ; Rise       ; clk_sample[9]                           ;
;  oHEX2_D[2] ; clk_sample[9]                           ; 12.443 ; 12.443 ; Rise       ; clk_sample[9]                           ;
;  oHEX2_D[3] ; clk_sample[9]                           ; 13.055 ; 13.055 ; Rise       ; clk_sample[9]                           ;
;  oHEX2_D[4] ; clk_sample[9]                           ; 12.587 ; 12.587 ; Rise       ; clk_sample[9]                           ;
;  oHEX2_D[5] ; clk_sample[9]                           ; 12.517 ; 12.517 ; Rise       ; clk_sample[9]                           ;
;  oHEX2_D[6] ; clk_sample[9]                           ; 12.806 ; 12.806 ; Rise       ; clk_sample[9]                           ;
; oHEX3_D[*]  ; clk_sample[9]                           ; 10.788 ; 10.788 ; Rise       ; clk_sample[9]                           ;
;  oHEX3_D[0] ; clk_sample[9]                           ; 10.788 ; 10.788 ; Rise       ; clk_sample[9]                           ;
;  oHEX3_D[1] ; clk_sample[9]                           ; 10.816 ; 10.816 ; Rise       ; clk_sample[9]                           ;
;  oHEX3_D[2] ; clk_sample[9]                           ; 10.819 ; 10.819 ; Rise       ; clk_sample[9]                           ;
;  oHEX3_D[3] ; clk_sample[9]                           ; 10.792 ; 10.792 ; Rise       ; clk_sample[9]                           ;
;  oHEX3_D[4] ; clk_sample[9]                           ; 11.129 ; 11.129 ; Rise       ; clk_sample[9]                           ;
;  oHEX3_D[5] ; clk_sample[9]                           ; 10.799 ; 10.799 ; Rise       ; clk_sample[9]                           ;
;  oHEX3_D[6] ; clk_sample[9]                           ; 10.803 ; 10.803 ; Rise       ; clk_sample[9]                           ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+


+------------------------------------------------------------------+
; Fast Model Setup Summary                                         ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; CLKPLL_inst|altpll_component|pll|clk[0] ; -3.490 ; -212.364      ;
; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; -1.933 ; -26.881       ;
; clk_sample[9]                           ; -0.165 ; -0.475        ;
+-----------------------------------------+--------+---------------+


+------------------------------------------------------------------+
; Fast Model Hold Summary                                          ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; clk_sample[9]                           ; -1.349 ; -21.584       ;
; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; -1.038 ; -5.288        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.030 ; -0.030        ;
+-----------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                           ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; -0.500 ; -25.000       ;
; clk_sample[9]                           ; -0.500 ; -16.000       ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; 5.565  ; 0.000         ;
; iCLK_50                                 ; 10.000 ; 0.000         ;
+-----------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLKPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                        ; To Node                                                                                                                                                                                                   ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -3.490 ; check_counter[8]                                                                                                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -2.205     ; 1.292      ;
; -3.486 ; check_counter[8]                                                                                                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a40~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -2.197     ; 1.296      ;
; -3.461 ; check_counter[11]                                                                                                                ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -2.211     ; 1.257      ;
; -3.456 ; check_counter[8]                                                                                                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a8~portb_datain_reg0    ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -2.191     ; 1.272      ;
; -3.454 ; check_counter[15]                                                                                                                ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a63~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -2.218     ; 1.243      ;
; -3.436 ; check_counter[12]                                                                                                                ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a28~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -2.225     ; 1.218      ;
; -3.423 ; check_counter[8]                                                                                                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a56~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -2.186     ; 1.244      ;
; -3.417 ; check_counter[4]                                                                                                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a52~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -2.210     ; 1.214      ;
; -3.410 ; check_counter[14]                                                                                                                ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a62~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -2.206     ; 1.211      ;
; -3.403 ; check_counter[10]                                                                                                                ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -2.190     ; 1.220      ;
; -3.400 ; check_counter[4]                                                                                                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a20~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -2.242     ; 1.165      ;
; -3.399 ; check_counter[6]                                                                                                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a22~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -2.233     ; 1.173      ;
; -3.396 ; check_counter[11]                                                                                                                ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -2.182     ; 1.221      ;
; -3.385 ; check_counter[6]                                                                                                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a6~portb_datain_reg0    ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -2.224     ; 1.168      ;
; -3.372 ; check_counter[6]                                                                                                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a54~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -2.217     ; 1.162      ;
; -3.348 ; check_counter[4]                                                                                                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a4~portb_datain_reg0    ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -2.205     ; 1.150      ;
; -3.338 ; check_counter[11]                                                                                                                ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -2.203     ; 1.142      ;
; -3.338 ; check_counter[12]                                                                                                                ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -2.192     ; 1.153      ;
; -3.322 ; check_counter[1]                                                                                                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a33~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -2.191     ; 1.138      ;
; -3.322 ; check_counter[10]                                                                                                                ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a58~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -2.177     ; 1.152      ;
; -3.320 ; check_counter[10]                                                                                                                ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a42~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -2.180     ; 1.147      ;
; -3.319 ; check_counter[3]                                                                                                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a19~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -2.200     ; 1.126      ;
; -3.307 ; check_counter[11]                                                                                                                ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -2.181     ; 1.133      ;
; -3.306 ; check_counter[10]                                                                                                                ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a26~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -2.185     ; 1.128      ;
; -3.305 ; check_counter[3]                                                                                                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a3~portb_datain_reg0    ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -2.185     ; 1.127      ;
; -3.303 ; check_counter[5]                                                                                                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a37~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -2.183     ; 1.127      ;
; -3.299 ; check_counter[5]                                                                                                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a21~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -2.182     ; 1.124      ;
; -3.299 ; check_counter[12]                                                                                                                ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -2.238     ; 1.068      ;
; -3.296 ; check_counter[4]                                                                                                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a36~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -2.199     ; 1.104      ;
; -3.282 ; check_counter[5]                                                                                                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a5~portb_datain_reg0    ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -2.180     ; 1.109      ;
; -3.281 ; check_counter[3]                                                                                                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a35~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -2.183     ; 1.105      ;
; -3.278 ; check_counter[7]                                                                                                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a39~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -2.198     ; 1.087      ;
; -3.267 ; check_counter[7]                                                                                                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a55~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -2.196     ; 1.078      ;
; -3.261 ; check_counter[3]                                                                                                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a51~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -2.178     ; 1.090      ;
; -3.251 ; check_counter[7]                                                                                                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a23~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -2.197     ; 1.061      ;
; -3.248 ; check_counter[15]                                                                                                                ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a31~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -2.188     ; 1.067      ;
; -3.241 ; check_counter[2]                                                                                                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -2.186     ; 1.062      ;
; -3.228 ; check_counter[0]                                                                                                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -2.198     ; 1.037      ;
; -3.228 ; check_counter[14]                                                                                                                ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a30~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -2.219     ; 1.016      ;
; -3.227 ; check_counter[7]                                                                                                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a7~portb_datain_reg0    ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -2.195     ; 1.039      ;
; -3.226 ; check_counter[5]                                                                                                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a53~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -2.176     ; 1.057      ;
; -3.226 ; check_counter[13]                                                                                                                ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a29~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -2.227     ; 1.006      ;
; -3.212 ; check_counter[6]                                                                                                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a38~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -2.202     ; 1.017      ;
; -3.163 ; check_counter[9]                                                                                                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a25~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -2.178     ; 0.992      ;
; -3.148 ; check_counter[9]                                                                                                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a57~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -2.179     ; 0.976      ;
; -3.143 ; check_counter[9]                                                                                                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a9~portb_datain_reg0    ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -2.176     ; 0.974      ;
; -3.124 ; check_counter[9]                                                                                                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a41~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -2.175     ; 0.956      ;
; -3.116 ; check_counter[12]                                                                                                                ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a44~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -2.202     ; 0.921      ;
; -3.099 ; check_counter[0]                                                                                                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a48~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -2.219     ; 0.887      ;
; -3.099 ; check_counter[14]                                                                                                                ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a14~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -2.210     ; 0.896      ;
; -3.092 ; check_counter[2]                                                                                                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a50~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -2.210     ; 0.889      ;
; -3.083 ; check_counter[13]                                                                                                                ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a13~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -2.196     ; 0.894      ;
; -3.070 ; check_counter[1]                                                                                                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a49~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -2.202     ; 0.875      ;
; -3.051 ; check_counter[0]                                                                                                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_datain_reg0    ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -2.196     ; 0.862      ;
; -3.049 ; check_counter[14]                                                                                                                ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a46~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -2.191     ; 0.865      ;
; -2.950 ; check_counter[15]                                                                                                                ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a15~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -2.184     ; 0.773      ;
; -2.932 ; check_counter[13]                                                                                                                ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a61~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -2.187     ; 0.752      ;
; -2.925 ; check_counter[2]                                                                                                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a34~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -2.191     ; 0.741      ;
; -2.912 ; check_counter[0]                                                                                                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a32~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -2.187     ; 0.732      ;
; -2.911 ; check_counter[13]                                                                                                                ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a45~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -2.183     ; 0.735      ;
; -2.904 ; check_counter[1]                                                                                                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a17~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -2.184     ; 0.727      ;
; -2.900 ; check_counter[15]                                                                                                                ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a47~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -2.181     ; 0.726      ;
; -2.889 ; check_counter[1]                                                                                                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a1~portb_datain_reg0    ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -2.183     ; 0.713      ;
; -2.755 ; check_counter[2]                                                                                                                 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a2~portb_datain_reg0    ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -2.181     ; 0.581      ;
; -1.769 ; SPI_MASTER_UC:mbed_instant|FIN                                                                                                   ; MBED_FIN_PREV                                                                                                                                                                                             ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -1.407     ; 0.402      ;
; -1.768 ; SPI_MASTER_UC:mbed_instant|FIN                                                                                                   ; MBED_ON                                                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -1.407     ; 0.401      ;
; -1.768 ; SPI_MASTER_UC:mbed_instant|FIN                                                                                                   ; MBED_FIN_EDGE                                                                                                                                                                                             ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -1.407     ; 0.401      ;
; -0.132 ; clk_sample[9]                                                                                                                    ; WR_EDGE                                                                                                                                                                                                   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; 0.094      ; 0.403      ;
; -0.131 ; clk_sample[9]                                                                                                                    ; WR_PREV                                                                                                                                                                                                   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; 0.094      ; 0.402      ;
; -0.129 ; clk_sample[9]                                                                                                                    ; clk_sample[9]                                                                                                                                                                                             ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; 0.094      ; 0.400      ;
; -0.128 ; clk_sample[9]                                                                                                                    ; WR_EDGE                                                                                                                                                                                                   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; 0.094      ; 0.403      ;
; -0.127 ; clk_sample[9]                                                                                                                    ; WR_PREV                                                                                                                                                                                                   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; 0.094      ; 0.402      ;
; -0.125 ; clk_sample[9]                                                                                                                    ; clk_sample[9]                                                                                                                                                                                             ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; 0.094      ; 0.400      ;
; -0.086 ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]                                                                                          ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; 0.104      ; 0.367      ;
; -0.082 ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]                                                                                          ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; 0.104      ; 0.367      ;
; 11.665 ; RST                                                                                                                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg11 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.037      ; 3.755      ;
; 11.665 ; RST                                                                                                                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg10 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.037      ; 3.755      ;
; 11.665 ; RST                                                                                                                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg9  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.037      ; 3.755      ;
; 11.665 ; RST                                                                                                                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg8  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.037      ; 3.755      ;
; 11.665 ; RST                                                                                                                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg7  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.037      ; 3.755      ;
; 11.665 ; RST                                                                                                                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg6  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.037      ; 3.755      ;
; 11.665 ; RST                                                                                                                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg5  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.037      ; 3.755      ;
; 11.665 ; RST                                                                                                                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg4  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.037      ; 3.755      ;
; 11.665 ; RST                                                                                                                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg3  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.037      ; 3.755      ;
; 11.665 ; RST                                                                                                                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg2  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.037      ; 3.755      ;
; 11.665 ; RST                                                                                                                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg1  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.037      ; 3.755      ;
; 11.665 ; RST                                                                                                                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg0  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.037      ; 3.755      ;
; 11.670 ; RST                                                                                                                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a31~porta_address_reg11 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.047      ; 3.760      ;
; 11.670 ; RST                                                                                                                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a31~porta_address_reg10 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.047      ; 3.760      ;
; 11.670 ; RST                                                                                                                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a31~porta_address_reg9  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.047      ; 3.760      ;
; 11.670 ; RST                                                                                                                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a31~porta_address_reg8  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.047      ; 3.760      ;
; 11.670 ; RST                                                                                                                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a31~porta_address_reg7  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.047      ; 3.760      ;
; 11.670 ; RST                                                                                                                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a31~porta_address_reg6  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.047      ; 3.760      ;
; 11.670 ; RST                                                                                                                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a31~porta_address_reg5  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.047      ; 3.760      ;
; 11.670 ; RST                                                                                                                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a31~porta_address_reg4  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.047      ; 3.760      ;
; 11.670 ; RST                                                                                                                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a31~porta_address_reg3  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.047      ; 3.760      ;
; 11.670 ; RST                                                                                                                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a31~porta_address_reg2  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.047      ; 3.760      ;
; 11.670 ; RST                                                                                                                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a31~porta_address_reg1  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.047      ; 3.760      ;
; 11.670 ; RST                                                                                                                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a31~porta_address_reg0  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.047      ; 3.760      ;
; 11.752 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg11 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.041      ; 3.672      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]'                                                                                                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                 ; To Node                                 ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -1.933 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a31~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.355      ; 3.328      ;
; -1.933 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a31~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.355      ; 3.328      ;
; -1.933 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a31~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.355      ; 3.328      ;
; -1.933 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a31~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.355      ; 3.328      ;
; -1.933 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a31~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.355      ; 3.328      ;
; -1.933 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a31~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.355      ; 3.328      ;
; -1.933 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a31~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.355      ; 3.328      ;
; -1.933 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a31~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.355      ; 3.328      ;
; -1.933 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a31~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.355      ; 3.328      ;
; -1.933 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a31~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.355      ; 3.328      ;
; -1.933 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a31~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.355      ; 3.328      ;
; -1.933 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a31~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.355      ; 3.328      ;
; -1.840 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a3~porta_address_reg0   ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.355      ; 3.235      ;
; -1.840 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a3~porta_address_reg1   ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.355      ; 3.235      ;
; -1.840 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a3~porta_address_reg2   ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.355      ; 3.235      ;
; -1.840 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a3~porta_address_reg3   ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.355      ; 3.235      ;
; -1.840 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a3~porta_address_reg4   ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.355      ; 3.235      ;
; -1.840 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a3~porta_address_reg5   ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.355      ; 3.235      ;
; -1.840 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a3~porta_address_reg6   ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.355      ; 3.235      ;
; -1.840 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a3~porta_address_reg7   ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.355      ; 3.235      ;
; -1.840 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a3~porta_address_reg8   ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.355      ; 3.235      ;
; -1.840 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a3~porta_address_reg9   ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.355      ; 3.235      ;
; -1.840 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a3~porta_address_reg10  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.355      ; 3.235      ;
; -1.840 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a3~porta_address_reg11  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.355      ; 3.235      ;
; -1.776 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a35~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.353      ; 3.169      ;
; -1.776 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a35~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.353      ; 3.169      ;
; -1.776 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a35~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.353      ; 3.169      ;
; -1.776 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a35~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.353      ; 3.169      ;
; -1.776 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a35~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.353      ; 3.169      ;
; -1.776 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a35~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.353      ; 3.169      ;
; -1.776 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a35~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.353      ; 3.169      ;
; -1.776 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a35~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.353      ; 3.169      ;
; -1.776 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a35~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.353      ; 3.169      ;
; -1.776 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a35~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.353      ; 3.169      ;
; -1.776 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a35~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.353      ; 3.169      ;
; -1.776 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a35~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.353      ; 3.169      ;
; -1.774 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a51~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.348      ; 3.162      ;
; -1.774 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a51~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.348      ; 3.162      ;
; -1.774 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a51~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.348      ; 3.162      ;
; -1.774 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a51~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.348      ; 3.162      ;
; -1.774 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a51~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.348      ; 3.162      ;
; -1.774 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a51~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.348      ; 3.162      ;
; -1.774 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a51~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.348      ; 3.162      ;
; -1.774 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a51~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.348      ; 3.162      ;
; -1.774 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a51~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.348      ; 3.162      ;
; -1.774 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a51~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.348      ; 3.162      ;
; -1.774 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a51~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.348      ; 3.162      ;
; -1.774 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a51~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.348      ; 3.162      ;
; -1.772 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.348      ; 3.160      ;
; -1.772 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.348      ; 3.160      ;
; -1.772 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.348      ; 3.160      ;
; -1.772 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.348      ; 3.160      ;
; -1.772 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.348      ; 3.160      ;
; -1.772 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.348      ; 3.160      ;
; -1.772 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.348      ; 3.160      ;
; -1.772 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.348      ; 3.160      ;
; -1.772 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.348      ; 3.160      ;
; -1.772 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.348      ; 3.160      ;
; -1.772 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.348      ; 3.160      ;
; -1.772 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.348      ; 3.160      ;
; -1.751 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.360      ; 3.151      ;
; -1.751 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.360      ; 3.151      ;
; -1.751 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.360      ; 3.151      ;
; -1.751 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.360      ; 3.151      ;
; -1.751 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.360      ; 3.151      ;
; -1.751 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.360      ; 3.151      ;
; -1.751 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.360      ; 3.151      ;
; -1.751 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.360      ; 3.151      ;
; -1.751 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.360      ; 3.151      ;
; -1.751 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.360      ; 3.151      ;
; -1.751 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.360      ; 3.151      ;
; -1.751 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.360      ; 3.151      ;
; -1.719 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.342      ; 3.101      ;
; -1.719 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.342      ; 3.101      ;
; -1.719 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.342      ; 3.101      ;
; -1.719 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.342      ; 3.101      ;
; -1.719 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.342      ; 3.101      ;
; -1.719 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.342      ; 3.101      ;
; -1.719 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.342      ; 3.101      ;
; -1.719 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.342      ; 3.101      ;
; -1.719 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.342      ; 3.101      ;
; -1.719 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.342      ; 3.101      ;
; -1.719 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.342      ; 3.101      ;
; -1.719 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.342      ; 3.101      ;
; -1.703 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a19~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.370      ; 3.113      ;
; -1.703 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a19~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.370      ; 3.113      ;
; -1.703 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a19~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.370      ; 3.113      ;
; -1.703 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a19~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.370      ; 3.113      ;
; -1.703 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a19~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.370      ; 3.113      ;
; -1.703 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a19~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.370      ; 3.113      ;
; -1.703 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a19~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.370      ; 3.113      ;
; -1.703 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a19~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.370      ; 3.113      ;
; -1.703 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a19~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.370      ; 3.113      ;
; -1.703 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a19~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.370      ; 3.113      ;
; -1.703 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a19~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.370      ; 3.113      ;
; -1.703 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a19~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.370      ; 3.113      ;
; -1.681 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a63~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.385      ; 3.106      ;
; -1.681 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a63~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.385      ; 3.106      ;
; -1.681 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a63~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.385      ; 3.106      ;
; -1.681 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a63~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.385      ; 3.106      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_sample[9]'                                                                                       ;
+--------+-------------------+-------------------+---------------+---------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node           ; Launch Clock  ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+-------------------+---------------+---------------+--------------+------------+------------+
; -0.165 ; check_counter[0]  ; check_counter[15] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.197      ;
; -0.134 ; check_counter[1]  ; check_counter[15] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.166      ;
; -0.130 ; check_counter[0]  ; check_counter[14] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.162      ;
; -0.100 ; check_counter[2]  ; check_counter[15] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.132      ;
; -0.099 ; check_counter[1]  ; check_counter[14] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.131      ;
; -0.095 ; check_counter[0]  ; check_counter[13] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.127      ;
; -0.078 ; check_counter[3]  ; check_counter[15] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.110      ;
; -0.065 ; check_counter[2]  ; check_counter[14] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.097      ;
; -0.064 ; check_counter[1]  ; check_counter[13] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.096      ;
; -0.060 ; check_counter[0]  ; check_counter[12] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.092      ;
; -0.043 ; check_counter[3]  ; check_counter[14] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.075      ;
; -0.031 ; check_counter[4]  ; check_counter[15] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.063      ;
; -0.030 ; check_counter[2]  ; check_counter[13] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.062      ;
; -0.029 ; check_counter[1]  ; check_counter[12] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.061      ;
; -0.025 ; check_counter[0]  ; check_counter[11] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.057      ;
; -0.009 ; check_counter[5]  ; check_counter[15] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.041      ;
; -0.008 ; check_counter[3]  ; check_counter[13] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.040      ;
; 0.004  ; check_counter[4]  ; check_counter[14] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.028      ;
; 0.005  ; check_counter[2]  ; check_counter[12] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.027      ;
; 0.006  ; check_counter[1]  ; check_counter[11] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.026      ;
; 0.010  ; check_counter[0]  ; check_counter[10] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.022      ;
; 0.026  ; check_counter[5]  ; check_counter[14] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.006      ;
; 0.027  ; check_counter[3]  ; check_counter[12] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.005      ;
; 0.029  ; check_counter[6]  ; check_counter[15] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.003      ;
; 0.039  ; check_counter[4]  ; check_counter[13] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.993      ;
; 0.040  ; check_counter[2]  ; check_counter[11] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.992      ;
; 0.041  ; check_counter[1]  ; check_counter[10] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.991      ;
; 0.045  ; check_counter[0]  ; check_counter[9]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.987      ;
; 0.061  ; check_counter[5]  ; check_counter[13] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.971      ;
; 0.062  ; check_counter[3]  ; check_counter[11] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.970      ;
; 0.064  ; check_counter[6]  ; check_counter[14] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.968      ;
; 0.074  ; check_counter[4]  ; check_counter[12] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.958      ;
; 0.075  ; check_counter[2]  ; check_counter[10] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.957      ;
; 0.076  ; check_counter[1]  ; check_counter[9]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.956      ;
; 0.078  ; check_counter[7]  ; check_counter[15] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.954      ;
; 0.080  ; check_counter[0]  ; check_counter[8]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.952      ;
; 0.096  ; check_counter[5]  ; check_counter[12] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.936      ;
; 0.097  ; check_counter[3]  ; check_counter[10] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.935      ;
; 0.099  ; check_counter[6]  ; check_counter[13] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.933      ;
; 0.109  ; check_counter[4]  ; check_counter[11] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.923      ;
; 0.110  ; check_counter[2]  ; check_counter[9]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.922      ;
; 0.111  ; check_counter[1]  ; check_counter[8]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.921      ;
; 0.113  ; check_counter[7]  ; check_counter[14] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.919      ;
; 0.131  ; check_counter[5]  ; check_counter[11] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.901      ;
; 0.132  ; check_counter[3]  ; check_counter[9]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.900      ;
; 0.134  ; check_counter[6]  ; check_counter[12] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.898      ;
; 0.144  ; check_counter[4]  ; check_counter[10] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.888      ;
; 0.145  ; check_counter[2]  ; check_counter[8]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.887      ;
; 0.148  ; check_counter[7]  ; check_counter[13] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.884      ;
; 0.159  ; check_counter[8]  ; check_counter[15] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.873      ;
; 0.166  ; check_counter[5]  ; check_counter[10] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.866      ;
; 0.167  ; check_counter[3]  ; check_counter[8]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.865      ;
; 0.169  ; check_counter[6]  ; check_counter[11] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.863      ;
; 0.174  ; check_counter[0]  ; check_counter[7]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.858      ;
; 0.179  ; check_counter[4]  ; check_counter[9]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.853      ;
; 0.183  ; check_counter[7]  ; check_counter[12] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.849      ;
; 0.194  ; check_counter[8]  ; check_counter[14] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.838      ;
; 0.201  ; check_counter[5]  ; check_counter[9]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.831      ;
; 0.204  ; check_counter[9]  ; check_counter[15] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.828      ;
; 0.204  ; check_counter[6]  ; check_counter[10] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.828      ;
; 0.205  ; check_counter[1]  ; check_counter[7]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.827      ;
; 0.209  ; check_counter[0]  ; check_counter[6]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.823      ;
; 0.214  ; check_counter[4]  ; check_counter[8]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.818      ;
; 0.218  ; check_counter[7]  ; check_counter[11] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.814      ;
; 0.226  ; check_counter[10] ; check_counter[15] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.806      ;
; 0.229  ; check_counter[8]  ; check_counter[13] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.803      ;
; 0.236  ; check_counter[5]  ; check_counter[8]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.796      ;
; 0.239  ; check_counter[9]  ; check_counter[14] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.793      ;
; 0.239  ; check_counter[6]  ; check_counter[9]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.793      ;
; 0.239  ; check_counter[2]  ; check_counter[7]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.793      ;
; 0.240  ; check_counter[1]  ; check_counter[6]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.792      ;
; 0.244  ; check_counter[0]  ; check_counter[5]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.788      ;
; 0.253  ; check_counter[7]  ; check_counter[10] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.779      ;
; 0.261  ; check_counter[10] ; check_counter[14] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.771      ;
; 0.261  ; check_counter[3]  ; check_counter[7]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.771      ;
; 0.264  ; check_counter[8]  ; check_counter[12] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.768      ;
; 0.274  ; check_counter[11] ; check_counter[15] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.758      ;
; 0.274  ; check_counter[9]  ; check_counter[13] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.758      ;
; 0.274  ; check_counter[6]  ; check_counter[8]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.758      ;
; 0.274  ; check_counter[2]  ; check_counter[6]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.758      ;
; 0.275  ; check_counter[1]  ; check_counter[5]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.757      ;
; 0.279  ; check_counter[0]  ; check_counter[4]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.753      ;
; 0.288  ; check_counter[7]  ; check_counter[9]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.744      ;
; 0.295  ; check_counter[12] ; check_counter[15] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.737      ;
; 0.296  ; check_counter[10] ; check_counter[13] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.736      ;
; 0.296  ; check_counter[3]  ; check_counter[6]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.736      ;
; 0.299  ; check_counter[8]  ; check_counter[11] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.733      ;
; 0.308  ; check_counter[4]  ; check_counter[7]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.724      ;
; 0.309  ; check_counter[11] ; check_counter[14] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.723      ;
; 0.309  ; check_counter[9]  ; check_counter[12] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.723      ;
; 0.309  ; check_counter[2]  ; check_counter[5]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.723      ;
; 0.310  ; check_counter[1]  ; check_counter[4]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.722      ;
; 0.314  ; check_counter[0]  ; check_counter[3]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.718      ;
; 0.323  ; check_counter[7]  ; check_counter[8]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.709      ;
; 0.330  ; check_counter[12] ; check_counter[14] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.702      ;
; 0.330  ; check_counter[5]  ; check_counter[7]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.702      ;
; 0.331  ; check_counter[10] ; check_counter[12] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.701      ;
; 0.331  ; check_counter[3]  ; check_counter[5]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.701      ;
; 0.334  ; check_counter[8]  ; check_counter[10] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.698      ;
; 0.343  ; check_counter[13] ; check_counter[15] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.689      ;
+--------+-------------------+-------------------+---------------+---------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_sample[9]'                                                                                                                  ;
+--------+-------------------+-------------------+-----------------------------------------+---------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node           ; Launch Clock                            ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+-------------------+-----------------------------------------+---------------+--------------+------------+------------+
; -1.349 ; ON                ; check_counter[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 2.235      ; 1.038      ;
; -1.349 ; ON                ; check_counter[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 2.235      ; 1.038      ;
; -1.349 ; ON                ; check_counter[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 2.235      ; 1.038      ;
; -1.349 ; ON                ; check_counter[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 2.235      ; 1.038      ;
; -1.349 ; ON                ; check_counter[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 2.235      ; 1.038      ;
; -1.349 ; ON                ; check_counter[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 2.235      ; 1.038      ;
; -1.349 ; ON                ; check_counter[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 2.235      ; 1.038      ;
; -1.349 ; ON                ; check_counter[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 2.235      ; 1.038      ;
; -1.349 ; ON                ; check_counter[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 2.235      ; 1.038      ;
; -1.349 ; ON                ; check_counter[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 2.235      ; 1.038      ;
; -1.349 ; ON                ; check_counter[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 2.235      ; 1.038      ;
; -1.349 ; ON                ; check_counter[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 2.235      ; 1.038      ;
; -1.349 ; ON                ; check_counter[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 2.235      ; 1.038      ;
; -1.349 ; ON                ; check_counter[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 2.235      ; 1.038      ;
; -1.349 ; ON                ; check_counter[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 2.235      ; 1.038      ;
; -1.349 ; ON                ; check_counter[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 2.235      ; 1.038      ;
; -1.338 ; sampler_off       ; check_counter[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 2.236      ; 1.050      ;
; -1.338 ; sampler_off       ; check_counter[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 2.236      ; 1.050      ;
; -1.338 ; sampler_off       ; check_counter[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 2.236      ; 1.050      ;
; -1.338 ; sampler_off       ; check_counter[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 2.236      ; 1.050      ;
; -1.338 ; sampler_off       ; check_counter[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 2.236      ; 1.050      ;
; -1.338 ; sampler_off       ; check_counter[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 2.236      ; 1.050      ;
; -1.338 ; sampler_off       ; check_counter[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 2.236      ; 1.050      ;
; -1.338 ; sampler_off       ; check_counter[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 2.236      ; 1.050      ;
; -1.338 ; sampler_off       ; check_counter[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 2.236      ; 1.050      ;
; -1.338 ; sampler_off       ; check_counter[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 2.236      ; 1.050      ;
; -1.338 ; sampler_off       ; check_counter[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 2.236      ; 1.050      ;
; -1.338 ; sampler_off       ; check_counter[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 2.236      ; 1.050      ;
; -1.338 ; sampler_off       ; check_counter[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 2.236      ; 1.050      ;
; -1.338 ; sampler_off       ; check_counter[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 2.236      ; 1.050      ;
; -1.338 ; sampler_off       ; check_counter[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 2.236      ; 1.050      ;
; -1.338 ; sampler_off       ; check_counter[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 2.236      ; 1.050      ;
; -1.168 ; RST               ; check_counter[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 2.237      ; 1.221      ;
; -1.168 ; RST               ; check_counter[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 2.237      ; 1.221      ;
; -1.168 ; RST               ; check_counter[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 2.237      ; 1.221      ;
; -1.168 ; RST               ; check_counter[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 2.237      ; 1.221      ;
; -1.168 ; RST               ; check_counter[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 2.237      ; 1.221      ;
; -1.168 ; RST               ; check_counter[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 2.237      ; 1.221      ;
; -1.168 ; RST               ; check_counter[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 2.237      ; 1.221      ;
; -1.168 ; RST               ; check_counter[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 2.237      ; 1.221      ;
; -1.168 ; RST               ; check_counter[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 2.237      ; 1.221      ;
; -1.168 ; RST               ; check_counter[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 2.237      ; 1.221      ;
; -1.168 ; RST               ; check_counter[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 2.237      ; 1.221      ;
; -1.168 ; RST               ; check_counter[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 2.237      ; 1.221      ;
; -1.168 ; RST               ; check_counter[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 2.237      ; 1.221      ;
; -1.168 ; RST               ; check_counter[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 2.237      ; 1.221      ;
; -1.168 ; RST               ; check_counter[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 2.237      ; 1.221      ;
; -1.168 ; RST               ; check_counter[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 2.237      ; 1.221      ;
; 0.246  ; check_counter[15] ; check_counter[15] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.398      ;
; 0.358  ; check_counter[0]  ; check_counter[0]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.510      ;
; 0.362  ; check_counter[1]  ; check_counter[1]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.514      ;
; 0.363  ; check_counter[2]  ; check_counter[2]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.515      ;
; 0.363  ; check_counter[9]  ; check_counter[9]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.515      ;
; 0.363  ; check_counter[11] ; check_counter[11] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.515      ;
; 0.364  ; check_counter[4]  ; check_counter[4]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.516      ;
; 0.364  ; check_counter[7]  ; check_counter[7]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.516      ;
; 0.364  ; check_counter[13] ; check_counter[13] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.516      ;
; 0.364  ; check_counter[14] ; check_counter[14] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.516      ;
; 0.371  ; check_counter[8]  ; check_counter[8]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.523      ;
; 0.372  ; check_counter[6]  ; check_counter[6]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.524      ;
; 0.374  ; check_counter[3]  ; check_counter[3]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.526      ;
; 0.374  ; check_counter[10] ; check_counter[10] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.526      ;
; 0.375  ; check_counter[5]  ; check_counter[5]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.527      ;
; 0.375  ; check_counter[12] ; check_counter[12] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.527      ;
; 0.496  ; check_counter[0]  ; check_counter[1]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.648      ;
; 0.500  ; check_counter[1]  ; check_counter[2]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.652      ;
; 0.501  ; check_counter[2]  ; check_counter[3]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.653      ;
; 0.501  ; check_counter[9]  ; check_counter[10] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.653      ;
; 0.501  ; check_counter[11] ; check_counter[12] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.653      ;
; 0.502  ; check_counter[14] ; check_counter[15] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.654      ;
; 0.502  ; check_counter[13] ; check_counter[14] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.654      ;
; 0.502  ; check_counter[4]  ; check_counter[5]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.654      ;
; 0.511  ; check_counter[8]  ; check_counter[9]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.663      ;
; 0.512  ; check_counter[6]  ; check_counter[7]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.664      ;
; 0.514  ; check_counter[10] ; check_counter[11] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.666      ;
; 0.514  ; check_counter[3]  ; check_counter[4]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.666      ;
; 0.515  ; check_counter[12] ; check_counter[13] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.667      ;
; 0.515  ; check_counter[5]  ; check_counter[6]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.667      ;
; 0.531  ; check_counter[0]  ; check_counter[2]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.683      ;
; 0.535  ; check_counter[1]  ; check_counter[3]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.687      ;
; 0.536  ; check_counter[9]  ; check_counter[11] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.688      ;
; 0.536  ; check_counter[2]  ; check_counter[4]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.688      ;
; 0.536  ; check_counter[11] ; check_counter[13] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.688      ;
; 0.537  ; check_counter[13] ; check_counter[15] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.689      ;
; 0.537  ; check_counter[4]  ; check_counter[6]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.689      ;
; 0.546  ; check_counter[8]  ; check_counter[10] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.698      ;
; 0.549  ; check_counter[10] ; check_counter[12] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.701      ;
; 0.549  ; check_counter[3]  ; check_counter[5]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.701      ;
; 0.550  ; check_counter[12] ; check_counter[14] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.702      ;
; 0.550  ; check_counter[5]  ; check_counter[7]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.702      ;
; 0.557  ; check_counter[7]  ; check_counter[8]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.709      ;
; 0.566  ; check_counter[0]  ; check_counter[3]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.718      ;
; 0.570  ; check_counter[1]  ; check_counter[4]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.722      ;
; 0.571  ; check_counter[9]  ; check_counter[12] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.723      ;
; 0.571  ; check_counter[2]  ; check_counter[5]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.723      ;
; 0.571  ; check_counter[11] ; check_counter[14] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.723      ;
; 0.572  ; check_counter[4]  ; check_counter[7]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.724      ;
; 0.581  ; check_counter[8]  ; check_counter[11] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.733      ;
; 0.584  ; check_counter[10] ; check_counter[13] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.736      ;
; 0.584  ; check_counter[3]  ; check_counter[6]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.736      ;
+--------+-------------------+-------------------+-----------------------------------------+---------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]'                                                                                                                                                                                                                                                                                                               ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                ; To Node                                 ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -1.038 ; MBED_ON                                                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|CSbar        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.406      ; 0.520      ;
; -0.950 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty                                                         ; SPI_MASTER_UC:mbed_instant|CSbar        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.406      ; 0.608      ;
; -0.660 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.404      ; 0.896      ;
; -0.486 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.405      ; 1.071      ;
; -0.480 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.391      ; 1.063      ;
; -0.480 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.404      ; 1.076      ;
; -0.477 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.387      ; 1.062      ;
; -0.471 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.399      ; 1.080      ;
; -0.467 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.399      ; 1.084      ;
; -0.463 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.386      ; 1.075      ;
; -0.415 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.405      ; 1.142      ;
; -0.402 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.407      ; 1.157      ;
; -0.304 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.391      ; 1.239      ;
; -0.273 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.386      ; 1.265      ;
; -0.213 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.413      ; 1.352      ;
; -0.200 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.387      ; 1.339      ;
; -0.183 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.399      ; 1.368      ;
; -0.131 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.389      ; 1.410      ;
; -0.105 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.407      ; 1.454      ;
; -0.067 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.413      ; 1.498      ;
; 0.040  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.399      ; 1.591      ;
; 0.127  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.384      ; 1.663      ;
; 0.138  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.384      ; 1.674      ;
; 0.171  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.384      ; 1.707      ;
; 0.180  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.384      ; 1.716      ;
; 0.215  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SPI_MASTER_UC:mbed_instant|data_out[0]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.228  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.406      ; 1.786      ;
; 0.229  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.403      ; 1.784      ;
; 0.242  ; SPI_MASTER_UC:mbed_instant|data_out[15]                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|MOSI         ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.394      ;
; 0.287  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.406      ; 1.845      ;
; 0.358  ; SPI_MASTER_UC:mbed_instant|data_out[9]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[10] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.510      ;
; 0.388  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.406      ; 1.946      ;
; 0.422  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.389      ; 1.963      ;
; 0.433  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|FIN          ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.001      ; 0.586      ;
; 0.434  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.400      ; 1.986      ;
; 0.437  ; SPI_MASTER_UC:mbed_instant|data_out[10]                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.003     ; 0.586      ;
; 0.450  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.403      ; 2.005      ;
; 0.453  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.406      ; 2.011      ;
; 0.499  ; SPI_MASTER_UC:mbed_instant|data_out[0]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.006      ; 0.657      ;
; 0.509  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.400      ; 2.061      ;
; 0.516  ; SPI_MASTER_UC:mbed_instant|data_out[1]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.006     ; 0.662      ;
; 0.526  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.678      ;
; 0.526  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|MOSI         ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.678      ;
; 0.527  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.679      ;
; 0.527  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.679      ;
; 0.557  ; SPI_MASTER_UC:mbed_instant|data_out[13]                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.005      ; 0.714      ;
; 0.561  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.713      ;
; 0.568  ; SPI_MASTER_UC:mbed_instant|data_out[6]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.005      ; 0.725      ;
; 0.574  ; SPI_MASTER_UC:mbed_instant|data_out[12]                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|data_out[13] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.001     ; 0.725      ;
; 0.590  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.742      ;
; 0.592  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[15] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.744      ;
; 0.606  ; SPI_MASTER_UC:mbed_instant|data_out[14]                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|data_out[15] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.013      ; 0.771      ;
; 0.625  ; SPI_MASTER_UC:mbed_instant|data_out[8]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.006      ; 0.783      ;
; 0.630  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[12] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.017     ; 0.765      ;
; 0.645  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.003      ; 0.800      ;
; 0.655  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.807      ;
; 0.655  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.807      ;
; 0.679  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|FIN          ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.001      ; 0.832      ;
; 0.682  ; SPI_MASTER_UC:mbed_instant|icounter[1]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.834      ;
; 0.729  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.881      ;
; 0.729  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.881      ;
; 0.729  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.881      ;
; 0.729  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.881      ;
; 0.729  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[15] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.881      ;
; 0.752  ; SPI_MASTER_UC:mbed_instant|data_out[2]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.008      ; 0.912      ;
; 0.758  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[14] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.013     ; 0.897      ;
; 0.762  ; SPI_MASTER_UC:mbed_instant|icounter[0]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.914      ;
; 0.771  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[13] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.018     ; 0.905      ;
; 0.792  ; SPI_MASTER_UC:mbed_instant|icounter[2]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.944      ;
; 0.798  ; SPI_MASTER_UC:mbed_instant|icounter[3]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.950      ;
; 0.801  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.953      ;
; 0.801  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.953      ;
; 0.801  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.953      ;
; 0.801  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.953      ;
; 0.801  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[15] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.953      ;
; 0.827  ; SPI_MASTER_UC:mbed_instant|icounter[0]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.979      ;
; 0.831  ; SPI_MASTER_UC:mbed_instant|icounter[2]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.983      ;
; 0.853  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.005      ;
; 0.853  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.001      ; 1.006      ;
; 0.856  ; SPI_MASTER_UC:mbed_instant|icounter[1]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.008      ;
; 0.867  ; SPI_MASTER_UC:mbed_instant|icounter[2]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.019      ;
; 0.872  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.005     ; 1.019      ;
; 0.892  ; SPI_MASTER_UC:mbed_instant|icounter[1]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.044      ;
; 0.898  ; SPI_MASTER_UC:mbed_instant|icounter[0]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.050      ;
; 0.909  ; SPI_MASTER_UC:mbed_instant|data_out[11]                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.016     ; 1.045      ;
; 0.920  ; SPI_MASTER_UC:mbed_instant|icounter[1]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.072      ;
; 0.934  ; SPI_MASTER_UC:mbed_instant|icounter[0]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.086      ;
; 0.939  ; SPI_MASTER_UC:mbed_instant|icounter[3]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.091      ;
; 0.945  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.003      ; 1.100      ;
; 0.962  ; SPI_MASTER_UC:mbed_instant|icounter[0]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.114      ;
; 0.981  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.005     ; 1.128      ;
; 0.982  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[12] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.017     ; 1.117      ;
; 0.995  ; SPI_MASTER_UC:mbed_instant|data_out[7]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.011      ; 1.158      ;
; 1.001  ; SPI_MASTER_UC:mbed_instant|icounter[2]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.153      ;
; 1.002  ; SPI_MASTER_UC:mbed_instant|data_out[3]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.023     ; 1.131      ;
; 1.017  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.003      ; 1.172      ;
; 1.026  ; SPI_MASTER_UC:mbed_instant|icounter[1]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.178      ;
; 1.042  ; SPI_MASTER_UC:mbed_instant|data_out[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.029     ; 1.165      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLKPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                            ; To Node                                                                                                                                                                                                  ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -0.030 ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]                                                                                                              ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]                                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.104      ; 0.367      ;
; -0.026 ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]                                                                                                              ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]                                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.004       ; 0.104      ; 0.367      ;
; 0.013  ; clk_sample[9]                                                                                                                                        ; clk_sample[9]                                                                                                                                                                                            ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.094      ; 0.400      ;
; 0.015  ; clk_sample[9]                                                                                                                                        ; WR_PREV                                                                                                                                                                                                  ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.094      ; 0.402      ;
; 0.016  ; clk_sample[9]                                                                                                                                        ; WR_EDGE                                                                                                                                                                                                  ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.094      ; 0.403      ;
; 0.017  ; clk_sample[9]                                                                                                                                        ; clk_sample[9]                                                                                                                                                                                            ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.004       ; 0.094      ; 0.400      ;
; 0.019  ; clk_sample[9]                                                                                                                                        ; WR_PREV                                                                                                                                                                                                  ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.004       ; 0.094      ; 0.402      ;
; 0.020  ; clk_sample[9]                                                                                                                                        ; WR_EDGE                                                                                                                                                                                                  ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.004       ; 0.094      ; 0.403      ;
; 0.215  ; MBED_ON                                                                                                                                              ; MBED_ON                                                                                                                                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[0]                                                                                                              ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[0]                                                                                                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_full                          ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_full                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; sampler_off                                                                                                                                          ; sampler_off                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty                                                                         ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.236  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[0]                                                                                                              ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]                                                                                                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.388      ;
; 0.241  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[13] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[13]                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[13]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[13]                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.243  ; MBED_CLK[14]                                                                                                                                         ; MBED_CLK[14]                                                                                                                                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[13]                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[13]                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.353  ; clk_sample[0]                                                                                                                                        ; clk_sample[0]                                                                                                                                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.505      ;
; 0.355  ; MBED_FIN_PREV                                                                                                                                        ; MBED_FIN_EDGE                                                                                                                                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.507      ;
; 0.355  ; WR_PREV                                                                                                                                              ; WR_EDGE                                                                                                                                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.507      ;
; 0.356  ; MBED_CLK_PREV                                                                                                                                        ; MBED_CLK_EDGE                                                                                                                                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.508      ;
; 0.357  ; MBED_CLK[0]                                                                                                                                          ; MBED_CLK[0]                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.509      ;
; 0.358  ; clk_sample[2]                                                                                                                                        ; clk_sample[2]                                                                                                                                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; MBED_CLK[1]                                                                                                                                          ; MBED_CLK[1]                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; MBED_CLK[8]                                                                                                                                          ; MBED_CLK[8]                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; MBED_CLK[10]                                                                                                                                         ; MBED_CLK[10]                                                                                                                                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[8]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[8]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[10] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[10]                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[12] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[12]                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[7]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[7]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[9]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[9]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[12]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[12]                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.359  ; clk_sample[1]                                                                                                                                        ; clk_sample[1]                                                                                                                                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.359  ; clk_sample[4]                                                                                                                                        ; clk_sample[4]                                                                                                                                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.359  ; clk_sample[7]                                                                                                                                        ; clk_sample[7]                                                                                                                                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.359  ; MBED_CLK[3]                                                                                                                                          ; MBED_CLK[3]                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.359  ; MBED_CLK[6]                                                                                                                                          ; MBED_CLK[6]                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.359  ; MBED_CLK[12]                                                                                                                                         ; MBED_CLK[12]                                                                                                                                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.359  ; MBED_CLK[13]                                                                                                                                         ; MBED_CLK[13]                                                                                                                                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.359  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[0]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[0]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.360  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[0]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[0]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[1]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[1]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[8]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[8]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[10]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[10]                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.361  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[2]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[2]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[5]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[5]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[11]                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[11]                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[12]                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[12]                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[3]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[3]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[6]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[6]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; FIFO_FULL_PREV                                                                                                                                       ; sampler_off                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.364  ; clk_sample[8]                                                                                                                                        ; clk_sample[8]                                                                                                                                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.516      ;
; 0.366  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[7]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[7]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.518      ;
; 0.369  ; clk_sample[3]                                                                                                                                        ; clk_sample[3]                                                                                                                                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; MBED_CLK[2]                                                                                                                                          ; MBED_CLK[2]                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; MBED_CLK[7]                                                                                                                                          ; MBED_CLK[7]                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; MBED_CLK[9]                                                                                                                                          ; MBED_CLK[9]                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[3]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[3]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.370  ; clk_sample[5]                                                                                                                                        ; clk_sample[5]                                                                                                                                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.522      ;
; 0.370  ; clk_sample[6]                                                                                                                                        ; clk_sample[6]                                                                                                                                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.522      ;
; 0.370  ; MBED_CLK[4]                                                                                                                                          ; MBED_CLK[4]                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.522      ;
; 0.370  ; MBED_CLK[5]                                                                                                                                          ; MBED_CLK[5]                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.522      ;
; 0.370  ; MBED_CLK[11]                                                                                                                                         ; MBED_CLK[11]                                                                                                                                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.522      ;
; 0.371  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[6]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[6]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[1]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[1]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[6]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[6]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[8]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[8]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.372  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[3]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[3]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[4]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[4]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[10]                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[10]                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.373  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[7]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[7]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.525      ;
; 0.373  ; MBED_CLK_EDGE                                                                                                                                        ; MBED_ON                                                                                                                                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.525      ;
; 0.374  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[2]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[2]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.526      ;
; 0.374  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[4]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[4]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.526      ;
; 0.374  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[5]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[5]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.526      ;
; 0.374  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[9]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[9]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.526      ;
; 0.374  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[11]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[11]                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.526      ;
; 0.380  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[2]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[2]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.532      ;
; 0.380  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_full                          ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty                                                                         ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.532      ;
; 0.383  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[4]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[4]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.535      ;
; 0.383  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[5]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[5]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.535      ;
; 0.415  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[1]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a47~portb_address_reg1 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.058      ; 0.611      ;
; 0.426  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[8]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a47~portb_address_reg8 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.058      ; 0.622      ;
; 0.426  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[12]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.578      ;
; 0.432  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[4]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a47~portb_address_reg4 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.058      ; 0.628      ;
; 0.438  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[9]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[9]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.590      ;
; 0.438  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[11] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[11]                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.590      ;
; 0.445  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[7]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a47~portb_address_reg7 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.058      ; 0.641      ;
; 0.448  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[1]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[1]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.600      ;
; 0.449  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[0]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[0]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.601      ;
; 0.458  ; MBED_FIN_EDGE                                                                                                                                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_full                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.610      ;
; 0.467  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[13]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.619      ;
; 0.491  ; clk_sample[0]                                                                                                                                        ; clk_sample[1]                                                                                                                                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.643      ;
; 0.495  ; MBED_CLK[0]                                                                                                                                          ; MBED_CLK[1]                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.647      ;
; 0.496  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[12] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[13]                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.648      ;
; 0.496  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[12]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[13]                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.648      ;
; 0.496  ; clk_sample[2]                                                                                                                                        ; clk_sample[3]                                                                                                                                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.648      ;
; 0.496  ; MBED_CLK[1]                                                                                                                                          ; MBED_CLK[2]                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.648      ;
; 0.496  ; MBED_CLK[8]                                                                                                                                          ; MBED_CLK[9]                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.648      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]'                                                                                     ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+--------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|CSbar           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|CSbar           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|FIN             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|FIN             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|MOSI            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|MOSI            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[0]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[0]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[10]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[10]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[11]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[11]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[12]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[12]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[13]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[13]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[14]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[14]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[15]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[15]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[1]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[1]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[2]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[2]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[3]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[3]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[4]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[4]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[5]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[5]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[6]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[6]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[7]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[7]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[8]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[8]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[9]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[9]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[0]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[0]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[1]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[1]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[2]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[2]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[3]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[3]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[4]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[4]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[5]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[5]     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|CSbar|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|CSbar|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|FIN|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|FIN|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|MOSI|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|MOSI|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|SPI_CLK_8[1]|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|SPI_CLK_8[1]|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|SPI_CLK_8[1]~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|SPI_CLK_8[1]~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|SPI_CLK_8[1]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|SPI_CLK_8[1]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[0]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[0]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[10]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[10]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[11]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[11]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[12]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[12]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[13]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[13]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[14]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[14]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[15]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[15]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[1]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[1]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[2]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[2]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[3]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[3]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[4]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[4]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[5]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[5]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[6]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[6]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[7]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[7]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[8]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[8]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[9]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[9]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|icounter[0]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|icounter[0]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|icounter[1]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|icounter[1]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|icounter[2]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|icounter[2]|clk               ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_sample[9]'                                                                         ;
+--------+--------------+----------------+------------------+---------------+------------+--------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock         ; Clock Edge ; Target                         ;
+--------+--------------+----------------+------------------+---------------+------------+--------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[0]               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[0]               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[10]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[10]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[11]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[11]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[12]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[12]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[13]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[13]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[14]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[14]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[15]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[15]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[1]               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[1]               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[2]               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[2]               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[3]               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[3]               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[4]               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[4]               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[5]               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[5]               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[6]               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[6]               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[7]               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[7]               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[8]               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[8]               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[9]               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[9]               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[0]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[0]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[10]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[10]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[11]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[11]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[12]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[12]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[13]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[13]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[14]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[14]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[15]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[15]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[1]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[1]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[2]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[2]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[3]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[3]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[4]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[4]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[5]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[5]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[6]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[6]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[7]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[7]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[8]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[8]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[9]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[9]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; clk_sample[9]|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; clk_sample[9]|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; clk_sample[9]~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; clk_sample[9]~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; clk_sample[9]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; clk_sample[9]~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+---------------+------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLKPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg0   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg0   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg1   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg1   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg10  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg10  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg11  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg11  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg2   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg2   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg3   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg3   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg4   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg4   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg5   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg5   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg6   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg6   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg7   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg7   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg8   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg8   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg9   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg9   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg0   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg0   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg1   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg1   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg10  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg10  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg11  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg11  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg2   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg2   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg3   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg3   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg4   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg4   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg5   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg5   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg6   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg6   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg7   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg7   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg8   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg8   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg9   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg9   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_datain_reg0    ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_datain_reg0    ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_memory_reg0    ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_memory_reg0    ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_we_reg         ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_we_reg         ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg0  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg0  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg1  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg1  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg10 ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg10 ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg11 ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg11 ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg2  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg2  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg3  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg3  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg4  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg4  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg5  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg5  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg6  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg6  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg7  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg7  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg8  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg8  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg9  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg9  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg0  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg0  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg1  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg1  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg10 ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg10 ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg11 ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg11 ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg2  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg2  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg3  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg3  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg4  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg4  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg5  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg5  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg6  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg6  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg7  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg7  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg8  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg8  ;
+-------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'iCLK_50'                                                                                    ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                    ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; iCLK_50|combout                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; iCLK_50|combout                           ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; iCLK_50 ; Rise       ; iCLK_50                                   ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Setup Times                                                                                   ;
+-----------+------------+-------+-------+------------+-----------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+-----------+------------+-------+-------+------------+-----------------------------------------+
; iKEY[*]   ; iCLK_50    ; 3.891 ; 3.891 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[0]  ; iCLK_50    ; 3.891 ; 3.891 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iSW[*]    ; iCLK_50    ; 4.272 ; 4.272 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iSW[9]   ; iCLK_50    ; 4.272 ; 4.272 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Hold Times                                                                                      ;
+-----------+------------+--------+--------+------------+-----------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-----------+------------+--------+--------+------------+-----------------------------------------+
; iKEY[*]   ; iCLK_50    ; -3.771 ; -3.771 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[0]  ; iCLK_50    ; -3.771 ; -3.771 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iSW[*]    ; iCLK_50    ; -4.152 ; -4.152 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iSW[9]   ; iCLK_50    ; -4.152 ; -4.152 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                        ;
+-------------+-----------------------------------------+-------+-------+------------+-----------------------------------------+
; Data Port   ; Clock Port                              ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+-------------+-----------------------------------------+-------+-------+------------+-----------------------------------------+
; oHEX4_D[*]  ; iCLK_50                                 ; 6.716 ; 6.716 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[0] ; iCLK_50                                 ; 6.552 ; 6.552 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[1] ; iCLK_50                                 ; 6.681 ; 6.681 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[2] ; iCLK_50                                 ; 6.670 ; 6.670 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[3] ; iCLK_50                                 ; 6.684 ; 6.684 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[4] ; iCLK_50                                 ; 6.694 ; 6.694 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[5] ; iCLK_50                                 ; 6.703 ; 6.703 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[6] ; iCLK_50                                 ; 6.716 ; 6.716 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX5_D[*]  ; iCLK_50                                 ; 6.611 ; 6.611 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[0] ; iCLK_50                                 ; 6.408 ; 6.408 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[1] ; iCLK_50                                 ; 6.345 ; 6.345 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[2] ; iCLK_50                                 ; 6.338 ; 6.338 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[3] ; iCLK_50                                 ; 6.458 ; 6.458 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[4] ; iCLK_50                                 ; 6.415 ; 6.415 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[5] ; iCLK_50                                 ; 6.476 ; 6.476 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[6] ; iCLK_50                                 ; 6.611 ; 6.611 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX6_D[*]  ; iCLK_50                                 ; 7.748 ; 7.748 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[0] ; iCLK_50                                 ; 7.607 ; 7.607 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[1] ; iCLK_50                                 ; 7.474 ; 7.474 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[2] ; iCLK_50                                 ; 7.741 ; 7.741 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[3] ; iCLK_50                                 ; 7.748 ; 7.748 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[4] ; iCLK_50                                 ; 7.634 ; 7.634 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[5] ; iCLK_50                                 ; 7.624 ; 7.624 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[6] ; iCLK_50                                 ; 7.635 ; 7.635 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX7_D[*]  ; iCLK_50                                 ; 7.388 ; 7.388 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[0] ; iCLK_50                                 ; 6.521 ; 6.521 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[1] ; iCLK_50                                 ; 6.824 ; 6.824 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[2] ; iCLK_50                                 ; 6.684 ; 6.684 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[3] ; iCLK_50                                 ; 6.414 ; 6.414 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[4] ; iCLK_50                                 ; 6.621 ; 6.621 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[5] ; iCLK_50                                 ; 7.150 ; 7.150 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[6] ; iCLK_50                                 ; 7.388 ; 7.388 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oLEDR[*]    ; iCLK_50                                 ; 3.658 ; 3.658 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDR[16]  ; iCLK_50                                 ; 3.416 ; 3.416 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDR[17]  ; iCLK_50                                 ; 3.658 ; 3.658 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 5.362 ; 5.362 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 5.362 ; 5.362 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 2.223 ;       ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 4.813 ; 4.813 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
; oLEDG[*]    ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 4.486 ; 4.486 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  oLEDG[8]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 4.486 ; 4.486 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;       ; 2.223 ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;       ; 2.223 ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
; oHEX0_D[*]  ; clk_sample[9]                           ; 6.673 ; 6.673 ; Rise       ; clk_sample[9]                           ;
;  oHEX0_D[0] ; clk_sample[9]                           ; 6.673 ; 6.673 ; Rise       ; clk_sample[9]                           ;
;  oHEX0_D[1] ; clk_sample[9]                           ; 6.388 ; 6.388 ; Rise       ; clk_sample[9]                           ;
;  oHEX0_D[2] ; clk_sample[9]                           ; 6.281 ; 6.281 ; Rise       ; clk_sample[9]                           ;
;  oHEX0_D[3] ; clk_sample[9]                           ; 6.285 ; 6.285 ; Rise       ; clk_sample[9]                           ;
;  oHEX0_D[4] ; clk_sample[9]                           ; 6.184 ; 6.184 ; Rise       ; clk_sample[9]                           ;
;  oHEX0_D[5] ; clk_sample[9]                           ; 6.154 ; 6.154 ; Rise       ; clk_sample[9]                           ;
;  oHEX0_D[6] ; clk_sample[9]                           ; 6.341 ; 6.341 ; Rise       ; clk_sample[9]                           ;
; oHEX1_D[*]  ; clk_sample[9]                           ; 6.471 ; 6.471 ; Rise       ; clk_sample[9]                           ;
;  oHEX1_D[0] ; clk_sample[9]                           ; 6.469 ; 6.469 ; Rise       ; clk_sample[9]                           ;
;  oHEX1_D[1] ; clk_sample[9]                           ; 6.149 ; 6.149 ; Rise       ; clk_sample[9]                           ;
;  oHEX1_D[2] ; clk_sample[9]                           ; 6.263 ; 6.263 ; Rise       ; clk_sample[9]                           ;
;  oHEX1_D[3] ; clk_sample[9]                           ; 6.146 ; 6.146 ; Rise       ; clk_sample[9]                           ;
;  oHEX1_D[4] ; clk_sample[9]                           ; 6.335 ; 6.335 ; Rise       ; clk_sample[9]                           ;
;  oHEX1_D[5] ; clk_sample[9]                           ; 6.471 ; 6.471 ; Rise       ; clk_sample[9]                           ;
;  oHEX1_D[6] ; clk_sample[9]                           ; 6.370 ; 6.370 ; Rise       ; clk_sample[9]                           ;
; oHEX2_D[*]  ; clk_sample[9]                           ; 6.934 ; 6.934 ; Rise       ; clk_sample[9]                           ;
;  oHEX2_D[0] ; clk_sample[9]                           ; 6.226 ; 6.226 ; Rise       ; clk_sample[9]                           ;
;  oHEX2_D[1] ; clk_sample[9]                           ; 6.718 ; 6.718 ; Rise       ; clk_sample[9]                           ;
;  oHEX2_D[2] ; clk_sample[9]                           ; 6.783 ; 6.783 ; Rise       ; clk_sample[9]                           ;
;  oHEX2_D[3] ; clk_sample[9]                           ; 6.934 ; 6.934 ; Rise       ; clk_sample[9]                           ;
;  oHEX2_D[4] ; clk_sample[9]                           ; 6.706 ; 6.706 ; Rise       ; clk_sample[9]                           ;
;  oHEX2_D[5] ; clk_sample[9]                           ; 6.786 ; 6.786 ; Rise       ; clk_sample[9]                           ;
;  oHEX2_D[6] ; clk_sample[9]                           ; 6.803 ; 6.803 ; Rise       ; clk_sample[9]                           ;
; oHEX3_D[*]  ; clk_sample[9]                           ; 6.430 ; 6.430 ; Rise       ; clk_sample[9]                           ;
;  oHEX3_D[0] ; clk_sample[9]                           ; 6.264 ; 6.264 ; Rise       ; clk_sample[9]                           ;
;  oHEX3_D[1] ; clk_sample[9]                           ; 6.289 ; 6.289 ; Rise       ; clk_sample[9]                           ;
;  oHEX3_D[2] ; clk_sample[9]                           ; 6.293 ; 6.293 ; Rise       ; clk_sample[9]                           ;
;  oHEX3_D[3] ; clk_sample[9]                           ; 6.260 ; 6.260 ; Rise       ; clk_sample[9]                           ;
;  oHEX3_D[4] ; clk_sample[9]                           ; 6.430 ; 6.430 ; Rise       ; clk_sample[9]                           ;
;  oHEX3_D[5] ; clk_sample[9]                           ; 6.269 ; 6.269 ; Rise       ; clk_sample[9]                           ;
;  oHEX3_D[6] ; clk_sample[9]                           ; 6.271 ; 6.271 ; Rise       ; clk_sample[9]                           ;
+-------------+-----------------------------------------+-------+-------+------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                ;
+-------------+-----------------------------------------+-------+-------+------------+-----------------------------------------+
; Data Port   ; Clock Port                              ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+-------------+-----------------------------------------+-------+-------+------------+-----------------------------------------+
; oHEX4_D[*]  ; iCLK_50                                 ; 4.290 ; 4.290 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[0] ; iCLK_50                                 ; 4.290 ; 4.290 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[1] ; iCLK_50                                 ; 4.400 ; 4.400 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[2] ; iCLK_50                                 ; 4.409 ; 4.409 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[3] ; iCLK_50                                 ; 4.422 ; 4.422 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[4] ; iCLK_50                                 ; 4.416 ; 4.416 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[5] ; iCLK_50                                 ; 4.439 ; 4.439 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[6] ; iCLK_50                                 ; 4.452 ; 4.452 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX5_D[*]  ; iCLK_50                                 ; 4.068 ; 4.068 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[0] ; iCLK_50                                 ; 4.140 ; 4.140 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[1] ; iCLK_50                                 ; 4.069 ; 4.069 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[2] ; iCLK_50                                 ; 4.068 ; 4.068 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[3] ; iCLK_50                                 ; 4.186 ; 4.186 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[4] ; iCLK_50                                 ; 4.139 ; 4.139 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[5] ; iCLK_50                                 ; 4.206 ; 4.206 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[6] ; iCLK_50                                 ; 4.339 ; 4.339 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX6_D[*]  ; iCLK_50                                 ; 5.633 ; 5.633 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[0] ; iCLK_50                                 ; 5.788 ; 5.788 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[1] ; iCLK_50                                 ; 5.633 ; 5.633 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[2] ; iCLK_50                                 ; 5.913 ; 5.913 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[3] ; iCLK_50                                 ; 5.909 ; 5.909 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[4] ; iCLK_50                                 ; 5.800 ; 5.800 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[5] ; iCLK_50                                 ; 5.803 ; 5.803 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[6] ; iCLK_50                                 ; 5.798 ; 5.798 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX7_D[*]  ; iCLK_50                                 ; 3.577 ; 3.577 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[0] ; iCLK_50                                 ; 3.690 ; 3.690 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[1] ; iCLK_50                                 ; 3.986 ; 3.986 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[2] ; iCLK_50                                 ; 3.847 ; 3.847 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[3] ; iCLK_50                                 ; 3.577 ; 3.577 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[4] ; iCLK_50                                 ; 3.794 ; 3.794 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[5] ; iCLK_50                                 ; 4.323 ; 4.323 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[6] ; iCLK_50                                 ; 4.551 ; 4.551 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oLEDR[*]    ; iCLK_50                                 ; 3.416 ; 3.416 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDR[16]  ; iCLK_50                                 ; 3.416 ; 3.416 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDR[17]  ; iCLK_50                                 ; 3.658 ; 3.658 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 2.223 ; 4.813 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 5.362 ; 5.362 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 2.223 ;       ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 4.813 ; 4.813 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
; oLEDG[*]    ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 4.486 ; 4.486 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  oLEDG[8]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 4.486 ; 4.486 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;       ; 2.223 ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;       ; 2.223 ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
; oHEX0_D[*]  ; clk_sample[9]                           ; 5.968 ; 5.968 ; Rise       ; clk_sample[9]                           ;
;  oHEX0_D[0] ; clk_sample[9]                           ; 6.496 ; 6.496 ; Rise       ; clk_sample[9]                           ;
;  oHEX0_D[1] ; clk_sample[9]                           ; 6.208 ; 6.208 ; Rise       ; clk_sample[9]                           ;
;  oHEX0_D[2] ; clk_sample[9]                           ; 6.093 ; 6.093 ; Rise       ; clk_sample[9]                           ;
;  oHEX0_D[3] ; clk_sample[9]                           ; 6.096 ; 6.096 ; Rise       ; clk_sample[9]                           ;
;  oHEX0_D[4] ; clk_sample[9]                           ; 6.002 ; 6.002 ; Rise       ; clk_sample[9]                           ;
;  oHEX0_D[5] ; clk_sample[9]                           ; 5.968 ; 5.968 ; Rise       ; clk_sample[9]                           ;
;  oHEX0_D[6] ; clk_sample[9]                           ; 6.152 ; 6.152 ; Rise       ; clk_sample[9]                           ;
; oHEX1_D[*]  ; clk_sample[9]                           ; 5.760 ; 5.760 ; Rise       ; clk_sample[9]                           ;
;  oHEX1_D[0] ; clk_sample[9]                           ; 6.096 ; 6.096 ; Rise       ; clk_sample[9]                           ;
;  oHEX1_D[1] ; clk_sample[9]                           ; 5.775 ; 5.775 ; Rise       ; clk_sample[9]                           ;
;  oHEX1_D[2] ; clk_sample[9]                           ; 5.888 ; 5.888 ; Rise       ; clk_sample[9]                           ;
;  oHEX1_D[3] ; clk_sample[9]                           ; 5.760 ; 5.760 ; Rise       ; clk_sample[9]                           ;
;  oHEX1_D[4] ; clk_sample[9]                           ; 5.959 ; 5.959 ; Rise       ; clk_sample[9]                           ;
;  oHEX1_D[5] ; clk_sample[9]                           ; 6.099 ; 6.099 ; Rise       ; clk_sample[9]                           ;
;  oHEX1_D[6] ; clk_sample[9]                           ; 5.998 ; 5.998 ; Rise       ; clk_sample[9]                           ;
; oHEX2_D[*]  ; clk_sample[9]                           ; 6.094 ; 6.094 ; Rise       ; clk_sample[9]                           ;
;  oHEX2_D[0] ; clk_sample[9]                           ; 6.094 ; 6.094 ; Rise       ; clk_sample[9]                           ;
;  oHEX2_D[1] ; clk_sample[9]                           ; 6.588 ; 6.588 ; Rise       ; clk_sample[9]                           ;
;  oHEX2_D[2] ; clk_sample[9]                           ; 6.654 ; 6.654 ; Rise       ; clk_sample[9]                           ;
;  oHEX2_D[3] ; clk_sample[9]                           ; 6.800 ; 6.800 ; Rise       ; clk_sample[9]                           ;
;  oHEX2_D[4] ; clk_sample[9]                           ; 6.575 ; 6.575 ; Rise       ; clk_sample[9]                           ;
;  oHEX2_D[5] ; clk_sample[9]                           ; 6.655 ; 6.655 ; Rise       ; clk_sample[9]                           ;
;  oHEX2_D[6] ; clk_sample[9]                           ; 6.670 ; 6.670 ; Rise       ; clk_sample[9]                           ;
; oHEX3_D[*]  ; clk_sample[9]                           ; 5.751 ; 5.751 ; Rise       ; clk_sample[9]                           ;
;  oHEX3_D[0] ; clk_sample[9]                           ; 5.755 ; 5.755 ; Rise       ; clk_sample[9]                           ;
;  oHEX3_D[1] ; clk_sample[9]                           ; 5.780 ; 5.780 ; Rise       ; clk_sample[9]                           ;
;  oHEX3_D[2] ; clk_sample[9]                           ; 5.780 ; 5.780 ; Rise       ; clk_sample[9]                           ;
;  oHEX3_D[3] ; clk_sample[9]                           ; 5.751 ; 5.751 ; Rise       ; clk_sample[9]                           ;
;  oHEX3_D[4] ; clk_sample[9]                           ; 5.920 ; 5.920 ; Rise       ; clk_sample[9]                           ;
;  oHEX3_D[5] ; clk_sample[9]                           ; 5.759 ; 5.759 ; Rise       ; clk_sample[9]                           ;
;  oHEX3_D[6] ; clk_sample[9]                           ; 5.761 ; 5.761 ; Rise       ; clk_sample[9]                           ;
+-------------+-----------------------------------------+-------+-------+------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                      ;
+------------------------------------------+----------+---------+----------+---------+---------------------+
; Clock                                    ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack                         ; -6.427   ; -2.048  ; N/A      ; N/A     ; -0.500              ;
;  CLKPLL_inst|altpll_component|pll|clk[0] ; -6.427   ; -0.049  ; N/A      ; N/A     ; 5.565               ;
;  SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; -3.785   ; -1.368  ; N/A      ; N/A     ; -0.500              ;
;  clk_sample[9]                           ; -1.498   ; -2.048  ; N/A      ; N/A     ; -0.500              ;
;  iCLK_50                                 ; N/A      ; N/A     ; N/A      ; N/A     ; 10.000              ;
; Design-wide TNS                          ; -465.96  ; -35.69  ; 0.0      ; 0.0     ; -41.0               ;
;  CLKPLL_inst|altpll_component|pll|clk[0] ; -389.971 ; -0.049  ; N/A      ; N/A     ; 0.000               ;
;  SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; -61.557  ; -5.288  ; N/A      ; N/A     ; -25.000             ;
;  clk_sample[9]                           ; -14.432  ; -32.768 ; N/A      ; N/A     ; -16.000             ;
;  iCLK_50                                 ; N/A      ; N/A     ; N/A      ; N/A     ; 0.000               ;
+------------------------------------------+----------+---------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------------------+
; Setup Times                                                                                   ;
+-----------+------------+-------+-------+------------+-----------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+-----------+------------+-------+-------+------------+-----------------------------------------+
; iKEY[*]   ; iCLK_50    ; 6.742 ; 6.742 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[0]  ; iCLK_50    ; 6.742 ; 6.742 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iSW[*]    ; iCLK_50    ; 7.448 ; 7.448 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iSW[9]   ; iCLK_50    ; 7.448 ; 7.448 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Hold Times                                                                                      ;
+-----------+------------+--------+--------+------------+-----------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-----------+------------+--------+--------+------------+-----------------------------------------+
; iKEY[*]   ; iCLK_50    ; -3.771 ; -3.771 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[0]  ; iCLK_50    ; -3.771 ; -3.771 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iSW[*]    ; iCLK_50    ; -4.152 ; -4.152 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iSW[9]   ; iCLK_50    ; -4.152 ; -4.152 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                          ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port   ; Clock Port                              ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; oHEX4_D[*]  ; iCLK_50                                 ; 12.656 ; 12.656 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[0] ; iCLK_50                                 ; 12.315 ; 12.315 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[1] ; iCLK_50                                 ; 12.602 ; 12.602 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[2] ; iCLK_50                                 ; 12.565 ; 12.565 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[3] ; iCLK_50                                 ; 12.608 ; 12.608 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[4] ; iCLK_50                                 ; 12.619 ; 12.619 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[5] ; iCLK_50                                 ; 12.625 ; 12.625 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[6] ; iCLK_50                                 ; 12.656 ; 12.656 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX5_D[*]  ; iCLK_50                                 ; 12.629 ; 12.629 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[0] ; iCLK_50                                 ; 12.164 ; 12.164 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[1] ; iCLK_50                                 ; 12.036 ; 12.036 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[2] ; iCLK_50                                 ; 12.027 ; 12.027 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[3] ; iCLK_50                                 ; 12.305 ; 12.305 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[4] ; iCLK_50                                 ; 12.166 ; 12.166 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[5] ; iCLK_50                                 ; 12.302 ; 12.302 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[6] ; iCLK_50                                 ; 12.629 ; 12.629 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX6_D[*]  ; iCLK_50                                 ; 14.775 ; 14.775 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[0] ; iCLK_50                                 ; 14.476 ; 14.476 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[1] ; iCLK_50                                 ; 14.180 ; 14.180 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[2] ; iCLK_50                                 ; 14.773 ; 14.773 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[3] ; iCLK_50                                 ; 14.775 ; 14.775 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[4] ; iCLK_50                                 ; 14.498 ; 14.498 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[5] ; iCLK_50                                 ; 14.497 ; 14.497 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[6] ; iCLK_50                                 ; 14.504 ; 14.504 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX7_D[*]  ; iCLK_50                                 ; 13.938 ; 13.938 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[0] ; iCLK_50                                 ; 12.309 ; 12.309 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[1] ; iCLK_50                                 ; 13.054 ; 13.054 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[2] ; iCLK_50                                 ; 12.755 ; 12.755 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[3] ; iCLK_50                                 ; 12.025 ; 12.025 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[4] ; iCLK_50                                 ; 12.535 ; 12.535 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[5] ; iCLK_50                                 ; 13.720 ; 13.720 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[6] ; iCLK_50                                 ; 13.938 ; 13.938 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oLEDR[*]    ; iCLK_50                                 ; 7.176  ; 7.176  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDR[16]  ; iCLK_50                                 ; 6.524  ; 6.524  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDR[17]  ; iCLK_50                                 ; 7.176  ; 7.176  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 10.003 ; 10.003 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 10.003 ; 10.003 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 4.338  ;        ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 8.720  ; 8.720  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
; oLEDG[*]    ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 8.178  ; 8.178  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  oLEDG[8]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 8.178  ; 8.178  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;        ; 4.338  ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;        ; 4.338  ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
; oHEX0_D[*]  ; clk_sample[9]                           ; 12.610 ; 12.610 ; Rise       ; clk_sample[9]                           ;
;  oHEX0_D[0] ; clk_sample[9]                           ; 12.610 ; 12.610 ; Rise       ; clk_sample[9]                           ;
;  oHEX0_D[1] ; clk_sample[9]                           ; 11.949 ; 11.949 ; Rise       ; clk_sample[9]                           ;
;  oHEX0_D[2] ; clk_sample[9]                           ; 11.712 ; 11.712 ; Rise       ; clk_sample[9]                           ;
;  oHEX0_D[3] ; clk_sample[9]                           ; 11.725 ; 11.725 ; Rise       ; clk_sample[9]                           ;
;  oHEX0_D[4] ; clk_sample[9]                           ; 11.504 ; 11.504 ; Rise       ; clk_sample[9]                           ;
;  oHEX0_D[5] ; clk_sample[9]                           ; 11.458 ; 11.458 ; Rise       ; clk_sample[9]                           ;
;  oHEX0_D[6] ; clk_sample[9]                           ; 11.889 ; 11.889 ; Rise       ; clk_sample[9]                           ;
; oHEX1_D[*]  ; clk_sample[9]                           ; 12.128 ; 12.128 ; Rise       ; clk_sample[9]                           ;
;  oHEX1_D[0] ; clk_sample[9]                           ; 12.117 ; 12.117 ; Rise       ; clk_sample[9]                           ;
;  oHEX1_D[1] ; clk_sample[9]                           ; 11.431 ; 11.431 ; Rise       ; clk_sample[9]                           ;
;  oHEX1_D[2] ; clk_sample[9]                           ; 11.659 ; 11.659 ; Rise       ; clk_sample[9]                           ;
;  oHEX1_D[3] ; clk_sample[9]                           ; 11.412 ; 11.412 ; Rise       ; clk_sample[9]                           ;
;  oHEX1_D[4] ; clk_sample[9]                           ; 11.857 ; 11.857 ; Rise       ; clk_sample[9]                           ;
;  oHEX1_D[5] ; clk_sample[9]                           ; 12.128 ; 12.128 ; Rise       ; clk_sample[9]                           ;
;  oHEX1_D[6] ; clk_sample[9]                           ; 11.904 ; 11.904 ; Rise       ; clk_sample[9]                           ;
; oHEX2_D[*]  ; clk_sample[9]                           ; 13.368 ; 13.368 ; Rise       ; clk_sample[9]                           ;
;  oHEX2_D[0] ; clk_sample[9]                           ; 11.672 ; 11.672 ; Rise       ; clk_sample[9]                           ;
;  oHEX2_D[1] ; clk_sample[9]                           ; 12.826 ; 12.826 ; Rise       ; clk_sample[9]                           ;
;  oHEX2_D[2] ; clk_sample[9]                           ; 12.711 ; 12.711 ; Rise       ; clk_sample[9]                           ;
;  oHEX2_D[3] ; clk_sample[9]                           ; 13.368 ; 13.368 ; Rise       ; clk_sample[9]                           ;
;  oHEX2_D[4] ; clk_sample[9]                           ; 12.889 ; 12.889 ; Rise       ; clk_sample[9]                           ;
;  oHEX2_D[5] ; clk_sample[9]                           ; 12.816 ; 12.816 ; Rise       ; clk_sample[9]                           ;
;  oHEX2_D[6] ; clk_sample[9]                           ; 13.119 ; 13.119 ; Rise       ; clk_sample[9]                           ;
; oHEX3_D[*]  ; clk_sample[9]                           ; 12.215 ; 12.215 ; Rise       ; clk_sample[9]                           ;
;  oHEX3_D[0] ; clk_sample[9]                           ; 11.871 ; 11.871 ; Rise       ; clk_sample[9]                           ;
;  oHEX3_D[1] ; clk_sample[9]                           ; 11.901 ; 11.901 ; Rise       ; clk_sample[9]                           ;
;  oHEX3_D[2] ; clk_sample[9]                           ; 11.903 ; 11.903 ; Rise       ; clk_sample[9]                           ;
;  oHEX3_D[3] ; clk_sample[9]                           ; 11.875 ; 11.875 ; Rise       ; clk_sample[9]                           ;
;  oHEX3_D[4] ; clk_sample[9]                           ; 12.215 ; 12.215 ; Rise       ; clk_sample[9]                           ;
;  oHEX3_D[5] ; clk_sample[9]                           ; 11.885 ; 11.885 ; Rise       ; clk_sample[9]                           ;
;  oHEX3_D[6] ; clk_sample[9]                           ; 11.887 ; 11.887 ; Rise       ; clk_sample[9]                           ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                ;
+-------------+-----------------------------------------+-------+-------+------------+-----------------------------------------+
; Data Port   ; Clock Port                              ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+-------------+-----------------------------------------+-------+-------+------------+-----------------------------------------+
; oHEX4_D[*]  ; iCLK_50                                 ; 4.290 ; 4.290 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[0] ; iCLK_50                                 ; 4.290 ; 4.290 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[1] ; iCLK_50                                 ; 4.400 ; 4.400 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[2] ; iCLK_50                                 ; 4.409 ; 4.409 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[3] ; iCLK_50                                 ; 4.422 ; 4.422 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[4] ; iCLK_50                                 ; 4.416 ; 4.416 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[5] ; iCLK_50                                 ; 4.439 ; 4.439 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[6] ; iCLK_50                                 ; 4.452 ; 4.452 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX5_D[*]  ; iCLK_50                                 ; 4.068 ; 4.068 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[0] ; iCLK_50                                 ; 4.140 ; 4.140 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[1] ; iCLK_50                                 ; 4.069 ; 4.069 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[2] ; iCLK_50                                 ; 4.068 ; 4.068 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[3] ; iCLK_50                                 ; 4.186 ; 4.186 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[4] ; iCLK_50                                 ; 4.139 ; 4.139 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[5] ; iCLK_50                                 ; 4.206 ; 4.206 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[6] ; iCLK_50                                 ; 4.339 ; 4.339 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX6_D[*]  ; iCLK_50                                 ; 5.633 ; 5.633 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[0] ; iCLK_50                                 ; 5.788 ; 5.788 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[1] ; iCLK_50                                 ; 5.633 ; 5.633 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[2] ; iCLK_50                                 ; 5.913 ; 5.913 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[3] ; iCLK_50                                 ; 5.909 ; 5.909 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[4] ; iCLK_50                                 ; 5.800 ; 5.800 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[5] ; iCLK_50                                 ; 5.803 ; 5.803 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[6] ; iCLK_50                                 ; 5.798 ; 5.798 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX7_D[*]  ; iCLK_50                                 ; 3.577 ; 3.577 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[0] ; iCLK_50                                 ; 3.690 ; 3.690 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[1] ; iCLK_50                                 ; 3.986 ; 3.986 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[2] ; iCLK_50                                 ; 3.847 ; 3.847 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[3] ; iCLK_50                                 ; 3.577 ; 3.577 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[4] ; iCLK_50                                 ; 3.794 ; 3.794 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[5] ; iCLK_50                                 ; 4.323 ; 4.323 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[6] ; iCLK_50                                 ; 4.551 ; 4.551 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oLEDR[*]    ; iCLK_50                                 ; 3.416 ; 3.416 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDR[16]  ; iCLK_50                                 ; 3.416 ; 3.416 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDR[17]  ; iCLK_50                                 ; 3.658 ; 3.658 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 2.223 ; 4.813 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 5.362 ; 5.362 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 2.223 ;       ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 4.813 ; 4.813 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
; oLEDG[*]    ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 4.486 ; 4.486 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  oLEDG[8]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 4.486 ; 4.486 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;       ; 2.223 ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;       ; 2.223 ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
; oHEX0_D[*]  ; clk_sample[9]                           ; 5.968 ; 5.968 ; Rise       ; clk_sample[9]                           ;
;  oHEX0_D[0] ; clk_sample[9]                           ; 6.496 ; 6.496 ; Rise       ; clk_sample[9]                           ;
;  oHEX0_D[1] ; clk_sample[9]                           ; 6.208 ; 6.208 ; Rise       ; clk_sample[9]                           ;
;  oHEX0_D[2] ; clk_sample[9]                           ; 6.093 ; 6.093 ; Rise       ; clk_sample[9]                           ;
;  oHEX0_D[3] ; clk_sample[9]                           ; 6.096 ; 6.096 ; Rise       ; clk_sample[9]                           ;
;  oHEX0_D[4] ; clk_sample[9]                           ; 6.002 ; 6.002 ; Rise       ; clk_sample[9]                           ;
;  oHEX0_D[5] ; clk_sample[9]                           ; 5.968 ; 5.968 ; Rise       ; clk_sample[9]                           ;
;  oHEX0_D[6] ; clk_sample[9]                           ; 6.152 ; 6.152 ; Rise       ; clk_sample[9]                           ;
; oHEX1_D[*]  ; clk_sample[9]                           ; 5.760 ; 5.760 ; Rise       ; clk_sample[9]                           ;
;  oHEX1_D[0] ; clk_sample[9]                           ; 6.096 ; 6.096 ; Rise       ; clk_sample[9]                           ;
;  oHEX1_D[1] ; clk_sample[9]                           ; 5.775 ; 5.775 ; Rise       ; clk_sample[9]                           ;
;  oHEX1_D[2] ; clk_sample[9]                           ; 5.888 ; 5.888 ; Rise       ; clk_sample[9]                           ;
;  oHEX1_D[3] ; clk_sample[9]                           ; 5.760 ; 5.760 ; Rise       ; clk_sample[9]                           ;
;  oHEX1_D[4] ; clk_sample[9]                           ; 5.959 ; 5.959 ; Rise       ; clk_sample[9]                           ;
;  oHEX1_D[5] ; clk_sample[9]                           ; 6.099 ; 6.099 ; Rise       ; clk_sample[9]                           ;
;  oHEX1_D[6] ; clk_sample[9]                           ; 5.998 ; 5.998 ; Rise       ; clk_sample[9]                           ;
; oHEX2_D[*]  ; clk_sample[9]                           ; 6.094 ; 6.094 ; Rise       ; clk_sample[9]                           ;
;  oHEX2_D[0] ; clk_sample[9]                           ; 6.094 ; 6.094 ; Rise       ; clk_sample[9]                           ;
;  oHEX2_D[1] ; clk_sample[9]                           ; 6.588 ; 6.588 ; Rise       ; clk_sample[9]                           ;
;  oHEX2_D[2] ; clk_sample[9]                           ; 6.654 ; 6.654 ; Rise       ; clk_sample[9]                           ;
;  oHEX2_D[3] ; clk_sample[9]                           ; 6.800 ; 6.800 ; Rise       ; clk_sample[9]                           ;
;  oHEX2_D[4] ; clk_sample[9]                           ; 6.575 ; 6.575 ; Rise       ; clk_sample[9]                           ;
;  oHEX2_D[5] ; clk_sample[9]                           ; 6.655 ; 6.655 ; Rise       ; clk_sample[9]                           ;
;  oHEX2_D[6] ; clk_sample[9]                           ; 6.670 ; 6.670 ; Rise       ; clk_sample[9]                           ;
; oHEX3_D[*]  ; clk_sample[9]                           ; 5.751 ; 5.751 ; Rise       ; clk_sample[9]                           ;
;  oHEX3_D[0] ; clk_sample[9]                           ; 5.755 ; 5.755 ; Rise       ; clk_sample[9]                           ;
;  oHEX3_D[1] ; clk_sample[9]                           ; 5.780 ; 5.780 ; Rise       ; clk_sample[9]                           ;
;  oHEX3_D[2] ; clk_sample[9]                           ; 5.780 ; 5.780 ; Rise       ; clk_sample[9]                           ;
;  oHEX3_D[3] ; clk_sample[9]                           ; 5.751 ; 5.751 ; Rise       ; clk_sample[9]                           ;
;  oHEX3_D[4] ; clk_sample[9]                           ; 5.920 ; 5.920 ; Rise       ; clk_sample[9]                           ;
;  oHEX3_D[5] ; clk_sample[9]                           ; 5.759 ; 5.759 ; Rise       ; clk_sample[9]                           ;
;  oHEX3_D[6] ; clk_sample[9]                           ; 5.761 ; 5.761 ; Rise       ; clk_sample[9]                           ;
+-------------+-----------------------------------------+-------+-------+------------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                               ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
; From Clock                              ; To Clock                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
; clk_sample[9]                           ; clk_sample[9]                           ; 136      ; 0        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9]                           ; 48       ; 0        ; 0        ; 0        ;
; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 67       ; 3        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 11816    ; 0        ; 0        ; 0        ;
; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 4        ; 1        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 818      ; 0        ; 0        ; 0        ;
; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 127      ; 0        ; 0        ; 0        ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
; From Clock                              ; To Clock                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
; clk_sample[9]                           ; clk_sample[9]                           ; 136      ; 0        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9]                           ; 48       ; 0        ; 0        ; 0        ;
; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 67       ; 3        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 11816    ; 0        ; 0        ; 0        ;
; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 4        ; 1        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 818      ; 0        ; 0        ; 0        ;
; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 127      ; 0        ; 0        ; 0        ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 2     ; 2    ;
; Unconstrained Output Ports      ; 62    ; 62   ;
; Unconstrained Output Port Paths ; 5550  ; 5550 ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Mon Aug 03 23:33:06 2015
Info: Command: quartus_sta check -c check
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Critical Warning (332012): Synopsys Design Constraints File file not found: 'check.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name iCLK_50 iCLK_50
    Info (332110): create_generated_clock -source {CLKPLL_inst|altpll_component|pll|inclk[0]} -divide_by 10 -multiply_by 13 -duty_cycle 50.00 -name {CLKPLL_inst|altpll_component|pll|clk[0]} {CLKPLL_inst|altpll_component|pll|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]
    Info (332105): create_clock -period 1.000 -name clk_sample[9] clk_sample[9]
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -6.427
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -6.427      -389.971 CLKPLL_inst|altpll_component|pll|clk[0] 
    Info (332119):    -3.785       -61.557 SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] 
    Info (332119):    -1.498       -14.432 clk_sample[9] 
Info (332146): Worst-case hold slack is -2.048
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.048       -32.768 clk_sample[9] 
    Info (332119):    -1.368        -2.873 SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] 
    Info (332119):    -0.049        -0.049 CLKPLL_inst|altpll_component|pll|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -0.500
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.500       -25.000 SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] 
    Info (332119):    -0.500       -16.000 clk_sample[9] 
    Info (332119):     5.565         0.000 CLKPLL_inst|altpll_component|pll|clk[0] 
    Info (332119):    10.000         0.000 iCLK_50 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -3.490
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.490      -212.364 CLKPLL_inst|altpll_component|pll|clk[0] 
    Info (332119):    -1.933       -26.881 SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] 
    Info (332119):    -0.165        -0.475 clk_sample[9] 
Info (332146): Worst-case hold slack is -1.349
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.349       -21.584 clk_sample[9] 
    Info (332119):    -1.038        -5.288 SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] 
    Info (332119):    -0.030        -0.030 CLKPLL_inst|altpll_component|pll|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -0.500
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.500       -25.000 SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] 
    Info (332119):    -0.500       -16.000 clk_sample[9] 
    Info (332119):     5.565         0.000 CLKPLL_inst|altpll_component|pll|clk[0] 
    Info (332119):    10.000         0.000 iCLK_50 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 456 megabytes
    Info: Processing ended: Mon Aug 03 23:33:09 2015
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:01


