$date
	Fri Sep 20 15:07:41 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module stimulus $end
$var wire 8 ! led [7:0] $end
$var reg 1 " button $end
$var reg 1 # clk_50mhz $end
$var integer 32 $ i [31:0] $end
$scope module my_lvds $end
$var wire 1 % button $end
$var wire 1 & clk_50mhz $end
$var wire 1 ' clk_slow $end
$var wire 8 ( led [7:0] $end
$var reg 8 ) count [7:0] $end
$var reg 6 * display_timer [5:0] $end
$var reg 20 + div [19:0] $end
$var reg 3 , hold [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx ,
bx +
bx *
bx )
bx (
x'
0&
x%
b0 $
0#
x"
bx !
$end
#10000
b1 $
1#
1&
#20000
b10 $
0#
0&
#30000
b11 $
1#
1&
#40000
b100 $
0#
0&
#50000
b101 $
1#
1&
#60000
b110 $
0#
0&
#70000
b111 $
1#
1&
#80000
b1000 $
0#
0&
#90000
b1001 $
1#
1&
#100000
b1010 $
0#
0&
#110000
b1011 $
1#
1&
#120000
b1100 $
0#
0&
#130000
b1101 $
1#
1&
#140000
b1110 $
0#
0&
#150000
b1111 $
1#
1&
#160000
b10000 $
0#
0&
#170000
b10001 $
1#
1&
#180000
b10010 $
0#
0&
#190000
b10011 $
1#
1&
#200000
b10100 $
0#
0&
#210000
b10101 $
1#
1&
#220000
b10110 $
0#
0&
#230000
b10111 $
1#
1&
#240000
b11000 $
0#
0&
#250000
b11001 $
1#
1&
#260000
b11010 $
0#
0&
#270000
b11011 $
1#
1&
#280000
b11100 $
0#
0&
#290000
b11101 $
1#
1&
#300000
b11110 $
0#
0&
#310000
b11111 $
1#
1&
#320000
b100000 $
0#
0&
#330000
b100001 $
1#
1&
#340000
b100010 $
0#
0&
#350000
b100011 $
1#
1&
#360000
b100100 $
0#
0&
#370000
b100101 $
1#
1&
#380000
b100110 $
0#
0&
#390000
b100111 $
1#
1&
#400000
b101000 $
0#
0&
#410000
b101001 $
1#
1&
