// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="FBTA64_theta,hls_ip_2018_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.356500,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=8,HLS_SYN_DSP=0,HLS_SYN_FF=1017,HLS_SYN_LUT=3864,HLS_VERSION=2018_2}" *)

module FBTA64_theta (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        alloc_size,
        alloc_size_ap_vld,
        alloc_size_ap_ack,
        alloc_free_target,
        alloc_free_target_ap_vld,
        alloc_free_target_ap_ack,
        alloc_addr,
        alloc_addr_ap_vld,
        alloc_addr_ap_ack,
        alloc_cmd,
        alloc_cmd_ap_vld,
        alloc_cmd_ap_ack
);

parameter    ap_ST_fsm_state1 = 19'd1;
parameter    ap_ST_fsm_state2 = 19'd2;
parameter    ap_ST_fsm_state3 = 19'd4;
parameter    ap_ST_fsm_state4 = 19'd8;
parameter    ap_ST_fsm_state5 = 19'd16;
parameter    ap_ST_fsm_state6 = 19'd32;
parameter    ap_ST_fsm_state7 = 19'd64;
parameter    ap_ST_fsm_pp0_stage0 = 19'd128;
parameter    ap_ST_fsm_state11 = 19'd256;
parameter    ap_ST_fsm_pp1_stage0 = 19'd512;
parameter    ap_ST_fsm_state14 = 19'd1024;
parameter    ap_ST_fsm_state15 = 19'd2048;
parameter    ap_ST_fsm_state16 = 19'd4096;
parameter    ap_ST_fsm_state17 = 19'd8192;
parameter    ap_ST_fsm_state18 = 19'd16384;
parameter    ap_ST_fsm_state19 = 19'd32768;
parameter    ap_ST_fsm_state20 = 19'd65536;
parameter    ap_ST_fsm_state21 = 19'd131072;
parameter    ap_ST_fsm_state22 = 19'd262144;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] alloc_size;
input   alloc_size_ap_vld;
output   alloc_size_ap_ack;
input  [31:0] alloc_free_target;
input   alloc_free_target_ap_vld;
output   alloc_free_target_ap_ack;
output  [31:0] alloc_addr;
output   alloc_addr_ap_vld;
input   alloc_addr_ap_ack;
input  [7:0] alloc_cmd;
input   alloc_cmd_ap_vld;
output   alloc_cmd_ap_ack;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg alloc_size_ap_ack;
reg alloc_free_target_ap_ack;
reg alloc_addr_ap_vld;
reg alloc_cmd_ap_ack;

(* fsm_encoding = "none" *) reg   [18:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [1:0] buddy_tree_V_1_address0;
reg    buddy_tree_V_1_ce0;
reg    buddy_tree_V_1_we0;
reg   [63:0] buddy_tree_V_1_d0;
wire   [63:0] buddy_tree_V_1_q0;
reg   [1:0] buddy_tree_V_1_address1;
reg    buddy_tree_V_1_ce1;
reg    buddy_tree_V_1_we1;
reg   [63:0] buddy_tree_V_1_d1;
wire   [63:0] buddy_tree_V_1_q1;
reg   [1:0] buddy_tree_V_0_address0;
reg    buddy_tree_V_0_ce0;
reg    buddy_tree_V_0_we0;
reg   [63:0] buddy_tree_V_0_d0;
wire   [63:0] buddy_tree_V_0_q0;
reg   [1:0] buddy_tree_V_0_address1;
reg    buddy_tree_V_0_ce1;
reg    buddy_tree_V_0_we1;
reg   [63:0] buddy_tree_V_0_d1;
wire   [63:0] buddy_tree_V_0_q1;
reg   [6:0] addr_layer_map_V_address0;
reg    addr_layer_map_V_ce0;
reg    addr_layer_map_V_we0;
wire   [3:0] addr_layer_map_V_q0;
reg    alloc_size_blk_n;
wire    ap_CS_fsm_state2;
reg    alloc_free_target_blk_n;
reg    alloc_addr_blk_n;
wire    ap_CS_fsm_state19;
reg    alloc_cmd_blk_n;
reg   [63:0] p_01606_0_in_reg_444;
reg   [7:0] p_01598_1_in_reg_454;
reg   [7:0] p_01590_5_in_reg_463;
reg   [7:0] p_01594_1_in_reg_473;
reg   [7:0] p_01586_3_in_reg_482;
reg   [8:0] op2_assign_5_reg_491;
wire   [7:0] size_V_fu_546_p1;
reg   [7:0] size_V_reg_1531;
reg    ap_block_state2;
wire   [7:0] free_target_V_fu_550_p1;
reg   [7:0] free_target_V_reg_1536;
reg   [7:0] p_Result_1_fu_560_p4;
reg   [7:0] p_Result_1_reg_1543;
wire   [0:0] tmp_fu_570_p2;
wire    ap_CS_fsm_state3;
wire   [0:0] tmp_s_fu_576_p2;
reg   [0:0] tmp_s_reg_1553;
wire   [3:0] ans_V_fu_717_p2;
reg   [3:0] ans_V_reg_1558;
wire   [0:0] tmp_6_fu_723_p2;
wire    ap_CS_fsm_state4;
reg   [3:0] addr_layer_map_V_loa_reg_1572;
wire    ap_CS_fsm_state5;
wire   [0:0] tmp_27_fu_733_p1;
reg   [0:0] tmp_27_reg_1578;
wire   [63:0] newIndex2_fu_747_p1;
reg   [63:0] newIndex2_reg_1583;
wire   [7:0] ans_V_2_fu_753_p1;
reg   [7:0] ans_V_2_reg_1599;
wire    ap_CS_fsm_state6;
wire   [7:0] r_V_12_fu_805_p3;
reg   [7:0] r_V_12_reg_1605;
wire   [63:0] tmp_17_fu_834_p2;
reg   [63:0] tmp_17_reg_1611;
reg   [7:0] p_Result_2_fu_840_p4;
wire    ap_CS_fsm_state7;
wire   [63:0] r_V_fu_853_p2;
wire   [7:0] now1_V_4_fu_858_p2;
reg   [7:0] now1_V_4_reg_1628;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_state8_pp0_stage0_iter0;
wire    ap_block_state9_pp0_stage0_iter1;
wire    ap_block_state10_pp0_stage0_iter2;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp1_fu_874_p2;
reg   [0:0] icmp1_reg_1633;
reg   [0:0] icmp1_reg_1633_pp0_iter1_reg;
wire   [0:0] tmp_58_fu_880_p1;
reg   [0:0] tmp_58_reg_1637;
reg   [0:0] tmp_58_reg_1637_pp0_iter1_reg;
wire   [63:0] newIndex6_fu_894_p1;
reg   [63:0] newIndex6_reg_1642;
reg   [63:0] newIndex6_reg_1642_pp0_iter1_reg;
wire   [6:0] loc1_V_fu_900_p4;
reg   [6:0] loc1_V_reg_1658;
reg   [63:0] buddy_tree_V_0_load_2_reg_1663;
reg    ap_enable_reg_pp0_iter1;
reg   [63:0] buddy_tree_V_1_load_2_reg_1668;
reg   [7:0] p_Result_3_fu_914_p4;
reg   [7:0] p_Result_3_reg_1673;
wire   [63:0] r_V_3_fu_975_p2;
reg    ap_enable_reg_pp0_iter2;
wire   [7:0] p_Repl2_2_fu_981_p2;
reg   [7:0] p_Repl2_2_reg_1684;
wire    ap_CS_fsm_pp1_stage0;
reg    ap_enable_reg_pp1_iter0;
wire    ap_block_state12_pp1_stage0_iter0;
wire    ap_block_state13_pp1_stage0_iter1;
wire    ap_block_pp1_stage0_11001;
wire   [0:0] tmp_29_fu_987_p2;
reg   [0:0] tmp_29_reg_1689;
wire   [7:0] p_Repl2_s_fu_993_p2;
reg   [7:0] p_Repl2_s_reg_1693;
wire   [0:0] tmp_63_fu_999_p1;
reg   [0:0] tmp_63_reg_1698;
wire   [63:0] r_V_13_fu_1057_p2;
reg   [63:0] r_V_13_reg_1703;
wire   [63:0] newIndex9_fu_1073_p1;
reg   [63:0] newIndex9_reg_1708;
wire   [8:0] cnt_fu_1079_p2;
wire   [3:0] p_s_fu_1099_p3;
reg   [3:0] p_s_reg_1729;
wire    ap_CS_fsm_state15;
wire   [0:0] tmp_20_fu_1105_p1;
reg   [0:0] tmp_20_reg_1736;
wire   [63:0] newIndex4_fu_1119_p1;
reg   [63:0] newIndex4_reg_1741;
wire   [63:0] buddy_tree_V_load_1_s_fu_1125_p3;
reg   [63:0] buddy_tree_V_load_1_s_reg_1757;
wire    ap_CS_fsm_state16;
wire   [63:0] tmp_5_fu_1132_p2;
reg   [63:0] tmp_5_reg_1765;
wire   [63:0] tmp_12_fu_1138_p2;
reg   [63:0] tmp_12_reg_1770;
wire    ap_CS_fsm_state17;
wire   [63:0] tmp_V_fu_1142_p2;
reg   [63:0] tmp_V_reg_1775;
wire   [7:0] now1_V_cast_fu_1152_p1;
reg   [7:0] now1_V_cast_reg_1780;
wire   [3:0] now2_V_fu_1156_p2;
reg   [3:0] now2_V_reg_1785;
wire   [7:0] now2_V_1_cast_fu_1161_p1;
reg   [7:0] now2_V_1_cast_reg_1790;
wire   [63:0] tmp_13_fu_1171_p2;
reg   [63:0] tmp_13_reg_1795;
wire   [7:0] loc1_V_11_log_2_64bit_fu_522_ap_return;
reg   [7:0] loc1_V_11_reg_1801;
wire    ap_CS_fsm_state18;
wire   [0:0] tmp_18_fu_1176_p2;
reg   [0:0] tmp_18_reg_1807;
reg   [6:0] loc1_V_2_reg_1812;
wire   [0:0] tmp_46_fu_1235_p3;
reg    ap_sig_ioackin_alloc_addr_ap_ack;
wire   [0:0] op2_assign_2_fu_1274_p2;
reg   [0:0] op2_assign_2_reg_1843;
wire    ap_CS_fsm_state20;
wire   [0:0] tmp_25_fu_1280_p2;
reg   [0:0] tmp_25_reg_1848;
wire   [0:0] icmp2_fu_1296_p2;
reg   [0:0] icmp2_reg_1852;
wire   [63:0] rhs_V_fu_1362_p2;
reg   [63:0] rhs_V_reg_1856;
wire   [0:0] tmp_60_fu_1368_p1;
reg   [0:0] tmp_60_reg_1861;
wire   [63:0] newIndex_fu_1382_p1;
reg   [63:0] newIndex_reg_1866;
wire   [0:0] tmp_44_fu_1388_p2;
reg   [0:0] tmp_44_reg_1882;
wire   [63:0] newIndex10_fu_1404_p1;
reg   [63:0] newIndex10_reg_1886;
wire   [7:0] now1_V_2_fu_1509_p2;
wire    ap_CS_fsm_state21;
wire   [7:0] now2_V_2_fu_1518_p2;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state8;
wire    ap_CS_fsm_state11;
wire    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state12;
reg    ap_enable_reg_pp1_iter1;
wire    loc1_V_11_log_2_64bit_fu_522_ap_ready;
reg   [7:0] ap_phi_mux_p_01598_1_in_phi_fu_457_p4;
wire    ap_block_pp0_stage0;
reg   [7:0] ap_phi_mux_p_01590_5_in_phi_fu_466_p4;
reg   [7:0] ap_phi_mux_p_01594_1_in_phi_fu_476_p4;
wire    ap_block_pp1_stage0;
reg   [7:0] ap_phi_mux_p_01586_3_in_phi_fu_485_p4;
reg   [7:0] p_4_reg_502;
reg   [7:0] p_5_reg_512;
wire   [63:0] tmp_8_fu_729_p1;
wire   [63:0] tmp_21_fu_1222_p1;
wire   [0:0] tmp_66_fu_1453_p1;
reg   [7:0] cmd_fu_172;
reg   [31:0] cnt_1_fu_176;
wire   [31:0] cnt_2_fu_1430_p2;
reg   [7:0] loc2_V_2_fu_180;
wire   [7:0] r_V_10_fu_1230_p2;
wire   [7:0] loc2_V_3_fu_1424_p2;
reg   [7:0] loc1_V_6_fu_184;
wire   [7:0] loc1_V_4_fu_1227_p1;
wire   [7:0] loc1_V_9_fu_1490_p1;
wire  signed [31:0] p_Val2_4_cast_fu_1217_p1;
reg    ap_reg_ioackin_alloc_addr_ap_ack;
wire   [63:0] tmp_35_fu_964_p2;
wire   [63:0] r_V_5_fu_1092_p2;
wire   [63:0] r_V_8_fu_1417_p2;
reg   [63:0] p_Result_s_fu_1465_p4;
wire   [7:0] tmp_size_V_fu_554_p2;
wire   [7:0] p_not_fu_581_p2;
wire   [7:0] tmp_7_fu_586_p2;
wire   [0:0] sel_tmp_fu_591_p2;
wire   [0:0] sel_tmp4_fu_635_p2;
wire   [0:0] sel_tmp1_fu_629_p2;
wire   [0:0] sel_tmp9_fu_623_p2;
wire   [0:0] sel_tmp7_fu_617_p2;
wire   [0:0] sel_tmp5_fu_611_p2;
wire   [0:0] sel_tmp3_fu_605_p2;
wire   [0:0] or_cond_fu_649_p2;
wire   [2:0] newSel_cast_cast_fu_641_p3;
wire   [2:0] newSel_fu_655_p3;
wire   [0:0] or_cond1_fu_663_p2;
wire   [0:0] or_cond2_fu_677_p2;
wire   [2:0] newSel1_fu_669_p3;
wire   [2:0] sel_tmp2_fu_597_p3;
wire   [0:0] or_cond3_fu_691_p2;
wire   [2:0] newSel2_fu_683_p3;
wire   [2:0] newSel3_fu_697_p3;
wire   [2:0] newSel4_fu_705_p3;
wire   [3:0] tmp_15_cast_fu_713_p1;
wire   [2:0] tmp_30_fu_737_p4;
wire   [4:0] lhs_V_cast_cast_fu_756_p1;
wire  signed [4:0] r_V_11_fu_759_p2;
wire   [4:0] tmp_10_fu_780_p2;
wire   [31:0] tmp_9_fu_777_p1;
wire  signed [31:0] tmp_10_cast_fu_786_p1;
wire  signed [7:0] r_V_11_cast5_fu_765_p1;
wire   [31:0] tmp_11_fu_790_p2;
wire   [0:0] tmp_23_fu_769_p3;
wire   [7:0] tmp_24_fu_801_p1;
wire   [7:0] tmp_14_fu_796_p2;
wire   [31:0] tmp_15_fu_813_p1;
wire   [31:0] op2_assign_3_fu_817_p2;
wire   [63:0] buddy_tree_V_load_ph_fu_827_p3;
wire  signed [63:0] tmp_16_fu_823_p1;
wire   [63:0] tmp_22_fu_849_p1;
wire   [4:0] tmp_54_fu_864_p4;
wire   [6:0] newIndex5_fu_884_p4;
wire   [7:0] loc1_V_12_fu_910_p1;
wire   [0:0] tmp_56_fu_924_p3;
wire   [0:0] tmp_57_fu_932_p1;
wire   [0:0] tmp_31_fu_936_p2;
wire   [31:0] tmp_32_fu_942_p1;
wire   [31:0] tmp_33_fu_946_p1;
wire   [31:0] op2_assign_4_fu_949_p2;
wire   [63:0] buddy_tree_V_load_2_s_fu_959_p3;
wire  signed [63:0] tmp_34_fu_955_p1;
wire   [63:0] tmp_40_fu_972_p1;
wire   [1:0] tmp_41_fu_1017_p5;
wire   [1:0] tmp_42_fu_1031_p5;
wire   [0:0] tmp_64_fu_1003_p1;
wire   [63:0] tmp_41_fu_1017_p6;
wire   [63:0] tmp_42_fu_1031_p6;
wire   [63:0] mask_V_load_phi_fu_1045_p3;
wire   [63:0] tmp_43_fu_1053_p1;
wire   [6:0] newIndex8_fu_1063_p4;
wire   [63:0] lhs_V_1_fu_1085_p3;
wire   [2:0] newIndex3_fu_1109_p4;
wire   [3:0] now1_V_fu_1147_p2;
wire   [63:0] op2_assign_fu_1165_p2;
wire   [15:0] tmp_28_cast_fu_1190_p1;
wire   [15:0] tmp_33_cast_fu_1193_p1;
wire   [15:0] tmp_19_fu_1196_p2;
wire   [7:0] r_V_4_fu_1202_p1;
wire   [8:0] output_addr_V_cast_fu_1206_p1;
wire  signed [8:0] p_Val2_2_fu_1210_p3;
wire   [4:0] tmp_53_fu_1258_p4;
wire   [0:0] icmp_fu_1268_p2;
wire   [4:0] tmp_55_fu_1286_p4;
wire   [1:0] tmp_36_fu_1316_p5;
wire   [1:0] tmp_37_fu_1330_p5;
wire   [0:0] tmp_59_fu_1302_p1;
wire   [63:0] tmp_36_fu_1316_p6;
wire   [63:0] tmp_37_fu_1330_p6;
wire   [63:0] mask_V_load_1_phi_fu_1344_p3;
wire   [63:0] tmp_38_fu_1352_p1;
wire   [63:0] r_V_7_fu_1356_p2;
wire   [6:0] newIndex1_fu_1372_p4;
wire   [6:0] newIndex7_fu_1394_p4;
wire   [63:0] lhs_V_fu_1410_p3;
wire   [63:0] p_Val2_5_fu_1457_p3;
wire   [31:0] i_assign_fu_1449_p1;
wire   [6:0] loc1_V_5_fu_1480_p4;
wire   [0:0] op2_assign_1_fu_1499_p2;
wire   [7:0] tmp_45_fu_1505_p1;
wire   [7:0] tmp_47_fu_1515_p1;
wire    ap_CS_fsm_state14;
reg   [18:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;

// power-on initialization
initial begin
#0 ap_CS_fsm = 19'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_reg_ioackin_alloc_addr_ap_ack = 1'b0;
end

FBTA64_theta_buddbkb #(
    .DataWidth( 64 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
buddy_tree_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buddy_tree_V_1_address0),
    .ce0(buddy_tree_V_1_ce0),
    .we0(buddy_tree_V_1_we0),
    .d0(buddy_tree_V_1_d0),
    .q0(buddy_tree_V_1_q0),
    .address1(buddy_tree_V_1_address1),
    .ce1(buddy_tree_V_1_ce1),
    .we1(buddy_tree_V_1_we1),
    .d1(buddy_tree_V_1_d1),
    .q1(buddy_tree_V_1_q1)
);

FBTA64_theta_buddcud #(
    .DataWidth( 64 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
buddy_tree_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buddy_tree_V_0_address0),
    .ce0(buddy_tree_V_0_ce0),
    .we0(buddy_tree_V_0_we0),
    .d0(buddy_tree_V_0_d0),
    .q0(buddy_tree_V_0_q0),
    .address1(buddy_tree_V_0_address1),
    .ce1(buddy_tree_V_0_ce1),
    .we1(buddy_tree_V_0_we1),
    .d1(buddy_tree_V_0_d1),
    .q1(buddy_tree_V_0_q1)
);

FBTA64_theta_addrdEe #(
    .DataWidth( 4 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
addr_layer_map_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(addr_layer_map_V_address0),
    .ce0(addr_layer_map_V_ce0),
    .we0(addr_layer_map_V_we0),
    .d0(p_s_reg_1729),
    .q0(addr_layer_map_V_q0)
);

log_2_64bit loc1_V_11_log_2_64bit_fu_522(
    .ap_ready(loc1_V_11_log_2_64bit_fu_522_ap_ready),
    .tmp_V(tmp_V_reg_1775),
    .ap_return(loc1_V_11_log_2_64bit_fu_522_ap_return)
);

FBTA64_theta_mux_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 64 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 64 ))
FBTA64_theta_mux_eOg_U2(
    .din0(64'd3),
    .din1(64'd255),
    .din2(64'd4294967295),
    .din3(64'd18446744073709551615),
    .din4(tmp_41_fu_1017_p5),
    .dout(tmp_41_fu_1017_p6)
);

FBTA64_theta_mux_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 64 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 64 ))
FBTA64_theta_mux_eOg_U3(
    .din0(64'd0),
    .din1(64'd15),
    .din2(64'd65535),
    .din3(64'd18446744073709551615),
    .din4(tmp_42_fu_1031_p5),
    .dout(tmp_42_fu_1031_p6)
);

FBTA64_theta_mux_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 64 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 64 ))
FBTA64_theta_mux_eOg_U4(
    .din0(64'd3),
    .din1(64'd255),
    .din2(64'd4294967295),
    .din3(64'd18446744073709551615),
    .din4(tmp_36_fu_1316_p5),
    .dout(tmp_36_fu_1316_p6)
);

FBTA64_theta_mux_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 64 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 64 ))
FBTA64_theta_mux_eOg_U5(
    .din0(64'd0),
    .din1(64'd15),
    .din2(64'd65535),
    .din3(64'd18446744073709551615),
    .din4(tmp_37_fu_1330_p5),
    .dout(tmp_37_fu_1330_p6)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state8) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state7)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state8)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state8);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if ((1'b1 == ap_CS_fsm_state7)) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_condition_pp1_exit_iter0_state12) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state11)) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_condition_pp1_exit_iter0_state12))) begin
            ap_enable_reg_pp1_iter1 <= (1'b1 ^ ap_condition_pp1_exit_iter0_state12);
        end else if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end else if ((1'b1 == ap_CS_fsm_state11)) begin
            ap_enable_reg_pp1_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_alloc_addr_ap_ack <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state19)) begin
            if ((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1)) begin
                ap_reg_ioackin_alloc_addr_ap_ack <= 1'b0;
            end else if ((1'b1 == alloc_addr_ap_ack)) begin
                ap_reg_ioackin_alloc_addr_ap_ack <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b0 == alloc_cmd_ap_vld) | (1'b0 == alloc_free_target_ap_vld) | (1'b0 == alloc_size_ap_vld)) & (1'b1 == ap_CS_fsm_state2))) begin
        cmd_fu_172 <= alloc_cmd;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        cmd_fu_172 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state21) & (icmp2_reg_1852 == 1'd1) & (tmp_25_reg_1848 == 1'd1))) begin
        cnt_1_fu_176 <= cnt_2_fu_1430_p2;
    end else if (((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (tmp_46_fu_1235_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state19))) begin
        cnt_1_fu_176 <= 32'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_44_reg_1882 == 1'd0) & (1'b1 == ap_CS_fsm_state21) & (tmp_25_reg_1848 == 1'd1))) begin
                loc1_V_6_fu_184[6 : 0] <= loc1_V_9_fu_1490_p1[6 : 0];
    end else if (((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (tmp_46_fu_1235_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state19))) begin
                loc1_V_6_fu_184[6 : 0] <= loc1_V_4_fu_1227_p1[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state21) & (icmp2_reg_1852 == 1'd1) & (tmp_25_reg_1848 == 1'd1))) begin
                loc2_V_2_fu_180[7 : 1] <= loc2_V_3_fu_1424_p2[7 : 1];
    end else if (((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (tmp_46_fu_1235_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state19))) begin
                loc2_V_2_fu_180[7 : 1] <= r_V_10_fu_1230_p2[7 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        op2_assign_5_reg_491 <= 9'd1;
    end else if (((tmp_29_fu_987_p2 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        op2_assign_5_reg_491 <= cnt_fu_1079_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        p_01586_3_in_reg_482 <= r_V_12_reg_1605;
    end else if (((tmp_29_reg_1689 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        p_01586_3_in_reg_482 <= p_Repl2_s_reg_1693;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp1_reg_1633_pp0_iter1_reg == 1'd1))) begin
        p_01590_5_in_reg_463 <= p_Result_3_reg_1673;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        p_01590_5_in_reg_463 <= p_Result_2_fu_840_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        p_01594_1_in_reg_473 <= ans_V_2_reg_1599;
    end else if (((tmp_29_reg_1689 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        p_01594_1_in_reg_473 <= p_Repl2_2_reg_1684;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp1_reg_1633 == 1'd1))) begin
        p_01598_1_in_reg_454 <= now1_V_4_reg_1628;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        p_01598_1_in_reg_454 <= ans_V_2_reg_1599;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp1_reg_1633_pp0_iter1_reg == 1'd1))) begin
        p_01606_0_in_reg_444 <= r_V_3_fu_975_p2;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        p_01606_0_in_reg_444 <= r_V_fu_853_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (tmp_46_fu_1235_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state19))) begin
        p_4_reg_502 <= now1_V_cast_reg_1780;
    end else if (((1'b1 == ap_CS_fsm_state21) & (tmp_25_reg_1848 == 1'd1))) begin
        p_4_reg_502 <= now1_V_2_fu_1509_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (tmp_46_fu_1235_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state19))) begin
        p_5_reg_512 <= now2_V_1_cast_reg_1790;
    end else if (((1'b1 == ap_CS_fsm_state21) & (tmp_25_reg_1848 == 1'd1))) begin
        p_5_reg_512 <= now2_V_2_fu_1518_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        addr_layer_map_V_loa_reg_1572 <= addr_layer_map_V_q0;
        newIndex2_reg_1583[2 : 0] <= newIndex2_fu_747_p1[2 : 0];
        tmp_27_reg_1578 <= tmp_27_fu_733_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        ans_V_2_reg_1599[3 : 0] <= ans_V_2_fu_753_p1[3 : 0];
        r_V_12_reg_1605 <= r_V_12_fu_805_p3;
        tmp_17_reg_1611 <= tmp_17_fu_834_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_fu_570_p2 == 1'd1))) begin
        ans_V_reg_1558 <= ans_V_fu_717_p2;
        tmp_s_reg_1553 <= tmp_s_fu_576_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp1_reg_1633 == 1'd1))) begin
        buddy_tree_V_0_load_2_reg_1663 <= buddy_tree_V_0_q0;
        buddy_tree_V_1_load_2_reg_1668 <= buddy_tree_V_1_q0;
        p_Result_3_reg_1673 <= p_Result_3_fu_914_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        buddy_tree_V_load_1_s_reg_1757 <= buddy_tree_V_load_1_s_fu_1125_p3;
        tmp_5_reg_1765 <= tmp_5_fu_1132_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b0 == alloc_cmd_ap_vld) | (1'b0 == alloc_free_target_ap_vld) | (1'b0 == alloc_size_ap_vld)) & (1'b1 == ap_CS_fsm_state2))) begin
        free_target_V_reg_1536 <= free_target_V_fu_550_p1;
        p_Result_1_reg_1543 <= p_Result_1_fu_560_p4;
        size_V_reg_1531 <= size_V_fu_546_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp1_reg_1633 <= icmp1_fu_874_p2;
        icmp1_reg_1633_pp0_iter1_reg <= icmp1_reg_1633;
        newIndex6_reg_1642_pp0_iter1_reg[6 : 0] <= newIndex6_reg_1642[6 : 0];
        tmp_58_reg_1637_pp0_iter1_reg <= tmp_58_reg_1637;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state20) & (tmp_25_fu_1280_p2 == 1'd1))) begin
        icmp2_reg_1852 <= icmp2_fu_1296_p2;
        tmp_44_reg_1882 <= tmp_44_fu_1388_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        loc1_V_11_reg_1801 <= loc1_V_11_log_2_64bit_fu_522_ap_return;
        loc1_V_2_reg_1812 <= {{loc1_V_11_log_2_64bit_fu_522_ap_return[7:1]}};
        tmp_18_reg_1807 <= tmp_18_fu_1176_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp1_reg_1633 == 1'd1))) begin
        loc1_V_reg_1658 <= {{ap_phi_mux_p_01590_5_in_phi_fu_466_p4[7:1]}};
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_44_fu_1388_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state20) & (tmp_25_fu_1280_p2 == 1'd1))) begin
        newIndex10_reg_1886[6 : 0] <= newIndex10_fu_1404_p1[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        newIndex4_reg_1741[2 : 0] <= newIndex4_fu_1119_p1[2 : 0];
        p_s_reg_1729 <= p_s_fu_1099_p3;
        tmp_20_reg_1736 <= tmp_20_fu_1105_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp1_fu_874_p2 == 1'd1))) begin
        newIndex6_reg_1642[6 : 0] <= newIndex6_fu_894_p1[6 : 0];
        tmp_58_reg_1637 <= tmp_58_fu_880_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_29_fu_987_p2 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        newIndex9_reg_1708[6 : 0] <= newIndex9_fu_1073_p1[6 : 0];
        r_V_13_reg_1703 <= r_V_13_fu_1057_p2;
        tmp_63_reg_1698 <= tmp_63_fu_999_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state20) & (icmp2_fu_1296_p2 == 1'd1) & (tmp_25_fu_1280_p2 == 1'd1))) begin
        newIndex_reg_1866[6 : 0] <= newIndex_fu_1382_p1[6 : 0];
        rhs_V_reg_1856 <= rhs_V_fu_1362_p2;
        tmp_60_reg_1861 <= tmp_60_fu_1368_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        now1_V_4_reg_1628 <= now1_V_4_fu_858_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        now1_V_cast_reg_1780[3 : 0] <= now1_V_cast_fu_1152_p1[3 : 0];
        now2_V_1_cast_reg_1790[3 : 0] <= now2_V_1_cast_fu_1161_p1[3 : 0];
        now2_V_reg_1785 <= now2_V_fu_1156_p2;
        tmp_12_reg_1770 <= tmp_12_fu_1138_p2;
        tmp_13_reg_1795 <= tmp_13_fu_1171_p2;
        tmp_V_reg_1775 <= tmp_V_fu_1142_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        op2_assign_2_reg_1843 <= op2_assign_2_fu_1274_p2;
        tmp_25_reg_1848 <= tmp_25_fu_1280_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        p_Repl2_2_reg_1684 <= p_Repl2_2_fu_981_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_29_fu_987_p2 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        p_Repl2_s_reg_1693[7 : 1] <= p_Repl2_s_fu_993_p2[7 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        tmp_29_reg_1689 <= tmp_29_fu_987_p2;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        addr_layer_map_V_address0 = tmp_21_fu_1222_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        addr_layer_map_V_address0 = tmp_8_fu_729_p1;
    end else begin
        addr_layer_map_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | ((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state19)))) begin
        addr_layer_map_V_ce0 = 1'b1;
    end else begin
        addr_layer_map_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state19))) begin
        addr_layer_map_V_we0 = 1'b1;
    end else begin
        addr_layer_map_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_ioackin_alloc_addr_ap_ack == 1'b0) & (1'b1 == ap_CS_fsm_state19))) begin
        alloc_addr_ap_vld = 1'b1;
    end else begin
        alloc_addr_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        alloc_addr_blk_n = alloc_addr_ap_ack;
    end else begin
        alloc_addr_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b0 == alloc_cmd_ap_vld) | (1'b0 == alloc_free_target_ap_vld) | (1'b0 == alloc_size_ap_vld)) & (1'b1 == ap_CS_fsm_state2))) begin
        alloc_cmd_ap_ack = 1'b1;
    end else begin
        alloc_cmd_ap_ack = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        alloc_cmd_blk_n = alloc_cmd_ap_vld;
    end else begin
        alloc_cmd_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b0 == alloc_cmd_ap_vld) | (1'b0 == alloc_free_target_ap_vld) | (1'b0 == alloc_size_ap_vld)) & (1'b1 == ap_CS_fsm_state2))) begin
        alloc_free_target_ap_ack = 1'b1;
    end else begin
        alloc_free_target_ap_ack = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        alloc_free_target_blk_n = alloc_free_target_ap_vld;
    end else begin
        alloc_free_target_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b0 == alloc_cmd_ap_vld) | (1'b0 == alloc_free_target_ap_vld) | (1'b0 == alloc_size_ap_vld)) & (1'b1 == ap_CS_fsm_state2))) begin
        alloc_size_ap_ack = 1'b1;
    end else begin
        alloc_size_ap_ack = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        alloc_size_blk_n = alloc_size_ap_vld;
    end else begin
        alloc_size_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((icmp1_fu_874_p2 == 1'd0)) begin
        ap_condition_pp0_exit_iter0_state8 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state8 = 1'b0;
    end
end

always @ (*) begin
    if ((tmp_29_fu_987_p2 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state12 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state12 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (tmp_29_reg_1689 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_phi_mux_p_01586_3_in_phi_fu_485_p4 = p_Repl2_s_reg_1693;
    end else begin
        ap_phi_mux_p_01586_3_in_phi_fu_485_p4 = p_01586_3_in_reg_482;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp1_reg_1633_pp0_iter1_reg == 1'd1))) begin
        ap_phi_mux_p_01590_5_in_phi_fu_466_p4 = p_Result_3_reg_1673;
    end else begin
        ap_phi_mux_p_01590_5_in_phi_fu_466_p4 = p_01590_5_in_reg_463;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (tmp_29_reg_1689 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_phi_mux_p_01594_1_in_phi_fu_476_p4 = p_Repl2_2_reg_1684;
    end else begin
        ap_phi_mux_p_01594_1_in_phi_fu_476_p4 = p_01594_1_in_reg_473;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp1_reg_1633 == 1'd1))) begin
        ap_phi_mux_p_01598_1_in_phi_fu_457_p4 = now1_V_4_reg_1628;
    end else begin
        ap_phi_mux_p_01598_1_in_phi_fu_457_p4 = p_01598_1_in_reg_454;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_alloc_addr_ap_ack == 1'b0)) begin
        ap_sig_ioackin_alloc_addr_ap_ack = alloc_addr_ap_ack;
    end else begin
        ap_sig_ioackin_alloc_addr_ap_ack = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        buddy_tree_V_0_address0 = newIndex_reg_1866;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        buddy_tree_V_0_address0 = newIndex_fu_1382_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        buddy_tree_V_0_address0 = newIndex9_reg_1708;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        buddy_tree_V_0_address0 = newIndex6_fu_894_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        buddy_tree_V_0_address0 = newIndex2_reg_1583;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buddy_tree_V_0_address0 = newIndex2_fu_747_p1;
    end else begin
        buddy_tree_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        buddy_tree_V_0_address1 = newIndex10_reg_1886;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        buddy_tree_V_0_address1 = newIndex10_fu_1404_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        buddy_tree_V_0_address1 = newIndex4_reg_1741;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        buddy_tree_V_0_address1 = newIndex4_fu_1119_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        buddy_tree_V_0_address1 = newIndex9_fu_1073_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        buddy_tree_V_0_address1 = newIndex6_reg_1642_pp0_iter1_reg;
    end else begin
        buddy_tree_V_0_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state5) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        buddy_tree_V_0_ce0 = 1'b1;
    end else begin
        buddy_tree_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state15) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        buddy_tree_V_0_ce1 = 1'b1;
    end else begin
        buddy_tree_V_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        buddy_tree_V_0_d0 = r_V_8_fu_1417_p2;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        buddy_tree_V_0_d0 = r_V_5_fu_1092_p2;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        buddy_tree_V_0_d0 = tmp_17_reg_1611;
    end else begin
        buddy_tree_V_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        buddy_tree_V_0_d1 = p_Result_s_fu_1465_p4;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        buddy_tree_V_0_d1 = tmp_13_reg_1795;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        buddy_tree_V_0_d1 = tmp_35_fu_964_p2;
    end else begin
        buddy_tree_V_0_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_60_reg_1861 == 1'd0) & (1'b1 == ap_CS_fsm_state21) & (icmp2_reg_1852 == 1'd1) & (tmp_25_reg_1848 == 1'd1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_63_reg_1698 == 1'd1)) | ((1'b1 == ap_CS_fsm_state7) & (tmp_27_reg_1578 == 1'd0)))) begin
        buddy_tree_V_0_we0 = 1'b1;
    end else begin
        buddy_tree_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_66_fu_1453_p1 == 1'd0) & (tmp_44_reg_1882 == 1'd0) & (1'b1 == ap_CS_fsm_state21) & (tmp_25_reg_1848 == 1'd1)) | ((tmp_20_reg_1736 == 1'd0) & (1'b1 == ap_CS_fsm_state18)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_58_reg_1637_pp0_iter1_reg == 1'd1)))) begin
        buddy_tree_V_0_we1 = 1'b1;
    end else begin
        buddy_tree_V_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        buddy_tree_V_1_address0 = newIndex_reg_1866;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        buddy_tree_V_1_address0 = newIndex_fu_1382_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        buddy_tree_V_1_address0 = newIndex9_reg_1708;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        buddy_tree_V_1_address0 = newIndex6_fu_894_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        buddy_tree_V_1_address0 = newIndex2_reg_1583;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buddy_tree_V_1_address0 = newIndex2_fu_747_p1;
    end else begin
        buddy_tree_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        buddy_tree_V_1_address1 = newIndex10_reg_1886;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        buddy_tree_V_1_address1 = newIndex10_fu_1404_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        buddy_tree_V_1_address1 = newIndex4_reg_1741;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        buddy_tree_V_1_address1 = newIndex4_fu_1119_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        buddy_tree_V_1_address1 = newIndex9_fu_1073_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        buddy_tree_V_1_address1 = newIndex6_reg_1642_pp0_iter1_reg;
    end else begin
        buddy_tree_V_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state5) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        buddy_tree_V_1_ce0 = 1'b1;
    end else begin
        buddy_tree_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state15) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        buddy_tree_V_1_ce1 = 1'b1;
    end else begin
        buddy_tree_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        buddy_tree_V_1_d0 = r_V_8_fu_1417_p2;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        buddy_tree_V_1_d0 = r_V_5_fu_1092_p2;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        buddy_tree_V_1_d0 = tmp_17_reg_1611;
    end else begin
        buddy_tree_V_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        buddy_tree_V_1_d1 = p_Result_s_fu_1465_p4;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        buddy_tree_V_1_d1 = tmp_13_reg_1795;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        buddy_tree_V_1_d1 = tmp_35_fu_964_p2;
    end else begin
        buddy_tree_V_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state21) & (tmp_60_reg_1861 == 1'd1) & (icmp2_reg_1852 == 1'd1) & (tmp_25_reg_1848 == 1'd1)) | ((tmp_63_reg_1698 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b1 == ap_CS_fsm_state7) & (tmp_27_reg_1578 == 1'd1)))) begin
        buddy_tree_V_1_we0 = 1'b1;
    end else begin
        buddy_tree_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_44_reg_1882 == 1'd0) & (1'b1 == ap_CS_fsm_state21) & (tmp_66_fu_1453_p1 == 1'd1) & (tmp_25_reg_1848 == 1'd1)) | ((1'b1 == ap_CS_fsm_state18) & (tmp_20_reg_1736 == 1'd1)) | ((tmp_58_reg_1637_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        buddy_tree_V_1_we1 = 1'b1;
    end else begin
        buddy_tree_V_1_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if ((~((1'b0 == alloc_cmd_ap_vld) | (1'b0 == alloc_free_target_ap_vld) | (1'b0 == alloc_size_ap_vld)) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (tmp_fu_570_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (tmp_6_fu_723_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (icmp1_fu_874_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1)) & ~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (icmp1_fu_874_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if (~((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_29_fu_987_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if (((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_29_fu_987_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            if (((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (tmp_46_fu_1235_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state19))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else if (((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state19) & (tmp_46_fu_1235_p3 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state20 : begin
            if (((1'b1 == ap_CS_fsm_state20) & (tmp_25_fu_1280_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign alloc_addr = p_Val2_4_cast_fu_1217_p1;

assign ans_V_2_fu_753_p1 = addr_layer_map_V_loa_reg_1572;

assign ans_V_fu_717_p2 = ($signed(4'd9) - $signed(tmp_15_cast_fu_713_p1));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp1_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state2 = ((1'b0 == alloc_cmd_ap_vld) | (1'b0 == alloc_free_target_ap_vld) | (1'b0 == alloc_size_ap_vld));
end

assign ap_block_state8_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign buddy_tree_V_load_1_s_fu_1125_p3 = ((tmp_20_reg_1736[0:0] === 1'b1) ? buddy_tree_V_1_q1 : buddy_tree_V_0_q1);

assign buddy_tree_V_load_2_s_fu_959_p3 = ((tmp_58_reg_1637_pp0_iter1_reg[0:0] === 1'b1) ? buddy_tree_V_0_load_2_reg_1663 : buddy_tree_V_1_load_2_reg_1668);

assign buddy_tree_V_load_ph_fu_827_p3 = ((tmp_27_reg_1578[0:0] === 1'b1) ? buddy_tree_V_1_q0 : buddy_tree_V_0_q0);

assign cnt_2_fu_1430_p2 = (32'd1 + cnt_1_fu_176);

assign cnt_fu_1079_p2 = (op2_assign_5_reg_491 + 9'd1);

assign free_target_V_fu_550_p1 = alloc_free_target[7:0];

assign i_assign_fu_1449_p1 = loc1_V_6_fu_184;

assign icmp1_fu_874_p2 = ((tmp_54_fu_864_p4 == 5'd0) ? 1'b1 : 1'b0);

assign icmp2_fu_1296_p2 = ((tmp_55_fu_1286_p4 == 5'd0) ? 1'b1 : 1'b0);

assign icmp_fu_1268_p2 = ((tmp_53_fu_1258_p4 == 5'd0) ? 1'b1 : 1'b0);

assign lhs_V_1_fu_1085_p3 = ((tmp_63_reg_1698[0:0] === 1'b1) ? buddy_tree_V_0_q1 : buddy_tree_V_1_q1);

assign lhs_V_cast_cast_fu_756_p1 = addr_layer_map_V_loa_reg_1572;

assign lhs_V_fu_1410_p3 = ((tmp_60_reg_1861[0:0] === 1'b1) ? buddy_tree_V_1_q0 : buddy_tree_V_0_q0);

assign loc1_V_12_fu_910_p1 = loc1_V_fu_900_p4;

assign loc1_V_4_fu_1227_p1 = loc1_V_2_reg_1812;

assign loc1_V_5_fu_1480_p4 = {{loc1_V_6_fu_184[7:1]}};

assign loc1_V_9_fu_1490_p1 = loc1_V_5_fu_1480_p4;

assign loc1_V_fu_900_p4 = {{ap_phi_mux_p_01590_5_in_phi_fu_466_p4[7:1]}};

assign loc2_V_3_fu_1424_p2 = loc2_V_2_fu_180 << 8'd1;

assign mask_V_load_1_phi_fu_1344_p3 = ((tmp_59_fu_1302_p1[0:0] === 1'b1) ? tmp_36_fu_1316_p6 : tmp_37_fu_1330_p6);

assign mask_V_load_phi_fu_1045_p3 = ((tmp_64_fu_1003_p1[0:0] === 1'b1) ? tmp_41_fu_1017_p6 : tmp_42_fu_1031_p6);

assign newIndex10_fu_1404_p1 = newIndex7_fu_1394_p4;

assign newIndex1_fu_1372_p4 = {{p_5_reg_512[7:1]}};

assign newIndex2_fu_747_p1 = tmp_30_fu_737_p4;

assign newIndex3_fu_1109_p4 = {{p_s_fu_1099_p3[3:1]}};

assign newIndex4_fu_1119_p1 = newIndex3_fu_1109_p4;

assign newIndex5_fu_884_p4 = {{now1_V_4_fu_858_p2[7:1]}};

assign newIndex6_fu_894_p1 = newIndex5_fu_884_p4;

assign newIndex7_fu_1394_p4 = {{p_4_reg_502[7:1]}};

assign newIndex8_fu_1063_p4 = {{p_Repl2_2_fu_981_p2[7:1]}};

assign newIndex9_fu_1073_p1 = newIndex8_fu_1063_p4;

assign newIndex_fu_1382_p1 = newIndex1_fu_1372_p4;

assign newSel1_fu_669_p3 = ((sel_tmp5_fu_611_p2[0:0] === 1'b1) ? 3'd5 : 3'd6);

assign newSel2_fu_683_p3 = ((or_cond_fu_649_p2[0:0] === 1'b1) ? newSel_cast_cast_fu_641_p3 : newSel_fu_655_p3);

assign newSel3_fu_697_p3 = ((or_cond2_fu_677_p2[0:0] === 1'b1) ? newSel1_fu_669_p3 : sel_tmp2_fu_597_p3);

assign newSel4_fu_705_p3 = ((or_cond3_fu_691_p2[0:0] === 1'b1) ? newSel2_fu_683_p3 : newSel3_fu_697_p3);

assign newSel_cast_cast_fu_641_p3 = ((sel_tmp4_fu_635_p2[0:0] === 1'b1) ? 3'd1 : 3'd2);

assign newSel_fu_655_p3 = ((sel_tmp9_fu_623_p2[0:0] === 1'b1) ? 3'd3 : 3'd4);

assign now1_V_2_fu_1509_p2 = (tmp_45_fu_1505_p1 + p_4_reg_502);

assign now1_V_4_fu_858_p2 = (ap_phi_mux_p_01598_1_in_phi_fu_457_p4 + 8'd1);

assign now1_V_cast_fu_1152_p1 = now1_V_fu_1147_p2;

assign now1_V_fu_1147_p2 = (4'd1 + p_s_reg_1729);

assign now2_V_1_cast_fu_1161_p1 = now2_V_fu_1156_p2;

assign now2_V_2_fu_1518_p2 = (p_5_reg_512 - tmp_47_fu_1515_p1);

assign now2_V_fu_1156_p2 = ($signed(4'd15) + $signed(p_s_reg_1729));

assign op2_assign_1_fu_1499_p2 = ((p_4_reg_502 != 8'd8) ? 1'b1 : 1'b0);

assign op2_assign_2_fu_1274_p2 = ((p_5_reg_512 != 8'd0) ? 1'b1 : 1'b0);

assign op2_assign_3_fu_817_p2 = 32'd1 << tmp_15_fu_813_p1;

assign op2_assign_4_fu_949_p2 = tmp_32_fu_942_p1 << tmp_33_fu_946_p1;

assign op2_assign_fu_1165_p2 = (tmp_V_fu_1142_p2 ^ 64'd18446744073709551615);

assign or_cond1_fu_663_p2 = (sel_tmp9_fu_623_p2 | sel_tmp7_fu_617_p2);

assign or_cond2_fu_677_p2 = (sel_tmp5_fu_611_p2 | sel_tmp3_fu_605_p2);

assign or_cond3_fu_691_p2 = (or_cond_fu_649_p2 | or_cond1_fu_663_p2);

assign or_cond_fu_649_p2 = (sel_tmp4_fu_635_p2 | sel_tmp1_fu_629_p2);

assign output_addr_V_cast_fu_1206_p1 = r_V_4_fu_1202_p1;

assign p_Repl2_2_fu_981_p2 = ($signed(ap_phi_mux_p_01594_1_in_phi_fu_476_p4) + $signed(8'd255));

assign p_Repl2_s_fu_993_p2 = ap_phi_mux_p_01586_3_in_phi_fu_485_p4 << 8'd1;

integer ap_tvar_int_0;

always @ (tmp_size_V_fu_554_p2) begin
    for (ap_tvar_int_0 = 8 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 7 - 0) begin
            p_Result_1_fu_560_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            p_Result_1_fu_560_p4[ap_tvar_int_0] = tmp_size_V_fu_554_p2[7 - ap_tvar_int_0];
        end
    end
end

always @ (*) begin
    p_Result_2_fu_840_p4 = r_V_12_reg_1605;
    p_Result_2_fu_840_p4[32'd0] = |(1'd0);
end

always @ (*) begin
    p_Result_3_fu_914_p4 = loc1_V_12_fu_910_p1;
    p_Result_3_fu_914_p4[32'd0] = |(1'd0);
end

always @ (*) begin
    p_Result_s_fu_1465_p4 = p_Val2_5_fu_1457_p3;
    p_Result_s_fu_1465_p4[i_assign_fu_1449_p1] = |(32'd0);
end

assign p_Val2_2_fu_1210_p3 = ((tmp_18_reg_1807[0:0] === 1'b1) ? 9'd511 : output_addr_V_cast_fu_1206_p1);

assign p_Val2_4_cast_fu_1217_p1 = p_Val2_2_fu_1210_p3;

assign p_Val2_5_fu_1457_p3 = ((tmp_66_fu_1453_p1[0:0] === 1'b1) ? buddy_tree_V_1_q1 : buddy_tree_V_0_q1);

assign p_not_fu_581_p2 = (8'd0 - p_Result_1_reg_1543);

assign p_s_fu_1099_p3 = ((tmp_s_reg_1553[0:0] === 1'b1) ? 4'd1 : ans_V_reg_1558);

assign r_V_10_fu_1230_p2 = loc1_V_11_reg_1801 << 8'd1;

assign r_V_11_cast5_fu_765_p1 = r_V_11_fu_759_p2;

assign r_V_11_fu_759_p2 = ($signed(5'd31) + $signed(lhs_V_cast_cast_fu_756_p1));

assign r_V_12_fu_805_p3 = ((tmp_23_fu_769_p3[0:0] === 1'b1) ? tmp_24_fu_801_p1 : tmp_14_fu_796_p2);

assign r_V_13_fu_1057_p2 = mask_V_load_phi_fu_1045_p3 << tmp_43_fu_1053_p1;

assign r_V_3_fu_975_p2 = tmp_35_fu_964_p2 >> tmp_40_fu_972_p1;

assign r_V_4_fu_1202_p1 = tmp_19_fu_1196_p2[7:0];

assign r_V_5_fu_1092_p2 = (r_V_13_reg_1703 | lhs_V_1_fu_1085_p3);

assign r_V_7_fu_1356_p2 = mask_V_load_1_phi_fu_1344_p3 << tmp_38_fu_1352_p1;

assign r_V_8_fu_1417_p2 = (rhs_V_reg_1856 & lhs_V_fu_1410_p3);

assign r_V_fu_853_p2 = tmp_17_reg_1611 >> tmp_22_fu_849_p1;

assign rhs_V_fu_1362_p2 = (r_V_7_fu_1356_p2 ^ 64'd18446744073709551615);

assign sel_tmp1_fu_629_p2 = ((tmp_7_fu_586_p2 == 8'd4) ? 1'b1 : 1'b0);

assign sel_tmp2_fu_597_p3 = ((sel_tmp_fu_591_p2[0:0] === 1'b1) ? 3'd7 : 3'd0);

assign sel_tmp3_fu_605_p2 = ((tmp_7_fu_586_p2 == 8'd64) ? 1'b1 : 1'b0);

assign sel_tmp4_fu_635_p2 = ((tmp_7_fu_586_p2 == 8'd2) ? 1'b1 : 1'b0);

assign sel_tmp5_fu_611_p2 = ((tmp_7_fu_586_p2 == 8'd32) ? 1'b1 : 1'b0);

assign sel_tmp7_fu_617_p2 = ((tmp_7_fu_586_p2 == 8'd16) ? 1'b1 : 1'b0);

assign sel_tmp9_fu_623_p2 = ((tmp_7_fu_586_p2 == 8'd8) ? 1'b1 : 1'b0);

assign sel_tmp_fu_591_p2 = ((tmp_7_fu_586_p2 == 8'd128) ? 1'b1 : 1'b0);

assign size_V_fu_546_p1 = alloc_size[7:0];

assign tmp_10_cast_fu_786_p1 = $signed(tmp_10_fu_780_p2);

assign tmp_10_fu_780_p2 = (5'd1 - lhs_V_cast_cast_fu_756_p1);

assign tmp_11_fu_790_p2 = tmp_9_fu_777_p1 << tmp_10_cast_fu_786_p1;

assign tmp_12_fu_1138_p2 = (tmp_5_reg_1765 & buddy_tree_V_load_1_s_reg_1757);

assign tmp_13_fu_1171_p2 = (op2_assign_fu_1165_p2 & buddy_tree_V_load_1_s_reg_1757);

assign tmp_14_fu_796_p2 = free_target_V_reg_1536 >> r_V_11_cast5_fu_765_p1;

assign tmp_15_cast_fu_713_p1 = newSel4_fu_705_p3;

assign tmp_15_fu_813_p1 = r_V_12_fu_805_p3;

assign tmp_16_fu_823_p1 = $signed(op2_assign_3_fu_817_p2);

assign tmp_17_fu_834_p2 = (tmp_16_fu_823_p1 | buddy_tree_V_load_ph_fu_827_p3);

assign tmp_18_fu_1176_p2 = ((buddy_tree_V_load_1_s_reg_1757 == tmp_12_reg_1770) ? 1'b1 : 1'b0);

assign tmp_19_fu_1196_p2 = tmp_28_cast_fu_1190_p1 << tmp_33_cast_fu_1193_p1;

assign tmp_20_fu_1105_p1 = p_s_fu_1099_p3[0:0];

assign tmp_21_fu_1222_p1 = $unsigned(p_Val2_4_cast_fu_1217_p1);

assign tmp_22_fu_849_p1 = p_Result_2_fu_840_p4;

assign tmp_23_fu_769_p3 = r_V_11_fu_759_p2[32'd4];

assign tmp_24_fu_801_p1 = tmp_11_fu_790_p2[7:0];

assign tmp_25_fu_1280_p2 = (op2_assign_2_fu_1274_p2 | icmp_fu_1268_p2);

assign tmp_27_fu_733_p1 = addr_layer_map_V_q0[0:0];

assign tmp_28_cast_fu_1190_p1 = loc1_V_11_reg_1801;

assign tmp_29_fu_987_p2 = ((p_Repl2_2_fu_981_p2 == 8'd0) ? 1'b1 : 1'b0);

assign tmp_30_fu_737_p4 = {{addr_layer_map_V_q0[3:1]}};

assign tmp_31_fu_936_p2 = (tmp_57_fu_932_p1 & tmp_56_fu_924_p3);

assign tmp_32_fu_942_p1 = tmp_31_fu_936_p2;

assign tmp_33_cast_fu_1193_p1 = now2_V_reg_1785;

assign tmp_33_fu_946_p1 = loc1_V_reg_1658;

assign tmp_34_fu_955_p1 = $signed(op2_assign_4_fu_949_p2);

assign tmp_35_fu_964_p2 = (tmp_34_fu_955_p1 | buddy_tree_V_load_2_s_fu_959_p3);

assign tmp_36_fu_1316_p5 = {{cnt_1_fu_176[2:1]}};

assign tmp_37_fu_1330_p5 = {{cnt_1_fu_176[2:1]}};

assign tmp_38_fu_1352_p1 = loc2_V_2_fu_180;

assign tmp_40_fu_972_p1 = p_Result_3_reg_1673;

assign tmp_41_fu_1017_p5 = {{op2_assign_5_reg_491[2:1]}};

assign tmp_42_fu_1031_p5 = {{op2_assign_5_reg_491[2:1]}};

assign tmp_43_fu_1053_p1 = p_Repl2_s_fu_993_p2;

assign tmp_44_fu_1388_p2 = ((p_4_reg_502 == 8'd0) ? 1'b1 : 1'b0);

assign tmp_45_fu_1505_p1 = op2_assign_1_fu_1499_p2;

assign tmp_46_fu_1235_p3 = p_Val2_2_fu_1210_p3[32'd8];

assign tmp_47_fu_1515_p1 = op2_assign_2_reg_1843;

assign tmp_53_fu_1258_p4 = {{p_4_reg_502[7:3]}};

assign tmp_54_fu_864_p4 = {{now1_V_4_fu_858_p2[7:3]}};

assign tmp_55_fu_1286_p4 = {{p_5_reg_512[7:3]}};

assign tmp_56_fu_924_p3 = p_01606_0_in_reg_444[32'd1];

assign tmp_57_fu_932_p1 = p_01606_0_in_reg_444[0:0];

assign tmp_58_fu_880_p1 = ap_phi_mux_p_01598_1_in_phi_fu_457_p4[0:0];

assign tmp_59_fu_1302_p1 = cnt_1_fu_176[0:0];

assign tmp_5_fu_1132_p2 = ($signed(64'd18446744073709551615) + $signed(buddy_tree_V_load_1_s_fu_1125_p3));

assign tmp_60_fu_1368_p1 = p_5_reg_512[0:0];

assign tmp_63_fu_999_p1 = ap_phi_mux_p_01594_1_in_phi_fu_476_p4[0:0];

assign tmp_64_fu_1003_p1 = op2_assign_5_reg_491[0:0];

assign tmp_66_fu_1453_p1 = p_4_reg_502[0:0];

assign tmp_6_fu_723_p2 = ((cmd_fu_172 == 8'd3) ? 1'b1 : 1'b0);

assign tmp_7_fu_586_p2 = (p_not_fu_581_p2 & p_Result_1_reg_1543);

assign tmp_8_fu_729_p1 = free_target_V_reg_1536;

assign tmp_9_fu_777_p1 = free_target_V_reg_1536;

assign tmp_V_fu_1142_p2 = (buddy_tree_V_load_1_s_reg_1757 - tmp_12_fu_1138_p2);

assign tmp_fu_570_p2 = ((cmd_fu_172 == 8'd2) ? 1'b1 : 1'b0);

assign tmp_s_fu_576_p2 = ((size_V_reg_1531 == 8'd1) ? 1'b1 : 1'b0);

assign tmp_size_V_fu_554_p2 = ($signed(8'd255) + $signed(size_V_fu_546_p1));

always @ (posedge ap_clk) begin
    newIndex2_reg_1583[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    ans_V_2_reg_1599[7:4] <= 4'b0000;
    newIndex6_reg_1642[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    newIndex6_reg_1642_pp0_iter1_reg[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    p_Repl2_s_reg_1693[0] <= 1'b0;
    newIndex9_reg_1708[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    newIndex4_reg_1741[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    now1_V_cast_reg_1780[7:4] <= 4'b0000;
    now2_V_1_cast_reg_1790[7:4] <= 4'b0000;
    newIndex_reg_1866[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    newIndex10_reg_1886[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    loc2_V_2_fu_180[0] <= 1'b0;
    loc1_V_6_fu_184[7] <= 1'b0;
end

endmodule //FBTA64_theta
