// Seed: 1796211262
module module_0 ();
  wire id_2;
  id_3(
      .id_0(1), .id_1(id_1), .id_2(id_1), .id_3(), .id_4(id_4), .id_5(1)
  );
  wire id_5;
  wire id_6;
  always @(1 or negedge 1) begin
    deassign id_1;
  end
endmodule
module module_1 (
    input  tri   id_0,
    output tri0  id_1,
    output uwire id_2,
    output tri0  id_3,
    input  wire  id_4,
    output uwire id_5,
    input  tri0  id_6,
    input  wire  id_7,
    output tri   id_8,
    output tri0  id_9,
    input  wand  id_10,
    input  tri0  id_11,
    input  tri1  id_12,
    output wand  id_13,
    output tri0  id_14,
    input  wire  id_15
);
  module_0(); id_17(
      .id_0(1'b0), .id_1(id_6), .id_2(1), .id_3({id_10{1}})
  );
endmodule
