// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.2
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _dut_dense_mlp_2_HH_
#define _dut_dense_mlp_2_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "dut_fadd_32ns_32ns_32_5_full_dsp.h"
#include "dut_fmul_32ns_32ns_32_4_max_dsp.h"
#include "dut_fcmp_32ns_32ns_1_1.h"
#include "dut_mux_8to1_sel14_128_1.h"
#include "dut_dense_mlp_2_fc1_weight.h"
#include "dut_dense_mlp_2_fc1_bias.h"

namespace ap_rtl {

struct dut_dense_mlp_2 : public sc_module {
    // Port declarations 35
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<8> > input_r_address0;
    sc_out< sc_logic > input_r_ce0;
    sc_in< sc_lv<128> > input_r_q0;
    sc_out< sc_lv<8> > input1_address0;
    sc_out< sc_logic > input1_ce0;
    sc_in< sc_lv<128> > input1_q0;
    sc_out< sc_lv<8> > input2_address0;
    sc_out< sc_logic > input2_ce0;
    sc_in< sc_lv<128> > input2_q0;
    sc_out< sc_lv<8> > input3_address0;
    sc_out< sc_logic > input3_ce0;
    sc_in< sc_lv<128> > input3_q0;
    sc_out< sc_lv<8> > input4_address0;
    sc_out< sc_logic > input4_ce0;
    sc_in< sc_lv<128> > input4_q0;
    sc_out< sc_lv<8> > input5_address0;
    sc_out< sc_logic > input5_ce0;
    sc_in< sc_lv<128> > input5_q0;
    sc_out< sc_lv<8> > input6_address0;
    sc_out< sc_logic > input6_ce0;
    sc_in< sc_lv<128> > input6_q0;
    sc_out< sc_lv<8> > input7_address0;
    sc_out< sc_logic > input7_ce0;
    sc_in< sc_lv<128> > input7_q0;
    sc_out< sc_lv<8> > output_r_address0;
    sc_out< sc_logic > output_r_ce0;
    sc_out< sc_logic > output_r_we0;
    sc_out< sc_lv<128> > output_r_d0;
    sc_in< sc_lv<128> > output_r_q0;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<32> > ap_var_for_const1;
    sc_signal< sc_lv<5> > ap_var_for_const2;


    // Module declarations
    dut_dense_mlp_2(sc_module_name name);
    SC_HAS_PROCESS(dut_dense_mlp_2);

    ~dut_dense_mlp_2();

    sc_trace_file* mVcdFile;

    dut_dense_mlp_2_fc1_weight* fc1_weight_U;
    dut_dense_mlp_2_fc1_bias* fc1_bias_U;
    dut_fadd_32ns_32ns_32_5_full_dsp<1,5,32,32,32>* dut_fadd_32ns_32ns_32_5_full_dsp_U76;
    dut_fmul_32ns_32ns_32_4_max_dsp<1,4,32,32,32>* dut_fmul_32ns_32ns_32_4_max_dsp_U77;
    dut_fcmp_32ns_32ns_1_1<1,1,32,32,1>* dut_fcmp_32ns_32ns_1_1_U78;
    dut_mux_8to1_sel14_128_1<1,1,128,128,128,128,128,128,128,128,14,128>* dut_mux_8to1_sel14_128_1_U79;
    sc_signal< sc_lv<21> > ap_CS_fsm;
    sc_signal< sc_logic > ap_sig_cseq_ST_st1_fsm_0;
    sc_signal< bool > ap_sig_38;
    sc_signal< sc_lv<16> > fc1_weight_address0;
    sc_signal< sc_logic > fc1_weight_ce0;
    sc_signal< sc_lv<32> > fc1_weight_q0;
    sc_signal< sc_lv<7> > fc1_bias_address0;
    sc_signal< sc_logic > fc1_bias_ce0;
    sc_signal< sc_lv<32> > fc1_bias_q0;
    sc_signal< sc_lv<16> > next_mul2_fu_303_p2;
    sc_signal< sc_lv<16> > next_mul2_reg_495;
    sc_signal< sc_logic > ap_sig_cseq_ST_st2_fsm_1;
    sc_signal< bool > ap_sig_120;
    sc_signal< sc_lv<7> > n_1_fu_315_p2;
    sc_signal< sc_lv<7> > n_1_reg_503;
    sc_signal< sc_lv<9> > m_2_fu_331_p2;
    sc_signal< sc_lv<9> > m_2_reg_511;
    sc_signal< sc_logic > ap_sig_cseq_ST_st3_fsm_2;
    sc_signal< bool > ap_sig_131;
    sc_signal< sc_lv<9> > idx_urem_fu_349_p3;
    sc_signal< sc_lv<9> > idx_urem_reg_516;
    sc_signal< sc_lv<1> > exitcond_fu_325_p2;
    sc_signal< sc_lv<16> > w_index_fu_357_p2;
    sc_signal< sc_lv<16> > w_index_reg_521;
    sc_signal< sc_lv<19> > next_mul_fu_363_p2;
    sc_signal< sc_lv<19> > next_mul_reg_526;
    sc_signal< sc_lv<2> > tmp_100_reg_531;
    sc_signal< sc_lv<8> > output_addr_reg_581;
    sc_signal< sc_lv<32> > tmp_101_fu_422_p1;
    sc_signal< sc_lv<32> > tmp_101_reg_586;
    sc_signal< sc_logic > ap_sig_cseq_ST_st4_fsm_3;
    sc_signal< bool > ap_sig_174;
    sc_signal< sc_logic > ap_sig_cseq_ST_st5_fsm_4;
    sc_signal< bool > ap_sig_185;
    sc_signal< sc_lv<32> > grp_fu_293_p2;
    sc_signal< sc_lv<32> > tmp_13_reg_606;
    sc_signal< sc_logic > ap_sig_cseq_ST_st8_fsm_7;
    sc_signal< bool > ap_sig_195;
    sc_signal< sc_lv<32> > grp_fu_288_p2;
    sc_signal< sc_logic > ap_sig_cseq_ST_st13_fsm_12;
    sc_signal< bool > ap_sig_204;
    sc_signal< sc_lv<32> > fc1_bias_load_reg_616;
    sc_signal< sc_logic > ap_sig_cseq_ST_st14_fsm_13;
    sc_signal< bool > ap_sig_212;
    sc_signal< sc_lv<32> > biased_reg_621;
    sc_signal< sc_logic > ap_sig_cseq_ST_st19_fsm_18;
    sc_signal< bool > ap_sig_220;
    sc_signal< sc_lv<32> > tmp_33_fu_475_p3;
    sc_signal< sc_lv<32> > tmp_33_reg_627;
    sc_signal< sc_logic > ap_sig_cseq_ST_st20_fsm_19;
    sc_signal< bool > ap_sig_229;
    sc_signal< sc_lv<7> > n_reg_219;
    sc_signal< sc_logic > ap_sig_cseq_ST_st21_fsm_20;
    sc_signal< bool > ap_sig_242;
    sc_signal< sc_lv<16> > phi_mul1_reg_231;
    sc_signal< sc_lv<32> > sum_reg_243;
    sc_signal< sc_lv<1> > exitcond1_fu_309_p2;
    sc_signal< sc_lv<9> > m_reg_255;
    sc_signal< sc_lv<19> > phi_mul_reg_266;
    sc_signal< sc_lv<9> > phi_urem_reg_277;
    sc_signal< sc_lv<64> > newIndex4_fu_379_p1;
    sc_signal< sc_lv<64> > tmp_14_fu_391_p1;
    sc_signal< sc_lv<64> > tmp_12_fu_426_p1;
    sc_signal< sc_lv<32> > grp_fu_288_p1;
    sc_signal< sc_logic > ap_sig_cseq_ST_st9_fsm_8;
    sc_signal< bool > ap_sig_273;
    sc_signal< sc_logic > ap_sig_cseq_ST_st15_fsm_14;
    sc_signal< bool > ap_sig_280;
    sc_signal< sc_lv<32> > grp_fu_293_p0;
    sc_signal< sc_lv<9> > next_urem_fu_337_p2;
    sc_signal< sc_lv<1> > tmp_99_fu_343_p2;
    sc_signal< sc_lv<16> > m_cast5_fu_321_p1;
    sc_signal< sc_lv<14> > tmp_40_fu_400_p9;
    sc_signal< sc_lv<128> > tmp_40_fu_400_p10;
    sc_signal< sc_lv<32> > biased_to_int_fu_434_p1;
    sc_signal< sc_lv<8> > tmp_fu_437_p4;
    sc_signal< sc_lv<23> > tmp_98_fu_447_p1;
    sc_signal< sc_lv<1> > notrhs_fu_457_p2;
    sc_signal< sc_lv<1> > notlhs_fu_451_p2;
    sc_signal< sc_lv<1> > tmp_s_fu_463_p2;
    sc_signal< sc_lv<1> > tmp_38_fu_298_p2;
    sc_signal< sc_lv<1> > tmp_39_fu_469_p2;
    sc_signal< sc_lv<21> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<21> ap_ST_st1_fsm_0;
    static const sc_lv<21> ap_ST_st2_fsm_1;
    static const sc_lv<21> ap_ST_st3_fsm_2;
    static const sc_lv<21> ap_ST_st4_fsm_3;
    static const sc_lv<21> ap_ST_st5_fsm_4;
    static const sc_lv<21> ap_ST_st6_fsm_5;
    static const sc_lv<21> ap_ST_st7_fsm_6;
    static const sc_lv<21> ap_ST_st8_fsm_7;
    static const sc_lv<21> ap_ST_st9_fsm_8;
    static const sc_lv<21> ap_ST_st10_fsm_9;
    static const sc_lv<21> ap_ST_st11_fsm_10;
    static const sc_lv<21> ap_ST_st12_fsm_11;
    static const sc_lv<21> ap_ST_st13_fsm_12;
    static const sc_lv<21> ap_ST_st14_fsm_13;
    static const sc_lv<21> ap_ST_st15_fsm_14;
    static const sc_lv<21> ap_ST_st16_fsm_15;
    static const sc_lv<21> ap_ST_st17_fsm_16;
    static const sc_lv<21> ap_ST_st18_fsm_17;
    static const sc_lv<21> ap_ST_st19_fsm_18;
    static const sc_lv<21> ap_ST_st20_fsm_19;
    static const sc_lv<21> ap_ST_st21_fsm_20;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<19> ap_const_lv19_0;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<16> ap_const_lv16_190;
    static const sc_lv<7> ap_const_lv7_78;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<9> ap_const_lv9_190;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<9> ap_const_lv9_93;
    static const sc_lv<19> ap_const_lv19_37C;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<23> ap_const_lv23_0;
    static const sc_lv<9> ap_const_lv9_1F;
    static const sc_lv<5> ap_const_lv5_2;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_clk_no_reset_();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_sig_120();
    void thread_ap_sig_131();
    void thread_ap_sig_174();
    void thread_ap_sig_185();
    void thread_ap_sig_195();
    void thread_ap_sig_204();
    void thread_ap_sig_212();
    void thread_ap_sig_220();
    void thread_ap_sig_229();
    void thread_ap_sig_242();
    void thread_ap_sig_273();
    void thread_ap_sig_280();
    void thread_ap_sig_38();
    void thread_ap_sig_cseq_ST_st13_fsm_12();
    void thread_ap_sig_cseq_ST_st14_fsm_13();
    void thread_ap_sig_cseq_ST_st15_fsm_14();
    void thread_ap_sig_cseq_ST_st19_fsm_18();
    void thread_ap_sig_cseq_ST_st1_fsm_0();
    void thread_ap_sig_cseq_ST_st20_fsm_19();
    void thread_ap_sig_cseq_ST_st21_fsm_20();
    void thread_ap_sig_cseq_ST_st2_fsm_1();
    void thread_ap_sig_cseq_ST_st3_fsm_2();
    void thread_ap_sig_cseq_ST_st4_fsm_3();
    void thread_ap_sig_cseq_ST_st5_fsm_4();
    void thread_ap_sig_cseq_ST_st8_fsm_7();
    void thread_ap_sig_cseq_ST_st9_fsm_8();
    void thread_biased_to_int_fu_434_p1();
    void thread_exitcond1_fu_309_p2();
    void thread_exitcond_fu_325_p2();
    void thread_fc1_bias_address0();
    void thread_fc1_bias_ce0();
    void thread_fc1_weight_address0();
    void thread_fc1_weight_ce0();
    void thread_grp_fu_288_p1();
    void thread_grp_fu_293_p0();
    void thread_idx_urem_fu_349_p3();
    void thread_input1_address0();
    void thread_input1_ce0();
    void thread_input2_address0();
    void thread_input2_ce0();
    void thread_input3_address0();
    void thread_input3_ce0();
    void thread_input4_address0();
    void thread_input4_ce0();
    void thread_input5_address0();
    void thread_input5_ce0();
    void thread_input6_address0();
    void thread_input6_ce0();
    void thread_input7_address0();
    void thread_input7_ce0();
    void thread_input_r_address0();
    void thread_input_r_ce0();
    void thread_m_2_fu_331_p2();
    void thread_m_cast5_fu_321_p1();
    void thread_n_1_fu_315_p2();
    void thread_newIndex4_fu_379_p1();
    void thread_next_mul2_fu_303_p2();
    void thread_next_mul_fu_363_p2();
    void thread_next_urem_fu_337_p2();
    void thread_notlhs_fu_451_p2();
    void thread_notrhs_fu_457_p2();
    void thread_output_r_address0();
    void thread_output_r_ce0();
    void thread_output_r_d0();
    void thread_output_r_we0();
    void thread_tmp_101_fu_422_p1();
    void thread_tmp_12_fu_426_p1();
    void thread_tmp_14_fu_391_p1();
    void thread_tmp_33_fu_475_p3();
    void thread_tmp_39_fu_469_p2();
    void thread_tmp_40_fu_400_p9();
    void thread_tmp_98_fu_447_p1();
    void thread_tmp_99_fu_343_p2();
    void thread_tmp_fu_437_p4();
    void thread_tmp_s_fu_463_p2();
    void thread_w_index_fu_357_p2();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
