Version 4
SHEET 1 880 680
WIRE 272 64 240 64
WIRE 320 64 272 64
WIRE 240 112 240 64
WIRE 240 112 224 112
WIRE 272 144 224 144
WIRE 320 144 320 128
WIRE 320 144 272 144
WIRE 320 176 224 176
WIRE 240 208 224 208
WIRE 240 240 224 240
WIRE 240 304 240 240
WIRE 256 304 240 304
FLAG 320 256 0
FLAG 240 208 0
FLAG 256 304 PHI
IOPIN 256 304 BiDir
FLAG 272 64 C1
IOPIN 272 64 BiDir
FLAG 272 144 C2
IOPIN 272 144 BiDir
SYMBOL Master_CLK 224 208 R0
SYMATTR InstName X1
SYMBOL voltage 320 160 R0
WINDOW 123 0 0 Left 2
WINDOW 39 0 0 Left 2
SYMATTR InstName VDD
SYMATTR Value 3
SYMBOL cap 304 64 R0
SYMATTR InstName C1
SYMATTR Value 100n
TEXT 160 360 Left 2 !.tran 500m
TEXT 160 400 Left 2 !.include cmos2017_models.txt
