--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml flagff.twx flagff.ncd -o flagff.twr flagff.pcf

Design file:              flagff.ncd
Physical constraint file: flagff.pcf
Device,package,speed:     xc3s400,pq208,-4 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
c           |    1.784(R)|    1.306(R)|clk_BUFGP         |   0.000|
c2          |    0.781(R)|    0.819(R)|clk_BUFGP         |   0.000|
data<0>     |    3.581(R)|   -1.420(R)|clk_BUFGP         |   0.000|
data<1>     |    3.373(R)|   -1.253(R)|clk_BUFGP         |   0.000|
data<2>     |    3.567(R)|   -1.409(R)|clk_BUFGP         |   0.000|
data<3>     |    3.389(R)|   -1.266(R)|clk_BUFGP         |   0.000|
data<4>     |    3.665(R)|   -1.486(R)|clk_BUFGP         |   0.000|
data<5>     |    3.668(R)|   -1.488(R)|clk_BUFGP         |   0.000|
data<6>     |    3.864(R)|   -1.645(R)|clk_BUFGP         |   0.000|
data<7>     |    3.467(R)|   -1.328(R)|clk_BUFGP         |   0.000|
data<8>     |    3.095(R)|   -1.031(R)|clk_BUFGP         |   0.000|
data<9>     |    2.925(R)|   -0.894(R)|clk_BUFGP         |   0.000|
data<10>    |    3.152(R)|   -1.076(R)|clk_BUFGP         |   0.000|
data<11>    |    2.941(R)|   -0.907(R)|clk_BUFGP         |   0.000|
data<12>    |    2.798(R)|   -0.794(R)|clk_BUFGP         |   0.000|
data<13>    |    3.567(R)|   -1.409(R)|clk_BUFGP         |   0.000|
data<14>    |    3.806(R)|   -1.600(R)|clk_BUFGP         |   0.000|
data<15>    |    4.735(R)|    0.784(R)|clk_BUFGP         |   0.000|
reset       |    1.889(R)|    0.885(R)|clk_BUFGP         |   0.000|
sflag       |    0.886(R)|    0.824(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
status<0>   |    7.382(R)|clk_BUFGP         |   0.000|
status<1>   |    7.382(R)|clk_BUFGP         |   0.000|
status<2>   |    7.382(R)|clk_BUFGP         |   0.000|
status<3>   |    7.382(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+


Analysis completed Thu Oct 26 15:55:23 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 142 MB



