Analysis & Synthesis report for test
Wed Apr 23 19:20:37 2025
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |test|debug_uart_tx:u_temp_uart_tx|current_state
 10. State Machine - |test|debug_uart_tx:u_temp_uart_tx|uart_tx:u_uart_tx|state
 11. State Machine - |test|debug_uart_tx:u_temp_uart_tx|uart_tx:u_uart_tx|at_state
 12. State Machine - |test|top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|state
 13. State Machine - |test|top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|i2c_control:i2c_control|state
 14. State Machine - |test|top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state
 15. State Machine - |test|dht11_module:dht11_inst|cur_state
 16. Registers Removed During Synthesis
 17. Removed Registers Triggering Further Register Optimizations
 18. General Register Statistics
 19. Inverted Register Statistics
 20. Registers Packed Into Inferred Megafunctions
 21. Multiplexer Restructuring Statistics (Restructuring Performed)
 22. Source assignments for top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|max30102_init_table:u_max30102_init_table|altsyncram:Mux10_rtl_0|altsyncram_l0v:auto_generated
 23. Parameter Settings for User Entity Instance: Top-level Entity: |test
 24. Parameter Settings for User Entity Instance: top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|max30102_init_table:u_max30102_init_table
 25. Parameter Settings for User Entity Instance: top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift
 26. Parameter Settings for User Entity Instance: debug_uart_tx:u_temp_uart_tx
 27. Parameter Settings for User Entity Instance: debug_uart_tx:u_temp_uart_tx|uart_tx:u_uart_tx
 28. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 29. Parameter Settings for Inferred Entity Instance: top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|max30102_init_table:u_max30102_init_table|altsyncram:Mux10_rtl_0
 30. Parameter Settings for Inferred Entity Instance: debug_uart_tx:u_temp_uart_tx|lpm_divide:Div6
 31. Parameter Settings for Inferred Entity Instance: debug_uart_tx:u_temp_uart_tx|lpm_divide:Mod9
 32. Parameter Settings for Inferred Entity Instance: debug_uart_tx:u_temp_uart_tx|lpm_divide:Div4
 33. Parameter Settings for Inferred Entity Instance: debug_uart_tx:u_temp_uart_tx|lpm_divide:Mod6
 34. Parameter Settings for Inferred Entity Instance: debug_uart_tx:u_temp_uart_tx|lpm_divide:Div7
 35. Parameter Settings for Inferred Entity Instance: debug_uart_tx:u_temp_uart_tx|lpm_divide:Mod10
 36. Parameter Settings for Inferred Entity Instance: debug_uart_tx:u_temp_uart_tx|lpm_divide:Mod11
 37. Parameter Settings for Inferred Entity Instance: debug_uart_tx:u_temp_uart_tx|lpm_divide:Div5
 38. Parameter Settings for Inferred Entity Instance: debug_uart_tx:u_temp_uart_tx|lpm_divide:Mod7
 39. Parameter Settings for Inferred Entity Instance: debug_uart_tx:u_temp_uart_tx|lpm_divide:Mod8
 40. Parameter Settings for Inferred Entity Instance: debug_uart_tx:u_temp_uart_tx|lpm_divide:Div2
 41. Parameter Settings for Inferred Entity Instance: debug_uart_tx:u_temp_uart_tx|lpm_divide:Mod3
 42. Parameter Settings for Inferred Entity Instance: debug_uart_tx:u_temp_uart_tx|lpm_divide:Div3
 43. Parameter Settings for Inferred Entity Instance: debug_uart_tx:u_temp_uart_tx|lpm_divide:Mod4
 44. Parameter Settings for Inferred Entity Instance: debug_uart_tx:u_temp_uart_tx|lpm_divide:Mod5
 45. Parameter Settings for Inferred Entity Instance: debug_uart_tx:u_temp_uart_tx|lpm_divide:Div0
 46. Parameter Settings for Inferred Entity Instance: debug_uart_tx:u_temp_uart_tx|lpm_divide:Mod0
 47. Parameter Settings for Inferred Entity Instance: debug_uart_tx:u_temp_uart_tx|lpm_divide:Div1
 48. Parameter Settings for Inferred Entity Instance: debug_uart_tx:u_temp_uart_tx|lpm_divide:Mod1
 49. Parameter Settings for Inferred Entity Instance: debug_uart_tx:u_temp_uart_tx|lpm_divide:Mod2
 50. altsyncram Parameter Settings by Entity Instance
 51. Port Connectivity Checks: "debug_uart_tx:u_temp_uart_tx|uart_tx:u_uart_tx"
 52. Port Connectivity Checks: "top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|i2c_control:i2c_control"
 53. Port Connectivity Checks: "top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|max30102_init_table:u_max30102_init_table"
 54. Port Connectivity Checks: "top_temp:u_top_temp|max30102_Init:u_max30102_Init"
 55. SignalTap II Logic Analyzer Settings
 56. Elapsed Time Per Partition
 57. Connections to In-System Debugging Instance "auto_signaltap_0"
 58. Analysis & Synthesis Messages
 59. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Apr 23 19:20:37 2025       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; test                                        ;
; Top-level Entity Name              ; test                                        ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 3,048                                       ;
;     Total combinational functions  ; 2,411                                       ;
;     Dedicated logic registers      ; 1,373                                       ;
; Total registers                    ; 1373                                        ;
; Total pins                         ; 37                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 9,216                                       ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE10F17C8       ;                    ;
; Top-level entity name                                                      ; test               ; test               ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ; < 0.1%      ;
;     Processors 7-12        ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                           ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                       ; Library ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------------+---------+
; dht11_module.v                   ; yes             ; User Verilog HDL File        ; E:/Code/FPGA_project/other/fish_tank/temp/dht11_module.v                                                           ;         ;
; uart_tx.v                        ; yes             ; User Verilog HDL File        ; E:/Code/FPGA_project/other/fish_tank/temp/uart_tx.v                                                                ;         ;
; top_temp.v                       ; yes             ; User Verilog HDL File        ; E:/Code/FPGA_project/other/fish_tank/temp/top_temp.v                                                               ;         ;
; max30102_init_table.v            ; yes             ; User Verilog HDL File        ; E:/Code/FPGA_project/other/fish_tank/temp/max30102_init_table.v                                                    ;         ;
; MAX30102_Init.v                  ; yes             ; User Verilog HDL File        ; E:/Code/FPGA_project/other/fish_tank/temp/MAX30102_Init.v                                                          ;         ;
; I2C_Init_Dev.v                   ; yes             ; User Verilog HDL File        ; E:/Code/FPGA_project/other/fish_tank/temp/I2C_Init_Dev.v                                                           ;         ;
; i2c_control.v                    ; yes             ; User Verilog HDL File        ; E:/Code/FPGA_project/other/fish_tank/temp/i2c_control.v                                                            ;         ;
; i2c_bit_shift.v                  ; yes             ; User Verilog HDL File        ; E:/Code/FPGA_project/other/fish_tank/temp/i2c_bit_shift.v                                                          ;         ;
; debug_uart_tx.v                  ; yes             ; User Verilog HDL File        ; E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v                                                          ;         ;
; top.v                            ; yes             ; User Verilog HDL File        ; E:/Code/FPGA_project/other/fish_tank/temp/top.v                                                                    ;         ;
; sld_signaltap.vhd                ; yes             ; Megafunction                 ; d:/software/work_software/direct_coding/quartusii13.1/quartus/libraries/megafunctions/sld_signaltap.vhd            ;         ;
; sld_signaltap_impl.vhd           ; yes             ; Encrypted Megafunction       ; d:/software/work_software/direct_coding/quartusii13.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd       ;         ;
; sld_ela_control.vhd              ; yes             ; Encrypted Megafunction       ; d:/software/work_software/direct_coding/quartusii13.1/quartus/libraries/megafunctions/sld_ela_control.vhd          ;         ;
; lpm_shiftreg.tdf                 ; yes             ; Megafunction                 ; d:/software/work_software/direct_coding/quartusii13.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf             ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                 ; d:/software/work_software/direct_coding/quartusii13.1/quartus/libraries/megafunctions/lpm_constant.inc             ;         ;
; dffeea.inc                       ; yes             ; Megafunction                 ; d:/software/work_software/direct_coding/quartusii13.1/quartus/libraries/megafunctions/dffeea.inc                   ;         ;
; aglobal131.inc                   ; yes             ; Megafunction                 ; d:/software/work_software/direct_coding/quartusii13.1/quartus/libraries/megafunctions/aglobal131.inc               ;         ;
; sld_mbpmg.vhd                    ; yes             ; Encrypted Megafunction       ; d:/software/work_software/direct_coding/quartusii13.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                ;         ;
; sld_ela_trigger_flow_mgr.vhd     ; yes             ; Encrypted Megafunction       ; d:/software/work_software/direct_coding/quartusii13.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd ;         ;
; sld_buffer_manager.vhd           ; yes             ; Encrypted Megafunction       ; d:/software/work_software/direct_coding/quartusii13.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd       ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; d:/software/work_software/direct_coding/quartusii13.1/quartus/libraries/megafunctions/altsyncram.tdf               ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; d:/software/work_software/direct_coding/quartusii13.1/quartus/libraries/megafunctions/stratix_ram_block.inc        ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; d:/software/work_software/direct_coding/quartusii13.1/quartus/libraries/megafunctions/lpm_mux.inc                  ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; d:/software/work_software/direct_coding/quartusii13.1/quartus/libraries/megafunctions/lpm_decode.inc               ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; d:/software/work_software/direct_coding/quartusii13.1/quartus/libraries/megafunctions/a_rdenreg.inc                ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; d:/software/work_software/direct_coding/quartusii13.1/quartus/libraries/megafunctions/altrom.inc                   ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; d:/software/work_software/direct_coding/quartusii13.1/quartus/libraries/megafunctions/altram.inc                   ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; d:/software/work_software/direct_coding/quartusii13.1/quartus/libraries/megafunctions/altdpram.inc                 ;         ;
; db/altsyncram_cu14.tdf           ; yes             ; Auto-Generated Megafunction  ; E:/Code/FPGA_project/other/fish_tank/temp/db/altsyncram_cu14.tdf                                                   ;         ;
; altdpram.tdf                     ; yes             ; Megafunction                 ; d:/software/work_software/direct_coding/quartusii13.1/quartus/libraries/megafunctions/altdpram.tdf                 ;         ;
; memmodes.inc                     ; yes             ; Megafunction                 ; d:/software/work_software/direct_coding/quartusii13.1/quartus/libraries/others/maxplus2/memmodes.inc               ;         ;
; a_hdffe.inc                      ; yes             ; Megafunction                 ; d:/software/work_software/direct_coding/quartusii13.1/quartus/libraries/megafunctions/a_hdffe.inc                  ;         ;
; alt_le_rden_reg.inc              ; yes             ; Megafunction                 ; d:/software/work_software/direct_coding/quartusii13.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc          ;         ;
; altsyncram.inc                   ; yes             ; Megafunction                 ; d:/software/work_software/direct_coding/quartusii13.1/quartus/libraries/megafunctions/altsyncram.inc               ;         ;
; lpm_mux.tdf                      ; yes             ; Megafunction                 ; d:/software/work_software/direct_coding/quartusii13.1/quartus/libraries/megafunctions/lpm_mux.tdf                  ;         ;
; muxlut.inc                       ; yes             ; Megafunction                 ; d:/software/work_software/direct_coding/quartusii13.1/quartus/libraries/megafunctions/muxlut.inc                   ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; d:/software/work_software/direct_coding/quartusii13.1/quartus/libraries/megafunctions/bypassff.inc                 ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; d:/software/work_software/direct_coding/quartusii13.1/quartus/libraries/megafunctions/altshift.inc                 ;         ;
; db/mux_ssc.tdf                   ; yes             ; Auto-Generated Megafunction  ; E:/Code/FPGA_project/other/fish_tank/temp/db/mux_ssc.tdf                                                           ;         ;
; lpm_decode.tdf                   ; yes             ; Megafunction                 ; d:/software/work_software/direct_coding/quartusii13.1/quartus/libraries/megafunctions/lpm_decode.tdf               ;         ;
; declut.inc                       ; yes             ; Megafunction                 ; d:/software/work_software/direct_coding/quartusii13.1/quartus/libraries/megafunctions/declut.inc                   ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; d:/software/work_software/direct_coding/quartusii13.1/quartus/libraries/megafunctions/lpm_compare.inc              ;         ;
; db/decode_dvf.tdf                ; yes             ; Auto-Generated Megafunction  ; E:/Code/FPGA_project/other/fish_tank/temp/db/decode_dvf.tdf                                                        ;         ;
; lpm_counter.tdf                  ; yes             ; Megafunction                 ; d:/software/work_software/direct_coding/quartusii13.1/quartus/libraries/megafunctions/lpm_counter.tdf              ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; d:/software/work_software/direct_coding/quartusii13.1/quartus/libraries/megafunctions/lpm_add_sub.inc              ;         ;
; cmpconst.inc                     ; yes             ; Megafunction                 ; d:/software/work_software/direct_coding/quartusii13.1/quartus/libraries/megafunctions/cmpconst.inc                 ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; d:/software/work_software/direct_coding/quartusii13.1/quartus/libraries/megafunctions/lpm_counter.inc              ;         ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                 ; d:/software/work_software/direct_coding/quartusii13.1/quartus/libraries/megafunctions/alt_counter_stratix.inc      ;         ;
; db/cntr_ggi.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/Code/FPGA_project/other/fish_tank/temp/db/cntr_ggi.tdf                                                          ;         ;
; db/cmpr_sgc.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/Code/FPGA_project/other/fish_tank/temp/db/cmpr_sgc.tdf                                                          ;         ;
; db/cntr_i6j.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/Code/FPGA_project/other/fish_tank/temp/db/cntr_i6j.tdf                                                          ;         ;
; db/cntr_egi.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/Code/FPGA_project/other/fish_tank/temp/db/cntr_egi.tdf                                                          ;         ;
; db/cmpr_qgc.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/Code/FPGA_project/other/fish_tank/temp/db/cmpr_qgc.tdf                                                          ;         ;
; db/cntr_23j.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/Code/FPGA_project/other/fish_tank/temp/db/cntr_23j.tdf                                                          ;         ;
; db/cmpr_ngc.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/Code/FPGA_project/other/fish_tank/temp/db/cmpr_ngc.tdf                                                          ;         ;
; sld_rom_sr.vhd                   ; yes             ; Encrypted Megafunction       ; d:/software/work_software/direct_coding/quartusii13.1/quartus/libraries/megafunctions/sld_rom_sr.vhd               ;         ;
; sld_hub.vhd                      ; yes             ; Encrypted Megafunction       ; d:/software/work_software/direct_coding/quartusii13.1/quartus/libraries/megafunctions/sld_hub.vhd                  ;         ;
; sld_jtag_hub.vhd                 ; yes             ; Encrypted Megafunction       ; d:/software/work_software/direct_coding/quartusii13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd             ;         ;
; db/altsyncram_l0v.tdf            ; yes             ; Auto-Generated Megafunction  ; E:/Code/FPGA_project/other/fish_tank/temp/db/altsyncram_l0v.tdf                                                    ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; d:/software/work_software/direct_coding/quartusii13.1/quartus/libraries/megafunctions/lpm_divide.tdf               ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; d:/software/work_software/direct_coding/quartusii13.1/quartus/libraries/megafunctions/abs_divider.inc              ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; d:/software/work_software/direct_coding/quartusii13.1/quartus/libraries/megafunctions/sign_div_unsign.inc          ;         ;
; db/lpm_divide_mhm.tdf            ; yes             ; Auto-Generated Megafunction  ; E:/Code/FPGA_project/other/fish_tank/temp/db/lpm_divide_mhm.tdf                                                    ;         ;
; db/sign_div_unsign_ekh.tdf       ; yes             ; Auto-Generated Megafunction  ; E:/Code/FPGA_project/other/fish_tank/temp/db/sign_div_unsign_ekh.tdf                                               ;         ;
; db/alt_u_div_g4f.tdf             ; yes             ; Auto-Generated Megafunction  ; E:/Code/FPGA_project/other/fish_tank/temp/db/alt_u_div_g4f.tdf                                                     ;         ;
; db/add_sub_7pc.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/Code/FPGA_project/other/fish_tank/temp/db/add_sub_7pc.tdf                                                       ;         ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/Code/FPGA_project/other/fish_tank/temp/db/add_sub_8pc.tdf                                                       ;         ;
; db/lpm_divide_m9m.tdf            ; yes             ; Auto-Generated Megafunction  ; E:/Code/FPGA_project/other/fish_tank/temp/db/lpm_divide_m9m.tdf                                                    ;         ;
; db/sign_div_unsign_bkh.tdf       ; yes             ; Auto-Generated Megafunction  ; E:/Code/FPGA_project/other/fish_tank/temp/db/sign_div_unsign_bkh.tdf                                               ;         ;
; db/alt_u_div_a4f.tdf             ; yes             ; Auto-Generated Megafunction  ; E:/Code/FPGA_project/other/fish_tank/temp/db/alt_u_div_a4f.tdf                                                     ;         ;
; db/lpm_divide_jhm.tdf            ; yes             ; Auto-Generated Megafunction  ; E:/Code/FPGA_project/other/fish_tank/temp/db/lpm_divide_jhm.tdf                                                    ;         ;
; db/lpm_divide_vim.tdf            ; yes             ; Auto-Generated Megafunction  ; E:/Code/FPGA_project/other/fish_tank/temp/db/lpm_divide_vim.tdf                                                    ;         ;
; db/sign_div_unsign_nlh.tdf       ; yes             ; Auto-Generated Megafunction  ; E:/Code/FPGA_project/other/fish_tank/temp/db/sign_div_unsign_nlh.tdf                                               ;         ;
; db/alt_u_div_27f.tdf             ; yes             ; Auto-Generated Megafunction  ; E:/Code/FPGA_project/other/fish_tank/temp/db/alt_u_div_27f.tdf                                                     ;         ;
; db/lpm_divide_vam.tdf            ; yes             ; Auto-Generated Megafunction  ; E:/Code/FPGA_project/other/fish_tank/temp/db/lpm_divide_vam.tdf                                                    ;         ;
; db/sign_div_unsign_klh.tdf       ; yes             ; Auto-Generated Megafunction  ; E:/Code/FPGA_project/other/fish_tank/temp/db/sign_div_unsign_klh.tdf                                               ;         ;
; db/alt_u_div_s6f.tdf             ; yes             ; Auto-Generated Megafunction  ; E:/Code/FPGA_project/other/fish_tank/temp/db/alt_u_div_s6f.tdf                                                     ;         ;
; db/lpm_divide_sim.tdf            ; yes             ; Auto-Generated Megafunction  ; E:/Code/FPGA_project/other/fish_tank/temp/db/lpm_divide_sim.tdf                                                    ;         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 3,048     ;
;                                             ;           ;
; Total combinational functions               ; 2411      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 765       ;
;     -- 3 input functions                    ; 690       ;
;     -- <=2 input functions                  ; 956       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 1673      ;
;     -- arithmetic mode                      ; 738       ;
;                                             ;           ;
; Total registers                             ; 1373      ;
;     -- Dedicated logic registers            ; 1373      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 37        ;
; Total memory bits                           ; 9216      ;
; Embedded Multiplier 9-bit elements          ; 0         ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 1016      ;
; Total fan-out                               ; 12481     ;
; Average fan-out                             ; 3.17      ;
+---------------------------------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                       ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |test                                                                                                   ; 2411 (70)         ; 1373 (68)    ; 9216        ; 0            ; 0       ; 0         ; 37   ; 0            ; |test                                                                                                                                                                                                                                                                                                                                     ; work         ;
;    |debug_uart_tx:u_temp_uart_tx|                                                                       ; 1394 (518)        ; 223 (191)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|debug_uart_tx:u_temp_uart_tx                                                                                                                                                                                                                                                                                                        ; work         ;
;       |lpm_divide:Div0|                                                                                 ; 26 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|debug_uart_tx:u_temp_uart_tx|lpm_divide:Div0                                                                                                                                                                                                                                                                                        ; work         ;
;          |lpm_divide_mhm:auto_generated|                                                                ; 26 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|debug_uart_tx:u_temp_uart_tx|lpm_divide:Div0|lpm_divide_mhm:auto_generated                                                                                                                                                                                                                                                          ; work         ;
;             |sign_div_unsign_ekh:divider|                                                               ; 26 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|debug_uart_tx:u_temp_uart_tx|lpm_divide:Div0|lpm_divide_mhm:auto_generated|sign_div_unsign_ekh:divider                                                                                                                                                                                                                              ; work         ;
;                |alt_u_div_g4f:divider|                                                                  ; 26 (26)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|debug_uart_tx:u_temp_uart_tx|lpm_divide:Div0|lpm_divide_mhm:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_g4f:divider                                                                                                                                                                                                        ; work         ;
;       |lpm_divide:Div1|                                                                                 ; 58 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|debug_uart_tx:u_temp_uart_tx|lpm_divide:Div1                                                                                                                                                                                                                                                                                        ; work         ;
;          |lpm_divide_jhm:auto_generated|                                                                ; 58 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|debug_uart_tx:u_temp_uart_tx|lpm_divide:Div1|lpm_divide_jhm:auto_generated                                                                                                                                                                                                                                                          ; work         ;
;             |sign_div_unsign_bkh:divider|                                                               ; 58 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|debug_uart_tx:u_temp_uart_tx|lpm_divide:Div1|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider                                                                                                                                                                                                                              ; work         ;
;                |alt_u_div_a4f:divider|                                                                  ; 58 (58)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|debug_uart_tx:u_temp_uart_tx|lpm_divide:Div1|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider                                                                                                                                                                                                        ; work         ;
;       |lpm_divide:Div2|                                                                                 ; 70 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|debug_uart_tx:u_temp_uart_tx|lpm_divide:Div2                                                                                                                                                                                                                                                                                        ; work         ;
;          |lpm_divide_vim:auto_generated|                                                                ; 70 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|debug_uart_tx:u_temp_uart_tx|lpm_divide:Div2|lpm_divide_vim:auto_generated                                                                                                                                                                                                                                                          ; work         ;
;             |sign_div_unsign_nlh:divider|                                                               ; 70 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|debug_uart_tx:u_temp_uart_tx|lpm_divide:Div2|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider                                                                                                                                                                                                                              ; work         ;
;                |alt_u_div_27f:divider|                                                                  ; 70 (70)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|debug_uart_tx:u_temp_uart_tx|lpm_divide:Div2|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider                                                                                                                                                                                                        ; work         ;
;       |lpm_divide:Div3|                                                                                 ; 82 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|debug_uart_tx:u_temp_uart_tx|lpm_divide:Div3                                                                                                                                                                                                                                                                                        ; work         ;
;          |lpm_divide_sim:auto_generated|                                                                ; 82 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|debug_uart_tx:u_temp_uart_tx|lpm_divide:Div3|lpm_divide_sim:auto_generated                                                                                                                                                                                                                                                          ; work         ;
;             |sign_div_unsign_klh:divider|                                                               ; 82 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|debug_uart_tx:u_temp_uart_tx|lpm_divide:Div3|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider                                                                                                                                                                                                                              ; work         ;
;                |alt_u_div_s6f:divider|                                                                  ; 82 (82)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|debug_uart_tx:u_temp_uart_tx|lpm_divide:Div3|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider                                                                                                                                                                                                        ; work         ;
;       |lpm_divide:Div4|                                                                                 ; 25 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|debug_uart_tx:u_temp_uart_tx|lpm_divide:Div4                                                                                                                                                                                                                                                                                        ; work         ;
;          |lpm_divide_mhm:auto_generated|                                                                ; 25 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|debug_uart_tx:u_temp_uart_tx|lpm_divide:Div4|lpm_divide_mhm:auto_generated                                                                                                                                                                                                                                                          ; work         ;
;             |sign_div_unsign_ekh:divider|                                                               ; 25 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|debug_uart_tx:u_temp_uart_tx|lpm_divide:Div4|lpm_divide_mhm:auto_generated|sign_div_unsign_ekh:divider                                                                                                                                                                                                                              ; work         ;
;                |alt_u_div_g4f:divider|                                                                  ; 25 (25)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|debug_uart_tx:u_temp_uart_tx|lpm_divide:Div4|lpm_divide_mhm:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_g4f:divider                                                                                                                                                                                                        ; work         ;
;       |lpm_divide:Div5|                                                                                 ; 56 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|debug_uart_tx:u_temp_uart_tx|lpm_divide:Div5                                                                                                                                                                                                                                                                                        ; work         ;
;          |lpm_divide_jhm:auto_generated|                                                                ; 56 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|debug_uart_tx:u_temp_uart_tx|lpm_divide:Div5|lpm_divide_jhm:auto_generated                                                                                                                                                                                                                                                          ; work         ;
;             |sign_div_unsign_bkh:divider|                                                               ; 56 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|debug_uart_tx:u_temp_uart_tx|lpm_divide:Div5|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider                                                                                                                                                                                                                              ; work         ;
;                |alt_u_div_a4f:divider|                                                                  ; 56 (56)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|debug_uart_tx:u_temp_uart_tx|lpm_divide:Div5|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider                                                                                                                                                                                                        ; work         ;
;       |lpm_divide:Div6|                                                                                 ; 25 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|debug_uart_tx:u_temp_uart_tx|lpm_divide:Div6                                                                                                                                                                                                                                                                                        ; work         ;
;          |lpm_divide_mhm:auto_generated|                                                                ; 25 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|debug_uart_tx:u_temp_uart_tx|lpm_divide:Div6|lpm_divide_mhm:auto_generated                                                                                                                                                                                                                                                          ; work         ;
;             |sign_div_unsign_ekh:divider|                                                               ; 25 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|debug_uart_tx:u_temp_uart_tx|lpm_divide:Div6|lpm_divide_mhm:auto_generated|sign_div_unsign_ekh:divider                                                                                                                                                                                                                              ; work         ;
;                |alt_u_div_g4f:divider|                                                                  ; 25 (25)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|debug_uart_tx:u_temp_uart_tx|lpm_divide:Div6|lpm_divide_mhm:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_g4f:divider                                                                                                                                                                                                        ; work         ;
;       |lpm_divide:Div7|                                                                                 ; 56 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|debug_uart_tx:u_temp_uart_tx|lpm_divide:Div7                                                                                                                                                                                                                                                                                        ; work         ;
;          |lpm_divide_jhm:auto_generated|                                                                ; 56 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|debug_uart_tx:u_temp_uart_tx|lpm_divide:Div7|lpm_divide_jhm:auto_generated                                                                                                                                                                                                                                                          ; work         ;
;             |sign_div_unsign_bkh:divider|                                                               ; 56 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|debug_uart_tx:u_temp_uart_tx|lpm_divide:Div7|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider                                                                                                                                                                                                                              ; work         ;
;                |alt_u_div_a4f:divider|                                                                  ; 56 (56)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|debug_uart_tx:u_temp_uart_tx|lpm_divide:Div7|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider                                                                                                                                                                                                        ; work         ;
;       |lpm_divide:Mod10|                                                                                ; 24 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|debug_uart_tx:u_temp_uart_tx|lpm_divide:Mod10                                                                                                                                                                                                                                                                                       ; work         ;
;          |lpm_divide_m9m:auto_generated|                                                                ; 24 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|debug_uart_tx:u_temp_uart_tx|lpm_divide:Mod10|lpm_divide_m9m:auto_generated                                                                                                                                                                                                                                                         ; work         ;
;             |sign_div_unsign_bkh:divider|                                                               ; 24 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|debug_uart_tx:u_temp_uart_tx|lpm_divide:Mod10|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider                                                                                                                                                                                                                             ; work         ;
;                |alt_u_div_a4f:divider|                                                                  ; 24 (24)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|debug_uart_tx:u_temp_uart_tx|lpm_divide:Mod10|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider                                                                                                                                                                                                       ; work         ;
;       |lpm_divide:Mod11|                                                                                ; 59 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|debug_uart_tx:u_temp_uart_tx|lpm_divide:Mod11                                                                                                                                                                                                                                                                                       ; work         ;
;          |lpm_divide_m9m:auto_generated|                                                                ; 59 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|debug_uart_tx:u_temp_uart_tx|lpm_divide:Mod11|lpm_divide_m9m:auto_generated                                                                                                                                                                                                                                                         ; work         ;
;             |sign_div_unsign_bkh:divider|                                                               ; 59 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|debug_uart_tx:u_temp_uart_tx|lpm_divide:Mod11|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider                                                                                                                                                                                                                             ; work         ;
;                |alt_u_div_a4f:divider|                                                                  ; 59 (59)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|debug_uart_tx:u_temp_uart_tx|lpm_divide:Mod11|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider                                                                                                                                                                                                       ; work         ;
;       |lpm_divide:Mod1|                                                                                 ; 24 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|debug_uart_tx:u_temp_uart_tx|lpm_divide:Mod1                                                                                                                                                                                                                                                                                        ; work         ;
;          |lpm_divide_m9m:auto_generated|                                                                ; 24 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|debug_uart_tx:u_temp_uart_tx|lpm_divide:Mod1|lpm_divide_m9m:auto_generated                                                                                                                                                                                                                                                          ; work         ;
;             |sign_div_unsign_bkh:divider|                                                               ; 24 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|debug_uart_tx:u_temp_uart_tx|lpm_divide:Mod1|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider                                                                                                                                                                                                                              ; work         ;
;                |alt_u_div_a4f:divider|                                                                  ; 24 (24)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|debug_uart_tx:u_temp_uart_tx|lpm_divide:Mod1|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider                                                                                                                                                                                                        ; work         ;
;       |lpm_divide:Mod2|                                                                                 ; 61 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|debug_uart_tx:u_temp_uart_tx|lpm_divide:Mod2                                                                                                                                                                                                                                                                                        ; work         ;
;          |lpm_divide_m9m:auto_generated|                                                                ; 61 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|debug_uart_tx:u_temp_uart_tx|lpm_divide:Mod2|lpm_divide_m9m:auto_generated                                                                                                                                                                                                                                                          ; work         ;
;             |sign_div_unsign_bkh:divider|                                                               ; 61 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|debug_uart_tx:u_temp_uart_tx|lpm_divide:Mod2|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider                                                                                                                                                                                                                              ; work         ;
;                |alt_u_div_a4f:divider|                                                                  ; 61 (61)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|debug_uart_tx:u_temp_uart_tx|lpm_divide:Mod2|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider                                                                                                                                                                                                        ; work         ;
;       |lpm_divide:Mod3|                                                                                 ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|debug_uart_tx:u_temp_uart_tx|lpm_divide:Mod3                                                                                                                                                                                                                                                                                        ; work         ;
;          |lpm_divide_vam:auto_generated|                                                                ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|debug_uart_tx:u_temp_uart_tx|lpm_divide:Mod3|lpm_divide_vam:auto_generated                                                                                                                                                                                                                                                          ; work         ;
;             |sign_div_unsign_klh:divider|                                                               ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|debug_uart_tx:u_temp_uart_tx|lpm_divide:Mod3|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider                                                                                                                                                                                                                              ; work         ;
;                |alt_u_div_s6f:divider|                                                                  ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|debug_uart_tx:u_temp_uart_tx|lpm_divide:Mod3|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider                                                                                                                                                                                                        ; work         ;
;       |lpm_divide:Mod4|                                                                                 ; 47 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|debug_uart_tx:u_temp_uart_tx|lpm_divide:Mod4                                                                                                                                                                                                                                                                                        ; work         ;
;          |lpm_divide_vam:auto_generated|                                                                ; 47 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|debug_uart_tx:u_temp_uart_tx|lpm_divide:Mod4|lpm_divide_vam:auto_generated                                                                                                                                                                                                                                                          ; work         ;
;             |sign_div_unsign_klh:divider|                                                               ; 47 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|debug_uart_tx:u_temp_uart_tx|lpm_divide:Mod4|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider                                                                                                                                                                                                                              ; work         ;
;                |alt_u_div_s6f:divider|                                                                  ; 47 (47)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|debug_uart_tx:u_temp_uart_tx|lpm_divide:Mod4|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider                                                                                                                                                                                                        ; work         ;
;       |lpm_divide:Mod5|                                                                                 ; 85 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|debug_uart_tx:u_temp_uart_tx|lpm_divide:Mod5                                                                                                                                                                                                                                                                                        ; work         ;
;          |lpm_divide_vam:auto_generated|                                                                ; 85 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|debug_uart_tx:u_temp_uart_tx|lpm_divide:Mod5|lpm_divide_vam:auto_generated                                                                                                                                                                                                                                                          ; work         ;
;             |sign_div_unsign_klh:divider|                                                               ; 85 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|debug_uart_tx:u_temp_uart_tx|lpm_divide:Mod5|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider                                                                                                                                                                                                                              ; work         ;
;                |alt_u_div_s6f:divider|                                                                  ; 85 (85)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|debug_uart_tx:u_temp_uart_tx|lpm_divide:Mod5|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider                                                                                                                                                                                                        ; work         ;
;       |lpm_divide:Mod7|                                                                                 ; 24 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|debug_uart_tx:u_temp_uart_tx|lpm_divide:Mod7                                                                                                                                                                                                                                                                                        ; work         ;
;          |lpm_divide_m9m:auto_generated|                                                                ; 24 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|debug_uart_tx:u_temp_uart_tx|lpm_divide:Mod7|lpm_divide_m9m:auto_generated                                                                                                                                                                                                                                                          ; work         ;
;             |sign_div_unsign_bkh:divider|                                                               ; 24 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|debug_uart_tx:u_temp_uart_tx|lpm_divide:Mod7|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider                                                                                                                                                                                                                              ; work         ;
;                |alt_u_div_a4f:divider|                                                                  ; 24 (24)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|debug_uart_tx:u_temp_uart_tx|lpm_divide:Mod7|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider                                                                                                                                                                                                        ; work         ;
;       |lpm_divide:Mod8|                                                                                 ; 59 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|debug_uart_tx:u_temp_uart_tx|lpm_divide:Mod8                                                                                                                                                                                                                                                                                        ; work         ;
;          |lpm_divide_m9m:auto_generated|                                                                ; 59 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|debug_uart_tx:u_temp_uart_tx|lpm_divide:Mod8|lpm_divide_m9m:auto_generated                                                                                                                                                                                                                                                          ; work         ;
;             |sign_div_unsign_bkh:divider|                                                               ; 59 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|debug_uart_tx:u_temp_uart_tx|lpm_divide:Mod8|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider                                                                                                                                                                                                                              ; work         ;
;                |alt_u_div_a4f:divider|                                                                  ; 59 (59)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|debug_uart_tx:u_temp_uart_tx|lpm_divide:Mod8|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider                                                                                                                                                                                                        ; work         ;
;       |uart_tx:u_uart_tx|                                                                               ; 85 (85)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|debug_uart_tx:u_temp_uart_tx|uart_tx:u_uart_tx                                                                                                                                                                                                                                                                                      ; work         ;
;    |dht11_module:dht11_inst|                                                                            ; 175 (175)         ; 103 (103)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|dht11_module:dht11_inst                                                                                                                                                                                                                                                                                                             ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 122 (1)           ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                    ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 121 (83)          ; 90 (62)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                       ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                               ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                             ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 342 (1)           ; 639 (61)     ; 7680        ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                      ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 341 (0)           ; 578 (0)      ; 7680        ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 341 (88)          ; 578 (314)    ; 7680        ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                         ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 17 (0)            ; 46 (46)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                          ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                      ; work         ;
;                   |decode_dvf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                            ; work         ;
;                |lpm_mux:mux|                                                                            ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                              ; work         ;
;                   |mux_ssc:auto_generated|                                                              ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_ssc:auto_generated                                                                                                                       ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 7680        ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                         ; work         ;
;                |altsyncram_cu14:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 7680        ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cu14:auto_generated                                                                                                                                          ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                          ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                            ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                   ; 14 (14)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                 ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 59 (59)           ; 44 (44)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                              ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 4 (1)             ; 21 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                             ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                     ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 2 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                      ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                           ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 2 (0)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 1 (1)             ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                               ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                       ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 123 (9)           ; 108 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                        ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 8 (0)             ; 6 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                              ; work         ;
;                   |cntr_ggi:auto_generated|                                                             ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_ggi:auto_generated                                                      ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 7 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                       ; work         ;
;                   |cntr_i6j:auto_generated|                                                             ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated                                                                               ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 6 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                             ; work         ;
;                   |cntr_egi:auto_generated|                                                             ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated                                                                     ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                ; work         ;
;                   |cntr_23j:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                        ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                       ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 60 (60)           ; 60 (60)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                        ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                     ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 19 (19)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                   ; work         ;
;    |top_temp:u_top_temp|                                                                                ; 308 (28)          ; 250 (49)     ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|top_temp:u_top_temp                                                                                                                                                                                                                                                                                                                 ; work         ;
;       |max30102_Init:u_max30102_Init|                                                                   ; 280 (25)          ; 201 (17)     ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|top_temp:u_top_temp|max30102_Init:u_max30102_Init                                                                                                                                                                                                                                                                                   ; work         ;
;          |I2C_Init_Dev:u_I2C_Init_Dev|                                                                  ; 255 (40)          ; 184 (66)     ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev                                                                                                                                                                                                                                                       ; work         ;
;             |i2c_control:i2c_control|                                                                   ; 209 (105)         ; 114 (68)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|i2c_control:i2c_control                                                                                                                                                                                                                               ; work         ;
;                |i2c_bit_shift:i2c_bit_shift|                                                            ; 104 (104)         ; 46 (46)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift                                                                                                                                                                                                   ; work         ;
;             |max30102_init_table:u_max30102_init_table|                                                 ; 6 (6)             ; 4 (4)        ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|max30102_init_table:u_max30102_init_table                                                                                                                                                                                                             ; work         ;
;                |altsyncram:Mux10_rtl_0|                                                                 ; 0 (0)             ; 0 (0)        ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|max30102_init_table:u_max30102_init_table|altsyncram:Mux10_rtl_0                                                                                                                                                                                      ; work         ;
;                   |altsyncram_l0v:auto_generated|                                                       ; 0 (0)             ; 0 (0)        ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|max30102_init_table:u_max30102_init_table|altsyncram:Mux10_rtl_0|altsyncram_l0v:auto_generated                                                                                                                                                        ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+--------------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+--------------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cu14:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 60           ; 128          ; 60           ; 7680 ; None               ;
; top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|max30102_init_table:u_max30102_init_table|altsyncram:Mux10_rtl_0|altsyncram_l0v:auto_generated|ALTSYNCRAM               ; AUTO ; ROM              ; 256          ; 6            ; --           ; --           ; 1536 ; test.test0.rtl.mif ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+--------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |test|debug_uart_tx:u_temp_uart_tx|current_state                                                                                                                                                                            ;
+---------------------------------+---------------------------+------------------------------+------------------------------+-----------------------------+---------------------------------+--------------------------+----------------------+
; Name                            ; current_state.S_SEND_DATA ; current_state.S_SEND_CIPSEND ; current_state.S_WAIT_TRIGGER ; current_state.S_INIT_SERVER ; current_state.S_DELAY_AFTER_MUX ; current_state.S_INIT_MUX ; current_state.S_IDLE ;
+---------------------------------+---------------------------+------------------------------+------------------------------+-----------------------------+---------------------------------+--------------------------+----------------------+
; current_state.S_IDLE            ; 0                         ; 0                            ; 0                            ; 0                           ; 0                               ; 0                        ; 0                    ;
; current_state.S_INIT_MUX        ; 0                         ; 0                            ; 0                            ; 0                           ; 0                               ; 1                        ; 1                    ;
; current_state.S_DELAY_AFTER_MUX ; 0                         ; 0                            ; 0                            ; 0                           ; 1                               ; 0                        ; 1                    ;
; current_state.S_INIT_SERVER     ; 0                         ; 0                            ; 0                            ; 1                           ; 0                               ; 0                        ; 1                    ;
; current_state.S_WAIT_TRIGGER    ; 0                         ; 0                            ; 1                            ; 0                           ; 0                               ; 0                        ; 1                    ;
; current_state.S_SEND_CIPSEND    ; 0                         ; 1                            ; 0                            ; 0                           ; 0                               ; 0                        ; 1                    ;
; current_state.S_SEND_DATA       ; 1                         ; 0                            ; 0                            ; 0                           ; 0                               ; 0                        ; 1                    ;
+---------------------------------+---------------------------+------------------------------+------------------------------+-----------------------------+---------------------------------+--------------------------+----------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------+
; State Machine - |test|debug_uart_tx:u_temp_uart_tx|uart_tx:u_uart_tx|state          ;
+-------------------+-------------------+---------------+--------------+--------------+
; Name              ; state.S_SEND_BYTE ; state.S_START ; state.S_IDLE ; state.S_STOP ;
+-------------------+-------------------+---------------+--------------+--------------+
; state.S_IDLE      ; 0                 ; 0             ; 0            ; 0            ;
; state.S_START     ; 0                 ; 1             ; 1            ; 0            ;
; state.S_SEND_BYTE ; 1                 ; 0             ; 1            ; 0            ;
; state.S_STOP      ; 0                 ; 0             ; 1            ; 1            ;
+-------------------+-------------------+---------------+--------------+--------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |test|debug_uart_tx:u_temp_uart_tx|uart_tx:u_uart_tx|at_state                                                  ;
+-----------------------+---------------------+-----------------------+--------------------+------------------+------------------+
; Name                  ; at_state.AT_CIPSEND ; at_state.AT_CIPSERVER ; at_state.AT_CIPMUX ; at_state.AT_IDLE ; at_state.AT_DATA ;
+-----------------------+---------------------+-----------------------+--------------------+------------------+------------------+
; at_state.AT_IDLE      ; 0                   ; 0                     ; 0                  ; 0                ; 0                ;
; at_state.AT_CIPMUX    ; 0                   ; 0                     ; 1                  ; 1                ; 0                ;
; at_state.AT_CIPSERVER ; 0                   ; 1                     ; 0                  ; 1                ; 0                ;
; at_state.AT_CIPSEND   ; 1                   ; 0                     ; 0                  ; 1                ; 0                ;
; at_state.AT_DATA      ; 0                   ; 0                     ; 0                  ; 1                ; 1                ;
+-----------------------+---------------------+-----------------------+--------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------+
; State Machine - |test|top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|state ;
+----------+----------+----------+--------------------------------------------------------------------------+
; Name     ; state.00 ; state.10 ; state.01                                                                 ;
+----------+----------+----------+--------------------------------------------------------------------------+
; state.00 ; 0        ; 0        ; 0                                                                        ;
; state.01 ; 1        ; 0        ; 1                                                                        ;
; state.10 ; 1        ; 1        ; 0                                                                        ;
+----------+----------+----------+--------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |test|top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|i2c_control:i2c_control|state                                                                           ;
+---------------------+--------------------+---------------------+---------------+-------------------+--------------------+--------------+-------------------+--------------------+--------------+------------+
; Name                ; state.LRD_REG_DONE ; state.WAIT_LRD_DONE ; state.LRD_REG ; state.RD_REG_DONE ; state.WAIT_RD_DONE ; state.RD_REG ; state.WR_REG_DONE ; state.WAIT_WR_DONE ; state.WR_REG ; state.IDLE ;
+---------------------+--------------------+---------------------+---------------+-------------------+--------------------+--------------+-------------------+--------------------+--------------+------------+
; state.IDLE          ; 0                  ; 0                   ; 0             ; 0                 ; 0                  ; 0            ; 0                 ; 0                  ; 0            ; 0          ;
; state.WR_REG        ; 0                  ; 0                   ; 0             ; 0                 ; 0                  ; 0            ; 0                 ; 0                  ; 1            ; 1          ;
; state.WAIT_WR_DONE  ; 0                  ; 0                   ; 0             ; 0                 ; 0                  ; 0            ; 0                 ; 1                  ; 0            ; 1          ;
; state.WR_REG_DONE   ; 0                  ; 0                   ; 0             ; 0                 ; 0                  ; 0            ; 1                 ; 0                  ; 0            ; 1          ;
; state.RD_REG        ; 0                  ; 0                   ; 0             ; 0                 ; 0                  ; 1            ; 0                 ; 0                  ; 0            ; 1          ;
; state.WAIT_RD_DONE  ; 0                  ; 0                   ; 0             ; 0                 ; 1                  ; 0            ; 0                 ; 0                  ; 0            ; 1          ;
; state.RD_REG_DONE   ; 0                  ; 0                   ; 0             ; 1                 ; 0                  ; 0            ; 0                 ; 0                  ; 0            ; 1          ;
; state.LRD_REG       ; 0                  ; 0                   ; 1             ; 0                 ; 0                  ; 0            ; 0                 ; 0                  ; 0            ; 1          ;
; state.WAIT_LRD_DONE ; 0                  ; 1                   ; 0             ; 0                 ; 0                  ; 0            ; 0                 ; 0                  ; 0            ; 1          ;
; state.LRD_REG_DONE  ; 1                  ; 0                   ; 0             ; 0                 ; 0                  ; 0            ; 0                 ; 0                  ; 0            ; 1          ;
+---------------------+--------------------+---------------------+---------------+-------------------+--------------------+--------------+-------------------+--------------------+--------------+------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |test|top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state ;
+-----------------+---------------+---------------+-----------------+---------------+---------------+---------------+-------------------------------------------+
; Name            ; state.GEN_STO ; state.GEN_ACK ; state.CHECK_ACK ; state.RD_DATA ; state.WR_DATA ; state.GEN_STA ; state.IDLE                                ;
+-----------------+---------------+---------------+-----------------+---------------+---------------+---------------+-------------------------------------------+
; state.IDLE      ; 0             ; 0             ; 0               ; 0             ; 0             ; 0             ; 0                                         ;
; state.GEN_STA   ; 0             ; 0             ; 0               ; 0             ; 0             ; 1             ; 1                                         ;
; state.WR_DATA   ; 0             ; 0             ; 0               ; 0             ; 1             ; 0             ; 1                                         ;
; state.RD_DATA   ; 0             ; 0             ; 0               ; 1             ; 0             ; 0             ; 1                                         ;
; state.CHECK_ACK ; 0             ; 0             ; 1               ; 0             ; 0             ; 0             ; 1                                         ;
; state.GEN_ACK   ; 0             ; 1             ; 0               ; 0             ; 0             ; 0             ; 1                                         ;
; state.GEN_STO   ; 1             ; 0             ; 0               ; 0             ; 0             ; 0             ; 1                                         ;
+-----------------+---------------+---------------+-----------------+---------------+---------------+---------------+-------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |test|dht11_module:dht11_inst|cur_state                                                                                         ;
+----------------------+--------------------+----------------------+-----------------+----------------------+-----------------+-------------------+
; Name                 ; cur_state.REV_data ; cur_state.DELAY_75us ; cur_state.REPLY ; cur_state.DELAY_10us ; cur_state.START ; cur_state.WAIT_1S ;
+----------------------+--------------------+----------------------+-----------------+----------------------+-----------------+-------------------+
; cur_state.WAIT_1S    ; 0                  ; 0                    ; 0               ; 0                    ; 0               ; 0                 ;
; cur_state.START      ; 0                  ; 0                    ; 0               ; 0                    ; 1               ; 1                 ;
; cur_state.DELAY_10us ; 0                  ; 0                    ; 0               ; 1                    ; 0               ; 1                 ;
; cur_state.REPLY      ; 0                  ; 0                    ; 1               ; 0                    ; 0               ; 1                 ;
; cur_state.DELAY_75us ; 0                  ; 1                    ; 0               ; 0                    ; 0               ; 1                 ;
; cur_state.REV_data   ; 1                  ; 0                    ; 0               ; 0                    ; 0               ; 1                 ;
+----------------------+--------------------+----------------------+-----------------+----------------------+-----------------+-------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                              ; Reason for Removal                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; debug_uart_tx:u_temp_uart_tx|spo2_ascii[2][7]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                    ;
; debug_uart_tx:u_temp_uart_tx|spo2_ascii[2][6]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                    ;
; debug_uart_tx:u_temp_uart_tx|spo2_ascii[2][5]                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                    ;
; debug_uart_tx:u_temp_uart_tx|spo2_ascii[2][4]                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                    ;
; debug_uart_tx:u_temp_uart_tx|spo2_ascii[1][7]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                    ;
; debug_uart_tx:u_temp_uart_tx|spo2_ascii[1][6]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                    ;
; debug_uart_tx:u_temp_uart_tx|spo2_ascii[1][5]                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                    ;
; debug_uart_tx:u_temp_uart_tx|spo2_ascii[1][4]                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                    ;
; debug_uart_tx:u_temp_uart_tx|spo2_ascii[0][7]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                    ;
; debug_uart_tx:u_temp_uart_tx|spo2_ascii[0][6]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                    ;
; debug_uart_tx:u_temp_uart_tx|spo2_ascii[0][5]                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                    ;
; debug_uart_tx:u_temp_uart_tx|spo2_ascii[0][4]                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                    ;
; debug_uart_tx:u_temp_uart_tx|hr_ascii[2][7]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                    ;
; debug_uart_tx:u_temp_uart_tx|hr_ascii[2][6]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                    ;
; debug_uart_tx:u_temp_uart_tx|hr_ascii[2][5]                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                    ;
; debug_uart_tx:u_temp_uart_tx|hr_ascii[2][4]                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                    ;
; debug_uart_tx:u_temp_uart_tx|hr_ascii[1][7]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                    ;
; debug_uart_tx:u_temp_uart_tx|hr_ascii[1][6]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                    ;
; debug_uart_tx:u_temp_uart_tx|hr_ascii[1][5]                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                    ;
; debug_uart_tx:u_temp_uart_tx|hr_ascii[1][4]                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                    ;
; debug_uart_tx:u_temp_uart_tx|hr_ascii[0][7]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                    ;
; debug_uart_tx:u_temp_uart_tx|hr_ascii[0][6]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                    ;
; debug_uart_tx:u_temp_uart_tx|hr_ascii[0][5]                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                    ;
; debug_uart_tx:u_temp_uart_tx|hr_ascii[0][4]                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                    ;
; debug_uart_tx:u_temp_uart_tx|temp_ascii[2][7]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                    ;
; debug_uart_tx:u_temp_uart_tx|temp_ascii[2][6]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                    ;
; debug_uart_tx:u_temp_uart_tx|temp_ascii[2][5]                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                    ;
; debug_uart_tx:u_temp_uart_tx|temp_ascii[2][4]                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                    ;
; debug_uart_tx:u_temp_uart_tx|temp_ascii[1][7]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                    ;
; debug_uart_tx:u_temp_uart_tx|temp_ascii[1][6]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                    ;
; debug_uart_tx:u_temp_uart_tx|temp_ascii[1][5]                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                    ;
; debug_uart_tx:u_temp_uart_tx|temp_ascii[1][4]                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                    ;
; debug_uart_tx:u_temp_uart_tx|temp_ascii[0][7]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                    ;
; debug_uart_tx:u_temp_uart_tx|temp_ascii[0][6]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                    ;
; debug_uart_tx:u_temp_uart_tx|temp_ascii[0][5]                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                    ;
; debug_uart_tx:u_temp_uart_tx|temp_ascii[0][4]                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                    ;
; debug_uart_tx:u_temp_uart_tx|humi_ascii[2][7]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                    ;
; debug_uart_tx:u_temp_uart_tx|humi_ascii[2][6]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                    ;
; debug_uart_tx:u_temp_uart_tx|humi_ascii[2][5]                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                    ;
; debug_uart_tx:u_temp_uart_tx|humi_ascii[2][4]                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                    ;
; debug_uart_tx:u_temp_uart_tx|humi_ascii[1][7]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                    ;
; debug_uart_tx:u_temp_uart_tx|humi_ascii[1][6]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                    ;
; debug_uart_tx:u_temp_uart_tx|humi_ascii[1][5]                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                    ;
; debug_uart_tx:u_temp_uart_tx|humi_ascii[1][4]                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                    ;
; debug_uart_tx:u_temp_uart_tx|humi_ascii[0][7]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                    ;
; debug_uart_tx:u_temp_uart_tx|humi_ascii[0][6]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                    ;
; debug_uart_tx:u_temp_uart_tx|humi_ascii[0][5]                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                    ;
; debug_uart_tx:u_temp_uart_tx|humi_ascii[0][4]                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                    ;
; dht11_module:dht11_inst|dht11_out                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                    ;
; dht11_module:dht11_inst|state[3]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                    ;
; all_data[36..47]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                    ;
; debug_uart_tx:u_temp_uart_tx|last_datain[36..46]                                                                                           ; Merged with debug_uart_tx:u_temp_uart_tx|last_datain[47]                                                                                  ;
; top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|max30102_init_table:u_max30102_init_table|q[11]              ; Merged with top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|max30102_init_table:u_max30102_init_table|q[1]  ;
; top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|max30102_init_table:u_max30102_init_table|q[7]               ; Merged with top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|max30102_init_table:u_max30102_init_table|q[6]  ;
; top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|max30102_init_table:u_max30102_init_table|q[13..15]          ; Merged with top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|max30102_init_table:u_max30102_init_table|q[12] ;
; top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|addr1[1,2]                                                   ; Merged with top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|addr1[0]                                        ;
; top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|wrdata[1]                                                    ; Merged with top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|addr0[3]                                        ;
; top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|addr1[4..7]                                                  ; Merged with top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|addr1[3]                                        ;
; top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|addr0[5..7]                                                  ; Merged with top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|addr0[4]                                        ;
; top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|wrdata[7]                                                    ; Merged with top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|wrdata[6]                                       ;
; debug_uart_tx:u_temp_uart_tx|last_datain[47]                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                    ;
; top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|max30102_init_table:u_max30102_init_table|q[12]              ; Stuck at GND due to stuck port data_in                                                                                                    ;
; top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|addr0[4]                                                     ; Stuck at GND due to stuck port data_in                                                                                                    ;
; top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|addr1[3]                                                     ; Stuck at GND due to stuck port data_in                                                                                                    ;
; top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|state_cnt[3]                                                 ; Stuck at GND due to stuck port data_in                                                                                                    ;
; debug_uart_tx:u_temp_uart_tx|current_state~4                                                                                               ; Lost fanout                                                                                                                               ;
; debug_uart_tx:u_temp_uart_tx|current_state~5                                                                                               ; Lost fanout                                                                                                                               ;
; debug_uart_tx:u_temp_uart_tx|current_state~6                                                                                               ; Lost fanout                                                                                                                               ;
; debug_uart_tx:u_temp_uart_tx|uart_tx:u_uart_tx|state~4                                                                                     ; Lost fanout                                                                                                                               ;
; debug_uart_tx:u_temp_uart_tx|uart_tx:u_uart_tx|state~5                                                                                     ; Lost fanout                                                                                                                               ;
; debug_uart_tx:u_temp_uart_tx|uart_tx:u_uart_tx|at_state~9                                                                                  ; Lost fanout                                                                                                                               ;
; debug_uart_tx:u_temp_uart_tx|uart_tx:u_uart_tx|at_state~10                                                                                 ; Lost fanout                                                                                                                               ;
; debug_uart_tx:u_temp_uart_tx|uart_tx:u_uart_tx|at_state~12                                                                                 ; Lost fanout                                                                                                                               ;
; top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|i2c_control:i2c_control|state~14                             ; Lost fanout                                                                                                                               ;
; top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|i2c_control:i2c_control|state~15                             ; Lost fanout                                                                                                                               ;
; top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|i2c_control:i2c_control|state~16                             ; Lost fanout                                                                                                                               ;
; top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|i2c_control:i2c_control|state~17                             ; Lost fanout                                                                                                                               ;
; top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state~18 ; Lost fanout                                                                                                                               ;
; dht11_module:dht11_inst|cur_state~10                                                                                                       ; Lost fanout                                                                                                                               ;
; debug_uart_tx:u_temp_uart_tx|uart_tx:u_uart_tx|at_state.AT_IDLE                                                                            ; Stuck at GND due to stuck port data_in                                                                                                    ;
; debug_uart_tx:u_temp_uart_tx|uart_tx:u_uart_tx|at_state.AT_CIPMUX                                                                          ; Stuck at GND due to stuck port data_in                                                                                                    ;
; debug_uart_tx:u_temp_uart_tx|uart_tx:u_uart_tx|at_tx_data_valid                                                                            ; Stuck at GND due to stuck port data_in                                                                                                    ;
; debug_uart_tx:u_temp_uart_tx|uart_tx:u_uart_tx|at_tx_data[0..6]                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                               ;
; debug_uart_tx:u_temp_uart_tx|uart_tx:u_uart_tx|at_char_cnt[0..7]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                    ;
; debug_uart_tx:u_temp_uart_tx|uart_tx:u_uart_tx|at_tx_data[7]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                    ;
; debug_uart_tx:u_temp_uart_tx|uart_tx:u_uart_tx|tx_data_latch[7]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                    ;
; debug_uart_tx:u_temp_uart_tx|uart_tx:u_uart_tx|at_state.AT_DATA                                                                            ; Stuck at GND due to stuck port data_in                                                                                                    ;
; debug_uart_tx:u_temp_uart_tx|uart_tx:u_uart_tx|at_state.AT_CIPSERVER                                                                       ; Stuck at GND due to stuck port data_in                                                                                                    ;
; debug_uart_tx:u_temp_uart_tx|uart_tx:u_uart_tx|at_state.AT_CIPSEND                                                                         ; Stuck at GND due to stuck port data_in                                                                                                    ;
; debug_uart_tx:u_temp_uart_tx|uart_tx:u_uart_tx|delay_done                                                                                  ; Lost fanout                                                                                                                               ;
; debug_uart_tx:u_temp_uart_tx|uart_tx:u_uart_tx|delay_counter[0..24]                                                                        ; Lost fanout                                                                                                                               ;
; debug_uart_tx:u_temp_uart_tx|humi_ascii[2][2]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                    ;
; debug_uart_tx:u_temp_uart_tx|temp_ascii[2][2]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                    ;
; debug_uart_tx:u_temp_uart_tx|spo2_ascii[2][2]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                    ;
; debug_uart_tx:u_temp_uart_tx|spo2_ascii[2][3]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                    ;
; debug_uart_tx:u_temp_uart_tx|humi_ascii[2][3]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                    ;
; debug_uart_tx:u_temp_uart_tx|temp_ascii[2][3]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                    ;
; Total Number of Removed Registers = 163                                                                                                    ;                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------+
; Register name                                                                                                                 ; Reason for Removal        ; Registers Removed due to This Register                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------+
; dht11_module:dht11_inst|state[3]                                                                                              ; Stuck at GND              ; debug_uart_tx:u_temp_uart_tx|uart_tx:u_uart_tx|at_state.AT_IDLE,                       ;
;                                                                                                                               ; due to stuck port data_in ; debug_uart_tx:u_temp_uart_tx|uart_tx:u_uart_tx|at_tx_data[6],                          ;
;                                                                                                                               ;                           ; debug_uart_tx:u_temp_uart_tx|uart_tx:u_uart_tx|at_tx_data[5],                          ;
;                                                                                                                               ;                           ; debug_uart_tx:u_temp_uart_tx|uart_tx:u_uart_tx|at_tx_data[4],                          ;
;                                                                                                                               ;                           ; debug_uart_tx:u_temp_uart_tx|uart_tx:u_uart_tx|at_tx_data[3],                          ;
;                                                                                                                               ;                           ; debug_uart_tx:u_temp_uart_tx|uart_tx:u_uart_tx|at_tx_data[2],                          ;
;                                                                                                                               ;                           ; debug_uart_tx:u_temp_uart_tx|uart_tx:u_uart_tx|at_tx_data[1],                          ;
;                                                                                                                               ;                           ; debug_uart_tx:u_temp_uart_tx|uart_tx:u_uart_tx|at_tx_data[0],                          ;
;                                                                                                                               ;                           ; debug_uart_tx:u_temp_uart_tx|uart_tx:u_uart_tx|at_char_cnt[5],                         ;
;                                                                                                                               ;                           ; debug_uart_tx:u_temp_uart_tx|uart_tx:u_uart_tx|at_char_cnt[4],                         ;
;                                                                                                                               ;                           ; debug_uart_tx:u_temp_uart_tx|uart_tx:u_uart_tx|at_char_cnt[3],                         ;
;                                                                                                                               ;                           ; debug_uart_tx:u_temp_uart_tx|uart_tx:u_uart_tx|at_char_cnt[2],                         ;
;                                                                                                                               ;                           ; debug_uart_tx:u_temp_uart_tx|uart_tx:u_uart_tx|at_char_cnt[1],                         ;
;                                                                                                                               ;                           ; debug_uart_tx:u_temp_uart_tx|uart_tx:u_uart_tx|at_char_cnt[0],                         ;
;                                                                                                                               ;                           ; debug_uart_tx:u_temp_uart_tx|uart_tx:u_uart_tx|at_tx_data[7]                           ;
; debug_uart_tx:u_temp_uart_tx|uart_tx:u_uart_tx|at_tx_data_valid                                                               ; Stuck at GND              ; debug_uart_tx:u_temp_uart_tx|uart_tx:u_uart_tx|at_state.AT_CIPSERVER,                  ;
;                                                                                                                               ; due to stuck port data_in ; debug_uart_tx:u_temp_uart_tx|uart_tx:u_uart_tx|delay_counter[24],                      ;
;                                                                                                                               ;                           ; debug_uart_tx:u_temp_uart_tx|uart_tx:u_uart_tx|delay_counter[23],                      ;
;                                                                                                                               ;                           ; debug_uart_tx:u_temp_uart_tx|uart_tx:u_uart_tx|delay_counter[22],                      ;
;                                                                                                                               ;                           ; debug_uart_tx:u_temp_uart_tx|uart_tx:u_uart_tx|delay_counter[21],                      ;
;                                                                                                                               ;                           ; debug_uart_tx:u_temp_uart_tx|uart_tx:u_uart_tx|delay_counter[20],                      ;
;                                                                                                                               ;                           ; debug_uart_tx:u_temp_uart_tx|uart_tx:u_uart_tx|delay_counter[19],                      ;
;                                                                                                                               ;                           ; debug_uart_tx:u_temp_uart_tx|uart_tx:u_uart_tx|delay_counter[18],                      ;
;                                                                                                                               ;                           ; debug_uart_tx:u_temp_uart_tx|uart_tx:u_uart_tx|delay_counter[17],                      ;
;                                                                                                                               ;                           ; debug_uart_tx:u_temp_uart_tx|uart_tx:u_uart_tx|delay_counter[4],                       ;
;                                                                                                                               ;                           ; debug_uart_tx:u_temp_uart_tx|uart_tx:u_uart_tx|delay_counter[3],                       ;
;                                                                                                                               ;                           ; debug_uart_tx:u_temp_uart_tx|uart_tx:u_uart_tx|delay_counter[2],                       ;
;                                                                                                                               ;                           ; debug_uart_tx:u_temp_uart_tx|uart_tx:u_uart_tx|delay_counter[1],                       ;
;                                                                                                                               ;                           ; debug_uart_tx:u_temp_uart_tx|uart_tx:u_uart_tx|delay_counter[0]                        ;
; debug_uart_tx:u_temp_uart_tx|spo2_ascii[2][7]                                                                                 ; Stuck at GND              ; debug_uart_tx:u_temp_uart_tx|uart_tx:u_uart_tx|tx_data_latch[7]                        ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                        ;
; all_data[47]                                                                                                                  ; Stuck at GND              ; debug_uart_tx:u_temp_uart_tx|last_datain[47]                                           ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                        ;
; top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|max30102_init_table:u_max30102_init_table|q[12] ; Stuck at GND              ; top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|addr0[4] ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                        ;
; debug_uart_tx:u_temp_uart_tx|uart_tx:u_uart_tx|at_state~9                                                                     ; Lost Fanouts              ; debug_uart_tx:u_temp_uart_tx|uart_tx:u_uart_tx|delay_done                              ;
; debug_uart_tx:u_temp_uart_tx|uart_tx:u_uart_tx|at_char_cnt[7]                                                                 ; Stuck at GND              ; debug_uart_tx:u_temp_uart_tx|uart_tx:u_uart_tx|at_state.AT_CIPSEND                     ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1373  ;
; Number of registers using Synchronous Clear  ; 161   ;
; Number of registers using Synchronous Load   ; 72    ;
; Number of registers using Asynchronous Clear ; 758   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 603   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                             ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; debug_uart_tx:u_temp_uart_tx|uart_tx:u_uart_tx|tx_reg                                                                                                                         ; 1       ;
; top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_o                                  ; 5       ;
; debug_uart_tx:u_temp_uart_tx|hr_value[5]                                                                                                                                      ; 18      ;
; debug_uart_tx:u_temp_uart_tx|hr_value[4]                                                                                                                                      ; 17      ;
; debug_uart_tx:u_temp_uart_tx|hr_value[1]                                                                                                                                      ; 9       ;
; debug_uart_tx:u_temp_uart_tx|spo2_value[6]                                                                                                                                    ; 12      ;
; debug_uart_tx:u_temp_uart_tx|spo2_value[2]                                                                                                                                    ; 12      ;
; debug_uart_tx:u_temp_uart_tx|spo2_value[1]                                                                                                                                    ; 7       ;
; debug_uart_tx:u_temp_uart_tx|finger_present                                                                                                                                   ; 10      ;
; debug_uart_tx:u_temp_uart_tx|pseudo_random[2]                                                                                                                                 ; 2       ;
; debug_uart_tx:u_temp_uart_tx|pseudo_random[12]                                                                                                                                ; 2       ;
; debug_uart_tx:u_temp_uart_tx|pseudo_random[9]                                                                                                                                 ; 1       ;
; debug_uart_tx:u_temp_uart_tx|pseudo_random[5]                                                                                                                                 ; 1       ;
; debug_uart_tx:u_temp_uart_tx|pseudo_random[4]                                                                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                  ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                               ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0] ; 1       ;
; Total number of inverted registers = 26                                                                                                                                       ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------+
; Register Name                                                                                                                          ; Megafunction                                                                                                                        ; Type ;
+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------+
; top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|max30102_init_table:u_max30102_init_table|q[0,1,5,8..10] ; top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|max30102_init_table:u_max30102_init_table|Mux10_rtl_0 ; ROM  ;
+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |test|debug_uart_tx:u_temp_uart_tx|uart_tx:u_uart_tx|bit_cnt[0]                                                                                    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |test|dht11_module:dht11_inst|bit_cnt[0]                                                                                                           ;
; 3:1                ; 36 bits   ; 72 LEs        ; 0 LEs                ; 72 LEs                 ; Yes        ; |test|debug_uart_tx:u_temp_uart_tx|last_datain[7]                                                                                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |test|all_data[14]                                                                                                                                 ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |test|top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[0] ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |test|top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|cnt[4]                                                         ;
; 4:1                ; 26 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |test|debug_uart_tx:u_temp_uart_tx|delay_counter[24]                                                                                               ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |test|debug_uart_tx:u_temp_uart_tx|data_tx_cnt[2]                                                                                                  ;
; 17:1               ; 2 bits    ; 22 LEs        ; 2 LEs                ; 20 LEs                 ; Yes        ; |test|top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|addr1[3]                                                       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |test|update_cnt[1]                                                                                                                                ;
; 20:1               ; 4 bits    ; 52 LEs        ; 20 LEs               ; 32 LEs                 ; Yes        ; |test|top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|state_cnt[0]                                                   ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; Yes        ; |test|top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|i2c_control:i2c_control|Tx_DATA[7]                             ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |test|top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|i2c_control:i2c_control|Tx_DATA[5]                             ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |test|debug_uart_tx:u_temp_uart_tx|string_idx[2]                                                                                                   ;
; 12:1               ; 2 bits    ; 16 LEs        ; 6 LEs                ; 10 LEs                 ; Yes        ; |test|top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|i2c_control:i2c_control|Cmd[2]                                 ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |test|top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[4]     ;
; 11:1               ; 4 bits    ; 28 LEs        ; 16 LEs               ; 12 LEs                 ; Yes        ; |test|top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|i2c_control:i2c_control|Tx_DATA[0]                             ;
; 14:1               ; 22 bits   ; 198 LEs       ; 22 LEs               ; 176 LEs                ; Yes        ; |test|dht11_module:dht11_inst|cnt_us[20]                                                                                                           ;
; 15:1               ; 7 bits    ; 70 LEs        ; 14 LEs               ; 56 LEs                 ; Yes        ; |test|debug_uart_tx:u_temp_uart_tx|uart_tx:u_uart_tx|at_tx_data[1]                                                                                 ;
; 16:1               ; 5 bits    ; 50 LEs        ; 10 LEs               ; 40 LEs                 ; Yes        ; |test|debug_uart_tx:u_temp_uart_tx|spo2_value[0]                                                                                                   ;
; 16:1               ; 7 bits    ; 70 LEs        ; 14 LEs               ; 56 LEs                 ; Yes        ; |test|debug_uart_tx:u_temp_uart_tx|hr_value[8]                                                                                                     ;
; 16:1               ; 8 bits    ; 80 LEs        ; 8 LEs                ; 72 LEs                 ; Yes        ; |test|debug_uart_tx:u_temp_uart_tx|uart_tx:u_uart_tx|at_char_cnt[7]                                                                                ;
; 5:1                ; 25 bits   ; 75 LEs        ; 25 LEs               ; 50 LEs                 ; Yes        ; |test|debug_uart_tx:u_temp_uart_tx|uart_tx:u_uart_tx|delay_counter[11]                                                                             ;
; 16:1               ; 3 bits    ; 30 LEs        ; 6 LEs                ; 24 LEs                 ; Yes        ; |test|debug_uart_tx:u_temp_uart_tx|spo2_value[6]                                                                                                   ;
; 16:1               ; 3 bits    ; 30 LEs        ; 6 LEs                ; 24 LEs                 ; Yes        ; |test|debug_uart_tx:u_temp_uart_tx|hr_value[4]                                                                                                     ;
; 17:1               ; 5 bits    ; 55 LEs        ; 15 LEs               ; 40 LEs                 ; No         ; |test|debug_uart_tx:u_temp_uart_tx|uart_tx:u_uart_tx|Selector10                                                                                    ;
; 15:1               ; 2 bits    ; 20 LEs        ; 4 LEs                ; 16 LEs                 ; No         ; |test|top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|Selector12 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |test|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |test|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                              ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |test|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                        ;
; 6:1                ; 9 bits    ; 36 LEs        ; 9 LEs                ; 27 LEs                 ; Yes        ; |test|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                    ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |test|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                             ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |test|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|max30102_init_table:u_max30102_init_table|altsyncram:Mux10_rtl_0|altsyncram_l0v:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |test ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; FREQ_DIV       ; 8333  ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|max30102_init_table:u_max30102_init_table ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 16    ; Signed Integer                                                                                                                              ;
; ADDR_WIDTH     ; 8     ; Signed Integer                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift ;
+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                                                                               ;
+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; SYS_CLOCK      ; 50000000 ; Signed Integer                                                                                                                                     ;
; SCL_CLOCK      ; 400000   ; Signed Integer                                                                                                                                     ;
+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debug_uart_tx:u_temp_uart_tx                 ;
+----------------------+--------------------------------------------------+-----------------+
; Parameter Name       ; Value                                            ; Type            ;
+----------------------+--------------------------------------------------+-----------------+
; CLK_FRE              ; 50                                               ; Signed Integer  ;
; BAUD_RATE            ; 115200                                           ; Signed Integer  ;
; DATA_MIN_THRESHOLD   ; 000000000000000000000101111101011110000100000000 ; Unsigned Binary ;
; NO_FINGER_THRESHOLD  ; 000000000000000000000000100110001001011010000000 ; Unsigned Binary ;
; FINGER_MIN_THRESHOLD ; 000000000000000000111011100110101100101000000000 ; Unsigned Binary ;
; FINGER_MAX_THRESHOLD ; 000000000001011101001000011101101110100000000000 ; Unsigned Binary ;
; HR_MIN               ; 0000101000                                       ; Unsigned Binary ;
; HR_MAX               ; 0001111000                                       ; Unsigned Binary ;
; SPO2_MIN             ; 01000001                                         ; Unsigned Binary ;
; SPO2_MAX             ; 01100100                                         ; Unsigned Binary ;
+----------------------+--------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debug_uart_tx:u_temp_uart_tx|uart_tx:u_uart_tx ;
+----------------+--------+-------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                              ;
+----------------+--------+-------------------------------------------------------------------+
; CLK_FRE        ; 50     ; Signed Integer                                                    ;
; BAUD_RATE      ; 115200 ; Signed Integer                                                    ;
+----------------+--------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0              ;
+-------------------------------------------------+---------------------------+----------------+
; Parameter Name                                  ; Value                     ; Type           ;
+-------------------------------------------------+---------------------------+----------------+
; lpm_type                                        ; sld_signaltap             ; String         ;
; sld_node_info                                   ; 805334528                 ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                         ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                         ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                         ; Signed Integer ;
; sld_data_bits                                   ; 60                        ; Untyped        ;
; sld_trigger_bits                                ; 1                         ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                        ; Signed Integer ;
; sld_node_crc_hiword                             ; 49349                     ; Untyped        ;
; sld_node_crc_loword                             ; 31043                     ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                         ; Signed Integer ;
; sld_sample_depth                                ; 128                       ; Untyped        ;
; sld_segment_size                                ; 128                       ; Untyped        ;
; sld_ram_block_type                              ; AUTO                      ; Untyped        ;
; sld_state_bits                                  ; 11                        ; Untyped        ;
; sld_buffer_full_stop                            ; 1                         ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                         ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                         ; Signed Integer ;
; sld_trigger_level                               ; 1                         ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                         ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                         ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                         ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                         ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                         ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                  ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                         ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                         ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                      ; String         ;
; sld_inversion_mask_length                       ; 24                        ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000  ; Untyped        ;
; sld_power_up_trigger                            ; 0                         ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd ; String         ;
; sld_state_flow_use_generated                    ; 0                         ; Untyped        ;
; sld_current_resource_width                      ; 1                         ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                       ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                         ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                         ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                       ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                         ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                         ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                     ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                         ; Signed Integer ;
+-------------------------------------------------+---------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|max30102_init_table:u_max30102_init_table|altsyncram:Mux10_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                             ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                                                             ;
; WIDTH_A                            ; 6                    ; Untyped                                                                                                                             ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                                                                                             ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                             ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                             ;
; INIT_FILE                          ; test.test0.rtl.mif   ; Untyped                                                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_l0v       ; Untyped                                                                                                                             ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: debug_uart_tx:u_temp_uart_tx|lpm_divide:Div6 ;
+------------------------+----------------+-----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                ;
+------------------------+----------------+-----------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                             ;
; LPM_WIDTHD             ; 7              ; Untyped                                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_PIPELINE           ; 0              ; Untyped                                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                             ;
; CBXI_PARAMETER         ; lpm_divide_mhm ; Untyped                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                      ;
+------------------------+----------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: debug_uart_tx:u_temp_uart_tx|lpm_divide:Mod9 ;
+------------------------+----------------+-----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                ;
+------------------------+----------------+-----------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                             ;
; LPM_WIDTHD             ; 4              ; Untyped                                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_PIPELINE           ; 0              ; Untyped                                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                             ;
; CBXI_PARAMETER         ; lpm_divide_m9m ; Untyped                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                      ;
+------------------------+----------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: debug_uart_tx:u_temp_uart_tx|lpm_divide:Div4 ;
+------------------------+----------------+-----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                ;
+------------------------+----------------+-----------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                             ;
; LPM_WIDTHD             ; 7              ; Untyped                                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_PIPELINE           ; 0              ; Untyped                                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                             ;
; CBXI_PARAMETER         ; lpm_divide_mhm ; Untyped                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                      ;
+------------------------+----------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: debug_uart_tx:u_temp_uart_tx|lpm_divide:Mod6 ;
+------------------------+----------------+-----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                ;
+------------------------+----------------+-----------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                             ;
; LPM_WIDTHD             ; 4              ; Untyped                                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_PIPELINE           ; 0              ; Untyped                                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                             ;
; CBXI_PARAMETER         ; lpm_divide_m9m ; Untyped                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                      ;
+------------------------+----------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: debug_uart_tx:u_temp_uart_tx|lpm_divide:Div7 ;
+------------------------+----------------+-----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                ;
+------------------------+----------------+-----------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                             ;
; LPM_WIDTHD             ; 4              ; Untyped                                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_PIPELINE           ; 0              ; Untyped                                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                             ;
; CBXI_PARAMETER         ; lpm_divide_jhm ; Untyped                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                      ;
+------------------------+----------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: debug_uart_tx:u_temp_uart_tx|lpm_divide:Mod10 ;
+------------------------+----------------+------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                 ;
+------------------------+----------------+------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                              ;
; LPM_WIDTHD             ; 4              ; Untyped                                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                              ;
; CBXI_PARAMETER         ; lpm_divide_m9m ; Untyped                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                       ;
+------------------------+----------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: debug_uart_tx:u_temp_uart_tx|lpm_divide:Mod11 ;
+------------------------+----------------+------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                 ;
+------------------------+----------------+------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                              ;
; LPM_WIDTHD             ; 4              ; Untyped                                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                              ;
; CBXI_PARAMETER         ; lpm_divide_m9m ; Untyped                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                       ;
+------------------------+----------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: debug_uart_tx:u_temp_uart_tx|lpm_divide:Div5 ;
+------------------------+----------------+-----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                ;
+------------------------+----------------+-----------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                             ;
; LPM_WIDTHD             ; 4              ; Untyped                                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_PIPELINE           ; 0              ; Untyped                                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                             ;
; CBXI_PARAMETER         ; lpm_divide_jhm ; Untyped                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                      ;
+------------------------+----------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: debug_uart_tx:u_temp_uart_tx|lpm_divide:Mod7 ;
+------------------------+----------------+-----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                ;
+------------------------+----------------+-----------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                             ;
; LPM_WIDTHD             ; 4              ; Untyped                                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_PIPELINE           ; 0              ; Untyped                                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                             ;
; CBXI_PARAMETER         ; lpm_divide_m9m ; Untyped                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                      ;
+------------------------+----------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: debug_uart_tx:u_temp_uart_tx|lpm_divide:Mod8 ;
+------------------------+----------------+-----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                ;
+------------------------+----------------+-----------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                             ;
; LPM_WIDTHD             ; 4              ; Untyped                                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_PIPELINE           ; 0              ; Untyped                                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                             ;
; CBXI_PARAMETER         ; lpm_divide_m9m ; Untyped                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                      ;
+------------------------+----------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: debug_uart_tx:u_temp_uart_tx|lpm_divide:Div2 ;
+------------------------+----------------+-----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                ;
+------------------------+----------------+-----------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                             ;
; LPM_WIDTHD             ; 7              ; Untyped                                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_PIPELINE           ; 0              ; Untyped                                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                             ;
; CBXI_PARAMETER         ; lpm_divide_vim ; Untyped                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                      ;
+------------------------+----------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: debug_uart_tx:u_temp_uart_tx|lpm_divide:Mod3 ;
+------------------------+----------------+-----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                ;
+------------------------+----------------+-----------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                             ;
; LPM_WIDTHD             ; 4              ; Untyped                                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_PIPELINE           ; 0              ; Untyped                                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                             ;
; CBXI_PARAMETER         ; lpm_divide_vam ; Untyped                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                      ;
+------------------------+----------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: debug_uart_tx:u_temp_uart_tx|lpm_divide:Div3 ;
+------------------------+----------------+-----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                ;
+------------------------+----------------+-----------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                             ;
; LPM_WIDTHD             ; 4              ; Untyped                                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_PIPELINE           ; 0              ; Untyped                                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                             ;
; CBXI_PARAMETER         ; lpm_divide_sim ; Untyped                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                      ;
+------------------------+----------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: debug_uart_tx:u_temp_uart_tx|lpm_divide:Mod4 ;
+------------------------+----------------+-----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                ;
+------------------------+----------------+-----------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                             ;
; LPM_WIDTHD             ; 4              ; Untyped                                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_PIPELINE           ; 0              ; Untyped                                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                             ;
; CBXI_PARAMETER         ; lpm_divide_vam ; Untyped                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                      ;
+------------------------+----------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: debug_uart_tx:u_temp_uart_tx|lpm_divide:Mod5 ;
+------------------------+----------------+-----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                ;
+------------------------+----------------+-----------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                             ;
; LPM_WIDTHD             ; 4              ; Untyped                                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_PIPELINE           ; 0              ; Untyped                                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                             ;
; CBXI_PARAMETER         ; lpm_divide_vam ; Untyped                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                      ;
+------------------------+----------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: debug_uart_tx:u_temp_uart_tx|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                ;
+------------------------+----------------+-----------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                             ;
; LPM_WIDTHD             ; 7              ; Untyped                                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_PIPELINE           ; 0              ; Untyped                                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                             ;
; CBXI_PARAMETER         ; lpm_divide_mhm ; Untyped                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                      ;
+------------------------+----------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: debug_uart_tx:u_temp_uart_tx|lpm_divide:Mod0 ;
+------------------------+----------------+-----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                ;
+------------------------+----------------+-----------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                             ;
; LPM_WIDTHD             ; 4              ; Untyped                                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_PIPELINE           ; 0              ; Untyped                                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                             ;
; CBXI_PARAMETER         ; lpm_divide_m9m ; Untyped                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                      ;
+------------------------+----------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: debug_uart_tx:u_temp_uart_tx|lpm_divide:Div1 ;
+------------------------+----------------+-----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                ;
+------------------------+----------------+-----------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                             ;
; LPM_WIDTHD             ; 4              ; Untyped                                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_PIPELINE           ; 0              ; Untyped                                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                             ;
; CBXI_PARAMETER         ; lpm_divide_jhm ; Untyped                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                      ;
+------------------------+----------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: debug_uart_tx:u_temp_uart_tx|lpm_divide:Mod1 ;
+------------------------+----------------+-----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                ;
+------------------------+----------------+-----------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                             ;
; LPM_WIDTHD             ; 4              ; Untyped                                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_PIPELINE           ; 0              ; Untyped                                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                             ;
; CBXI_PARAMETER         ; lpm_divide_m9m ; Untyped                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                      ;
+------------------------+----------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: debug_uart_tx:u_temp_uart_tx|lpm_divide:Mod2 ;
+------------------------+----------------+-----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                ;
+------------------------+----------------+-----------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                             ;
; LPM_WIDTHD             ; 4              ; Untyped                                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_PIPELINE           ; 0              ; Untyped                                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                             ;
; CBXI_PARAMETER         ; lpm_divide_m9m ; Untyped                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                      ;
+------------------------+----------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                           ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                          ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                                                                                              ;
; Entity Instance                           ; top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|max30102_init_table:u_max30102_init_table|altsyncram:Mux10_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                            ;
;     -- WIDTH_A                            ; 6                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                      ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "debug_uart_tx:u_temp_uart_tx|uart_tx:u_uart_tx"                                                                                                    ;
+-------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                      ;
+-------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; send_at_cmd ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|i2c_control:i2c_control"                                                                                         ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                            ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; addr             ; Input  ; Warning  ; Input port expression (8 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "addr[15..8]" will be connected to GND.                                     ;
; addr_mode        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; addr_mode[-1]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; rddata           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; device_id[3..1]  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; device_id[7]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; device_id[6]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; device_id[5]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; device_id[4]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; device_id[0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; l_rddata[47..42] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; l_rddata[23..18] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|max30102_init_table:u_max30102_init_table" ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; dev_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                    ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_temp:u_top_temp|max30102_Init:u_max30102_Init"                                                                          ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; led       ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (1 bits) it drives; bit(s) "led[3..1]" have no fanouts ;
; led       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                    ;
; key_cnt   ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; state_cnt ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.               ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 1                   ; 60               ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:04     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------+---------------+-----------+----------------+-------------------+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                                                                       ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                                                          ; Details                                                                                                                                             ;
+--------------------------------------------------------------------------------------------+---------------+-----------+----------------+-------------------+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; dht11_module:dht11_inst|cur_state                                                          ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                        ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; fire_alarm_out                                                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fire_alarm_out                                                                             ; N/A                                                                                                                                                 ;
; fire_level_out                                                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fire_level_out~reg0                                                                        ; N/A                                                                                                                                                 ;
; humi_value[0]                                                                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dht11_module:dht11_inst|humi_value[0]                                                      ; N/A                                                                                                                                                 ;
; humi_value[1]                                                                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dht11_module:dht11_inst|humi_value[1]                                                      ; N/A                                                                                                                                                 ;
; humi_value[2]                                                                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dht11_module:dht11_inst|humi_value[2]                                                      ; N/A                                                                                                                                                 ;
; humi_value[3]                                                                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dht11_module:dht11_inst|humi_value[3]                                                      ; N/A                                                                                                                                                 ;
; humi_value[4]                                                                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dht11_module:dht11_inst|humi_value[4]                                                      ; N/A                                                                                                                                                 ;
; humi_value[5]                                                                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dht11_module:dht11_inst|humi_value[5]                                                      ; N/A                                                                                                                                                 ;
; humi_value[6]                                                                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dht11_module:dht11_inst|humi_value[6]                                                      ; N/A                                                                                                                                                 ;
; humi_value[7]                                                                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dht11_module:dht11_inst|humi_value[7]                                                      ; N/A                                                                                                                                                 ;
; temp_value[0]                                                                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dht11_module:dht11_inst|temp_value[0]                                                      ; N/A                                                                                                                                                 ;
; temp_value[1]                                                                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dht11_module:dht11_inst|temp_value[1]                                                      ; N/A                                                                                                                                                 ;
; temp_value[2]                                                                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dht11_module:dht11_inst|temp_value[2]                                                      ; N/A                                                                                                                                                 ;
; temp_value[3]                                                                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dht11_module:dht11_inst|temp_value[3]                                                      ; N/A                                                                                                                                                 ;
; temp_value[4]                                                                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dht11_module:dht11_inst|temp_value[4]                                                      ; N/A                                                                                                                                                 ;
; temp_value[5]                                                                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dht11_module:dht11_inst|temp_value[5]                                                      ; N/A                                                                                                                                                 ;
; temp_value[6]                                                                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dht11_module:dht11_inst|temp_value[6]                                                      ; N/A                                                                                                                                                 ;
; temp_value[7]                                                                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dht11_module:dht11_inst|temp_value[7]                                                      ; N/A                                                                                                                                                 ;
; top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|state_cnt[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|state_cnt[0] ; N/A                                                                                                                                                 ;
; top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|state_cnt[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|state_cnt[1] ; N/A                                                                                                                                                 ;
; top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|state_cnt[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|state_cnt[2] ; N/A                                                                                                                                                 ;
; top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|state_cnt[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                        ; N/A                                                                                                                                                 ;
; top_temp:u_top_temp|temp_data[0]                                                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|l_rddata[0]  ; N/A                                                                                                                                                 ;
; top_temp:u_top_temp|temp_data[10]                                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|l_rddata[10] ; N/A                                                                                                                                                 ;
; top_temp:u_top_temp|temp_data[11]                                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|l_rddata[11] ; N/A                                                                                                                                                 ;
; top_temp:u_top_temp|temp_data[12]                                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|l_rddata[12] ; N/A                                                                                                                                                 ;
; top_temp:u_top_temp|temp_data[13]                                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|l_rddata[13] ; N/A                                                                                                                                                 ;
; top_temp:u_top_temp|temp_data[14]                                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|l_rddata[14] ; N/A                                                                                                                                                 ;
; top_temp:u_top_temp|temp_data[15]                                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|l_rddata[15] ; N/A                                                                                                                                                 ;
; top_temp:u_top_temp|temp_data[16]                                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|l_rddata[16] ; N/A                                                                                                                                                 ;
; top_temp:u_top_temp|temp_data[17]                                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|l_rddata[17] ; N/A                                                                                                                                                 ;
; top_temp:u_top_temp|temp_data[18]                                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|l_rddata[18] ; N/A                                                                                                                                                 ;
; top_temp:u_top_temp|temp_data[19]                                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|l_rddata[19] ; N/A                                                                                                                                                 ;
; top_temp:u_top_temp|temp_data[1]                                                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|l_rddata[1]  ; N/A                                                                                                                                                 ;
; top_temp:u_top_temp|temp_data[20]                                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|l_rddata[20] ; N/A                                                                                                                                                 ;
; top_temp:u_top_temp|temp_data[21]                                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|l_rddata[21] ; N/A                                                                                                                                                 ;
; top_temp:u_top_temp|temp_data[22]                                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|l_rddata[22] ; N/A                                                                                                                                                 ;
; top_temp:u_top_temp|temp_data[23]                                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|l_rddata[23] ; N/A                                                                                                                                                 ;
; top_temp:u_top_temp|temp_data[24]                                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_temp:u_top_temp|data_filtered[0]                                                       ; N/A                                                                                                                                                 ;
; top_temp:u_top_temp|temp_data[25]                                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_temp:u_top_temp|data_filtered[1]                                                       ; N/A                                                                                                                                                 ;
; top_temp:u_top_temp|temp_data[26]                                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_temp:u_top_temp|data_filtered[2]                                                       ; N/A                                                                                                                                                 ;
; top_temp:u_top_temp|temp_data[27]                                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_temp:u_top_temp|data_filtered[3]                                                       ; N/A                                                                                                                                                 ;
; top_temp:u_top_temp|temp_data[28]                                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_temp:u_top_temp|data_filtered[4]                                                       ; N/A                                                                                                                                                 ;
; top_temp:u_top_temp|temp_data[29]                                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_temp:u_top_temp|data_filtered[5]                                                       ; N/A                                                                                                                                                 ;
; top_temp:u_top_temp|temp_data[2]                                                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|l_rddata[2]  ; N/A                                                                                                                                                 ;
; top_temp:u_top_temp|temp_data[30]                                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_temp:u_top_temp|data_filtered[6]                                                       ; N/A                                                                                                                                                 ;
; top_temp:u_top_temp|temp_data[31]                                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_temp:u_top_temp|data_filtered[7]                                                       ; N/A                                                                                                                                                 ;
; top_temp:u_top_temp|temp_data[32]                                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|l_rddata[32] ; N/A                                                                                                                                                 ;
; top_temp:u_top_temp|temp_data[33]                                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|l_rddata[33] ; N/A                                                                                                                                                 ;
; top_temp:u_top_temp|temp_data[34]                                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|l_rddata[34] ; N/A                                                                                                                                                 ;
; top_temp:u_top_temp|temp_data[35]                                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|l_rddata[35] ; N/A                                                                                                                                                 ;
; top_temp:u_top_temp|temp_data[3]                                                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|l_rddata[3]  ; N/A                                                                                                                                                 ;
; top_temp:u_top_temp|temp_data[4]                                                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|l_rddata[4]  ; N/A                                                                                                                                                 ;
; top_temp:u_top_temp|temp_data[5]                                                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|l_rddata[5]  ; N/A                                                                                                                                                 ;
; top_temp:u_top_temp|temp_data[6]                                                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|l_rddata[6]  ; N/A                                                                                                                                                 ;
; top_temp:u_top_temp|temp_data[7]                                                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|l_rddata[7]  ; N/A                                                                                                                                                 ;
; top_temp:u_top_temp|temp_data[8]                                                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|l_rddata[8]  ; N/A                                                                                                                                                 ;
; top_temp:u_top_temp|temp_data[9]                                                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|l_rddata[9]  ; N/A                                                                                                                                                 ;
; clk                                                                                        ; post-fitting  ; connected ; Top            ; post-synthesis    ; clk                                                                                        ; N/A                                                                                                                                                 ;
; fire_detect                                                                                ; post-fitting  ; connected ; Top            ; post-synthesis    ; fire_detect                                                                                ; N/A                                                                                                                                                 ;
; fire_detect                                                                                ; post-fitting  ; connected ; Top            ; post-synthesis    ; fire_detect                                                                                ; N/A                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------+---------------+-----------+----------------+-------------------+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Wed Apr 23 19:20:28 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off test -c test
Info (11104): Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file dht11_module.v
    Info (12023): Found entity 1: dht11_module
Warning (10229): Verilog HDL Expression warning at uart_tx.v(161): truncated literal to match 25 bits
Warning (10229): Verilog HDL Expression warning at uart_tx.v(183): truncated literal to match 25 bits
Warning (10229): Verilog HDL Expression warning at uart_tx.v(206): truncated literal to match 25 bits
Info (12021): Found 1 design units, including 1 entities, in source file uart_tx.v
    Info (12023): Found entity 1: uart_tx
Info (12021): Found 1 design units, including 1 entities, in source file top_temp.v
    Info (12023): Found entity 1: top_temp
Info (12021): Found 1 design units, including 1 entities, in source file max30102_init_table.v
    Info (12023): Found entity 1: max30102_init_table
Info (12021): Found 1 design units, including 1 entities, in source file max30102_init.v
    Info (12023): Found entity 1: max30102_Init
Info (12021): Found 1 design units, including 1 entities, in source file key_filter.v
    Info (12023): Found entity 1: key_filter
Info (12021): Found 1 design units, including 1 entities, in source file i2c_init_dev.v
    Info (12023): Found entity 1: I2C_Init_Dev
Info (12021): Found 1 design units, including 1 entities, in source file i2c_control.v
    Info (12023): Found entity 1: i2c_control
Info (12021): Found 1 design units, including 1 entities, in source file i2c_bit_shift.v
    Info (12023): Found entity 1: i2c_bit_shift
Info (12021): Found 1 design units, including 1 entities, in source file debug_uart_tx.v
    Info (12023): Found entity 1: debug_uart_tx
Info (12021): Found 1 design units, including 1 entities, in source file top.v
    Info (12023): Found entity 1: test
Warning (10236): Verilog HDL Implicit Net warning at top_temp.v(104): created implicit net for "led"
Info (12127): Elaborating entity "test" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at top.v(54): object "freq_cnt" assigned a value but never read
Warning (10034): Output port "led" at top.v(35) has no driver
Warning (10034): Output port "data_valid" at top.v(42) has no driver
Info (12128): Elaborating entity "dht11_module" for hierarchy "dht11_module:dht11_inst"
Warning (10036): Verilog HDL or VHDL warning at dht11_module.v(34): object "dht11_in" assigned a value but never read
Info (12128): Elaborating entity "top_temp" for hierarchy "top_temp:u_top_temp"
Warning (10230): Verilog HDL assignment warning at top_temp.v(85): truncated value with size 36 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at top_temp.v(89): truncated value with size 10 to match size of target (8)
Info (12128): Elaborating entity "max30102_Init" for hierarchy "top_temp:u_top_temp|max30102_Init:u_max30102_Init"
Info (12128): Elaborating entity "I2C_Init_Dev" for hierarchy "top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev"
Warning (10036): Verilog HDL or VHDL warning at I2C_Init_Dev.v(49): object "fifo_full" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at I2C_Init_Dev.v(50): object "read_ready" assigned a value but never read
Info (12128): Elaborating entity "max30102_init_table" for hierarchy "top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|max30102_init_table:u_max30102_init_table"
Warning (10030): Net "rom[255..10]" at max30102_init_table.v(16) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "i2c_control" for hierarchy "top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|i2c_control:i2c_control"
Warning (10034): Output port "led" at i2c_control.v(31) has no driver
Info (12128): Elaborating entity "i2c_bit_shift" for hierarchy "top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift"
Info (12128): Elaborating entity "debug_uart_tx" for hierarchy "debug_uart_tx:u_temp_uart_tx"
Warning (10036): Verilog HDL or VHDL warning at debug_uart_tx.v(37): object "pose" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at debug_uart_tx.v(44): object "data_update" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at debug_uart_tx.v(59): object "update_counter" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at debug_uart_tx.v(82): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at debug_uart_tx.v(83): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at debug_uart_tx.v(100): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at debug_uart_tx.v(105): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at debug_uart_tx.v(106): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at debug_uart_tx.v(108): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at debug_uart_tx.v(109): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at debug_uart_tx.v(123): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at debug_uart_tx.v(124): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at debug_uart_tx.v(129): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at debug_uart_tx.v(130): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at debug_uart_tx.v(134): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at debug_uart_tx.v(135): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at debug_uart_tx.v(137): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at debug_uart_tx.v(138): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at debug_uart_tx.v(139): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at debug_uart_tx.v(140): truncated value with size 32 to match size of target (8)
Info (10264): Verilog HDL Case Statement information at debug_uart_tx.v(170): all case item expressions in this case statement are onehot
Warning (10230): Verilog HDL assignment warning at debug_uart_tx.v(200): truncated value with size 104 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at debug_uart_tx.v(219): truncated value with size 184 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at debug_uart_tx.v(237): truncated value with size 144 to match size of target (8)
Info (12128): Elaborating entity "uart_tx" for hierarchy "debug_uart_tx:u_temp_uart_tx|uart_tx:u_uart_tx"
Warning (10036): Verilog HDL or VHDL warning at uart_tx.v(42): object "at_cmd_done" assigned a value but never read
Warning (10030): Net "at_cipmux.data_a" at uart_tx.v(38) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "at_cipmux.waddr_a" at uart_tx.v(38) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "at_cipserver.data_a" at uart_tx.v(39) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "at_cipserver.waddr_a" at uart_tx.v(39) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "at_cipsend.data_a" at uart_tx.v(40) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "at_cipsend.waddr_a" at uart_tx.v(40) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "at_cipmux.we_a" at uart_tx.v(38) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "at_cipserver.we_a" at uart_tx.v(39) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "at_cipsend.we_a" at uart_tx.v(40) has no driver or initial value, using a default initial value '0'
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cu14.tdf
    Info (12023): Found entity 1: altsyncram_cu14
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf
    Info (12023): Found entity 1: mux_ssc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ggi.tdf
    Info (12023): Found entity 1: cntr_ggi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf
    Info (12023): Found entity 1: cmpr_sgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf
    Info (12023): Found entity 1: cntr_i6j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf
    Info (12023): Found entity 1: cntr_egi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf
    Info (12023): Found entity 1: cmpr_qgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (276014): Found 3 instances of uninferred RAM logic
    Info (276004): RAM logic "debug_uart_tx:u_temp_uart_tx|uart_tx:u_uart_tx|at_cipmux" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "debug_uart_tx:u_temp_uart_tx|uart_tx:u_uart_tx|at_cipserver" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "debug_uart_tx:u_temp_uart_tx|uart_tx:u_uart_tx|at_cipsend" is uninferred due to inappropriate RAM size
Critical Warning (127005): Memory depth (16) in the design file differs from memory depth (12) in the Memory Initialization File "E:/Code/FPGA_project/other/fish_tank/temp/db/test.ram0_uart_tx_79e8e05b.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (32) in the design file differs from memory depth (20) in the Memory Initialization File "E:/Code/FPGA_project/other/fish_tank/temp/db/test.ram1_uart_tx_79e8e05b.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (32) in the design file differs from memory depth (18) in the Memory Initialization File "E:/Code/FPGA_project/other/fish_tank/temp/db/test.ram2_uart_tx_79e8e05b.hdl.mif" -- setting initial value for remaining addresses to 0
Info (19000): Inferred 1 megafunctions from design logic
    Info (276031): Inferred altsyncram megafunction from the following design logic: "top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|max30102_init_table:u_max30102_init_table|Mux10_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 6
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to test.test0.rtl.mif
Info (278001): Inferred 20 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "debug_uart_tx:u_temp_uart_tx|Div6"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "debug_uart_tx:u_temp_uart_tx|Mod9"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "debug_uart_tx:u_temp_uart_tx|Div4"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "debug_uart_tx:u_temp_uart_tx|Mod6"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "debug_uart_tx:u_temp_uart_tx|Div7"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "debug_uart_tx:u_temp_uart_tx|Mod10"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "debug_uart_tx:u_temp_uart_tx|Mod11"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "debug_uart_tx:u_temp_uart_tx|Div5"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "debug_uart_tx:u_temp_uart_tx|Mod7"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "debug_uart_tx:u_temp_uart_tx|Mod8"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "debug_uart_tx:u_temp_uart_tx|Div2"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "debug_uart_tx:u_temp_uart_tx|Mod3"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "debug_uart_tx:u_temp_uart_tx|Div3"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "debug_uart_tx:u_temp_uart_tx|Mod4"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "debug_uart_tx:u_temp_uart_tx|Mod5"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "debug_uart_tx:u_temp_uart_tx|Div0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "debug_uart_tx:u_temp_uart_tx|Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "debug_uart_tx:u_temp_uart_tx|Div1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "debug_uart_tx:u_temp_uart_tx|Mod1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "debug_uart_tx:u_temp_uart_tx|Mod2"
Info (12130): Elaborated megafunction instantiation "top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|max30102_init_table:u_max30102_init_table|altsyncram:Mux10_rtl_0"
Info (12133): Instantiated megafunction "top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|max30102_init_table:u_max30102_init_table|altsyncram:Mux10_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "6"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "test.test0.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_l0v.tdf
    Info (12023): Found entity 1: altsyncram_l0v
Info (12130): Elaborated megafunction instantiation "debug_uart_tx:u_temp_uart_tx|lpm_divide:Div6"
Info (12133): Instantiated megafunction "debug_uart_tx:u_temp_uart_tx|lpm_divide:Div6" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_mhm.tdf
    Info (12023): Found entity 1: lpm_divide_mhm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf
    Info (12023): Found entity 1: sign_div_unsign_ekh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_g4f.tdf
    Info (12023): Found entity 1: alt_u_div_g4f
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc
Info (12130): Elaborated megafunction instantiation "debug_uart_tx:u_temp_uart_tx|lpm_divide:Mod9"
Info (12133): Instantiated megafunction "debug_uart_tx:u_temp_uart_tx|lpm_divide:Mod9" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_m9m.tdf
    Info (12023): Found entity 1: lpm_divide_m9m
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_bkh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_a4f.tdf
    Info (12023): Found entity 1: alt_u_div_a4f
Info (12130): Elaborated megafunction instantiation "debug_uart_tx:u_temp_uart_tx|lpm_divide:Div7"
Info (12133): Instantiated megafunction "debug_uart_tx:u_temp_uart_tx|lpm_divide:Div7" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_jhm.tdf
    Info (12023): Found entity 1: lpm_divide_jhm
Info (12130): Elaborated megafunction instantiation "debug_uart_tx:u_temp_uart_tx|lpm_divide:Div2"
Info (12133): Instantiated megafunction "debug_uart_tx:u_temp_uart_tx|lpm_divide:Div2" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_vim.tdf
    Info (12023): Found entity 1: lpm_divide_vim
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_nlh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_27f.tdf
    Info (12023): Found entity 1: alt_u_div_27f
Info (12130): Elaborated megafunction instantiation "debug_uart_tx:u_temp_uart_tx|lpm_divide:Mod3"
Info (12133): Instantiated megafunction "debug_uart_tx:u_temp_uart_tx|lpm_divide:Mod3" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_vam.tdf
    Info (12023): Found entity 1: lpm_divide_vam
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf
    Info (12023): Found entity 1: sign_div_unsign_klh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_s6f.tdf
    Info (12023): Found entity 1: alt_u_div_s6f
Info (12130): Elaborated megafunction instantiation "debug_uart_tx:u_temp_uart_tx|lpm_divide:Div3"
Info (12133): Instantiated megafunction "debug_uart_tx:u_temp_uart_tx|lpm_divide:Div3" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_sim.tdf
    Info (12023): Found entity 1: lpm_divide_sim
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "iic_0_scl" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "fire_alarm_out" and its non-tri-state driver.
Info (13060): One or more bidirs are fed by always enabled tri-state buffers
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "fire_alarm_out" is moved to its source
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "iic_0_scl~synth"
    Warning (13010): Node "fire_alarm_out~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "led[0]" is stuck at GND
    Warning (13410): Pin "led[1]" is stuck at GND
    Warning (13410): Pin "led[2]" is stuck at GND
    Warning (13410): Pin "led[3]" is stuck at GND
    Warning (13410): Pin "state[3]" is stuck at GND
    Warning (13410): Pin "data_valid" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 40 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "debug_uart_tx:u_temp_uart_tx|lpm_divide:Mod7|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|add_sub_6_result_int[0]~10"
    Info (17048): Logic cell "debug_uart_tx:u_temp_uart_tx|lpm_divide:Div2|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider|add_sub_6_result_int[1]~12"
    Info (17048): Logic cell "debug_uart_tx:u_temp_uart_tx|lpm_divide:Mod2|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|add_sub_5_result_int[0]~10"
    Info (17048): Logic cell "debug_uart_tx:u_temp_uart_tx|lpm_divide:Mod2|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|add_sub_6_result_int[0]~10"
    Info (17048): Logic cell "debug_uart_tx:u_temp_uart_tx|lpm_divide:Div1|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|add_sub_5_result_int[0]~10"
    Info (17048): Logic cell "debug_uart_tx:u_temp_uart_tx|lpm_divide:Mod1|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|add_sub_6_result_int[0]~10"
    Info (17048): Logic cell "debug_uart_tx:u_temp_uart_tx|lpm_divide:Mod10|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|add_sub_6_result_int[0]~10"
    Info (17048): Logic cell "debug_uart_tx:u_temp_uart_tx|lpm_divide:Mod7|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|add_sub_7_result_int[0]~10"
    Info (17048): Logic cell "debug_uart_tx:u_temp_uart_tx|lpm_divide:Mod3|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_9_result_int[0]~10"
    Info (17048): Logic cell "debug_uart_tx:u_temp_uart_tx|lpm_divide:Div0|lpm_divide_mhm:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_g4f:divider|add_sub_6_result_int[1]~12"
    Info (17048): Logic cell "debug_uart_tx:u_temp_uart_tx|lpm_divide:Div1|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|add_sub_6_result_int[0]~10"
    Info (17048): Logic cell "debug_uart_tx:u_temp_uart_tx|lpm_divide:Mod1|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|add_sub_7_result_int[0]~10"
    Info (17048): Logic cell "debug_uart_tx:u_temp_uart_tx|lpm_divide:Mod10|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|add_sub_7_result_int[0]~10"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file E:/Code/FPGA_project/other/fish_tank/temp/output_files/test.map.smsg
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 61 of its 62 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 1 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "key_in"
Info (21057): Implemented 3177 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 29 output pins
    Info (21060): Implemented 4 bidirectional pins
    Info (21061): Implemented 3069 logic cells
    Info (21064): Implemented 66 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 69 warnings
    Info: Peak virtual memory: 4742 megabytes
    Info: Processing ended: Wed Apr 23 19:20:37 2025
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:08


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/Code/FPGA_project/other/fish_tank/temp/output_files/test.map.smsg.


