$date
	Fri Mar 14 23:21:54 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_rs_Dflipflop $end
$var wire 4 ! Q [3:0] $end
$var reg 4 " D [3:0] $end
$var reg 1 # clk $end
$var reg 1 $ reset $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
0#
b1 "
bx !
$end
#5
b0 !
1$
1#
#10
b10 "
0#
#15
b1 !
b1 "
0$
1#
#20
0#
#25
1#
#30
0#
#35
1#
