

================================================================
== Vitis HLS Report for 'top'
================================================================
* Date:           Wed Feb 24 15:50:04 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        batch
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.00 ns|  3.000 ns|     0.81 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                        |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                                                                                                                          Instance                                                                                                                         |                                                                                                         Module                                                                                                         |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_conv1x1_v4_512_512_1024_16_16_24_8_4_s_fu_1034                                                                                                                                                                                                         |conv1x1_v4_512_512_1024_16_16_24_8_4_s                                                                                                                                                                                  |        ?|        ?|          ?|          ?|    ?|    ?|     none|
        |grp_dw_deform_M_512_1024_16_24_8_4_1_s_fu_1048                                                                                                                                                                                                             |dw_deform_M_512_1024_16_24_8_4_1_s                                                                                                                                                                                      |        ?|        ?|          ?|          ?|    ?|    ?|     none|
        |grp_conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_s_fu_1062                                                                                                                                                                 |conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_s                                                                                                                                          |        ?|        ?|          ?|          ?|    ?|    ?|     none|
        |grp_M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_s_fu_1080                                                                                                                                                                                   |M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_s                                                                                                                                                            |        ?|        ?|          ?|          ?|    ?|    ?|     none|
        |grp_quantize_mul_shift_24_8_16_16_16_16_23_fu_1097                                                                                                                                                                                                         |quantize_mul_shift_24_8_16_16_16_16_23                                                                                                                                                                                  |        ?|        ?|          ?|          ?|    ?|    ?|     none|
        |grp_quantize_mul_shift_24_8_16_16_16_16_s_fu_1110                                                                                                                                                                                                          |quantize_mul_shift_24_8_16_16_16_16_s                                                                                                                                                                                   |        ?|        ?|          ?|          ?|    ?|    ?|     none|
        |grp_M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_s_fu_1122                                                                                                                                                                              |M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_s                                                                                                                                                       |        ?|        ?|          ?|          ?|    ?|    ?|     none|
        |grp_M2S_repeat_16_16_ap_int_16_ap_int_256_21_fu_1148                                                                                                                                                                                                       |M2S_repeat_16_16_ap_int_16_ap_int_256_21                                                                                                                                                                                |        ?|        ?|          ?|          ?|    ?|    ?|     none|
        |grp_M2S_repeat_16_16_ap_int_16_ap_int_256_22_fu_1164                                                                                                                                                                                                       |M2S_repeat_16_16_ap_int_16_ap_int_256_22                                                                                                                                                                                |        ?|        ?|          ?|          ?|    ?|    ?|     none|
        |grp_M2S_repeat_16_16_ap_int_16_ap_int_256_24_fu_1180                                                                                                                                                                                                       |M2S_repeat_16_16_ap_int_16_ap_int_256_24                                                                                                                                                                                |        ?|        ?|          ?|          ?|    ?|    ?|     none|
        |grp_M2S_repeat_16_16_ap_int_16_ap_int_256_s_fu_1196                                                                                                                                                                                                        |M2S_repeat_16_16_ap_int_16_ap_int_256_s                                                                                                                                                                                 |        ?|        ?|          ?|          ?|    ?|    ?|     none|
        |grp_PackReadBuffer_ap_int_16_s_fu_1212                                                                                                                                                                                                                     |PackReadBuffer_ap_int_16_s                                                                                                                                                                                              |        3|        ?|   9.000 ns|          ?|    3|    ?|     none|
        |grp_M2S_addr_ap_uint_8_ap_uint_8_s_fu_1256                                                                                                                                                                                                                 |M2S_addr_ap_uint_8_ap_uint_8_s                                                                                                                                                                                          |        ?|        ?|          ?|          ?|    ?|    ?|     none|
        |grp_Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit89_proc_fu_1268                                                                                                                                                 |Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit89_proc                                                                                                                          |       13|       13|  39.000 ns|  39.000 ns|   13|   13|     none|
        |grp_Block_split7793_proc_fu_1276                                                                                                                                                                                                                           |Block_split7793_proc                                                                                                                                                                                                    |       12|       12|  36.000 ns|  36.000 ns|   12|   12|     none|
        |grp_Loop_VITIS_LOOP_88_1_proc_fu_1283                                                                                                                                                                                                                      |Loop_VITIS_LOOP_88_1_proc                                                                                                                                                                                               |        ?|        ?|          ?|          ?|    ?|    ?|     none|
        |grp_M2S_16_8_8_ap_int_128_ap_int_128_s_fu_1300                                                                                                                                                                                                             |M2S_16_8_8_ap_int_128_ap_int_128_s                                                                                                                                                                                      |        2|        ?|   6.000 ns|          ?|    2|    ?|     none|
        |grp_Block_split7796_proc_fu_1309                                                                                                                                                                                                                           |Block_split7796_proc                                                                                                                                                                                                    |        9|        9|  27.000 ns|  27.000 ns|    9|    9|     none|
        |grp_S2M_16_8_8_ap_int_128_ap_int_128_s_fu_1334                                                                                                                                                                                                             |S2M_16_8_8_ap_int_128_ap_int_128_s                                                                                                                                                                                      |        2|        ?|   6.000 ns|          ?|    2|    ?|     none|
        |grp_Loop_VITIS_LOOP_38_1_proc_fu_1343                                                                                                                                                                                                                      |Loop_VITIS_LOOP_38_1_proc                                                                                                                                                                                               |        ?|        ?|          ?|          ?|    ?|    ?|     none|
        |grp_Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit_proc_fu_1367                                                                                                                                                   |Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit_proc                                                                                                                            |       10|       10|  30.000 ns|  30.000 ns|   10|   10|     none|
        |grp_Block_split77_proc_fu_1378                                                                                                                                                                                                                             |Block_split77_proc                                                                                                                                                                                                      |        1|        1|   3.000 ns|   3.000 ns|    1|    1|     none|
        |call_ln112_top_entry39_fu_1386                                                                                                                                                                                                                             |top_entry39                                                                                                                                                                                                             |        0|        0|       0 ns|       0 ns|    0|    0|     none|
        |lshr_ln44_cast_loc_channel_Block_Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi16ELi16EEvRN3hls6streamI6ap_intIXmlT4_T_EELi0EEERNS1_IS2_IXmlT4_T0_EELi0EEEPS2_IXmlT6_T_EEPS2_IXT7_EEPS2_IXT8_EE7ap_uintILi16EESG_SG_ibb_exit_i_proc_fu_1455  |Block_Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi16ELi16EEvRN3hls6streamI6ap_intIXmlT4_T_EELi0EEERNS1_IS2_IXmlT4_T0_EELi0EEEPS2_IXmlT6_T_EEPS2_IXT7_EEPS2_IXT8_EE7ap_uintILi16EESG_SG_ibb_exit_i_proc  |        0|        0|       0 ns|       0 ns|    0|    0|     none|
        +-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 19, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.09>
ST_1 : Operation 20 [1/1] (1.00ns)   --->   "%relu3_read = read i1 @_ssdm_op_Read.s_axilite.i1, i1 %relu3"   --->   Operation 20 'read' 'relu3_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 21 [1/1] (1.00ns)   --->   "%relu1_read = read i1 @_ssdm_op_Read.s_axilite.i1, i1 %relu1"   --->   Operation 21 'read' 'relu1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 22 [1/1] (1.00ns)   --->   "%deform_read = read i1 @_ssdm_op_Read.s_axilite.i1, i1 %deform"   --->   Operation 22 'read' 'deform_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 23 [1/1] (1.00ns)   --->   "%skip1_read = read i1 @_ssdm_op_Read.s_axilite.i1, i1 %skip1"   --->   Operation 23 'read' 'skip1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 24 [1/1] (1.00ns)   --->   "%skip3_read = read i1 @_ssdm_op_Read.s_axilite.i1, i1 %skip3"   --->   Operation 24 'read' 'skip3_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 25 [1/1] (1.00ns)   --->   "%STRIDE_2_read = read i1 @_ssdm_op_Read.s_axilite.i1, i1 %STRIDE_2"   --->   Operation 25 'read' 'STRIDE_2_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 26 [1/1] (1.00ns)   --->   "%batch_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %batch"   --->   Operation 26 'read' 'batch_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 27 [1/1] (1.00ns)   --->   "%OC_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %OC"   --->   Operation 27 'read' 'OC_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 28 [1/1] (1.00ns)   --->   "%IC_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %IC"   --->   Operation 28 'read' 'IC_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 29 [1/1] (1.00ns)   --->   "%D_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %D"   --->   Operation 29 'read' 'D_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 30 [1/1] (1.00ns)   --->   "%offsets_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %offsets"   --->   Operation 30 'read' 'offsets_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 31 [1/1] (1.00ns)   --->   "%quant_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %quant"   --->   Operation 31 'read' 'quant_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 32 [1/1] (1.00ns)   --->   "%k0_3_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %k0_3"   --->   Operation 32 'read' 'k0_3_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 33 [1/1] (1.00ns)   --->   "%k0_1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %k0_1"   --->   Operation 33 'read' 'k0_1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 34 [1/1] (1.00ns)   --->   "%out_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %out_r"   --->   Operation 34 'read' 'out_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 35 [1/1] (1.00ns)   --->   "%fmap_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %fmap"   --->   Operation 35 'read' 'fmap_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%select_ln169_loc_c = alloca i64 1"   --->   Operation 36 'alloca' 'select_ln169_loc_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.13> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 29> <Depth = 8> <FIFO>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%skip3_c169 = alloca i64 1" [deform.cpp:66]   --->   Operation 37 'alloca' 'skip3_c169' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%OC_V_loc_c168 = alloca i64 1"   --->   Operation 38 'alloca' 'OC_V_loc_c168' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%skip3_c167 = alloca i64 1" [deform.cpp:66]   --->   Operation 39 'alloca' 'skip3_c167' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%STRIDE_2_c166 = alloca i64 1" [deform.cpp:65]   --->   Operation 40 'alloca' 'STRIDE_2_c166' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%batch_c165 = alloca i64 1" [deform.cpp:64]   --->   Operation 41 'alloca' 'batch_c165' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%OC_V_loc_c164 = alloca i64 1"   --->   Operation 42 'alloca' 'OC_V_loc_c164' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%D_V_loc_c163 = alloca i64 1"   --->   Operation 43 'alloca' 'D_V_loc_c163' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%mul_ln93_1_loc_c162 = alloca i64 1"   --->   Operation 44 'alloca' 'mul_ln93_1_loc_c162' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 7> <FIFO>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%mul_ln93_1_loc_c161 = alloca i64 1"   --->   Operation 45 'alloca' 'mul_ln93_1_loc_c161' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%mul_ln93_1_loc_c160 = alloca i64 1"   --->   Operation 46 'alloca' 'mul_ln93_1_loc_c160' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%mul_ln93_1_loc_c = alloca i64 1"   --->   Operation 47 'alloca' 'mul_ln93_1_loc_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%OC_V_loc_c159 = alloca i64 1"   --->   Operation 48 'alloca' 'OC_V_loc_c159' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%skip1_c158 = alloca i64 1" [deform.cpp:17]   --->   Operation 49 'alloca' 'skip1_c158' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%OC_V_loc_c157 = alloca i64 1"   --->   Operation 50 'alloca' 'OC_V_loc_c157' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%mul_ln31_1_loc_c156 = alloca i64 1"   --->   Operation 51 'alloca' 'mul_ln31_1_loc_c156' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%skip1_c155 = alloca i64 1" [deform.cpp:17]   --->   Operation 52 'alloca' 'skip1_c155' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%mul_ln31_1_loc_c154 = alloca i64 1"   --->   Operation 53 'alloca' 'mul_ln31_1_loc_c154' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%ret_V_cast_loc_c153 = alloca i64 1"   --->   Operation 54 'alloca' 'ret_V_cast_loc_c153' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 3> <FIFO>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%ret_V_cast_loc_c152 = alloca i64 1"   --->   Operation 55 'alloca' 'ret_V_cast_loc_c152' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 3> <FIFO>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%ret_V_cast_loc_c151 = alloca i64 1"   --->   Operation 56 'alloca' 'ret_V_cast_loc_c151' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 3> <FIFO>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%ret_V_cast_loc_c150 = alloca i64 1"   --->   Operation 57 'alloca' 'ret_V_cast_loc_c150' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%ret_V_cast_loc_c = alloca i64 1"   --->   Operation 58 'alloca' 'ret_V_cast_loc_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%mul_ln31_1_loc_c149 = alloca i64 1"   --->   Operation 59 'alloca' 'mul_ln31_1_loc_c149' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%mul_ln31_1_loc_c148 = alloca i64 1"   --->   Operation 60 'alloca' 'mul_ln31_1_loc_c148' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%mul_ln31_1_loc_c = alloca i64 1"   --->   Operation 61 'alloca' 'mul_ln31_1_loc_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%ret_V_1_loc_c147 = alloca i64 1"   --->   Operation 62 'alloca' 'ret_V_1_loc_c147' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%ret_V_1_loc_c = alloca i64 1"   --->   Operation 63 'alloca' 'ret_V_1_loc_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%OC_V_loc_c146 = alloca i64 1"   --->   Operation 64 'alloca' 'OC_V_loc_c146' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%OC_V_loc_c = alloca i64 1"   --->   Operation 65 'alloca' 'OC_V_loc_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 4> <FIFO>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%IC_V_loc_c = alloca i64 1"   --->   Operation 66 'alloca' 'IC_V_loc_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 4> <FIFO>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%D_V_loc_c145 = alloca i64 1"   --->   Operation 67 'alloca' 'D_V_loc_c145' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 6> <FIFO>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%D_V_loc_c = alloca i64 1"   --->   Operation 68 'alloca' 'D_V_loc_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%batch_c144 = alloca i64 1" [deform.cpp:64]   --->   Operation 69 'alloca' 'batch_c144' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 6> <FIFO>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%batch_c143 = alloca i64 1" [deform.cpp:64]   --->   Operation 70 'alloca' 'batch_c143' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%skip1_c142 = alloca i64 1" [deform.cpp:17]   --->   Operation 71 'alloca' 'skip1_c142' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%skip1_c141 = alloca i64 1" [deform.cpp:17]   --->   Operation 72 'alloca' 'skip1_c141' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%CONV_D_loc_c140 = alloca i64 1"   --->   Operation 73 'alloca' 'CONV_D_loc_c140' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%CONV_D_loc_c = alloca i64 1"   --->   Operation 74 'alloca' 'CONV_D_loc_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%relu3_c = alloca i64 1" [deform.cpp:68]   --->   Operation 75 'alloca' 'relu3_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 9> <FIFO>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%relu1_c = alloca i64 1" [deform.cpp:18]   --->   Operation 76 'alloca' 'relu1_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 6> <FIFO>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%deform_c139 = alloca i64 1" [deform.cpp:67]   --->   Operation 77 'alloca' 'deform_c139' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 7> <FIFO>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%deform_c = alloca i64 1" [deform.cpp:67]   --->   Operation 78 'alloca' 'deform_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 3> <FIFO>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%skip1_c138 = alloca i64 1" [deform.cpp:17]   --->   Operation 79 'alloca' 'skip1_c138' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 4> <FIFO>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%skip1_c = alloca i64 1" [deform.cpp:17]   --->   Operation 80 'alloca' 'skip1_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%skip3_c137 = alloca i64 1" [deform.cpp:66]   --->   Operation 81 'alloca' 'skip3_c137' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 7> <FIFO>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%skip3_c136 = alloca i64 1" [deform.cpp:66]   --->   Operation 82 'alloca' 'skip3_c136' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 4> <FIFO>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%skip3_c135 = alloca i64 1" [deform.cpp:66]   --->   Operation 83 'alloca' 'skip3_c135' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 4> <FIFO>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%skip3_c134 = alloca i64 1" [deform.cpp:66]   --->   Operation 84 'alloca' 'skip3_c134' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 4> <FIFO>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%skip3_c133 = alloca i64 1" [deform.cpp:66]   --->   Operation 85 'alloca' 'skip3_c133' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%skip3_c = alloca i64 1" [deform.cpp:66]   --->   Operation 86 'alloca' 'skip3_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 3> <FIFO>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%STRIDE_2_c132 = alloca i64 1" [deform.cpp:65]   --->   Operation 87 'alloca' 'STRIDE_2_c132' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 7> <FIFO>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%STRIDE_2_c131 = alloca i64 1" [deform.cpp:65]   --->   Operation 88 'alloca' 'STRIDE_2_c131' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 3> <FIFO>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%STRIDE_2_c = alloca i64 1" [deform.cpp:65]   --->   Operation 89 'alloca' 'STRIDE_2_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%batch_c130 = alloca i64 1" [deform.cpp:64]   --->   Operation 90 'alloca' 'batch_c130' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%batch_c129 = alloca i64 1" [deform.cpp:64]   --->   Operation 91 'alloca' 'batch_c129' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%batch_c128 = alloca i64 1" [deform.cpp:64]   --->   Operation 92 'alloca' 'batch_c128' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%batch_c = alloca i64 1" [deform.cpp:64]   --->   Operation 93 'alloca' 'batch_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%OC_c127 = alloca i64 1"   --->   Operation 94 'alloca' 'OC_c127' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%OC_c126 = alloca i64 1"   --->   Operation 95 'alloca' 'OC_c126' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%OC_c = alloca i64 1"   --->   Operation 96 'alloca' 'OC_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%IC_c125 = alloca i64 1"   --->   Operation 97 'alloca' 'IC_c125' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%IC_c = alloca i64 1"   --->   Operation 98 'alloca' 'IC_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%D_c124 = alloca i64 1"   --->   Operation 99 'alloca' 'D_c124' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%D_c123 = alloca i64 1"   --->   Operation 100 'alloca' 'D_c123' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%D_c = alloca i64 1"   --->   Operation 101 'alloca' 'D_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%offsets_c = alloca i64 1" [deform.cpp:117]   --->   Operation 102 'alloca' 'offsets_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 3> <FIFO>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%quant_c = alloca i64 1" [deform.cpp:116]   --->   Operation 103 'alloca' 'quant_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%k0_3_c = alloca i64 1" [deform.cpp:115]   --->   Operation 104 'alloca' 'k0_3_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 3> <FIFO>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%k0_1_c = alloca i64 1" [deform.cpp:10]   --->   Operation 105 'alloca' 'k0_1_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 3> <FIFO>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%out_c = alloca i64 1" [deform.cpp:113]   --->   Operation 106 'alloca' 'out_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 10> <FIFO>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%fmap_c = alloca i64 1" [deform.cpp:112]   --->   Operation 107 'alloca' 'fmap_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 3> <FIFO>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%s_conv1 = alloca i64 1" [deform.cpp:21]   --->   Operation 108 'alloca' 's_conv1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%k1 = alloca i64 1" [deform.cpp:23]   --->   Operation 109 'alloca' 'k1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%s_scale = alloca i64 1" [deform.cpp:25]   --->   Operation 110 'alloca' 's_scale' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%s_bias = alloca i64 1" [deform.cpp:27]   --->   Operation 111 'alloca' 's_bias' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%in_layer = alloca i64 1" [deform.cpp:72]   --->   Operation 112 'alloca' 'in_layer' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1152> <Depth = 2> <FIFO>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%k3s = alloca i64 1" [deform.cpp:74]   --->   Operation 113 'alloca' 'k3s' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 576> <Depth = 2> <FIFO>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%s_conv3 = alloca i64 1" [deform.cpp:76]   --->   Operation 114 'alloca' 's_conv3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%s_scale_1 = alloca i64 1" [deform.cpp:78]   --->   Operation 115 'alloca' 's_scale_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%s_bias_1 = alloca i64 1" [deform.cpp:80]   --->   Operation 116 'alloca' 's_bias_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%fin = alloca i64 1" [deform.cpp:133]   --->   Operation 117 'alloca' 'fin' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%f1 = alloca i64 1" [deform.cpp:135]   --->   Operation 118 'alloca' 'f1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%f3 = alloca i64 1" [deform.cpp:137]   --->   Operation 119 'alloca' 'f3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%offset_s = alloca i64 1" [deform.cpp:139]   --->   Operation 120 'alloca' 'offset_s' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 121 [1/1] (1.35ns)   --->   "%k1_buffer_V_0 = alloca i64 1" [deform.cpp:34]   --->   Operation 121 'alloca' 'k1_buffer_V_0' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 122 [1/1] (1.35ns)   --->   "%k1_buffer_V_1 = alloca i64 1" [deform.cpp:34]   --->   Operation 122 'alloca' 'k1_buffer_V_1' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 123 [1/1] (1.35ns)   --->   "%k1_buffer_V_2 = alloca i64 1" [deform.cpp:34]   --->   Operation 123 'alloca' 'k1_buffer_V_2' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 124 [1/1] (1.35ns)   --->   "%k1_buffer_V_3 = alloca i64 1" [deform.cpp:34]   --->   Operation 124 'alloca' 'k1_buffer_V_3' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 125 [1/1] (1.35ns)   --->   "%k1_buffer_V_4 = alloca i64 1" [deform.cpp:34]   --->   Operation 125 'alloca' 'k1_buffer_V_4' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 126 [1/1] (1.35ns)   --->   "%k1_buffer_V_5 = alloca i64 1" [deform.cpp:34]   --->   Operation 126 'alloca' 'k1_buffer_V_5' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 127 [1/1] (1.35ns)   --->   "%k1_buffer_V_6 = alloca i64 1" [deform.cpp:34]   --->   Operation 127 'alloca' 'k1_buffer_V_6' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 128 [1/1] (1.35ns)   --->   "%k1_buffer_V_7 = alloca i64 1" [deform.cpp:34]   --->   Operation 128 'alloca' 'k1_buffer_V_7' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 129 [1/1] (1.35ns)   --->   "%k1_buffer_V_8 = alloca i64 1" [deform.cpp:34]   --->   Operation 129 'alloca' 'k1_buffer_V_8' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 130 [1/1] (1.35ns)   --->   "%k1_buffer_V_9 = alloca i64 1" [deform.cpp:34]   --->   Operation 130 'alloca' 'k1_buffer_V_9' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 131 [1/1] (1.35ns)   --->   "%k1_buffer_V_10 = alloca i64 1" [deform.cpp:34]   --->   Operation 131 'alloca' 'k1_buffer_V_10' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 132 [1/1] (1.35ns)   --->   "%k1_buffer_V_11 = alloca i64 1" [deform.cpp:34]   --->   Operation 132 'alloca' 'k1_buffer_V_11' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 133 [1/1] (1.35ns)   --->   "%k1_buffer_V_12 = alloca i64 1" [deform.cpp:34]   --->   Operation 133 'alloca' 'k1_buffer_V_12' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 134 [1/1] (1.35ns)   --->   "%k1_buffer_V_13 = alloca i64 1" [deform.cpp:34]   --->   Operation 134 'alloca' 'k1_buffer_V_13' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 135 [1/1] (1.35ns)   --->   "%k1_buffer_V_14 = alloca i64 1" [deform.cpp:34]   --->   Operation 135 'alloca' 'k1_buffer_V_14' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 136 [1/1] (1.35ns)   --->   "%k1_buffer_V_15 = alloca i64 1" [deform.cpp:34]   --->   Operation 136 'alloca' 'k1_buffer_V_15' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 137 [1/1] (1.35ns)   --->   "%k3_buffer_V_0 = alloca i64 1" [deform.cpp:84]   --->   Operation 137 'alloca' 'k3_buffer_V_0' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 138 [1/1] (1.35ns)   --->   "%k3_buffer_V_1 = alloca i64 1" [deform.cpp:84]   --->   Operation 138 'alloca' 'k3_buffer_V_1' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 139 [1/1] (1.35ns)   --->   "%k3_buffer_V_2 = alloca i64 1" [deform.cpp:84]   --->   Operation 139 'alloca' 'k3_buffer_V_2' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 140 [1/1] (1.35ns)   --->   "%k3_buffer_V_3 = alloca i64 1" [deform.cpp:84]   --->   Operation 140 'alloca' 'k3_buffer_V_3' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 141 [1/1] (1.35ns)   --->   "%k3_buffer_V_4 = alloca i64 1" [deform.cpp:84]   --->   Operation 141 'alloca' 'k3_buffer_V_4' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 142 [1/1] (1.35ns)   --->   "%k3_buffer_V_5 = alloca i64 1" [deform.cpp:84]   --->   Operation 142 'alloca' 'k3_buffer_V_5' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 143 [1/1] (1.35ns)   --->   "%k3_buffer_V_6 = alloca i64 1" [deform.cpp:84]   --->   Operation 143 'alloca' 'k3_buffer_V_6' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 144 [1/1] (1.35ns)   --->   "%k3_buffer_V_7 = alloca i64 1" [deform.cpp:84]   --->   Operation 144 'alloca' 'k3_buffer_V_7' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 145 [1/1] (1.35ns)   --->   "%k3_buffer_V_8 = alloca i64 1" [deform.cpp:84]   --->   Operation 145 'alloca' 'k3_buffer_V_8' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 146 [1/1] (1.35ns)   --->   "%scale_buffer3_V_0 = alloca i64 1" [deform.cpp:143]   --->   Operation 146 'alloca' 'scale_buffer3_V_0' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 147 [1/1] (1.35ns)   --->   "%scale_buffer3_V_1 = alloca i64 1" [deform.cpp:143]   --->   Operation 147 'alloca' 'scale_buffer3_V_1' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 148 [1/1] (1.35ns)   --->   "%scale_buffer3_V_2 = alloca i64 1" [deform.cpp:143]   --->   Operation 148 'alloca' 'scale_buffer3_V_2' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 149 [1/1] (1.35ns)   --->   "%scale_buffer3_V_3 = alloca i64 1" [deform.cpp:143]   --->   Operation 149 'alloca' 'scale_buffer3_V_3' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 150 [1/1] (1.35ns)   --->   "%scale_buffer3_V_4 = alloca i64 1" [deform.cpp:143]   --->   Operation 150 'alloca' 'scale_buffer3_V_4' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 151 [1/1] (1.35ns)   --->   "%scale_buffer3_V_5 = alloca i64 1" [deform.cpp:143]   --->   Operation 151 'alloca' 'scale_buffer3_V_5' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 152 [1/1] (1.35ns)   --->   "%scale_buffer3_V_6 = alloca i64 1" [deform.cpp:143]   --->   Operation 152 'alloca' 'scale_buffer3_V_6' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 153 [1/1] (1.35ns)   --->   "%scale_buffer3_V_7 = alloca i64 1" [deform.cpp:143]   --->   Operation 153 'alloca' 'scale_buffer3_V_7' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 154 [1/1] (1.35ns)   --->   "%bias_buffer3_V_0 = alloca i64 1" [deform.cpp:144]   --->   Operation 154 'alloca' 'bias_buffer3_V_0' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 155 [1/1] (1.35ns)   --->   "%bias_buffer3_V_1 = alloca i64 1" [deform.cpp:144]   --->   Operation 155 'alloca' 'bias_buffer3_V_1' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 156 [1/1] (1.35ns)   --->   "%bias_buffer3_V_2 = alloca i64 1" [deform.cpp:144]   --->   Operation 156 'alloca' 'bias_buffer3_V_2' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 157 [1/1] (1.35ns)   --->   "%bias_buffer3_V_3 = alloca i64 1" [deform.cpp:144]   --->   Operation 157 'alloca' 'bias_buffer3_V_3' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 158 [1/1] (1.35ns)   --->   "%bias_buffer3_V_4 = alloca i64 1" [deform.cpp:144]   --->   Operation 158 'alloca' 'bias_buffer3_V_4' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 159 [1/1] (1.35ns)   --->   "%bias_buffer3_V_5 = alloca i64 1" [deform.cpp:144]   --->   Operation 159 'alloca' 'bias_buffer3_V_5' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 160 [1/1] (1.35ns)   --->   "%bias_buffer3_V_6 = alloca i64 1" [deform.cpp:144]   --->   Operation 160 'alloca' 'bias_buffer3_V_6' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 161 [1/1] (1.35ns)   --->   "%bias_buffer3_V_7 = alloca i64 1" [deform.cpp:144]   --->   Operation 161 'alloca' 'bias_buffer3_V_7' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 162 [1/1] (1.35ns)   --->   "%scale_buffer1_V_0 = alloca i64 1" [deform.cpp:145]   --->   Operation 162 'alloca' 'scale_buffer1_V_0' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 163 [1/1] (1.35ns)   --->   "%scale_buffer1_V_1 = alloca i64 1" [deform.cpp:145]   --->   Operation 163 'alloca' 'scale_buffer1_V_1' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 164 [1/1] (1.35ns)   --->   "%scale_buffer1_V_2 = alloca i64 1" [deform.cpp:145]   --->   Operation 164 'alloca' 'scale_buffer1_V_2' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 165 [1/1] (1.35ns)   --->   "%scale_buffer1_V_3 = alloca i64 1" [deform.cpp:145]   --->   Operation 165 'alloca' 'scale_buffer1_V_3' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 166 [1/1] (1.35ns)   --->   "%scale_buffer1_V_4 = alloca i64 1" [deform.cpp:145]   --->   Operation 166 'alloca' 'scale_buffer1_V_4' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 167 [1/1] (1.35ns)   --->   "%scale_buffer1_V_5 = alloca i64 1" [deform.cpp:145]   --->   Operation 167 'alloca' 'scale_buffer1_V_5' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 168 [1/1] (1.35ns)   --->   "%scale_buffer1_V_6 = alloca i64 1" [deform.cpp:145]   --->   Operation 168 'alloca' 'scale_buffer1_V_6' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 169 [1/1] (1.35ns)   --->   "%scale_buffer1_V_7 = alloca i64 1" [deform.cpp:145]   --->   Operation 169 'alloca' 'scale_buffer1_V_7' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 170 [1/1] (1.35ns)   --->   "%bias_buffer1_V_0 = alloca i64 1" [deform.cpp:146]   --->   Operation 170 'alloca' 'bias_buffer1_V_0' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 171 [1/1] (1.35ns)   --->   "%bias_buffer1_V_1 = alloca i64 1" [deform.cpp:146]   --->   Operation 171 'alloca' 'bias_buffer1_V_1' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 172 [1/1] (1.35ns)   --->   "%bias_buffer1_V_2 = alloca i64 1" [deform.cpp:146]   --->   Operation 172 'alloca' 'bias_buffer1_V_2' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 173 [1/1] (1.35ns)   --->   "%bias_buffer1_V_3 = alloca i64 1" [deform.cpp:146]   --->   Operation 173 'alloca' 'bias_buffer1_V_3' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 174 [1/1] (1.35ns)   --->   "%bias_buffer1_V_4 = alloca i64 1" [deform.cpp:146]   --->   Operation 174 'alloca' 'bias_buffer1_V_4' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 175 [1/1] (1.35ns)   --->   "%bias_buffer1_V_5 = alloca i64 1" [deform.cpp:146]   --->   Operation 175 'alloca' 'bias_buffer1_V_5' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 176 [1/1] (1.35ns)   --->   "%bias_buffer1_V_6 = alloca i64 1" [deform.cpp:146]   --->   Operation 176 'alloca' 'bias_buffer1_V_6' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 177 [1/1] (1.35ns)   --->   "%bias_buffer1_V_7 = alloca i64 1" [deform.cpp:146]   --->   Operation 177 'alloca' 'bias_buffer1_V_7' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 178 [1/1] (1.09ns)   --->   "%call_ln112 = call void @top.entry39, i64 %fmap_read, i64 %out_read, i64 %k0_1_read, i64 %k0_3_read, i64 %quant_read, i64 %offsets_read, i32 %D_read, i32 %IC_read, i32 %OC_read, i32 %batch_read, i1 %STRIDE_2_read, i1 %skip3_read, i1 %skip1_read, i1 %deform_read, i1 %relu1_read, i1 %relu3_read, i64 %fmap_c, i64 %out_c, i64 %k0_1_c, i64 %k0_3_c, i64 %quant_c, i64 %offsets_c, i32 %D_c, i32 %D_c123, i32 %D_c124, i32 %IC_c, i32 %IC_c125, i32 %OC_c, i32 %OC_c126, i32 %OC_c127, i32 %batch_c, i32 %batch_c128, i32 %batch_c129, i32 %batch_c130, i1 %STRIDE_2_c, i1 %STRIDE_2_c131, i1 %STRIDE_2_c132, i1 %skip3_c, i1 %skip3_c133, i1 %skip3_c134, i1 %skip3_c135, i1 %skip3_c136, i1 %skip3_c137, i1 %skip1_c, i1 %skip1_c138, i1 %deform_c, i1 %deform_c139, i1 %relu1_c, i1 %relu3_c" [deform.cpp:112]   --->   Operation 178 'call' 'call_ln112' <Predicate = true> <Delay = 1.09> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 179 [2/2] (0.00ns)   --->   "%call_ln301 = call void @Block_.split77_proc, i32 %D_c, i1 %STRIDE_2_c, i32 %CONV_D_loc_c, i32 %CONV_D_loc_c140"   --->   Operation 179 'call' 'call_ln301' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 180 [2/2] (0.00ns)   --->   "%select_ln160_loc_channel = call i29 @Block_.split7793_proc, i32 %D_c123, i32 %IC_c, i32 %batch_c128"   --->   Operation 180 'call' 'select_ln160_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 29> <Depth = 2> <FIFO>
ST_2 : Operation 181 [2/2] (0.00ns)   --->   "%call_ln163 = call void @PackReadBuffer<ap_int<16> >, i16 %gmem4, i64 %quant_c, i16 %scale_buffer1_V_0, i16 %scale_buffer1_V_1, i16 %scale_buffer1_V_2, i16 %scale_buffer1_V_3, i16 %scale_buffer1_V_4, i16 %scale_buffer1_V_5, i16 %scale_buffer1_V_6, i16 %scale_buffer1_V_7, i16 %bias_buffer1_V_0, i16 %bias_buffer1_V_1, i16 %bias_buffer1_V_2, i16 %bias_buffer1_V_3, i16 %bias_buffer1_V_4, i16 %bias_buffer1_V_5, i16 %bias_buffer1_V_6, i16 %bias_buffer1_V_7, i16 %scale_buffer3_V_0, i16 %scale_buffer3_V_1, i16 %scale_buffer3_V_2, i16 %scale_buffer3_V_3, i16 %scale_buffer3_V_4, i16 %scale_buffer3_V_5, i16 %scale_buffer3_V_6, i16 %scale_buffer3_V_7, i16 %bias_buffer3_V_0, i16 %bias_buffer3_V_1, i16 %bias_buffer3_V_2, i16 %bias_buffer3_V_3, i16 %bias_buffer3_V_4, i16 %bias_buffer3_V_5, i16 %bias_buffer3_V_6, i16 %bias_buffer3_V_7, i32 %OC_c, i1 %skip3_c133, i1 %skip1_c, i1 %skip1_c141, i1 %skip1_c142" [deform.cpp:163]   --->   Operation 181 'call' 'call_ln163' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 182 [2/2] (0.00ns)   --->   "%call_ln301 = call void @Block_.split7796_proc, i32 %D_c124, i32 %IC_c125, i32 %OC_c126, i32 %batch_c129, i32 %batch_c143, i32 %batch_c144, i16 %D_V_loc_c, i16 %D_V_loc_c145, i16 %IC_V_loc_c, i16 %OC_V_loc_c, i16 %OC_V_loc_c146, i32 %ret_V_1_loc_c, i32 %ret_V_1_loc_c147, i32 %mul_ln31_1_loc_c, i32 %mul_ln31_1_loc_c148, i32 %mul_ln31_1_loc_c149, i12 %ret_V_cast_loc_c, i12 %ret_V_cast_loc_c150, i12 %ret_V_cast_loc_c151, i12 %ret_V_cast_loc_c152, i12 %ret_V_cast_loc_c153"   --->   Operation 182 'call' 'call_ln301' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.59>
ST_3 : Operation 183 [1/2] (0.00ns)   --->   "%call_ln301 = call void @Block_.split77_proc, i32 %D_c, i1 %STRIDE_2_c, i32 %CONV_D_loc_c, i32 %CONV_D_loc_c140"   --->   Operation 183 'call' 'call_ln301' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 184 [1/2] (1.59ns)   --->   "%select_ln160_loc_channel = call i29 @Block_.split7793_proc, i32 %D_c123, i32 %IC_c, i32 %batch_c128"   --->   Operation 184 'call' 'select_ln160_loc_channel' <Predicate = true> <Delay = 1.59> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 29> <Depth = 2> <FIFO>
ST_3 : Operation 185 [1/2] (0.00ns)   --->   "%call_ln163 = call void @PackReadBuffer<ap_int<16> >, i16 %gmem4, i64 %quant_c, i16 %scale_buffer1_V_0, i16 %scale_buffer1_V_1, i16 %scale_buffer1_V_2, i16 %scale_buffer1_V_3, i16 %scale_buffer1_V_4, i16 %scale_buffer1_V_5, i16 %scale_buffer1_V_6, i16 %scale_buffer1_V_7, i16 %bias_buffer1_V_0, i16 %bias_buffer1_V_1, i16 %bias_buffer1_V_2, i16 %bias_buffer1_V_3, i16 %bias_buffer1_V_4, i16 %bias_buffer1_V_5, i16 %bias_buffer1_V_6, i16 %bias_buffer1_V_7, i16 %scale_buffer3_V_0, i16 %scale_buffer3_V_1, i16 %scale_buffer3_V_2, i16 %scale_buffer3_V_3, i16 %scale_buffer3_V_4, i16 %scale_buffer3_V_5, i16 %scale_buffer3_V_6, i16 %scale_buffer3_V_7, i16 %bias_buffer3_V_0, i16 %bias_buffer3_V_1, i16 %bias_buffer3_V_2, i16 %bias_buffer3_V_3, i16 %bias_buffer3_V_4, i16 %bias_buffer3_V_5, i16 %bias_buffer3_V_6, i16 %bias_buffer3_V_7, i32 %OC_c, i1 %skip3_c133, i1 %skip1_c, i1 %skip1_c141, i1 %skip1_c142" [deform.cpp:163]   --->   Operation 185 'call' 'call_ln163' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 186 [1/2] (0.00ns)   --->   "%call_ln301 = call void @Block_.split7796_proc, i32 %D_c124, i32 %IC_c125, i32 %OC_c126, i32 %batch_c129, i32 %batch_c143, i32 %batch_c144, i16 %D_V_loc_c, i16 %D_V_loc_c145, i16 %IC_V_loc_c, i16 %OC_V_loc_c, i16 %OC_V_loc_c146, i32 %ret_V_1_loc_c, i32 %ret_V_1_loc_c147, i32 %mul_ln31_1_loc_c, i32 %mul_ln31_1_loc_c148, i32 %mul_ln31_1_loc_c149, i12 %ret_V_cast_loc_c, i12 %ret_V_cast_loc_c150, i12 %ret_V_cast_loc_c151, i12 %ret_V_cast_loc_c152, i12 %ret_V_cast_loc_c153"   --->   Operation 186 'call' 'call_ln301' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.06>
ST_4 : Operation 187 [2/2] (0.00ns)   --->   "%call_ln157 = call void @M2S_addr<ap_uint<8>, ap_uint<8> >, i8 %gmem5, i8 %offset_s, i64 %offsets_c, i32 %batch_c, i32 %CONV_D_loc_c, i1 %deform_c, i1 %skip3_c" [deform.cpp:157]   --->   Operation 187 'call' 'call_ln157' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 188 [2/2] (1.06ns)   --->   "%call_ln160 = call void @M2S<16, 8, 8, ap_int<128>, ap_int<128> >, i128 %gmem0, i128 %fin, i64 %fmap_c, i29 %select_ln160_loc_channel" [deform.cpp:160]   --->   Operation 188 'call' 'call_ln160' <Predicate = true> <Delay = 1.06> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 189 [2/2] (0.00ns)   --->   "%call_ln31 = call void @M2S_repeat<16, 16, ap_int<16>, ap_int<256> >21, i256 %s_scale, i16 %scale_buffer1_V_0, i16 %scale_buffer1_V_1, i16 %scale_buffer1_V_2, i16 %scale_buffer1_V_3, i16 %scale_buffer1_V_4, i16 %scale_buffer1_V_5, i16 %scale_buffer1_V_6, i16 %scale_buffer1_V_7, i32 %mul_ln31_1_loc_c, i12 %ret_V_cast_loc_c, i1 %skip1_c141" [deform.cpp:31]   --->   Operation 189 'call' 'call_ln31' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 190 [2/2] (0.00ns)   --->   "%call_ln32 = call void @M2S_repeat<16, 16, ap_int<16>, ap_int<256> >22, i256 %s_bias, i16 %bias_buffer1_V_0, i16 %bias_buffer1_V_1, i16 %bias_buffer1_V_2, i16 %bias_buffer1_V_3, i16 %bias_buffer1_V_4, i16 %bias_buffer1_V_5, i16 %bias_buffer1_V_6, i16 %bias_buffer1_V_7, i32 %mul_ln31_1_loc_c148, i12 %ret_V_cast_loc_c150, i1 %skip1_c142" [deform.cpp:32]   --->   Operation 190 'call' 'call_ln32' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 191 [2/2] (0.00ns)   --->   "%call_ln10 = call void @Loop_VITIS_LOOP_38_1_proc, i32 %ret_V_1_loc_c, i64 %k1_buffer_V_0, i64 %k1_buffer_V_1, i64 %k1_buffer_V_2, i64 %k1_buffer_V_3, i64 %k1_buffer_V_4, i64 %k1_buffer_V_5, i64 %k1_buffer_V_6, i64 %k1_buffer_V_7, i64 %k1_buffer_V_8, i64 %k1_buffer_V_9, i64 %k1_buffer_V_10, i64 %k1_buffer_V_11, i64 %k1_buffer_V_12, i64 %k1_buffer_V_13, i64 %k1_buffer_V_14, i64 %k1_buffer_V_15, i64 %k0_1_c, i64 %gmem2" [deform.cpp:10]   --->   Operation 191 'call' 'call_ln10' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 192 [2/2] (0.00ns)   --->   "%call_ln115 = call void @Loop_VITIS_LOOP_88_1_proc, i16 %OC_V_loc_c146, i64 %k3_buffer_V_0, i64 %k3_buffer_V_1, i64 %k3_buffer_V_2, i64 %k3_buffer_V_3, i64 %k3_buffer_V_4, i64 %k3_buffer_V_5, i64 %k3_buffer_V_6, i64 %k3_buffer_V_7, i64 %k3_buffer_V_8, i64 %k0_3_c, i64 %gmem3" [deform.cpp:115]   --->   Operation 192 'call' 'call_ln115' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 193 [2/2] (0.00ns)   --->   "%call_ln65 = call void @Block__Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb.exit_proc, i16 %D_V_loc_c, i1 %STRIDE_2_c131, i32 %batch_c143, i32 %mul_ln93_1_loc_c, i32 %mul_ln93_1_loc_c160, i32 %mul_ln93_1_loc_c161, i32 %mul_ln93_1_loc_c162" [deform.cpp:65]   --->   Operation 193 'call' 'call_ln65' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 194 [2/2] (0.00ns)   --->   "%call_ln64 = call void @Block__Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb.exit89_proc, i32 %batch_c130, i32 %OC_c127, i32 %CONV_D_loc_c140, i29 %select_ln169_loc_c" [deform.cpp:64]   --->   Operation 194 'call' 'call_ln64' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 195 [1/2] (0.00ns)   --->   "%call_ln157 = call void @M2S_addr<ap_uint<8>, ap_uint<8> >, i8 %gmem5, i8 %offset_s, i64 %offsets_c, i32 %batch_c, i32 %CONV_D_loc_c, i1 %deform_c, i1 %skip3_c" [deform.cpp:157]   --->   Operation 195 'call' 'call_ln157' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 196 [1/2] (0.00ns)   --->   "%call_ln160 = call void @M2S<16, 8, 8, ap_int<128>, ap_int<128> >, i128 %gmem0, i128 %fin, i64 %fmap_c, i29 %select_ln160_loc_channel" [deform.cpp:160]   --->   Operation 196 'call' 'call_ln160' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 197 [1/2] (0.00ns)   --->   "%call_ln31 = call void @M2S_repeat<16, 16, ap_int<16>, ap_int<256> >21, i256 %s_scale, i16 %scale_buffer1_V_0, i16 %scale_buffer1_V_1, i16 %scale_buffer1_V_2, i16 %scale_buffer1_V_3, i16 %scale_buffer1_V_4, i16 %scale_buffer1_V_5, i16 %scale_buffer1_V_6, i16 %scale_buffer1_V_7, i32 %mul_ln31_1_loc_c, i12 %ret_V_cast_loc_c, i1 %skip1_c141" [deform.cpp:31]   --->   Operation 197 'call' 'call_ln31' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 198 [1/2] (0.00ns)   --->   "%call_ln32 = call void @M2S_repeat<16, 16, ap_int<16>, ap_int<256> >22, i256 %s_bias, i16 %bias_buffer1_V_0, i16 %bias_buffer1_V_1, i16 %bias_buffer1_V_2, i16 %bias_buffer1_V_3, i16 %bias_buffer1_V_4, i16 %bias_buffer1_V_5, i16 %bias_buffer1_V_6, i16 %bias_buffer1_V_7, i32 %mul_ln31_1_loc_c148, i12 %ret_V_cast_loc_c150, i1 %skip1_c142" [deform.cpp:32]   --->   Operation 198 'call' 'call_ln32' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 199 [1/2] (0.00ns)   --->   "%call_ln10 = call void @Loop_VITIS_LOOP_38_1_proc, i32 %ret_V_1_loc_c, i64 %k1_buffer_V_0, i64 %k1_buffer_V_1, i64 %k1_buffer_V_2, i64 %k1_buffer_V_3, i64 %k1_buffer_V_4, i64 %k1_buffer_V_5, i64 %k1_buffer_V_6, i64 %k1_buffer_V_7, i64 %k1_buffer_V_8, i64 %k1_buffer_V_9, i64 %k1_buffer_V_10, i64 %k1_buffer_V_11, i64 %k1_buffer_V_12, i64 %k1_buffer_V_13, i64 %k1_buffer_V_14, i64 %k1_buffer_V_15, i64 %k0_1_c, i64 %gmem2" [deform.cpp:10]   --->   Operation 199 'call' 'call_ln10' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 200 [1/1] (0.00ns)   --->   "%lshr_ln44_cast_loc_channel = call i24 @Block__Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi16ELi16EEvRN3hls6streamI6ap_intIXmlT4_T_EELi0EEERNS1_IS2_IXmlT4_T0_EELi0EEEPS2_IXmlT6_T_EEPS2_IXT7_EEPS2_IXT8_EE7ap_uintILi16EESG_SG_ibb.exit.i_proc, i32 %ret_V_1_loc_c147"   --->   Operation 200 'call' 'lshr_ln44_cast_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_5 : Operation 201 [1/2] (0.00ns)   --->   "%call_ln115 = call void @Loop_VITIS_LOOP_88_1_proc, i16 %OC_V_loc_c146, i64 %k3_buffer_V_0, i64 %k3_buffer_V_1, i64 %k3_buffer_V_2, i64 %k3_buffer_V_3, i64 %k3_buffer_V_4, i64 %k3_buffer_V_5, i64 %k3_buffer_V_6, i64 %k3_buffer_V_7, i64 %k3_buffer_V_8, i64 %k0_3_c, i64 %gmem3" [deform.cpp:115]   --->   Operation 201 'call' 'call_ln115' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 202 [1/2] (0.00ns)   --->   "%call_ln65 = call void @Block__Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb.exit_proc, i16 %D_V_loc_c, i1 %STRIDE_2_c131, i32 %batch_c143, i32 %mul_ln93_1_loc_c, i32 %mul_ln93_1_loc_c160, i32 %mul_ln93_1_loc_c161, i32 %mul_ln93_1_loc_c162" [deform.cpp:65]   --->   Operation 202 'call' 'call_ln65' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 203 [1/2] (0.00ns)   --->   "%call_ln64 = call void @Block__Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb.exit89_proc, i32 %batch_c130, i32 %OC_c127, i32 %CONV_D_loc_c140, i29 %select_ln169_loc_c" [deform.cpp:64]   --->   Operation 203 'call' 'call_ln64' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 2.02>
ST_6 : Operation 204 [2/2] (2.02ns)   --->   "%call_ln44 = call void @M2S_repeat_merge_1x1_v2<4, 16, 16, ap_int<64>, MultiChanData<16u, 64u> >, i1024 %k1, i64 %k1_buffer_V_0, i64 %k1_buffer_V_1, i64 %k1_buffer_V_2, i64 %k1_buffer_V_3, i64 %k1_buffer_V_4, i64 %k1_buffer_V_5, i64 %k1_buffer_V_6, i64 %k1_buffer_V_7, i64 %k1_buffer_V_8, i64 %k1_buffer_V_9, i64 %k1_buffer_V_10, i64 %k1_buffer_V_11, i64 %k1_buffer_V_12, i64 %k1_buffer_V_13, i64 %k1_buffer_V_14, i64 %k1_buffer_V_15, i32 %mul_ln31_1_loc_c149, i24 %lshr_ln44_cast_loc_channel, i1 %skip1_c138, i32 %mul_ln31_1_loc_c154, i1 %skip1_c155" [deform.cpp:44]   --->   Operation 204 'call' 'call_ln44' <Predicate = true> <Delay = 2.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 205 [2/2] (0.00ns)   --->   "%call_ln93 = call void @M2S_repeat<16, 16, ap_int<16>, ap_int<256> >24, i256 %s_scale_1, i16 %scale_buffer3_V_0, i16 %scale_buffer3_V_1, i16 %scale_buffer3_V_2, i16 %scale_buffer3_V_3, i16 %scale_buffer3_V_4, i16 %scale_buffer3_V_5, i16 %scale_buffer3_V_6, i16 %scale_buffer3_V_7, i32 %mul_ln93_1_loc_c, i12 %ret_V_cast_loc_c151, i1 %skip3_c134" [deform.cpp:93]   --->   Operation 205 'call' 'call_ln93' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 206 [2/2] (0.00ns)   --->   "%call_ln94 = call void @M2S_repeat<16, 16, ap_int<16>, ap_int<256> >, i256 %s_bias_1, i16 %bias_buffer3_V_0, i16 %bias_buffer3_V_1, i16 %bias_buffer3_V_2, i16 %bias_buffer3_V_3, i16 %bias_buffer3_V_4, i16 %bias_buffer3_V_5, i16 %bias_buffer3_V_6, i16 %bias_buffer3_V_7, i32 %mul_ln93_1_loc_c160, i12 %ret_V_cast_loc_c152, i1 %skip3_c135" [deform.cpp:94]   --->   Operation 206 'call' 'call_ln94' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 207 [2/2] (0.00ns)   --->   "%call_ln97 = call void @M2S_repeat_merge_3x3<4, 1, 16, ap_int<64>, MultiChanData<9u, 64u> >, i576 %k3s, i64 %k3_buffer_V_0, i64 %k3_buffer_V_1, i64 %k3_buffer_V_2, i64 %k3_buffer_V_3, i64 %k3_buffer_V_4, i64 %k3_buffer_V_5, i64 %k3_buffer_V_6, i64 %k3_buffer_V_7, i64 %k3_buffer_V_8, i32 %mul_ln93_1_loc_c161, i12 %ret_V_cast_loc_c153, i1 %skip3_c136" [deform.cpp:97]   --->   Operation 207 'call' 'call_ln97' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 208 [1/2] (0.00ns)   --->   "%call_ln44 = call void @M2S_repeat_merge_1x1_v2<4, 16, 16, ap_int<64>, MultiChanData<16u, 64u> >, i1024 %k1, i64 %k1_buffer_V_0, i64 %k1_buffer_V_1, i64 %k1_buffer_V_2, i64 %k1_buffer_V_3, i64 %k1_buffer_V_4, i64 %k1_buffer_V_5, i64 %k1_buffer_V_6, i64 %k1_buffer_V_7, i64 %k1_buffer_V_8, i64 %k1_buffer_V_9, i64 %k1_buffer_V_10, i64 %k1_buffer_V_11, i64 %k1_buffer_V_12, i64 %k1_buffer_V_13, i64 %k1_buffer_V_14, i64 %k1_buffer_V_15, i32 %mul_ln31_1_loc_c149, i24 %lshr_ln44_cast_loc_channel, i1 %skip1_c138, i32 %mul_ln31_1_loc_c154, i1 %skip1_c155" [deform.cpp:44]   --->   Operation 208 'call' 'call_ln44' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 209 [1/2] (0.00ns)   --->   "%call_ln93 = call void @M2S_repeat<16, 16, ap_int<16>, ap_int<256> >24, i256 %s_scale_1, i16 %scale_buffer3_V_0, i16 %scale_buffer3_V_1, i16 %scale_buffer3_V_2, i16 %scale_buffer3_V_3, i16 %scale_buffer3_V_4, i16 %scale_buffer3_V_5, i16 %scale_buffer3_V_6, i16 %scale_buffer3_V_7, i32 %mul_ln93_1_loc_c, i12 %ret_V_cast_loc_c151, i1 %skip3_c134" [deform.cpp:93]   --->   Operation 209 'call' 'call_ln93' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 210 [1/2] (0.00ns)   --->   "%call_ln94 = call void @M2S_repeat<16, 16, ap_int<16>, ap_int<256> >, i256 %s_bias_1, i16 %bias_buffer3_V_0, i16 %bias_buffer3_V_1, i16 %bias_buffer3_V_2, i16 %bias_buffer3_V_3, i16 %bias_buffer3_V_4, i16 %bias_buffer3_V_5, i16 %bias_buffer3_V_6, i16 %bias_buffer3_V_7, i32 %mul_ln93_1_loc_c160, i12 %ret_V_cast_loc_c152, i1 %skip3_c135" [deform.cpp:94]   --->   Operation 210 'call' 'call_ln94' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 211 [1/2] (0.00ns)   --->   "%call_ln97 = call void @M2S_repeat_merge_3x3<4, 1, 16, ap_int<64>, MultiChanData<9u, 64u> >, i576 %k3s, i64 %k3_buffer_V_0, i64 %k3_buffer_V_1, i64 %k3_buffer_V_2, i64 %k3_buffer_V_3, i64 %k3_buffer_V_4, i64 %k3_buffer_V_5, i64 %k3_buffer_V_6, i64 %k3_buffer_V_7, i64 %k3_buffer_V_8, i32 %mul_ln93_1_loc_c161, i12 %ret_V_cast_loc_c153, i1 %skip3_c136" [deform.cpp:97]   --->   Operation 211 'call' 'call_ln97' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 212 [2/2] (0.00ns)   --->   "%call_ln47 = call void @conv1x1_v4<512, 512, 1024, 16, 16, 24, 8, 4>, i128 %fin, i512 %s_conv1, i1024 %k1, i32 %mul_ln31_1_loc_c154, i16 %IC_V_loc_c, i16 %OC_V_loc_c, i1 %skip1_c155, i32 %mul_ln31_1_loc_c156, i16 %OC_V_loc_c157, i1 %skip1_c158" [deform.cpp:47]   --->   Operation 212 'call' 'call_ln47' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 213 [1/2] (0.00ns)   --->   "%call_ln47 = call void @conv1x1_v4<512, 512, 1024, 16, 16, 24, 8, 4>, i128 %fin, i512 %s_conv1, i1024 %k1, i32 %mul_ln31_1_loc_c154, i16 %IC_V_loc_c, i16 %OC_V_loc_c, i1 %skip1_c155, i32 %mul_ln31_1_loc_c156, i16 %OC_V_loc_c157, i1 %skip1_c158" [deform.cpp:47]   --->   Operation 213 'call' 'call_ln47' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 214 [2/2] (0.00ns)   --->   "%call_ln50 = call void @quantize_mul_shift<24, 8, 16, 16, 16, 16>23, i512 %s_conv1, i128 %f1, i256 %s_scale, i256 %s_bias, i32 %mul_ln31_1_loc_c156, i16 %OC_V_loc_c157, i1 %skip1_c158, i1 %relu1_c, i16 %OC_V_loc_c159" [deform.cpp:50]   --->   Operation 214 'call' 'call_ln50' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 215 [1/2] (0.00ns)   --->   "%call_ln50 = call void @quantize_mul_shift<24, 8, 16, 16, 16, 16>23, i512 %s_conv1, i128 %f1, i256 %s_scale, i256 %s_bias, i32 %mul_ln31_1_loc_c156, i16 %OC_V_loc_c157, i1 %skip1_c158, i1 %relu1_c, i16 %OC_V_loc_c159" [deform.cpp:50]   --->   Operation 215 'call' 'call_ln50' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 216 [2/2] (0.00ns)   --->   "%call_ln100 = call void @conv_3x3_linebuffer<512, 1024, 1024, 16, 8, 1024, ap_int<128>, MultiChanData<9u, 128u> >, i128 %f1, i8 %offset_s, i1152 %in_layer, i16 %D_V_loc_c145, i16 %OC_V_loc_c159, i32 %batch_c144, i1 %STRIDE_2_c132, i1 %skip3_c137, i1 %deform_c139, i16 %D_V_loc_c163, i16 %OC_V_loc_c164, i32 %batch_c165, i1 %STRIDE_2_c166, i1 %skip3_c167" [deform.cpp:100]   --->   Operation 216 'call' 'call_ln100' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 217 [1/2] (0.00ns)   --->   "%call_ln100 = call void @conv_3x3_linebuffer<512, 1024, 1024, 16, 8, 1024, ap_int<128>, MultiChanData<9u, 128u> >, i128 %f1, i8 %offset_s, i1152 %in_layer, i16 %D_V_loc_c145, i16 %OC_V_loc_c159, i32 %batch_c144, i1 %STRIDE_2_c132, i1 %skip3_c137, i1 %deform_c139, i16 %D_V_loc_c163, i16 %OC_V_loc_c164, i32 %batch_c165, i1 %STRIDE_2_c166, i1 %skip3_c167" [deform.cpp:100]   --->   Operation 217 'call' 'call_ln100' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 218 [2/2] (0.00ns)   --->   "%call_ln103 = call void @dw_deform_M<512, 1024, 16, 24, 8, 4, 1>, i1152 %in_layer, i512 %s_conv3, i576 %k3s, i16 %D_V_loc_c163, i16 %OC_V_loc_c164, i32 %batch_c165, i1 %STRIDE_2_c166, i1 %skip3_c167, i16 %OC_V_loc_c168, i1 %skip3_c169" [deform.cpp:103]   --->   Operation 218 'call' 'call_ln103' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 219 [1/2] (0.00ns)   --->   "%call_ln103 = call void @dw_deform_M<512, 1024, 16, 24, 8, 4, 1>, i1152 %in_layer, i512 %s_conv3, i576 %k3s, i16 %D_V_loc_c163, i16 %OC_V_loc_c164, i32 %batch_c165, i1 %STRIDE_2_c166, i1 %skip3_c167, i16 %OC_V_loc_c168, i1 %skip3_c169" [deform.cpp:103]   --->   Operation 219 'call' 'call_ln103' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 220 [2/2] (0.00ns)   --->   "%call_ln106 = call void @quantize_mul_shift<24, 8, 16, 16, 16, 16>, i512 %s_conv3, i128 %f3, i256 %s_scale_1, i256 %s_bias_1, i32 %mul_ln93_1_loc_c162, i16 %OC_V_loc_c168, i1 %skip3_c169, i1 %relu3_c" [deform.cpp:106]   --->   Operation 220 'call' 'call_ln106' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 221 [1/2] (0.00ns)   --->   "%call_ln106 = call void @quantize_mul_shift<24, 8, 16, 16, 16, 16>, i512 %s_conv3, i128 %f3, i256 %s_scale_1, i256 %s_bias_1, i32 %mul_ln93_1_loc_c162, i16 %OC_V_loc_c168, i1 %skip3_c169, i1 %relu3_c" [deform.cpp:106]   --->   Operation 221 'call' 'call_ln106' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 222 [2/2] (0.00ns)   --->   "%call_ln169 = call void @S2M<16, 8, 8, ap_int<128>, ap_int<128> >, i128 %f3, i128 %gmem1, i64 %out_c, i29 %select_ln169_loc_c" [deform.cpp:169]   --->   Operation 222 'call' 'call_ln169' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 223 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_18"   --->   Operation 223 'specdataflowpipeline' 'specdataflowpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 224 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_20"   --->   Operation 224 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 225 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %gmem0, void @empty_27, i32 0, i32 0, void @empty_18, i32 0, i32 2, void @empty_22, void @empty_5, void @empty_18, i32 16, i32 16, i32 16, i32 16, void @empty_18, void @empty_18"   --->   Operation 225 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 226 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %gmem0"   --->   Operation 226 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 227 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %gmem1, void @empty_27, i32 0, i32 0, void @empty_18, i32 0, i32 2, void @empty_1, void @empty_5, void @empty_18, i32 16, i32 16, i32 16, i32 16, void @empty_18, void @empty_18"   --->   Operation 227 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 228 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %gmem1"   --->   Operation 228 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 229 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem2, void @empty_27, i32 0, i32 0, void @empty_18, i32 0, i32 2, void @empty_29, void @empty_5, void @empty_18, i32 16, i32 16, i32 16, i32 16, void @empty_18, void @empty_18"   --->   Operation 229 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 230 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %gmem2"   --->   Operation 230 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 231 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem3, void @empty_27, i32 0, i32 0, void @empty_18, i32 0, i32 2, void @empty_38, void @empty_5, void @empty_18, i32 16, i32 16, i32 16, i32 16, void @empty_18, void @empty_18"   --->   Operation 231 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 232 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %gmem3"   --->   Operation 232 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 233 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem4, void @empty_27, i32 0, i32 0, void @empty_18, i32 0, i32 2, void @empty_36, void @empty_5, void @empty_18, i32 16, i32 16, i32 16, i32 16, void @empty_18, void @empty_18"   --->   Operation 233 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 234 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem4"   --->   Operation 234 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 235 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem5, void @empty_27, i32 0, i32 0, void @empty_18, i32 0, i32 2, void @empty_11, void @empty_5, void @empty_18, i32 16, i32 16, i32 16, i32 16, void @empty_18, void @empty_18"   --->   Operation 235 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 236 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem5"   --->   Operation 236 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 237 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fmap, void @empty_39, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_32, void @empty_21, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_17"   --->   Operation 237 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 238 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fmap, void @empty_35, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_17"   --->   Operation 238 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 239 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_39, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_32, void @empty_50, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_17"   --->   Operation 239 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 240 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_35, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_17"   --->   Operation 240 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 241 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %k0_1, void @empty_39, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_32, void @empty_33, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_17"   --->   Operation 241 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 242 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %k0_1, void @empty_35, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_17"   --->   Operation 242 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 243 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %k0_3, void @empty_39, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_32, void @empty_31, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_17"   --->   Operation 243 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 244 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %k0_3, void @empty_35, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_17"   --->   Operation 244 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 245 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %quant, void @empty_39, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_32, void @empty_43, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_17"   --->   Operation 245 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 246 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %quant, void @empty_35, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_17"   --->   Operation 246 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 247 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %offsets, void @empty_39, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_32, void @empty_14, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_17"   --->   Operation 247 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 248 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %offsets, void @empty_35, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_17"   --->   Operation 248 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 249 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %D"   --->   Operation 249 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 250 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %D, void @empty_39, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_32, void @empty_25, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18"   --->   Operation 250 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 251 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %D, void @empty_35, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18"   --->   Operation 251 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 252 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %IC"   --->   Operation 252 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 253 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %IC, void @empty_39, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_32, void @empty_26, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18"   --->   Operation 253 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 254 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %IC, void @empty_35, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18"   --->   Operation 254 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 255 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %OC"   --->   Operation 255 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 256 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OC, void @empty_39, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_32, void @empty_8, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18"   --->   Operation 256 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 257 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OC, void @empty_35, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18"   --->   Operation 257 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 258 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %batch"   --->   Operation 258 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 259 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %batch, void @empty_39, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_32, void @empty_16, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18"   --->   Operation 259 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 260 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %batch, void @empty_35, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18"   --->   Operation 260 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 261 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %STRIDE_2"   --->   Operation 261 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 262 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %STRIDE_2, void @empty_39, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_32, void @empty_2, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18"   --->   Operation 262 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 263 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %STRIDE_2, void @empty_35, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18"   --->   Operation 263 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 264 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %skip3"   --->   Operation 264 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 265 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %skip3, void @empty_39, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_32, void @empty_10, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18"   --->   Operation 265 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 266 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %skip3, void @empty_35, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18"   --->   Operation 266 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 267 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %skip1"   --->   Operation 267 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 268 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %skip1, void @empty_39, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_32, void @empty_28, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18"   --->   Operation 268 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 269 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %skip1, void @empty_35, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18"   --->   Operation 269 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 270 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %deform"   --->   Operation 270 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 271 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %deform, void @empty_39, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_32, void @empty_41, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18"   --->   Operation 271 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 272 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %deform, void @empty_35, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18"   --->   Operation 272 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 273 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %relu1"   --->   Operation 273 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 274 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %relu1, void @empty_39, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_32, void @empty_45, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18"   --->   Operation 274 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 275 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %relu1, void @empty_35, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18"   --->   Operation 275 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 276 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %relu3"   --->   Operation 276 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 277 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %relu3, void @empty_39, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_32, void @empty_46, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18"   --->   Operation 277 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 278 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %relu3, void @empty_35, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18"   --->   Operation 278 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 279 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_39, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_32, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18"   --->   Operation 279 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 280 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @s_conv1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %s_conv1, i512 %s_conv1"   --->   Operation 280 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 281 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %s_conv1, void @empty_34, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18"   --->   Operation 281 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 282 [1/1] (0.00ns)   --->   "%empty_98 = specchannel i32 @_ssdm_op_SpecChannel, void @k1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i1024 %k1, i1024 %k1"   --->   Operation 282 'specchannel' 'empty_98' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 283 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %k1, void @empty_34, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18"   --->   Operation 283 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 284 [1/1] (0.00ns)   --->   "%empty_99 = specchannel i32 @_ssdm_op_SpecChannel, void @s_scale_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %s_scale, i256 %s_scale"   --->   Operation 284 'specchannel' 'empty_99' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 285 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %s_scale, void @empty_34, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18"   --->   Operation 285 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 286 [1/1] (0.00ns)   --->   "%empty_100 = specchannel i32 @_ssdm_op_SpecChannel, void @s_bias_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %s_bias, i256 %s_bias"   --->   Operation 286 'specchannel' 'empty_100' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 287 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %s_bias, void @empty_34, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18"   --->   Operation 287 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 288 [1/1] (0.00ns)   --->   "%empty_101 = specchannel i32 @_ssdm_op_SpecChannel, void @in_layer_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i1152 %in_layer, i1152 %in_layer"   --->   Operation 288 'specchannel' 'empty_101' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 289 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1152 %in_layer, void @empty_34, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18"   --->   Operation 289 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 290 [1/1] (0.00ns)   --->   "%empty_102 = specchannel i32 @_ssdm_op_SpecChannel, void @k3s_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i576 %k3s, i576 %k3s"   --->   Operation 290 'specchannel' 'empty_102' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 291 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i576 %k3s, void @empty_34, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18"   --->   Operation 291 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 292 [1/1] (0.00ns)   --->   "%empty_103 = specchannel i32 @_ssdm_op_SpecChannel, void @s_conv3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %s_conv3, i512 %s_conv3"   --->   Operation 292 'specchannel' 'empty_103' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 293 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %s_conv3, void @empty_34, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18"   --->   Operation 293 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 294 [1/1] (0.00ns)   --->   "%empty_104 = specchannel i32 @_ssdm_op_SpecChannel, void @s_scale_OC_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %s_scale_1, i256 %s_scale_1"   --->   Operation 294 'specchannel' 'empty_104' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 295 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %s_scale_1, void @empty_34, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18"   --->   Operation 295 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 296 [1/1] (0.00ns)   --->   "%empty_105 = specchannel i32 @_ssdm_op_SpecChannel, void @s_bias_OC_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %s_bias_1, i256 %s_bias_1"   --->   Operation 296 'specchannel' 'empty_105' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 297 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %s_bias_1, void @empty_34, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18"   --->   Operation 297 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 298 [1/1] (0.00ns)   --->   "%empty_106 = specchannel i32 @_ssdm_op_SpecChannel, void @fin_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fin, i128 %fin"   --->   Operation 298 'specchannel' 'empty_106' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 299 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fin, void @empty_34, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18"   --->   Operation 299 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 300 [1/1] (0.00ns)   --->   "%empty_107 = specchannel i32 @_ssdm_op_SpecChannel, void @f1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %f1, i128 %f1"   --->   Operation 300 'specchannel' 'empty_107' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 301 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %f1, void @empty_34, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18"   --->   Operation 301 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 302 [1/1] (0.00ns)   --->   "%empty_108 = specchannel i32 @_ssdm_op_SpecChannel, void @f3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %f3, i128 %f3"   --->   Operation 302 'specchannel' 'empty_108' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 303 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %f3, void @empty_34, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18"   --->   Operation 303 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 304 [1/1] (0.00ns)   --->   "%empty_109 = specchannel i32 @_ssdm_op_SpecChannel, void @offset_s_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i8 %offset_s, i8 %offset_s"   --->   Operation 304 'specchannel' 'empty_109' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 305 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %offset_s, void @empty_34, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18"   --->   Operation 305 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 306 [1/1] (0.00ns)   --->   "%empty_110 = specchannel i32 @_ssdm_op_SpecChannel, void @fmap_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i64 %fmap_c, i64 %fmap_c" [deform.cpp:112]   --->   Operation 306 'specchannel' 'empty_110' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 307 [1/1] (0.00ns)   --->   "%specinterface_ln112 = specinterface void @_ssdm_op_SpecInterface, i64 %fmap_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [deform.cpp:112]   --->   Operation 307 'specinterface' 'specinterface_ln112' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 308 [1/1] (0.00ns)   --->   "%empty_111 = specchannel i32 @_ssdm_op_SpecChannel, void @out_c_str, i32 1, void @p_str, void @p_str, i32 10, i32 0, i64 %out_c, i64 %out_c" [deform.cpp:113]   --->   Operation 308 'specchannel' 'empty_111' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 309 [1/1] (0.00ns)   --->   "%specinterface_ln113 = specinterface void @_ssdm_op_SpecInterface, i64 %out_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [deform.cpp:113]   --->   Operation 309 'specinterface' 'specinterface_ln113' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 310 [1/1] (0.00ns)   --->   "%empty_112 = specchannel i32 @_ssdm_op_SpecChannel, void @k0_1_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i64 %k0_1_c, i64 %k0_1_c" [deform.cpp:10]   --->   Operation 310 'specchannel' 'empty_112' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 311 [1/1] (0.00ns)   --->   "%specinterface_ln10 = specinterface void @_ssdm_op_SpecInterface, i64 %k0_1_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [deform.cpp:10]   --->   Operation 311 'specinterface' 'specinterface_ln10' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 312 [1/1] (0.00ns)   --->   "%empty_113 = specchannel i32 @_ssdm_op_SpecChannel, void @k0_3_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i64 %k0_3_c, i64 %k0_3_c" [deform.cpp:115]   --->   Operation 312 'specchannel' 'empty_113' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 313 [1/1] (0.00ns)   --->   "%specinterface_ln115 = specinterface void @_ssdm_op_SpecInterface, i64 %k0_3_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [deform.cpp:115]   --->   Operation 313 'specinterface' 'specinterface_ln115' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 314 [1/1] (0.00ns)   --->   "%empty_114 = specchannel i32 @_ssdm_op_SpecChannel, void @quant_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i64 %quant_c, i64 %quant_c" [deform.cpp:116]   --->   Operation 314 'specchannel' 'empty_114' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 315 [1/1] (0.00ns)   --->   "%specinterface_ln116 = specinterface void @_ssdm_op_SpecInterface, i64 %quant_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [deform.cpp:116]   --->   Operation 315 'specinterface' 'specinterface_ln116' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 316 [1/1] (0.00ns)   --->   "%empty_115 = specchannel i32 @_ssdm_op_SpecChannel, void @offsets_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i64 %offsets_c, i64 %offsets_c" [deform.cpp:117]   --->   Operation 316 'specchannel' 'empty_115' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 317 [1/1] (0.00ns)   --->   "%specinterface_ln117 = specinterface void @_ssdm_op_SpecInterface, i64 %offsets_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [deform.cpp:117]   --->   Operation 317 'specinterface' 'specinterface_ln117' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 318 [1/1] (0.00ns)   --->   "%empty_116 = specchannel i32 @_ssdm_op_SpecChannel, void @D_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %D_c, i32 %D_c"   --->   Operation 318 'specchannel' 'empty_116' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 319 [1/1] (0.00ns)   --->   "%specinterface_ln301 = specinterface void @_ssdm_op_SpecInterface, i32 %D_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 319 'specinterface' 'specinterface_ln301' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 320 [1/1] (0.00ns)   --->   "%empty_117 = specchannel i32 @_ssdm_op_SpecChannel, void @D_c123_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %D_c123, i32 %D_c123"   --->   Operation 320 'specchannel' 'empty_117' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 321 [1/1] (0.00ns)   --->   "%specinterface_ln301 = specinterface void @_ssdm_op_SpecInterface, i32 %D_c123, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 321 'specinterface' 'specinterface_ln301' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 322 [1/1] (0.00ns)   --->   "%empty_118 = specchannel i32 @_ssdm_op_SpecChannel, void @D_c124_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %D_c124, i32 %D_c124"   --->   Operation 322 'specchannel' 'empty_118' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 323 [1/1] (0.00ns)   --->   "%specinterface_ln301 = specinterface void @_ssdm_op_SpecInterface, i32 %D_c124, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 323 'specinterface' 'specinterface_ln301' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 324 [1/1] (0.00ns)   --->   "%empty_119 = specchannel i32 @_ssdm_op_SpecChannel, void @IC_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %IC_c, i32 %IC_c"   --->   Operation 324 'specchannel' 'empty_119' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 325 [1/1] (0.00ns)   --->   "%specinterface_ln301 = specinterface void @_ssdm_op_SpecInterface, i32 %IC_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 325 'specinterface' 'specinterface_ln301' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 326 [1/1] (0.00ns)   --->   "%empty_120 = specchannel i32 @_ssdm_op_SpecChannel, void @IC_c125_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %IC_c125, i32 %IC_c125"   --->   Operation 326 'specchannel' 'empty_120' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 327 [1/1] (0.00ns)   --->   "%specinterface_ln301 = specinterface void @_ssdm_op_SpecInterface, i32 %IC_c125, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 327 'specinterface' 'specinterface_ln301' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 328 [1/1] (0.00ns)   --->   "%empty_121 = specchannel i32 @_ssdm_op_SpecChannel, void @OC_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %OC_c, i32 %OC_c"   --->   Operation 328 'specchannel' 'empty_121' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 329 [1/1] (0.00ns)   --->   "%specinterface_ln301 = specinterface void @_ssdm_op_SpecInterface, i32 %OC_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 329 'specinterface' 'specinterface_ln301' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 330 [1/1] (0.00ns)   --->   "%empty_122 = specchannel i32 @_ssdm_op_SpecChannel, void @OC_c126_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %OC_c126, i32 %OC_c126"   --->   Operation 330 'specchannel' 'empty_122' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 331 [1/1] (0.00ns)   --->   "%specinterface_ln301 = specinterface void @_ssdm_op_SpecInterface, i32 %OC_c126, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 331 'specinterface' 'specinterface_ln301' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 332 [1/1] (0.00ns)   --->   "%empty_123 = specchannel i32 @_ssdm_op_SpecChannel, void @OC_c127_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i32 %OC_c127, i32 %OC_c127"   --->   Operation 332 'specchannel' 'empty_123' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 333 [1/1] (0.00ns)   --->   "%specinterface_ln301 = specinterface void @_ssdm_op_SpecInterface, i32 %OC_c127, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 333 'specinterface' 'specinterface_ln301' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 334 [1/1] (0.00ns)   --->   "%empty_124 = specchannel i32 @_ssdm_op_SpecChannel, void @batch_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i32 %batch_c, i32 %batch_c" [deform.cpp:64]   --->   Operation 334 'specchannel' 'empty_124' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 335 [1/1] (0.00ns)   --->   "%specinterface_ln64 = specinterface void @_ssdm_op_SpecInterface, i32 %batch_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [deform.cpp:64]   --->   Operation 335 'specinterface' 'specinterface_ln64' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 336 [1/1] (0.00ns)   --->   "%empty_125 = specchannel i32 @_ssdm_op_SpecChannel, void @batch_c128_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %batch_c128, i32 %batch_c128" [deform.cpp:64]   --->   Operation 336 'specchannel' 'empty_125' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 337 [1/1] (0.00ns)   --->   "%specinterface_ln64 = specinterface void @_ssdm_op_SpecInterface, i32 %batch_c128, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [deform.cpp:64]   --->   Operation 337 'specinterface' 'specinterface_ln64' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 338 [1/1] (0.00ns)   --->   "%empty_126 = specchannel i32 @_ssdm_op_SpecChannel, void @batch_c129_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %batch_c129, i32 %batch_c129" [deform.cpp:64]   --->   Operation 338 'specchannel' 'empty_126' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 339 [1/1] (0.00ns)   --->   "%specinterface_ln64 = specinterface void @_ssdm_op_SpecInterface, i32 %batch_c129, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [deform.cpp:64]   --->   Operation 339 'specinterface' 'specinterface_ln64' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 340 [1/1] (0.00ns)   --->   "%empty_127 = specchannel i32 @_ssdm_op_SpecChannel, void @batch_c130_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i32 %batch_c130, i32 %batch_c130" [deform.cpp:64]   --->   Operation 340 'specchannel' 'empty_127' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 341 [1/1] (0.00ns)   --->   "%specinterface_ln64 = specinterface void @_ssdm_op_SpecInterface, i32 %batch_c130, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [deform.cpp:64]   --->   Operation 341 'specinterface' 'specinterface_ln64' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 342 [1/1] (0.00ns)   --->   "%empty_128 = specchannel i32 @_ssdm_op_SpecChannel, void @STRIDE_2_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i1 %STRIDE_2_c, i1 %STRIDE_2_c" [deform.cpp:65]   --->   Operation 342 'specchannel' 'empty_128' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 343 [1/1] (0.00ns)   --->   "%specinterface_ln65 = specinterface void @_ssdm_op_SpecInterface, i1 %STRIDE_2_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [deform.cpp:65]   --->   Operation 343 'specinterface' 'specinterface_ln65' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 344 [1/1] (0.00ns)   --->   "%empty_129 = specchannel i32 @_ssdm_op_SpecChannel, void @STRIDE_2_c131_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i1 %STRIDE_2_c131, i1 %STRIDE_2_c131" [deform.cpp:65]   --->   Operation 344 'specchannel' 'empty_129' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 345 [1/1] (0.00ns)   --->   "%specinterface_ln65 = specinterface void @_ssdm_op_SpecInterface, i1 %STRIDE_2_c131, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [deform.cpp:65]   --->   Operation 345 'specinterface' 'specinterface_ln65' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 346 [1/1] (0.00ns)   --->   "%empty_130 = specchannel i32 @_ssdm_op_SpecChannel, void @STRIDE_2_c132_str, i32 1, void @p_str, void @p_str, i32 7, i32 0, i1 %STRIDE_2_c132, i1 %STRIDE_2_c132" [deform.cpp:65]   --->   Operation 346 'specchannel' 'empty_130' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 347 [1/1] (0.00ns)   --->   "%specinterface_ln65 = specinterface void @_ssdm_op_SpecInterface, i1 %STRIDE_2_c132, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [deform.cpp:65]   --->   Operation 347 'specinterface' 'specinterface_ln65' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 348 [1/1] (0.00ns)   --->   "%empty_131 = specchannel i32 @_ssdm_op_SpecChannel, void @skip3_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i1 %skip3_c, i1 %skip3_c" [deform.cpp:66]   --->   Operation 348 'specchannel' 'empty_131' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 349 [1/1] (0.00ns)   --->   "%specinterface_ln66 = specinterface void @_ssdm_op_SpecInterface, i1 %skip3_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [deform.cpp:66]   --->   Operation 349 'specinterface' 'specinterface_ln66' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 350 [1/1] (0.00ns)   --->   "%empty_132 = specchannel i32 @_ssdm_op_SpecChannel, void @skip3_c133_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i1 %skip3_c133, i1 %skip3_c133" [deform.cpp:66]   --->   Operation 350 'specchannel' 'empty_132' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 351 [1/1] (0.00ns)   --->   "%specinterface_ln66 = specinterface void @_ssdm_op_SpecInterface, i1 %skip3_c133, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [deform.cpp:66]   --->   Operation 351 'specinterface' 'specinterface_ln66' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 352 [1/1] (0.00ns)   --->   "%empty_133 = specchannel i32 @_ssdm_op_SpecChannel, void @skip3_c134_str, i32 1, void @p_str, void @p_str, i32 4, i32 0, i1 %skip3_c134, i1 %skip3_c134" [deform.cpp:66]   --->   Operation 352 'specchannel' 'empty_133' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 353 [1/1] (0.00ns)   --->   "%specinterface_ln66 = specinterface void @_ssdm_op_SpecInterface, i1 %skip3_c134, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [deform.cpp:66]   --->   Operation 353 'specinterface' 'specinterface_ln66' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 354 [1/1] (0.00ns)   --->   "%empty_134 = specchannel i32 @_ssdm_op_SpecChannel, void @skip3_c135_str, i32 1, void @p_str, void @p_str, i32 4, i32 0, i1 %skip3_c135, i1 %skip3_c135" [deform.cpp:66]   --->   Operation 354 'specchannel' 'empty_134' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 355 [1/1] (0.00ns)   --->   "%specinterface_ln66 = specinterface void @_ssdm_op_SpecInterface, i1 %skip3_c135, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [deform.cpp:66]   --->   Operation 355 'specinterface' 'specinterface_ln66' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 356 [1/1] (0.00ns)   --->   "%empty_135 = specchannel i32 @_ssdm_op_SpecChannel, void @skip3_c136_str, i32 1, void @p_str, void @p_str, i32 4, i32 0, i1 %skip3_c136, i1 %skip3_c136" [deform.cpp:66]   --->   Operation 356 'specchannel' 'empty_135' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 357 [1/1] (0.00ns)   --->   "%specinterface_ln66 = specinterface void @_ssdm_op_SpecInterface, i1 %skip3_c136, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [deform.cpp:66]   --->   Operation 357 'specinterface' 'specinterface_ln66' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 358 [1/1] (0.00ns)   --->   "%empty_136 = specchannel i32 @_ssdm_op_SpecChannel, void @skip3_c137_str, i32 1, void @p_str, void @p_str, i32 7, i32 0, i1 %skip3_c137, i1 %skip3_c137" [deform.cpp:66]   --->   Operation 358 'specchannel' 'empty_136' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 359 [1/1] (0.00ns)   --->   "%specinterface_ln66 = specinterface void @_ssdm_op_SpecInterface, i1 %skip3_c137, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [deform.cpp:66]   --->   Operation 359 'specinterface' 'specinterface_ln66' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 360 [1/1] (0.00ns)   --->   "%empty_137 = specchannel i32 @_ssdm_op_SpecChannel, void @skip1_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i1 %skip1_c, i1 %skip1_c" [deform.cpp:17]   --->   Operation 360 'specchannel' 'empty_137' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 361 [1/1] (0.00ns)   --->   "%specinterface_ln17 = specinterface void @_ssdm_op_SpecInterface, i1 %skip1_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [deform.cpp:17]   --->   Operation 361 'specinterface' 'specinterface_ln17' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 362 [1/1] (0.00ns)   --->   "%empty_138 = specchannel i32 @_ssdm_op_SpecChannel, void @skip1_c138_str, i32 1, void @p_str, void @p_str, i32 4, i32 0, i1 %skip1_c138, i1 %skip1_c138" [deform.cpp:17]   --->   Operation 362 'specchannel' 'empty_138' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 363 [1/1] (0.00ns)   --->   "%specinterface_ln17 = specinterface void @_ssdm_op_SpecInterface, i1 %skip1_c138, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [deform.cpp:17]   --->   Operation 363 'specinterface' 'specinterface_ln17' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 364 [1/1] (0.00ns)   --->   "%empty_139 = specchannel i32 @_ssdm_op_SpecChannel, void @deform_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i1 %deform_c, i1 %deform_c" [deform.cpp:67]   --->   Operation 364 'specchannel' 'empty_139' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 365 [1/1] (0.00ns)   --->   "%specinterface_ln67 = specinterface void @_ssdm_op_SpecInterface, i1 %deform_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [deform.cpp:67]   --->   Operation 365 'specinterface' 'specinterface_ln67' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 366 [1/1] (0.00ns)   --->   "%empty_140 = specchannel i32 @_ssdm_op_SpecChannel, void @deform_c139_str, i32 1, void @p_str, void @p_str, i32 7, i32 0, i1 %deform_c139, i1 %deform_c139" [deform.cpp:67]   --->   Operation 366 'specchannel' 'empty_140' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 367 [1/1] (0.00ns)   --->   "%specinterface_ln67 = specinterface void @_ssdm_op_SpecInterface, i1 %deform_c139, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [deform.cpp:67]   --->   Operation 367 'specinterface' 'specinterface_ln67' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 368 [1/1] (0.00ns)   --->   "%empty_141 = specchannel i32 @_ssdm_op_SpecChannel, void @relu1_c_str, i32 1, void @p_str, void @p_str, i32 6, i32 0, i1 %relu1_c, i1 %relu1_c" [deform.cpp:18]   --->   Operation 368 'specchannel' 'empty_141' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 369 [1/1] (0.00ns)   --->   "%specinterface_ln18 = specinterface void @_ssdm_op_SpecInterface, i1 %relu1_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [deform.cpp:18]   --->   Operation 369 'specinterface' 'specinterface_ln18' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 370 [1/1] (0.00ns)   --->   "%empty_142 = specchannel i32 @_ssdm_op_SpecChannel, void @relu3_c_str, i32 1, void @p_str, void @p_str, i32 9, i32 0, i1 %relu3_c, i1 %relu3_c" [deform.cpp:68]   --->   Operation 370 'specchannel' 'empty_142' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 371 [1/1] (0.00ns)   --->   "%specinterface_ln68 = specinterface void @_ssdm_op_SpecInterface, i1 %relu3_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [deform.cpp:68]   --->   Operation 371 'specinterface' 'specinterface_ln68' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 372 [1/1] (0.00ns)   --->   "%empty_143 = specchannel i32 @_ssdm_op_SpecChannel, void @CONV_D_OC_loc_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %CONV_D_loc_c, i32 %CONV_D_loc_c"   --->   Operation 372 'specchannel' 'empty_143' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 373 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV_D_loc_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 373 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 374 [1/1] (0.00ns)   --->   "%empty_144 = specchannel i32 @_ssdm_op_SpecChannel, void @CONV_D_OC_loc_c140_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %CONV_D_loc_c140, i32 %CONV_D_loc_c140"   --->   Operation 374 'specchannel' 'empty_144' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 375 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV_D_loc_c140, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 375 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 376 [1/1] (0.00ns)   --->   "%empty_145 = specchannel i32 @_ssdm_op_SpecChannel, void @skip1_c141_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i1 %skip1_c141, i1 %skip1_c141" [deform.cpp:17]   --->   Operation 376 'specchannel' 'empty_145' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 377 [1/1] (0.00ns)   --->   "%specinterface_ln17 = specinterface void @_ssdm_op_SpecInterface, i1 %skip1_c141, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [deform.cpp:17]   --->   Operation 377 'specinterface' 'specinterface_ln17' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 378 [1/1] (0.00ns)   --->   "%empty_146 = specchannel i32 @_ssdm_op_SpecChannel, void @skip1_c142_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i1 %skip1_c142, i1 %skip1_c142" [deform.cpp:17]   --->   Operation 378 'specchannel' 'empty_146' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 379 [1/1] (0.00ns)   --->   "%specinterface_ln17 = specinterface void @_ssdm_op_SpecInterface, i1 %skip1_c142, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [deform.cpp:17]   --->   Operation 379 'specinterface' 'specinterface_ln17' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 380 [1/1] (0.00ns)   --->   "%empty_147 = specchannel i32 @_ssdm_op_SpecChannel, void @batch_c143_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %batch_c143, i32 %batch_c143" [deform.cpp:64]   --->   Operation 380 'specchannel' 'empty_147' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 381 [1/1] (0.00ns)   --->   "%specinterface_ln64 = specinterface void @_ssdm_op_SpecInterface, i32 %batch_c143, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [deform.cpp:64]   --->   Operation 381 'specinterface' 'specinterface_ln64' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 382 [1/1] (0.00ns)   --->   "%empty_148 = specchannel i32 @_ssdm_op_SpecChannel, void @batch_c144_str, i32 1, void @p_str, void @p_str, i32 6, i32 0, i32 %batch_c144, i32 %batch_c144" [deform.cpp:64]   --->   Operation 382 'specchannel' 'empty_148' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 383 [1/1] (0.00ns)   --->   "%specinterface_ln64 = specinterface void @_ssdm_op_SpecInterface, i32 %batch_c144, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [deform.cpp:64]   --->   Operation 383 'specinterface' 'specinterface_ln64' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 384 [1/1] (0.00ns)   --->   "%empty_149 = specchannel i32 @_ssdm_op_SpecChannel, void @D_OC_V_OC_loc_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i16 %D_V_loc_c, i16 %D_V_loc_c"   --->   Operation 384 'specchannel' 'empty_149' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 385 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %D_V_loc_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 385 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 386 [1/1] (0.00ns)   --->   "%empty_150 = specchannel i32 @_ssdm_op_SpecChannel, void @D_OC_V_OC_loc_c145_str, i32 1, void @p_str, void @p_str, i32 6, i32 0, i16 %D_V_loc_c145, i16 %D_V_loc_c145"   --->   Operation 386 'specchannel' 'empty_150' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 387 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %D_V_loc_c145, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 387 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 388 [1/1] (0.00ns)   --->   "%empty_151 = specchannel i32 @_ssdm_op_SpecChannel, void @IC_OC_V_OC_loc_c_str, i32 1, void @p_str, void @p_str, i32 4, i32 0, i16 %IC_V_loc_c, i16 %IC_V_loc_c"   --->   Operation 388 'specchannel' 'empty_151' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 389 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %IC_V_loc_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 389 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 390 [1/1] (0.00ns)   --->   "%empty_152 = specchannel i32 @_ssdm_op_SpecChannel, void @OC_OC_V_OC_loc_c_str, i32 1, void @p_str, void @p_str, i32 4, i32 0, i16 %OC_V_loc_c, i16 %OC_V_loc_c"   --->   Operation 390 'specchannel' 'empty_152' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 391 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %OC_V_loc_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 391 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 392 [1/1] (0.00ns)   --->   "%empty_153 = specchannel i32 @_ssdm_op_SpecChannel, void @OC_OC_V_OC_loc_c146_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i16 %OC_V_loc_c146, i16 %OC_V_loc_c146"   --->   Operation 392 'specchannel' 'empty_153' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 393 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %OC_V_loc_c146, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 393 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 394 [1/1] (0.00ns)   --->   "%empty_154 = specchannel i32 @_ssdm_op_SpecChannel, void @ret_OC_V_OC_1_OC_loc_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %ret_V_1_loc_c, i32 %ret_V_1_loc_c"   --->   Operation 394 'specchannel' 'empty_154' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 395 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ret_V_1_loc_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 395 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 396 [1/1] (0.00ns)   --->   "%empty_155 = specchannel i32 @_ssdm_op_SpecChannel, void @ret_OC_V_OC_1_OC_loc_c147_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %ret_V_1_loc_c147, i32 %ret_V_1_loc_c147"   --->   Operation 396 'specchannel' 'empty_155' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 397 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ret_V_1_loc_c147, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 397 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 398 [1/1] (0.00ns)   --->   "%empty_156 = specchannel i32 @_ssdm_op_SpecChannel, void @mul_OC_ln31_OC_1_OC_loc_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %mul_ln31_1_loc_c, i32 %mul_ln31_1_loc_c"   --->   Operation 398 'specchannel' 'empty_156' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 399 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mul_ln31_1_loc_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 399 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 400 [1/1] (0.00ns)   --->   "%empty_157 = specchannel i32 @_ssdm_op_SpecChannel, void @mul_OC_ln31_OC_1_OC_loc_c148_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %mul_ln31_1_loc_c148, i32 %mul_ln31_1_loc_c148"   --->   Operation 400 'specchannel' 'empty_157' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 401 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mul_ln31_1_loc_c148, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 401 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 402 [1/1] (0.00ns)   --->   "%empty_158 = specchannel i32 @_ssdm_op_SpecChannel, void @mul_OC_ln31_OC_1_OC_loc_c149_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i32 %mul_ln31_1_loc_c149, i32 %mul_ln31_1_loc_c149"   --->   Operation 402 'specchannel' 'empty_158' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 403 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mul_ln31_1_loc_c149, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 403 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 404 [1/1] (0.00ns)   --->   "%empty_159 = specchannel i32 @_ssdm_op_SpecChannel, void @ret_OC_V_OC_cast_OC_loc_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i12 %ret_V_cast_loc_c, i12 %ret_V_cast_loc_c"   --->   Operation 404 'specchannel' 'empty_159' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 405 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %ret_V_cast_loc_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 405 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 406 [1/1] (0.00ns)   --->   "%empty_160 = specchannel i32 @_ssdm_op_SpecChannel, void @ret_OC_V_OC_cast_OC_loc_c150_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i12 %ret_V_cast_loc_c150, i12 %ret_V_cast_loc_c150"   --->   Operation 406 'specchannel' 'empty_160' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 407 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %ret_V_cast_loc_c150, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 407 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 408 [1/1] (0.00ns)   --->   "%empty_161 = specchannel i32 @_ssdm_op_SpecChannel, void @ret_OC_V_OC_cast_OC_loc_c151_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i12 %ret_V_cast_loc_c151, i12 %ret_V_cast_loc_c151"   --->   Operation 408 'specchannel' 'empty_161' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 409 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %ret_V_cast_loc_c151, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 409 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 410 [1/1] (0.00ns)   --->   "%empty_162 = specchannel i32 @_ssdm_op_SpecChannel, void @ret_OC_V_OC_cast_OC_loc_c152_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i12 %ret_V_cast_loc_c152, i12 %ret_V_cast_loc_c152"   --->   Operation 410 'specchannel' 'empty_162' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 411 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %ret_V_cast_loc_c152, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 411 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 412 [1/1] (0.00ns)   --->   "%empty_163 = specchannel i32 @_ssdm_op_SpecChannel, void @ret_OC_V_OC_cast_OC_loc_c153_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i12 %ret_V_cast_loc_c153, i12 %ret_V_cast_loc_c153"   --->   Operation 412 'specchannel' 'empty_163' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 413 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %ret_V_cast_loc_c153, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 413 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 414 [1/1] (0.00ns)   --->   "%empty_164 = specchannel i32 @_ssdm_op_SpecChannel, void @mul_OC_ln31_OC_1_OC_loc_c154_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %mul_ln31_1_loc_c154, i32 %mul_ln31_1_loc_c154"   --->   Operation 414 'specchannel' 'empty_164' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 415 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mul_ln31_1_loc_c154, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 415 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 416 [1/1] (0.00ns)   --->   "%empty_165 = specchannel i32 @_ssdm_op_SpecChannel, void @skip1_c155_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i1 %skip1_c155, i1 %skip1_c155" [deform.cpp:17]   --->   Operation 416 'specchannel' 'empty_165' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 417 [1/1] (0.00ns)   --->   "%specinterface_ln17 = specinterface void @_ssdm_op_SpecInterface, i1 %skip1_c155, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [deform.cpp:17]   --->   Operation 417 'specinterface' 'specinterface_ln17' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 418 [1/1] (0.00ns)   --->   "%empty_166 = specchannel i32 @_ssdm_op_SpecChannel, void @mul_OC_ln31_OC_1_OC_loc_c156_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %mul_ln31_1_loc_c156, i32 %mul_ln31_1_loc_c156"   --->   Operation 418 'specchannel' 'empty_166' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 419 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mul_ln31_1_loc_c156, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 419 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 420 [1/1] (0.00ns)   --->   "%empty_167 = specchannel i32 @_ssdm_op_SpecChannel, void @OC_OC_V_OC_loc_c157_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i16 %OC_V_loc_c157, i16 %OC_V_loc_c157"   --->   Operation 420 'specchannel' 'empty_167' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 421 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %OC_V_loc_c157, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 421 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 422 [1/1] (0.00ns)   --->   "%empty_168 = specchannel i32 @_ssdm_op_SpecChannel, void @skip1_c158_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i1 %skip1_c158, i1 %skip1_c158" [deform.cpp:17]   --->   Operation 422 'specchannel' 'empty_168' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 423 [1/1] (0.00ns)   --->   "%specinterface_ln17 = specinterface void @_ssdm_op_SpecInterface, i1 %skip1_c158, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [deform.cpp:17]   --->   Operation 423 'specinterface' 'specinterface_ln17' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 424 [1/1] (0.00ns)   --->   "%empty_169 = specchannel i32 @_ssdm_op_SpecChannel, void @OC_OC_V_OC_loc_c159_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i16 %OC_V_loc_c159, i16 %OC_V_loc_c159"   --->   Operation 424 'specchannel' 'empty_169' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 425 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %OC_V_loc_c159, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 425 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 426 [1/1] (0.00ns)   --->   "%empty_170 = specchannel i32 @_ssdm_op_SpecChannel, void @mul_OC_ln93_OC_1_OC_loc_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %mul_ln93_1_loc_c, i32 %mul_ln93_1_loc_c"   --->   Operation 426 'specchannel' 'empty_170' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 427 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mul_ln93_1_loc_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 427 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 428 [1/1] (0.00ns)   --->   "%empty_171 = specchannel i32 @_ssdm_op_SpecChannel, void @mul_OC_ln93_OC_1_OC_loc_c160_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %mul_ln93_1_loc_c160, i32 %mul_ln93_1_loc_c160"   --->   Operation 428 'specchannel' 'empty_171' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 429 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mul_ln93_1_loc_c160, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 429 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 430 [1/1] (0.00ns)   --->   "%empty_172 = specchannel i32 @_ssdm_op_SpecChannel, void @mul_OC_ln93_OC_1_OC_loc_c161_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %mul_ln93_1_loc_c161, i32 %mul_ln93_1_loc_c161"   --->   Operation 430 'specchannel' 'empty_172' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 431 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mul_ln93_1_loc_c161, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 431 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 432 [1/1] (0.00ns)   --->   "%empty_173 = specchannel i32 @_ssdm_op_SpecChannel, void @mul_OC_ln93_OC_1_OC_loc_c162_str, i32 1, void @p_str, void @p_str, i32 7, i32 0, i32 %mul_ln93_1_loc_c162, i32 %mul_ln93_1_loc_c162"   --->   Operation 432 'specchannel' 'empty_173' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 433 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mul_ln93_1_loc_c162, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 433 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 434 [1/1] (0.00ns)   --->   "%empty_174 = specchannel i32 @_ssdm_op_SpecChannel, void @D_OC_V_OC_loc_c163_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i16 %D_V_loc_c163, i16 %D_V_loc_c163"   --->   Operation 434 'specchannel' 'empty_174' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 435 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %D_V_loc_c163, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 435 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 436 [1/1] (0.00ns)   --->   "%empty_175 = specchannel i32 @_ssdm_op_SpecChannel, void @OC_OC_V_OC_loc_c164_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i16 %OC_V_loc_c164, i16 %OC_V_loc_c164"   --->   Operation 436 'specchannel' 'empty_175' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 437 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %OC_V_loc_c164, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 437 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 438 [1/1] (0.00ns)   --->   "%empty_176 = specchannel i32 @_ssdm_op_SpecChannel, void @batch_c165_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %batch_c165, i32 %batch_c165" [deform.cpp:64]   --->   Operation 438 'specchannel' 'empty_176' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 439 [1/1] (0.00ns)   --->   "%specinterface_ln64 = specinterface void @_ssdm_op_SpecInterface, i32 %batch_c165, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [deform.cpp:64]   --->   Operation 439 'specinterface' 'specinterface_ln64' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 440 [1/1] (0.00ns)   --->   "%empty_177 = specchannel i32 @_ssdm_op_SpecChannel, void @STRIDE_2_c166_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i1 %STRIDE_2_c166, i1 %STRIDE_2_c166" [deform.cpp:65]   --->   Operation 440 'specchannel' 'empty_177' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 441 [1/1] (0.00ns)   --->   "%specinterface_ln65 = specinterface void @_ssdm_op_SpecInterface, i1 %STRIDE_2_c166, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [deform.cpp:65]   --->   Operation 441 'specinterface' 'specinterface_ln65' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 442 [1/1] (0.00ns)   --->   "%empty_178 = specchannel i32 @_ssdm_op_SpecChannel, void @skip3_c167_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i1 %skip3_c167, i1 %skip3_c167" [deform.cpp:66]   --->   Operation 442 'specchannel' 'empty_178' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 443 [1/1] (0.00ns)   --->   "%specinterface_ln66 = specinterface void @_ssdm_op_SpecInterface, i1 %skip3_c167, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [deform.cpp:66]   --->   Operation 443 'specinterface' 'specinterface_ln66' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 444 [1/1] (0.00ns)   --->   "%empty_179 = specchannel i32 @_ssdm_op_SpecChannel, void @OC_OC_V_OC_loc_c168_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i16 %OC_V_loc_c168, i16 %OC_V_loc_c168"   --->   Operation 444 'specchannel' 'empty_179' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 445 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %OC_V_loc_c168, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 445 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 446 [1/1] (0.00ns)   --->   "%empty_180 = specchannel i32 @_ssdm_op_SpecChannel, void @skip3_c169_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i1 %skip3_c169, i1 %skip3_c169" [deform.cpp:66]   --->   Operation 446 'specchannel' 'empty_180' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 447 [1/1] (0.00ns)   --->   "%specinterface_ln66 = specinterface void @_ssdm_op_SpecInterface, i1 %skip3_c169, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [deform.cpp:66]   --->   Operation 447 'specinterface' 'specinterface_ln66' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 448 [1/1] (0.00ns)   --->   "%empty_181 = specchannel i32 @_ssdm_op_SpecChannel, void @select_OC_ln169_OC_loc_c_str, i32 1, void @p_str, void @p_str, i32 8, i32 0, i29 %select_ln169_loc_c, i29 %select_ln169_loc_c"   --->   Operation 448 'specchannel' 'empty_181' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 449 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i29 %select_ln169_loc_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 449 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 450 [1/2] (0.00ns)   --->   "%call_ln169 = call void @S2M<16, 8, 8, ap_int<128>, ap_int<128> >, i128 %f3, i128 %gmem1, i64 %out_c, i29 %select_ln169_loc_c" [deform.cpp:169]   --->   Operation 450 'call' 'call_ln169' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 451 [1/1] (0.00ns)   --->   "%ret_ln223 = ret" [deform.cpp:223]   --->   Operation 451 'ret' 'ret_ln223' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ fmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ k0_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ k0_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ quant]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ offsets]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ D]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ IC]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ OC]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ batch]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ STRIDE_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ skip3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ skip1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ deform]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ relu1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ relu3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
relu3_read                 (read                ) [ 00000000000000000000]
relu1_read                 (read                ) [ 00000000000000000000]
deform_read                (read                ) [ 00000000000000000000]
skip1_read                 (read                ) [ 00000000000000000000]
skip3_read                 (read                ) [ 00000000000000000000]
STRIDE_2_read              (read                ) [ 00000000000000000000]
batch_read                 (read                ) [ 00000000000000000000]
OC_read                    (read                ) [ 00000000000000000000]
IC_read                    (read                ) [ 00000000000000000000]
D_read                     (read                ) [ 00000000000000000000]
offsets_read               (read                ) [ 00000000000000000000]
quant_read                 (read                ) [ 00000000000000000000]
k0_3_read                  (read                ) [ 00000000000000000000]
k0_1_read                  (read                ) [ 00000000000000000000]
out_read                   (read                ) [ 00000000000000000000]
fmap_read                  (read                ) [ 00000000000000000000]
select_ln169_loc_c         (alloca              ) [ 00111111111111111111]
skip3_c169                 (alloca              ) [ 00111111111111111111]
OC_V_loc_c168              (alloca              ) [ 00111111111111111111]
skip3_c167                 (alloca              ) [ 00111111111111111111]
STRIDE_2_c166              (alloca              ) [ 00111111111111111111]
batch_c165                 (alloca              ) [ 00111111111111111111]
OC_V_loc_c164              (alloca              ) [ 00111111111111111111]
D_V_loc_c163               (alloca              ) [ 00111111111111111111]
mul_ln93_1_loc_c162        (alloca              ) [ 00111111111111111111]
mul_ln93_1_loc_c161        (alloca              ) [ 00111111111111111111]
mul_ln93_1_loc_c160        (alloca              ) [ 00111111111111111111]
mul_ln93_1_loc_c           (alloca              ) [ 00111111111111111111]
OC_V_loc_c159              (alloca              ) [ 00111111111111111111]
skip1_c158                 (alloca              ) [ 00111111111111111111]
OC_V_loc_c157              (alloca              ) [ 00111111111111111111]
mul_ln31_1_loc_c156        (alloca              ) [ 00111111111111111111]
skip1_c155                 (alloca              ) [ 00111111111111111111]
mul_ln31_1_loc_c154        (alloca              ) [ 00111111111111111111]
ret_V_cast_loc_c153        (alloca              ) [ 00111111111111111111]
ret_V_cast_loc_c152        (alloca              ) [ 00111111111111111111]
ret_V_cast_loc_c151        (alloca              ) [ 00111111111111111111]
ret_V_cast_loc_c150        (alloca              ) [ 00111111111111111111]
ret_V_cast_loc_c           (alloca              ) [ 00111111111111111111]
mul_ln31_1_loc_c149        (alloca              ) [ 00111111111111111111]
mul_ln31_1_loc_c148        (alloca              ) [ 00111111111111111111]
mul_ln31_1_loc_c           (alloca              ) [ 00111111111111111111]
ret_V_1_loc_c147           (alloca              ) [ 00111111111111111111]
ret_V_1_loc_c              (alloca              ) [ 00111111111111111111]
OC_V_loc_c146              (alloca              ) [ 00111111111111111111]
OC_V_loc_c                 (alloca              ) [ 00111111111111111111]
IC_V_loc_c                 (alloca              ) [ 00111111111111111111]
D_V_loc_c145               (alloca              ) [ 00111111111111111111]
D_V_loc_c                  (alloca              ) [ 00111111111111111111]
batch_c144                 (alloca              ) [ 00111111111111111111]
batch_c143                 (alloca              ) [ 00111111111111111111]
skip1_c142                 (alloca              ) [ 00111111111111111111]
skip1_c141                 (alloca              ) [ 00111111111111111111]
CONV_D_loc_c140            (alloca              ) [ 00111111111111111111]
CONV_D_loc_c               (alloca              ) [ 00111111111111111111]
relu3_c                    (alloca              ) [ 01111111111111111111]
relu1_c                    (alloca              ) [ 01111111111111111111]
deform_c139                (alloca              ) [ 01111111111111111111]
deform_c                   (alloca              ) [ 01111111111111111111]
skip1_c138                 (alloca              ) [ 01111111111111111111]
skip1_c                    (alloca              ) [ 01111111111111111111]
skip3_c137                 (alloca              ) [ 01111111111111111111]
skip3_c136                 (alloca              ) [ 01111111111111111111]
skip3_c135                 (alloca              ) [ 01111111111111111111]
skip3_c134                 (alloca              ) [ 01111111111111111111]
skip3_c133                 (alloca              ) [ 01111111111111111111]
skip3_c                    (alloca              ) [ 01111111111111111111]
STRIDE_2_c132              (alloca              ) [ 01111111111111111111]
STRIDE_2_c131              (alloca              ) [ 01111111111111111111]
STRIDE_2_c                 (alloca              ) [ 01111111111111111111]
batch_c130                 (alloca              ) [ 01111111111111111111]
batch_c129                 (alloca              ) [ 01111111111111111111]
batch_c128                 (alloca              ) [ 01111111111111111111]
batch_c                    (alloca              ) [ 01111111111111111111]
OC_c127                    (alloca              ) [ 01111111111111111111]
OC_c126                    (alloca              ) [ 01111111111111111111]
OC_c                       (alloca              ) [ 01111111111111111111]
IC_c125                    (alloca              ) [ 01111111111111111111]
IC_c                       (alloca              ) [ 01111111111111111111]
D_c124                     (alloca              ) [ 01111111111111111111]
D_c123                     (alloca              ) [ 01111111111111111111]
D_c                        (alloca              ) [ 01111111111111111111]
offsets_c                  (alloca              ) [ 01111111111111111111]
quant_c                    (alloca              ) [ 01111111111111111111]
k0_3_c                     (alloca              ) [ 01111111111111111111]
k0_1_c                     (alloca              ) [ 01111111111111111111]
out_c                      (alloca              ) [ 01111111111111111111]
fmap_c                     (alloca              ) [ 01111111111111111111]
s_conv1                    (alloca              ) [ 00111111111111111111]
k1                         (alloca              ) [ 00111111111111111111]
s_scale                    (alloca              ) [ 00111111111111111111]
s_bias                     (alloca              ) [ 00111111111111111111]
in_layer                   (alloca              ) [ 00111111111111111111]
k3s                        (alloca              ) [ 00111111111111111111]
s_conv3                    (alloca              ) [ 00111111111111111111]
s_scale_1                  (alloca              ) [ 00111111111111111111]
s_bias_1                   (alloca              ) [ 00111111111111111111]
fin                        (alloca              ) [ 00111111111111111111]
f1                         (alloca              ) [ 00111111111111111111]
f3                         (alloca              ) [ 00111111111111111111]
offset_s                   (alloca              ) [ 00111111111111111111]
k1_buffer_V_0              (alloca              ) [ 00111111000000000000]
k1_buffer_V_1              (alloca              ) [ 00111111000000000000]
k1_buffer_V_2              (alloca              ) [ 00111111000000000000]
k1_buffer_V_3              (alloca              ) [ 00111111000000000000]
k1_buffer_V_4              (alloca              ) [ 00111111000000000000]
k1_buffer_V_5              (alloca              ) [ 00111111000000000000]
k1_buffer_V_6              (alloca              ) [ 00111111000000000000]
k1_buffer_V_7              (alloca              ) [ 00111111000000000000]
k1_buffer_V_8              (alloca              ) [ 00111111000000000000]
k1_buffer_V_9              (alloca              ) [ 00111111000000000000]
k1_buffer_V_10             (alloca              ) [ 00111111000000000000]
k1_buffer_V_11             (alloca              ) [ 00111111000000000000]
k1_buffer_V_12             (alloca              ) [ 00111111000000000000]
k1_buffer_V_13             (alloca              ) [ 00111111000000000000]
k1_buffer_V_14             (alloca              ) [ 00111111000000000000]
k1_buffer_V_15             (alloca              ) [ 00111111000000000000]
k3_buffer_V_0              (alloca              ) [ 00111111000000000000]
k3_buffer_V_1              (alloca              ) [ 00111111000000000000]
k3_buffer_V_2              (alloca              ) [ 00111111000000000000]
k3_buffer_V_3              (alloca              ) [ 00111111000000000000]
k3_buffer_V_4              (alloca              ) [ 00111111000000000000]
k3_buffer_V_5              (alloca              ) [ 00111111000000000000]
k3_buffer_V_6              (alloca              ) [ 00111111000000000000]
k3_buffer_V_7              (alloca              ) [ 00111111000000000000]
k3_buffer_V_8              (alloca              ) [ 00111111000000000000]
scale_buffer3_V_0          (alloca              ) [ 00111111000000000000]
scale_buffer3_V_1          (alloca              ) [ 00111111000000000000]
scale_buffer3_V_2          (alloca              ) [ 00111111000000000000]
scale_buffer3_V_3          (alloca              ) [ 00111111000000000000]
scale_buffer3_V_4          (alloca              ) [ 00111111000000000000]
scale_buffer3_V_5          (alloca              ) [ 00111111000000000000]
scale_buffer3_V_6          (alloca              ) [ 00111111000000000000]
scale_buffer3_V_7          (alloca              ) [ 00111111000000000000]
bias_buffer3_V_0           (alloca              ) [ 00111111000000000000]
bias_buffer3_V_1           (alloca              ) [ 00111111000000000000]
bias_buffer3_V_2           (alloca              ) [ 00111111000000000000]
bias_buffer3_V_3           (alloca              ) [ 00111111000000000000]
bias_buffer3_V_4           (alloca              ) [ 00111111000000000000]
bias_buffer3_V_5           (alloca              ) [ 00111111000000000000]
bias_buffer3_V_6           (alloca              ) [ 00111111000000000000]
bias_buffer3_V_7           (alloca              ) [ 00111111000000000000]
scale_buffer1_V_0          (alloca              ) [ 00111100000000000000]
scale_buffer1_V_1          (alloca              ) [ 00111100000000000000]
scale_buffer1_V_2          (alloca              ) [ 00111100000000000000]
scale_buffer1_V_3          (alloca              ) [ 00111100000000000000]
scale_buffer1_V_4          (alloca              ) [ 00111100000000000000]
scale_buffer1_V_5          (alloca              ) [ 00111100000000000000]
scale_buffer1_V_6          (alloca              ) [ 00111100000000000000]
scale_buffer1_V_7          (alloca              ) [ 00111100000000000000]
bias_buffer1_V_0           (alloca              ) [ 00111100000000000000]
bias_buffer1_V_1           (alloca              ) [ 00111100000000000000]
bias_buffer1_V_2           (alloca              ) [ 00111100000000000000]
bias_buffer1_V_3           (alloca              ) [ 00111100000000000000]
bias_buffer1_V_4           (alloca              ) [ 00111100000000000000]
bias_buffer1_V_5           (alloca              ) [ 00111100000000000000]
bias_buffer1_V_6           (alloca              ) [ 00111100000000000000]
bias_buffer1_V_7           (alloca              ) [ 00111100000000000000]
call_ln112                 (call                ) [ 00000000000000000000]
call_ln301                 (call                ) [ 00000000000000000000]
select_ln160_loc_channel   (call                ) [ 00001100000000000000]
call_ln163                 (call                ) [ 00000000000000000000]
call_ln301                 (call                ) [ 00000000000000000000]
call_ln157                 (call                ) [ 00000000000000000000]
call_ln160                 (call                ) [ 00000000000000000000]
call_ln31                  (call                ) [ 00000000000000000000]
call_ln32                  (call                ) [ 00000000000000000000]
call_ln10                  (call                ) [ 00000000000000000000]
lshr_ln44_cast_loc_channel (call                ) [ 00000011000000000000]
call_ln115                 (call                ) [ 00000000000000000000]
call_ln65                  (call                ) [ 00000000000000000000]
call_ln64                  (call                ) [ 00000000000000000000]
call_ln44                  (call                ) [ 00000000000000000000]
call_ln93                  (call                ) [ 00000000000000000000]
call_ln94                  (call                ) [ 00000000000000000000]
call_ln97                  (call                ) [ 00000000000000000000]
call_ln47                  (call                ) [ 00000000000000000000]
call_ln50                  (call                ) [ 00000000000000000000]
call_ln100                 (call                ) [ 00000000000000000000]
call_ln103                 (call                ) [ 00000000000000000000]
call_ln106                 (call                ) [ 00000000000000000000]
specdataflowpipeline_ln0   (specdataflowpipeline) [ 00000000000000000000]
spectopmodule_ln0          (spectopmodule       ) [ 00000000000000000000]
specinterface_ln0          (specinterface       ) [ 00000000000000000000]
specbitsmap_ln0            (specbitsmap         ) [ 00000000000000000000]
specinterface_ln0          (specinterface       ) [ 00000000000000000000]
specbitsmap_ln0            (specbitsmap         ) [ 00000000000000000000]
specinterface_ln0          (specinterface       ) [ 00000000000000000000]
specbitsmap_ln0            (specbitsmap         ) [ 00000000000000000000]
specinterface_ln0          (specinterface       ) [ 00000000000000000000]
specbitsmap_ln0            (specbitsmap         ) [ 00000000000000000000]
specinterface_ln0          (specinterface       ) [ 00000000000000000000]
specbitsmap_ln0            (specbitsmap         ) [ 00000000000000000000]
specinterface_ln0          (specinterface       ) [ 00000000000000000000]
specbitsmap_ln0            (specbitsmap         ) [ 00000000000000000000]
specinterface_ln0          (specinterface       ) [ 00000000000000000000]
specinterface_ln0          (specinterface       ) [ 00000000000000000000]
specinterface_ln0          (specinterface       ) [ 00000000000000000000]
specinterface_ln0          (specinterface       ) [ 00000000000000000000]
specinterface_ln0          (specinterface       ) [ 00000000000000000000]
specinterface_ln0          (specinterface       ) [ 00000000000000000000]
specinterface_ln0          (specinterface       ) [ 00000000000000000000]
specinterface_ln0          (specinterface       ) [ 00000000000000000000]
specinterface_ln0          (specinterface       ) [ 00000000000000000000]
specinterface_ln0          (specinterface       ) [ 00000000000000000000]
specinterface_ln0          (specinterface       ) [ 00000000000000000000]
specinterface_ln0          (specinterface       ) [ 00000000000000000000]
specbitsmap_ln0            (specbitsmap         ) [ 00000000000000000000]
specinterface_ln0          (specinterface       ) [ 00000000000000000000]
specinterface_ln0          (specinterface       ) [ 00000000000000000000]
specbitsmap_ln0            (specbitsmap         ) [ 00000000000000000000]
specinterface_ln0          (specinterface       ) [ 00000000000000000000]
specinterface_ln0          (specinterface       ) [ 00000000000000000000]
specbitsmap_ln0            (specbitsmap         ) [ 00000000000000000000]
specinterface_ln0          (specinterface       ) [ 00000000000000000000]
specinterface_ln0          (specinterface       ) [ 00000000000000000000]
specbitsmap_ln0            (specbitsmap         ) [ 00000000000000000000]
specinterface_ln0          (specinterface       ) [ 00000000000000000000]
specinterface_ln0          (specinterface       ) [ 00000000000000000000]
specbitsmap_ln0            (specbitsmap         ) [ 00000000000000000000]
specinterface_ln0          (specinterface       ) [ 00000000000000000000]
specinterface_ln0          (specinterface       ) [ 00000000000000000000]
specbitsmap_ln0            (specbitsmap         ) [ 00000000000000000000]
specinterface_ln0          (specinterface       ) [ 00000000000000000000]
specinterface_ln0          (specinterface       ) [ 00000000000000000000]
specbitsmap_ln0            (specbitsmap         ) [ 00000000000000000000]
specinterface_ln0          (specinterface       ) [ 00000000000000000000]
specinterface_ln0          (specinterface       ) [ 00000000000000000000]
specbitsmap_ln0            (specbitsmap         ) [ 00000000000000000000]
specinterface_ln0          (specinterface       ) [ 00000000000000000000]
specinterface_ln0          (specinterface       ) [ 00000000000000000000]
specbitsmap_ln0            (specbitsmap         ) [ 00000000000000000000]
specinterface_ln0          (specinterface       ) [ 00000000000000000000]
specinterface_ln0          (specinterface       ) [ 00000000000000000000]
specbitsmap_ln0            (specbitsmap         ) [ 00000000000000000000]
specinterface_ln0          (specinterface       ) [ 00000000000000000000]
specinterface_ln0          (specinterface       ) [ 00000000000000000000]
specinterface_ln0          (specinterface       ) [ 00000000000000000000]
empty                      (specchannel         ) [ 00000000000000000000]
specinterface_ln0          (specinterface       ) [ 00000000000000000000]
empty_98                   (specchannel         ) [ 00000000000000000000]
specinterface_ln0          (specinterface       ) [ 00000000000000000000]
empty_99                   (specchannel         ) [ 00000000000000000000]
specinterface_ln0          (specinterface       ) [ 00000000000000000000]
empty_100                  (specchannel         ) [ 00000000000000000000]
specinterface_ln0          (specinterface       ) [ 00000000000000000000]
empty_101                  (specchannel         ) [ 00000000000000000000]
specinterface_ln0          (specinterface       ) [ 00000000000000000000]
empty_102                  (specchannel         ) [ 00000000000000000000]
specinterface_ln0          (specinterface       ) [ 00000000000000000000]
empty_103                  (specchannel         ) [ 00000000000000000000]
specinterface_ln0          (specinterface       ) [ 00000000000000000000]
empty_104                  (specchannel         ) [ 00000000000000000000]
specinterface_ln0          (specinterface       ) [ 00000000000000000000]
empty_105                  (specchannel         ) [ 00000000000000000000]
specinterface_ln0          (specinterface       ) [ 00000000000000000000]
empty_106                  (specchannel         ) [ 00000000000000000000]
specinterface_ln0          (specinterface       ) [ 00000000000000000000]
empty_107                  (specchannel         ) [ 00000000000000000000]
specinterface_ln0          (specinterface       ) [ 00000000000000000000]
empty_108                  (specchannel         ) [ 00000000000000000000]
specinterface_ln0          (specinterface       ) [ 00000000000000000000]
empty_109                  (specchannel         ) [ 00000000000000000000]
specinterface_ln0          (specinterface       ) [ 00000000000000000000]
empty_110                  (specchannel         ) [ 00000000000000000000]
specinterface_ln112        (specinterface       ) [ 00000000000000000000]
empty_111                  (specchannel         ) [ 00000000000000000000]
specinterface_ln113        (specinterface       ) [ 00000000000000000000]
empty_112                  (specchannel         ) [ 00000000000000000000]
specinterface_ln10         (specinterface       ) [ 00000000000000000000]
empty_113                  (specchannel         ) [ 00000000000000000000]
specinterface_ln115        (specinterface       ) [ 00000000000000000000]
empty_114                  (specchannel         ) [ 00000000000000000000]
specinterface_ln116        (specinterface       ) [ 00000000000000000000]
empty_115                  (specchannel         ) [ 00000000000000000000]
specinterface_ln117        (specinterface       ) [ 00000000000000000000]
empty_116                  (specchannel         ) [ 00000000000000000000]
specinterface_ln301        (specinterface       ) [ 00000000000000000000]
empty_117                  (specchannel         ) [ 00000000000000000000]
specinterface_ln301        (specinterface       ) [ 00000000000000000000]
empty_118                  (specchannel         ) [ 00000000000000000000]
specinterface_ln301        (specinterface       ) [ 00000000000000000000]
empty_119                  (specchannel         ) [ 00000000000000000000]
specinterface_ln301        (specinterface       ) [ 00000000000000000000]
empty_120                  (specchannel         ) [ 00000000000000000000]
specinterface_ln301        (specinterface       ) [ 00000000000000000000]
empty_121                  (specchannel         ) [ 00000000000000000000]
specinterface_ln301        (specinterface       ) [ 00000000000000000000]
empty_122                  (specchannel         ) [ 00000000000000000000]
specinterface_ln301        (specinterface       ) [ 00000000000000000000]
empty_123                  (specchannel         ) [ 00000000000000000000]
specinterface_ln301        (specinterface       ) [ 00000000000000000000]
empty_124                  (specchannel         ) [ 00000000000000000000]
specinterface_ln64         (specinterface       ) [ 00000000000000000000]
empty_125                  (specchannel         ) [ 00000000000000000000]
specinterface_ln64         (specinterface       ) [ 00000000000000000000]
empty_126                  (specchannel         ) [ 00000000000000000000]
specinterface_ln64         (specinterface       ) [ 00000000000000000000]
empty_127                  (specchannel         ) [ 00000000000000000000]
specinterface_ln64         (specinterface       ) [ 00000000000000000000]
empty_128                  (specchannel         ) [ 00000000000000000000]
specinterface_ln65         (specinterface       ) [ 00000000000000000000]
empty_129                  (specchannel         ) [ 00000000000000000000]
specinterface_ln65         (specinterface       ) [ 00000000000000000000]
empty_130                  (specchannel         ) [ 00000000000000000000]
specinterface_ln65         (specinterface       ) [ 00000000000000000000]
empty_131                  (specchannel         ) [ 00000000000000000000]
specinterface_ln66         (specinterface       ) [ 00000000000000000000]
empty_132                  (specchannel         ) [ 00000000000000000000]
specinterface_ln66         (specinterface       ) [ 00000000000000000000]
empty_133                  (specchannel         ) [ 00000000000000000000]
specinterface_ln66         (specinterface       ) [ 00000000000000000000]
empty_134                  (specchannel         ) [ 00000000000000000000]
specinterface_ln66         (specinterface       ) [ 00000000000000000000]
empty_135                  (specchannel         ) [ 00000000000000000000]
specinterface_ln66         (specinterface       ) [ 00000000000000000000]
empty_136                  (specchannel         ) [ 00000000000000000000]
specinterface_ln66         (specinterface       ) [ 00000000000000000000]
empty_137                  (specchannel         ) [ 00000000000000000000]
specinterface_ln17         (specinterface       ) [ 00000000000000000000]
empty_138                  (specchannel         ) [ 00000000000000000000]
specinterface_ln17         (specinterface       ) [ 00000000000000000000]
empty_139                  (specchannel         ) [ 00000000000000000000]
specinterface_ln67         (specinterface       ) [ 00000000000000000000]
empty_140                  (specchannel         ) [ 00000000000000000000]
specinterface_ln67         (specinterface       ) [ 00000000000000000000]
empty_141                  (specchannel         ) [ 00000000000000000000]
specinterface_ln18         (specinterface       ) [ 00000000000000000000]
empty_142                  (specchannel         ) [ 00000000000000000000]
specinterface_ln68         (specinterface       ) [ 00000000000000000000]
empty_143                  (specchannel         ) [ 00000000000000000000]
specinterface_ln0          (specinterface       ) [ 00000000000000000000]
empty_144                  (specchannel         ) [ 00000000000000000000]
specinterface_ln0          (specinterface       ) [ 00000000000000000000]
empty_145                  (specchannel         ) [ 00000000000000000000]
specinterface_ln17         (specinterface       ) [ 00000000000000000000]
empty_146                  (specchannel         ) [ 00000000000000000000]
specinterface_ln17         (specinterface       ) [ 00000000000000000000]
empty_147                  (specchannel         ) [ 00000000000000000000]
specinterface_ln64         (specinterface       ) [ 00000000000000000000]
empty_148                  (specchannel         ) [ 00000000000000000000]
specinterface_ln64         (specinterface       ) [ 00000000000000000000]
empty_149                  (specchannel         ) [ 00000000000000000000]
specinterface_ln0          (specinterface       ) [ 00000000000000000000]
empty_150                  (specchannel         ) [ 00000000000000000000]
specinterface_ln0          (specinterface       ) [ 00000000000000000000]
empty_151                  (specchannel         ) [ 00000000000000000000]
specinterface_ln0          (specinterface       ) [ 00000000000000000000]
empty_152                  (specchannel         ) [ 00000000000000000000]
specinterface_ln0          (specinterface       ) [ 00000000000000000000]
empty_153                  (specchannel         ) [ 00000000000000000000]
specinterface_ln0          (specinterface       ) [ 00000000000000000000]
empty_154                  (specchannel         ) [ 00000000000000000000]
specinterface_ln0          (specinterface       ) [ 00000000000000000000]
empty_155                  (specchannel         ) [ 00000000000000000000]
specinterface_ln0          (specinterface       ) [ 00000000000000000000]
empty_156                  (specchannel         ) [ 00000000000000000000]
specinterface_ln0          (specinterface       ) [ 00000000000000000000]
empty_157                  (specchannel         ) [ 00000000000000000000]
specinterface_ln0          (specinterface       ) [ 00000000000000000000]
empty_158                  (specchannel         ) [ 00000000000000000000]
specinterface_ln0          (specinterface       ) [ 00000000000000000000]
empty_159                  (specchannel         ) [ 00000000000000000000]
specinterface_ln0          (specinterface       ) [ 00000000000000000000]
empty_160                  (specchannel         ) [ 00000000000000000000]
specinterface_ln0          (specinterface       ) [ 00000000000000000000]
empty_161                  (specchannel         ) [ 00000000000000000000]
specinterface_ln0          (specinterface       ) [ 00000000000000000000]
empty_162                  (specchannel         ) [ 00000000000000000000]
specinterface_ln0          (specinterface       ) [ 00000000000000000000]
empty_163                  (specchannel         ) [ 00000000000000000000]
specinterface_ln0          (specinterface       ) [ 00000000000000000000]
empty_164                  (specchannel         ) [ 00000000000000000000]
specinterface_ln0          (specinterface       ) [ 00000000000000000000]
empty_165                  (specchannel         ) [ 00000000000000000000]
specinterface_ln17         (specinterface       ) [ 00000000000000000000]
empty_166                  (specchannel         ) [ 00000000000000000000]
specinterface_ln0          (specinterface       ) [ 00000000000000000000]
empty_167                  (specchannel         ) [ 00000000000000000000]
specinterface_ln0          (specinterface       ) [ 00000000000000000000]
empty_168                  (specchannel         ) [ 00000000000000000000]
specinterface_ln17         (specinterface       ) [ 00000000000000000000]
empty_169                  (specchannel         ) [ 00000000000000000000]
specinterface_ln0          (specinterface       ) [ 00000000000000000000]
empty_170                  (specchannel         ) [ 00000000000000000000]
specinterface_ln0          (specinterface       ) [ 00000000000000000000]
empty_171                  (specchannel         ) [ 00000000000000000000]
specinterface_ln0          (specinterface       ) [ 00000000000000000000]
empty_172                  (specchannel         ) [ 00000000000000000000]
specinterface_ln0          (specinterface       ) [ 00000000000000000000]
empty_173                  (specchannel         ) [ 00000000000000000000]
specinterface_ln0          (specinterface       ) [ 00000000000000000000]
empty_174                  (specchannel         ) [ 00000000000000000000]
specinterface_ln0          (specinterface       ) [ 00000000000000000000]
empty_175                  (specchannel         ) [ 00000000000000000000]
specinterface_ln0          (specinterface       ) [ 00000000000000000000]
empty_176                  (specchannel         ) [ 00000000000000000000]
specinterface_ln64         (specinterface       ) [ 00000000000000000000]
empty_177                  (specchannel         ) [ 00000000000000000000]
specinterface_ln65         (specinterface       ) [ 00000000000000000000]
empty_178                  (specchannel         ) [ 00000000000000000000]
specinterface_ln66         (specinterface       ) [ 00000000000000000000]
empty_179                  (specchannel         ) [ 00000000000000000000]
specinterface_ln0          (specinterface       ) [ 00000000000000000000]
empty_180                  (specchannel         ) [ 00000000000000000000]
specinterface_ln66         (specinterface       ) [ 00000000000000000000]
empty_181                  (specchannel         ) [ 00000000000000000000]
specinterface_ln0          (specinterface       ) [ 00000000000000000000]
call_ln169                 (call                ) [ 00000000000000000000]
ret_ln223                  (ret                 ) [ 00000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="gmem2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="gmem3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="gmem4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="gmem5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="fmap">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fmap"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_r">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="k0_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k0_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="k0_3">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k0_3"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="quant">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="quant"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="offsets">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="offsets"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="D">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="D"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="IC">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IC"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="OC">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OC"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="batch">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="batch"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="STRIDE_2">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="STRIDE_2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="skip3">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="skip3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="skip1">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="skip1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="deform">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="deform"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="relu1">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="relu1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="relu3">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="relu3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top.entry39"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Block_.split77_proc"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Block_.split7793_proc"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="PackReadBuffer<ap_int<16> >"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Block_.split7796_proc"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M2S_addr<ap_uint<8>, ap_uint<8> >"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M2S<16, 8, 8, ap_int<128>, ap_int<128> >"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M2S_repeat<16, 16, ap_int<16>, ap_int<256> >21"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M2S_repeat<16, 16, ap_int<16>, ap_int<256> >22"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_VITIS_LOOP_38_1_proc"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_VITIS_LOOP_88_1_proc"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Block__Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb.exit_proc"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Block__Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb.exit89_proc"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Block__Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi16ELi16EEvRN3hls6streamI6ap_intIXmlT4_T_EELi0EEERNS1_IS2_IXmlT4_T0_EELi0EEEPS2_IXmlT6_T_EEPS2_IXT7_EEPS2_IXT8_EE7ap_uintILi16EESG_SG_ibb.exit.i_proc"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M2S_repeat_merge_1x1_v2<4, 16, 16, ap_int<64>, MultiChanData<16u, 64u> >"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M2S_repeat<16, 16, ap_int<16>, ap_int<256> >24"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M2S_repeat<16, 16, ap_int<16>, ap_int<256> >"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M2S_repeat_merge_3x3<4, 1, 16, ap_int<64>, MultiChanData<9u, 64u> >"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1x1_v4<512, 512, 1024, 16, 16, 24, 8, 4>"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="quantize_mul_shift<24, 8, 16, 16, 16, 16>23"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_3x3_linebuffer<512, 1024, 1024, 16, 8, 1024, ap_int<128>, MultiChanData<9u, 128u> >"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dw_deform_M<512, 1024, 16, 24, 8, 4, 1>"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="quantize_mul_shift<24, 8, 16, 16, 16, 16>"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="S2M<16, 8, 8, ap_int<128>, ap_int<128> >"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_38"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_36"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_39"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_32"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_35"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_50"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_33"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_31"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_43"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_28"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_41"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_45"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_46"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_conv1_str"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_34"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="k1_str"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_scale_str"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_bias_str"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_layer_str"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="k3s_str"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_conv3_str"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_scale_OC_1_str"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_bias_OC_1_str"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fin_str"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="f1_str"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="f3_str"/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="offset_s_str"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fmap_c_str"/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_c_str"/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="k0_1_c_str"/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="k0_3_c_str"/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="quant_c_str"/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="offsets_c_str"/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="D_c_str"/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="D_c123_str"/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="D_c124_str"/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="IC_c_str"/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="IC_c125_str"/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="OC_c_str"/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="OC_c126_str"/></StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="OC_c127_str"/></StgValue>
</bind>
</comp>

<comp id="244" class="1001" name="const_244">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="batch_c_str"/></StgValue>
</bind>
</comp>

<comp id="246" class="1001" name="const_246">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="batch_c128_str"/></StgValue>
</bind>
</comp>

<comp id="248" class="1001" name="const_248">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="batch_c129_str"/></StgValue>
</bind>
</comp>

<comp id="250" class="1001" name="const_250">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="batch_c130_str"/></StgValue>
</bind>
</comp>

<comp id="252" class="1001" name="const_252">
<pin_list>
<pin id="253" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="STRIDE_2_c_str"/></StgValue>
</bind>
</comp>

<comp id="254" class="1001" name="const_254">
<pin_list>
<pin id="255" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="STRIDE_2_c131_str"/></StgValue>
</bind>
</comp>

<comp id="256" class="1001" name="const_256">
<pin_list>
<pin id="257" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="STRIDE_2_c132_str"/></StgValue>
</bind>
</comp>

<comp id="258" class="1001" name="const_258">
<pin_list>
<pin id="259" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="260" class="1001" name="const_260">
<pin_list>
<pin id="261" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="skip3_c_str"/></StgValue>
</bind>
</comp>

<comp id="262" class="1001" name="const_262">
<pin_list>
<pin id="263" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="skip3_c133_str"/></StgValue>
</bind>
</comp>

<comp id="264" class="1001" name="const_264">
<pin_list>
<pin id="265" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="skip3_c134_str"/></StgValue>
</bind>
</comp>

<comp id="266" class="1001" name="const_266">
<pin_list>
<pin id="267" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="268" class="1001" name="const_268">
<pin_list>
<pin id="269" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="skip3_c135_str"/></StgValue>
</bind>
</comp>

<comp id="270" class="1001" name="const_270">
<pin_list>
<pin id="271" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="skip3_c136_str"/></StgValue>
</bind>
</comp>

<comp id="272" class="1001" name="const_272">
<pin_list>
<pin id="273" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="skip3_c137_str"/></StgValue>
</bind>
</comp>

<comp id="274" class="1001" name="const_274">
<pin_list>
<pin id="275" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="skip1_c_str"/></StgValue>
</bind>
</comp>

<comp id="276" class="1001" name="const_276">
<pin_list>
<pin id="277" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="skip1_c138_str"/></StgValue>
</bind>
</comp>

<comp id="278" class="1001" name="const_278">
<pin_list>
<pin id="279" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="deform_c_str"/></StgValue>
</bind>
</comp>

<comp id="280" class="1001" name="const_280">
<pin_list>
<pin id="281" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="deform_c139_str"/></StgValue>
</bind>
</comp>

<comp id="282" class="1001" name="const_282">
<pin_list>
<pin id="283" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="relu1_c_str"/></StgValue>
</bind>
</comp>

<comp id="284" class="1001" name="const_284">
<pin_list>
<pin id="285" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="286" class="1001" name="const_286">
<pin_list>
<pin id="287" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="relu3_c_str"/></StgValue>
</bind>
</comp>

<comp id="288" class="1001" name="const_288">
<pin_list>
<pin id="289" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="290" class="1001" name="const_290">
<pin_list>
<pin id="291" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="CONV_D_OC_loc_c_str"/></StgValue>
</bind>
</comp>

<comp id="292" class="1001" name="const_292">
<pin_list>
<pin id="293" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="CONV_D_OC_loc_c140_str"/></StgValue>
</bind>
</comp>

<comp id="294" class="1001" name="const_294">
<pin_list>
<pin id="295" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="skip1_c141_str"/></StgValue>
</bind>
</comp>

<comp id="296" class="1001" name="const_296">
<pin_list>
<pin id="297" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="skip1_c142_str"/></StgValue>
</bind>
</comp>

<comp id="298" class="1001" name="const_298">
<pin_list>
<pin id="299" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="batch_c143_str"/></StgValue>
</bind>
</comp>

<comp id="300" class="1001" name="const_300">
<pin_list>
<pin id="301" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="batch_c144_str"/></StgValue>
</bind>
</comp>

<comp id="302" class="1001" name="const_302">
<pin_list>
<pin id="303" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="D_OC_V_OC_loc_c_str"/></StgValue>
</bind>
</comp>

<comp id="304" class="1001" name="const_304">
<pin_list>
<pin id="305" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="D_OC_V_OC_loc_c145_str"/></StgValue>
</bind>
</comp>

<comp id="306" class="1001" name="const_306">
<pin_list>
<pin id="307" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="IC_OC_V_OC_loc_c_str"/></StgValue>
</bind>
</comp>

<comp id="308" class="1001" name="const_308">
<pin_list>
<pin id="309" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="OC_OC_V_OC_loc_c_str"/></StgValue>
</bind>
</comp>

<comp id="310" class="1001" name="const_310">
<pin_list>
<pin id="311" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="OC_OC_V_OC_loc_c146_str"/></StgValue>
</bind>
</comp>

<comp id="312" class="1001" name="const_312">
<pin_list>
<pin id="313" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ret_OC_V_OC_1_OC_loc_c_str"/></StgValue>
</bind>
</comp>

<comp id="314" class="1001" name="const_314">
<pin_list>
<pin id="315" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ret_OC_V_OC_1_OC_loc_c147_str"/></StgValue>
</bind>
</comp>

<comp id="316" class="1001" name="const_316">
<pin_list>
<pin id="317" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_OC_ln31_OC_1_OC_loc_c_str"/></StgValue>
</bind>
</comp>

<comp id="318" class="1001" name="const_318">
<pin_list>
<pin id="319" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_OC_ln31_OC_1_OC_loc_c148_str"/></StgValue>
</bind>
</comp>

<comp id="320" class="1001" name="const_320">
<pin_list>
<pin id="321" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_OC_ln31_OC_1_OC_loc_c149_str"/></StgValue>
</bind>
</comp>

<comp id="322" class="1001" name="const_322">
<pin_list>
<pin id="323" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ret_OC_V_OC_cast_OC_loc_c_str"/></StgValue>
</bind>
</comp>

<comp id="324" class="1001" name="const_324">
<pin_list>
<pin id="325" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ret_OC_V_OC_cast_OC_loc_c150_str"/></StgValue>
</bind>
</comp>

<comp id="326" class="1001" name="const_326">
<pin_list>
<pin id="327" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ret_OC_V_OC_cast_OC_loc_c151_str"/></StgValue>
</bind>
</comp>

<comp id="328" class="1001" name="const_328">
<pin_list>
<pin id="329" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ret_OC_V_OC_cast_OC_loc_c152_str"/></StgValue>
</bind>
</comp>

<comp id="330" class="1001" name="const_330">
<pin_list>
<pin id="331" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ret_OC_V_OC_cast_OC_loc_c153_str"/></StgValue>
</bind>
</comp>

<comp id="332" class="1001" name="const_332">
<pin_list>
<pin id="333" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_OC_ln31_OC_1_OC_loc_c154_str"/></StgValue>
</bind>
</comp>

<comp id="334" class="1001" name="const_334">
<pin_list>
<pin id="335" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="skip1_c155_str"/></StgValue>
</bind>
</comp>

<comp id="336" class="1001" name="const_336">
<pin_list>
<pin id="337" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_OC_ln31_OC_1_OC_loc_c156_str"/></StgValue>
</bind>
</comp>

<comp id="338" class="1001" name="const_338">
<pin_list>
<pin id="339" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="OC_OC_V_OC_loc_c157_str"/></StgValue>
</bind>
</comp>

<comp id="340" class="1001" name="const_340">
<pin_list>
<pin id="341" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="skip1_c158_str"/></StgValue>
</bind>
</comp>

<comp id="342" class="1001" name="const_342">
<pin_list>
<pin id="343" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="OC_OC_V_OC_loc_c159_str"/></StgValue>
</bind>
</comp>

<comp id="344" class="1001" name="const_344">
<pin_list>
<pin id="345" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_OC_ln93_OC_1_OC_loc_c_str"/></StgValue>
</bind>
</comp>

<comp id="346" class="1001" name="const_346">
<pin_list>
<pin id="347" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_OC_ln93_OC_1_OC_loc_c160_str"/></StgValue>
</bind>
</comp>

<comp id="348" class="1001" name="const_348">
<pin_list>
<pin id="349" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_OC_ln93_OC_1_OC_loc_c161_str"/></StgValue>
</bind>
</comp>

<comp id="350" class="1001" name="const_350">
<pin_list>
<pin id="351" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_OC_ln93_OC_1_OC_loc_c162_str"/></StgValue>
</bind>
</comp>

<comp id="352" class="1001" name="const_352">
<pin_list>
<pin id="353" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="D_OC_V_OC_loc_c163_str"/></StgValue>
</bind>
</comp>

<comp id="354" class="1001" name="const_354">
<pin_list>
<pin id="355" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="OC_OC_V_OC_loc_c164_str"/></StgValue>
</bind>
</comp>

<comp id="356" class="1001" name="const_356">
<pin_list>
<pin id="357" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="batch_c165_str"/></StgValue>
</bind>
</comp>

<comp id="358" class="1001" name="const_358">
<pin_list>
<pin id="359" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="STRIDE_2_c166_str"/></StgValue>
</bind>
</comp>

<comp id="360" class="1001" name="const_360">
<pin_list>
<pin id="361" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="skip3_c167_str"/></StgValue>
</bind>
</comp>

<comp id="362" class="1001" name="const_362">
<pin_list>
<pin id="363" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="OC_OC_V_OC_loc_c168_str"/></StgValue>
</bind>
</comp>

<comp id="364" class="1001" name="const_364">
<pin_list>
<pin id="365" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="skip3_c169_str"/></StgValue>
</bind>
</comp>

<comp id="366" class="1001" name="const_366">
<pin_list>
<pin id="367" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_OC_ln169_OC_loc_c_str"/></StgValue>
</bind>
</comp>

<comp id="368" class="1001" name="const_368">
<pin_list>
<pin id="369" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="370" class="1004" name="select_ln169_loc_c_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="0"/>
<pin id="372" dir="1" index="1" bw="29" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="select_ln169_loc_c/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="skip3_c169_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="0"/>
<pin id="376" dir="1" index="1" bw="1" slack="13"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="skip3_c169/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="OC_V_loc_c168_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="0"/>
<pin id="380" dir="1" index="1" bw="16" slack="13"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="OC_V_loc_c168/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="skip3_c167_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="0"/>
<pin id="384" dir="1" index="1" bw="1" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="skip3_c167/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="STRIDE_2_c166_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="0"/>
<pin id="388" dir="1" index="1" bw="1" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="STRIDE_2_c166/1 "/>
</bind>
</comp>

<comp id="390" class="1004" name="batch_c165_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="0"/>
<pin id="392" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="batch_c165/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="OC_V_loc_c164_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="0"/>
<pin id="396" dir="1" index="1" bw="16" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="OC_V_loc_c164/1 "/>
</bind>
</comp>

<comp id="398" class="1004" name="D_V_loc_c163_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="0"/>
<pin id="400" dir="1" index="1" bw="16" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="D_V_loc_c163/1 "/>
</bind>
</comp>

<comp id="402" class="1004" name="mul_ln93_1_loc_c162_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="0"/>
<pin id="404" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mul_ln93_1_loc_c162/1 "/>
</bind>
</comp>

<comp id="406" class="1004" name="mul_ln93_1_loc_c161_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="0"/>
<pin id="408" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mul_ln93_1_loc_c161/1 "/>
</bind>
</comp>

<comp id="410" class="1004" name="mul_ln93_1_loc_c160_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="0"/>
<pin id="412" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mul_ln93_1_loc_c160/1 "/>
</bind>
</comp>

<comp id="414" class="1004" name="mul_ln93_1_loc_c_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="0"/>
<pin id="416" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mul_ln93_1_loc_c/1 "/>
</bind>
</comp>

<comp id="418" class="1004" name="OC_V_loc_c159_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="0"/>
<pin id="420" dir="1" index="1" bw="16" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="OC_V_loc_c159/1 "/>
</bind>
</comp>

<comp id="422" class="1004" name="skip1_c158_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="skip1_c158/1 "/>
</bind>
</comp>

<comp id="426" class="1004" name="OC_V_loc_c157_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="0"/>
<pin id="428" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="OC_V_loc_c157/1 "/>
</bind>
</comp>

<comp id="430" class="1004" name="mul_ln31_1_loc_c156_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="0"/>
<pin id="432" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mul_ln31_1_loc_c156/1 "/>
</bind>
</comp>

<comp id="434" class="1004" name="skip1_c155_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="0"/>
<pin id="436" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="skip1_c155/1 "/>
</bind>
</comp>

<comp id="438" class="1004" name="mul_ln31_1_loc_c154_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="0"/>
<pin id="440" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mul_ln31_1_loc_c154/1 "/>
</bind>
</comp>

<comp id="442" class="1004" name="ret_V_cast_loc_c153_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="0"/>
<pin id="444" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ret_V_cast_loc_c153/1 "/>
</bind>
</comp>

<comp id="446" class="1004" name="ret_V_cast_loc_c152_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="0"/>
<pin id="448" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ret_V_cast_loc_c152/1 "/>
</bind>
</comp>

<comp id="450" class="1004" name="ret_V_cast_loc_c151_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="0"/>
<pin id="452" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ret_V_cast_loc_c151/1 "/>
</bind>
</comp>

<comp id="454" class="1004" name="ret_V_cast_loc_c150_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="0"/>
<pin id="456" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ret_V_cast_loc_c150/1 "/>
</bind>
</comp>

<comp id="458" class="1004" name="ret_V_cast_loc_c_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="0"/>
<pin id="460" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ret_V_cast_loc_c/1 "/>
</bind>
</comp>

<comp id="462" class="1004" name="mul_ln31_1_loc_c149_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="0"/>
<pin id="464" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mul_ln31_1_loc_c149/1 "/>
</bind>
</comp>

<comp id="466" class="1004" name="mul_ln31_1_loc_c148_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="0"/>
<pin id="468" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mul_ln31_1_loc_c148/1 "/>
</bind>
</comp>

<comp id="470" class="1004" name="mul_ln31_1_loc_c_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="0"/>
<pin id="472" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mul_ln31_1_loc_c/1 "/>
</bind>
</comp>

<comp id="474" class="1004" name="ret_V_1_loc_c147_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="0"/>
<pin id="476" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ret_V_1_loc_c147/1 "/>
</bind>
</comp>

<comp id="478" class="1004" name="ret_V_1_loc_c_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="0"/>
<pin id="480" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ret_V_1_loc_c/1 "/>
</bind>
</comp>

<comp id="482" class="1004" name="OC_V_loc_c146_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="1" slack="0"/>
<pin id="484" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="OC_V_loc_c146/1 "/>
</bind>
</comp>

<comp id="486" class="1004" name="OC_V_loc_c_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1" slack="0"/>
<pin id="488" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="OC_V_loc_c/1 "/>
</bind>
</comp>

<comp id="490" class="1004" name="IC_V_loc_c_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="0"/>
<pin id="492" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="IC_V_loc_c/1 "/>
</bind>
</comp>

<comp id="494" class="1004" name="D_V_loc_c145_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="1" slack="0"/>
<pin id="496" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="D_V_loc_c145/1 "/>
</bind>
</comp>

<comp id="498" class="1004" name="D_V_loc_c_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="1" slack="0"/>
<pin id="500" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="D_V_loc_c/1 "/>
</bind>
</comp>

<comp id="502" class="1004" name="batch_c144_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="0"/>
<pin id="504" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="batch_c144/1 "/>
</bind>
</comp>

<comp id="506" class="1004" name="batch_c143_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="1" slack="0"/>
<pin id="508" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="batch_c143/1 "/>
</bind>
</comp>

<comp id="510" class="1004" name="skip1_c142_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1" slack="0"/>
<pin id="512" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="skip1_c142/1 "/>
</bind>
</comp>

<comp id="514" class="1004" name="skip1_c141_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="0"/>
<pin id="516" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="skip1_c141/1 "/>
</bind>
</comp>

<comp id="518" class="1004" name="CONV_D_loc_c140_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="1" slack="0"/>
<pin id="520" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="CONV_D_loc_c140/1 "/>
</bind>
</comp>

<comp id="522" class="1004" name="CONV_D_loc_c_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="0"/>
<pin id="524" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="CONV_D_loc_c/1 "/>
</bind>
</comp>

<comp id="526" class="1004" name="relu3_c_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="1" slack="0"/>
<pin id="528" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="relu3_c/1 "/>
</bind>
</comp>

<comp id="530" class="1004" name="relu1_c_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="1" slack="0"/>
<pin id="532" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="relu1_c/1 "/>
</bind>
</comp>

<comp id="534" class="1004" name="deform_c139_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="1" slack="0"/>
<pin id="536" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="deform_c139/1 "/>
</bind>
</comp>

<comp id="538" class="1004" name="deform_c_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="1" slack="0"/>
<pin id="540" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="deform_c/1 "/>
</bind>
</comp>

<comp id="542" class="1004" name="skip1_c138_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="1" slack="0"/>
<pin id="544" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="skip1_c138/1 "/>
</bind>
</comp>

<comp id="546" class="1004" name="skip1_c_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="1" slack="0"/>
<pin id="548" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="skip1_c/1 "/>
</bind>
</comp>

<comp id="550" class="1004" name="skip3_c137_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="1" slack="0"/>
<pin id="552" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="skip3_c137/1 "/>
</bind>
</comp>

<comp id="554" class="1004" name="skip3_c136_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="1" slack="0"/>
<pin id="556" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="skip3_c136/1 "/>
</bind>
</comp>

<comp id="558" class="1004" name="skip3_c135_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="1" slack="0"/>
<pin id="560" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="skip3_c135/1 "/>
</bind>
</comp>

<comp id="562" class="1004" name="skip3_c134_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="1" slack="0"/>
<pin id="564" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="skip3_c134/1 "/>
</bind>
</comp>

<comp id="566" class="1004" name="skip3_c133_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="0"/>
<pin id="568" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="skip3_c133/1 "/>
</bind>
</comp>

<comp id="570" class="1004" name="skip3_c_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="1" slack="0"/>
<pin id="572" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="skip3_c/1 "/>
</bind>
</comp>

<comp id="574" class="1004" name="STRIDE_2_c132_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="1" slack="0"/>
<pin id="576" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="STRIDE_2_c132/1 "/>
</bind>
</comp>

<comp id="578" class="1004" name="STRIDE_2_c131_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="1" slack="0"/>
<pin id="580" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="STRIDE_2_c131/1 "/>
</bind>
</comp>

<comp id="582" class="1004" name="STRIDE_2_c_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="1" slack="0"/>
<pin id="584" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="STRIDE_2_c/1 "/>
</bind>
</comp>

<comp id="586" class="1004" name="batch_c130_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="1" slack="0"/>
<pin id="588" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="batch_c130/1 "/>
</bind>
</comp>

<comp id="590" class="1004" name="batch_c129_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="1" slack="0"/>
<pin id="592" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="batch_c129/1 "/>
</bind>
</comp>

<comp id="594" class="1004" name="batch_c128_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="1" slack="0"/>
<pin id="596" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="batch_c128/1 "/>
</bind>
</comp>

<comp id="598" class="1004" name="batch_c_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="1" slack="0"/>
<pin id="600" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="batch_c/1 "/>
</bind>
</comp>

<comp id="602" class="1004" name="OC_c127_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="1" slack="0"/>
<pin id="604" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="OC_c127/1 "/>
</bind>
</comp>

<comp id="606" class="1004" name="OC_c126_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="1" slack="0"/>
<pin id="608" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="OC_c126/1 "/>
</bind>
</comp>

<comp id="610" class="1004" name="OC_c_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="1" slack="0"/>
<pin id="612" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="OC_c/1 "/>
</bind>
</comp>

<comp id="614" class="1004" name="IC_c125_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="1" slack="0"/>
<pin id="616" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="IC_c125/1 "/>
</bind>
</comp>

<comp id="618" class="1004" name="IC_c_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="1" slack="0"/>
<pin id="620" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="IC_c/1 "/>
</bind>
</comp>

<comp id="622" class="1004" name="D_c124_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="1" slack="0"/>
<pin id="624" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="D_c124/1 "/>
</bind>
</comp>

<comp id="626" class="1004" name="D_c123_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="1" slack="0"/>
<pin id="628" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="D_c123/1 "/>
</bind>
</comp>

<comp id="630" class="1004" name="D_c_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="1" slack="0"/>
<pin id="632" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="D_c/1 "/>
</bind>
</comp>

<comp id="634" class="1004" name="offsets_c_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="1" slack="0"/>
<pin id="636" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="offsets_c/1 "/>
</bind>
</comp>

<comp id="638" class="1004" name="quant_c_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="1" slack="0"/>
<pin id="640" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="quant_c/1 "/>
</bind>
</comp>

<comp id="642" class="1004" name="k0_3_c_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="1" slack="0"/>
<pin id="644" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k0_3_c/1 "/>
</bind>
</comp>

<comp id="646" class="1004" name="k0_1_c_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="1" slack="0"/>
<pin id="648" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k0_1_c/1 "/>
</bind>
</comp>

<comp id="650" class="1004" name="out_c_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="1" slack="0"/>
<pin id="652" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_c/1 "/>
</bind>
</comp>

<comp id="654" class="1004" name="fmap_c_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="1" slack="0"/>
<pin id="656" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fmap_c/1 "/>
</bind>
</comp>

<comp id="658" class="1004" name="s_conv1_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="1" slack="0"/>
<pin id="660" dir="1" index="1" bw="512" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="s_conv1/1 "/>
</bind>
</comp>

<comp id="662" class="1004" name="k1_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="1" slack="0"/>
<pin id="664" dir="1" index="1" bw="1024" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k1/1 "/>
</bind>
</comp>

<comp id="666" class="1004" name="s_scale_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="1" slack="0"/>
<pin id="668" dir="1" index="1" bw="256" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="s_scale/1 "/>
</bind>
</comp>

<comp id="670" class="1004" name="s_bias_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="1" slack="0"/>
<pin id="672" dir="1" index="1" bw="256" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="s_bias/1 "/>
</bind>
</comp>

<comp id="674" class="1004" name="in_layer_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="1" slack="0"/>
<pin id="676" dir="1" index="1" bw="1152" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="in_layer/1 "/>
</bind>
</comp>

<comp id="678" class="1004" name="k3s_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="1" slack="0"/>
<pin id="680" dir="1" index="1" bw="576" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k3s/1 "/>
</bind>
</comp>

<comp id="682" class="1004" name="s_conv3_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="1" slack="0"/>
<pin id="684" dir="1" index="1" bw="512" slack="13"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="s_conv3/1 "/>
</bind>
</comp>

<comp id="686" class="1004" name="s_scale_1_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="1" slack="0"/>
<pin id="688" dir="1" index="1" bw="256" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="s_scale_1/1 "/>
</bind>
</comp>

<comp id="690" class="1004" name="s_bias_1_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="1" slack="0"/>
<pin id="692" dir="1" index="1" bw="256" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="s_bias_1/1 "/>
</bind>
</comp>

<comp id="694" class="1004" name="fin_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="1" slack="0"/>
<pin id="696" dir="1" index="1" bw="128" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fin/1 "/>
</bind>
</comp>

<comp id="698" class="1004" name="f1_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="1" slack="0"/>
<pin id="700" dir="1" index="1" bw="128" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="f1/1 "/>
</bind>
</comp>

<comp id="702" class="1004" name="f3_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="1" slack="0"/>
<pin id="704" dir="1" index="1" bw="128" slack="15"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="f3/1 "/>
</bind>
</comp>

<comp id="706" class="1004" name="offset_s_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="1" slack="0"/>
<pin id="708" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="offset_s/1 "/>
</bind>
</comp>

<comp id="710" class="1004" name="k1_buffer_V_0_alloca_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="1" slack="0"/>
<pin id="712" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k1_buffer_V_0/1 "/>
</bind>
</comp>

<comp id="714" class="1004" name="k1_buffer_V_1_alloca_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="1" slack="0"/>
<pin id="716" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k1_buffer_V_1/1 "/>
</bind>
</comp>

<comp id="718" class="1004" name="k1_buffer_V_2_alloca_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="1" slack="0"/>
<pin id="720" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k1_buffer_V_2/1 "/>
</bind>
</comp>

<comp id="722" class="1004" name="k1_buffer_V_3_alloca_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="1" slack="0"/>
<pin id="724" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k1_buffer_V_3/1 "/>
</bind>
</comp>

<comp id="726" class="1004" name="k1_buffer_V_4_alloca_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="1" slack="0"/>
<pin id="728" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k1_buffer_V_4/1 "/>
</bind>
</comp>

<comp id="730" class="1004" name="k1_buffer_V_5_alloca_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="1" slack="0"/>
<pin id="732" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k1_buffer_V_5/1 "/>
</bind>
</comp>

<comp id="734" class="1004" name="k1_buffer_V_6_alloca_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="1" slack="0"/>
<pin id="736" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k1_buffer_V_6/1 "/>
</bind>
</comp>

<comp id="738" class="1004" name="k1_buffer_V_7_alloca_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="1" slack="0"/>
<pin id="740" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k1_buffer_V_7/1 "/>
</bind>
</comp>

<comp id="742" class="1004" name="k1_buffer_V_8_alloca_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="1" slack="0"/>
<pin id="744" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k1_buffer_V_8/1 "/>
</bind>
</comp>

<comp id="746" class="1004" name="k1_buffer_V_9_alloca_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="1" slack="0"/>
<pin id="748" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k1_buffer_V_9/1 "/>
</bind>
</comp>

<comp id="750" class="1004" name="k1_buffer_V_10_alloca_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="1" slack="0"/>
<pin id="752" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k1_buffer_V_10/1 "/>
</bind>
</comp>

<comp id="754" class="1004" name="k1_buffer_V_11_alloca_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="1" slack="0"/>
<pin id="756" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k1_buffer_V_11/1 "/>
</bind>
</comp>

<comp id="758" class="1004" name="k1_buffer_V_12_alloca_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="1" slack="0"/>
<pin id="760" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k1_buffer_V_12/1 "/>
</bind>
</comp>

<comp id="762" class="1004" name="k1_buffer_V_13_alloca_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="1" slack="0"/>
<pin id="764" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k1_buffer_V_13/1 "/>
</bind>
</comp>

<comp id="766" class="1004" name="k1_buffer_V_14_alloca_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="1" slack="0"/>
<pin id="768" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k1_buffer_V_14/1 "/>
</bind>
</comp>

<comp id="770" class="1004" name="k1_buffer_V_15_alloca_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="1" slack="0"/>
<pin id="772" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k1_buffer_V_15/1 "/>
</bind>
</comp>

<comp id="774" class="1004" name="k3_buffer_V_0_alloca_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="1" slack="0"/>
<pin id="776" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k3_buffer_V_0/1 "/>
</bind>
</comp>

<comp id="778" class="1004" name="k3_buffer_V_1_alloca_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="1" slack="0"/>
<pin id="780" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k3_buffer_V_1/1 "/>
</bind>
</comp>

<comp id="782" class="1004" name="k3_buffer_V_2_alloca_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="1" slack="0"/>
<pin id="784" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k3_buffer_V_2/1 "/>
</bind>
</comp>

<comp id="786" class="1004" name="k3_buffer_V_3_alloca_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="1" slack="0"/>
<pin id="788" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k3_buffer_V_3/1 "/>
</bind>
</comp>

<comp id="790" class="1004" name="k3_buffer_V_4_alloca_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="1" slack="0"/>
<pin id="792" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k3_buffer_V_4/1 "/>
</bind>
</comp>

<comp id="794" class="1004" name="k3_buffer_V_5_alloca_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="1" slack="0"/>
<pin id="796" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k3_buffer_V_5/1 "/>
</bind>
</comp>

<comp id="798" class="1004" name="k3_buffer_V_6_alloca_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="1" slack="0"/>
<pin id="800" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k3_buffer_V_6/1 "/>
</bind>
</comp>

<comp id="802" class="1004" name="k3_buffer_V_7_alloca_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="1" slack="0"/>
<pin id="804" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k3_buffer_V_7/1 "/>
</bind>
</comp>

<comp id="806" class="1004" name="k3_buffer_V_8_alloca_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="1" slack="0"/>
<pin id="808" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k3_buffer_V_8/1 "/>
</bind>
</comp>

<comp id="810" class="1004" name="scale_buffer3_V_0_alloca_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="1" slack="0"/>
<pin id="812" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="scale_buffer3_V_0/1 "/>
</bind>
</comp>

<comp id="814" class="1004" name="scale_buffer3_V_1_alloca_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="1" slack="0"/>
<pin id="816" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="scale_buffer3_V_1/1 "/>
</bind>
</comp>

<comp id="818" class="1004" name="scale_buffer3_V_2_alloca_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="1" slack="0"/>
<pin id="820" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="scale_buffer3_V_2/1 "/>
</bind>
</comp>

<comp id="822" class="1004" name="scale_buffer3_V_3_alloca_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="1" slack="0"/>
<pin id="824" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="scale_buffer3_V_3/1 "/>
</bind>
</comp>

<comp id="826" class="1004" name="scale_buffer3_V_4_alloca_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="1" slack="0"/>
<pin id="828" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="scale_buffer3_V_4/1 "/>
</bind>
</comp>

<comp id="830" class="1004" name="scale_buffer3_V_5_alloca_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="1" slack="0"/>
<pin id="832" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="scale_buffer3_V_5/1 "/>
</bind>
</comp>

<comp id="834" class="1004" name="scale_buffer3_V_6_alloca_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="1" slack="0"/>
<pin id="836" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="scale_buffer3_V_6/1 "/>
</bind>
</comp>

<comp id="838" class="1004" name="scale_buffer3_V_7_alloca_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="1" slack="0"/>
<pin id="840" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="scale_buffer3_V_7/1 "/>
</bind>
</comp>

<comp id="842" class="1004" name="bias_buffer3_V_0_alloca_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="1" slack="0"/>
<pin id="844" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bias_buffer3_V_0/1 "/>
</bind>
</comp>

<comp id="846" class="1004" name="bias_buffer3_V_1_alloca_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="1" slack="0"/>
<pin id="848" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bias_buffer3_V_1/1 "/>
</bind>
</comp>

<comp id="850" class="1004" name="bias_buffer3_V_2_alloca_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="1" slack="0"/>
<pin id="852" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bias_buffer3_V_2/1 "/>
</bind>
</comp>

<comp id="854" class="1004" name="bias_buffer3_V_3_alloca_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="1" slack="0"/>
<pin id="856" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bias_buffer3_V_3/1 "/>
</bind>
</comp>

<comp id="858" class="1004" name="bias_buffer3_V_4_alloca_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="1" slack="0"/>
<pin id="860" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bias_buffer3_V_4/1 "/>
</bind>
</comp>

<comp id="862" class="1004" name="bias_buffer3_V_5_alloca_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="1" slack="0"/>
<pin id="864" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bias_buffer3_V_5/1 "/>
</bind>
</comp>

<comp id="866" class="1004" name="bias_buffer3_V_6_alloca_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="1" slack="0"/>
<pin id="868" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bias_buffer3_V_6/1 "/>
</bind>
</comp>

<comp id="870" class="1004" name="bias_buffer3_V_7_alloca_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="1" slack="0"/>
<pin id="872" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bias_buffer3_V_7/1 "/>
</bind>
</comp>

<comp id="874" class="1004" name="scale_buffer1_V_0_alloca_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="1" slack="0"/>
<pin id="876" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="scale_buffer1_V_0/1 "/>
</bind>
</comp>

<comp id="878" class="1004" name="scale_buffer1_V_1_alloca_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="1" slack="0"/>
<pin id="880" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="scale_buffer1_V_1/1 "/>
</bind>
</comp>

<comp id="882" class="1004" name="scale_buffer1_V_2_alloca_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="1" slack="0"/>
<pin id="884" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="scale_buffer1_V_2/1 "/>
</bind>
</comp>

<comp id="886" class="1004" name="scale_buffer1_V_3_alloca_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="1" slack="0"/>
<pin id="888" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="scale_buffer1_V_3/1 "/>
</bind>
</comp>

<comp id="890" class="1004" name="scale_buffer1_V_4_alloca_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="1" slack="0"/>
<pin id="892" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="scale_buffer1_V_4/1 "/>
</bind>
</comp>

<comp id="894" class="1004" name="scale_buffer1_V_5_alloca_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="1" slack="0"/>
<pin id="896" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="scale_buffer1_V_5/1 "/>
</bind>
</comp>

<comp id="898" class="1004" name="scale_buffer1_V_6_alloca_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="1" slack="0"/>
<pin id="900" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="scale_buffer1_V_6/1 "/>
</bind>
</comp>

<comp id="902" class="1004" name="scale_buffer1_V_7_alloca_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="1" slack="0"/>
<pin id="904" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="scale_buffer1_V_7/1 "/>
</bind>
</comp>

<comp id="906" class="1004" name="bias_buffer1_V_0_alloca_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="1" slack="0"/>
<pin id="908" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bias_buffer1_V_0/1 "/>
</bind>
</comp>

<comp id="910" class="1004" name="bias_buffer1_V_1_alloca_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="1" slack="0"/>
<pin id="912" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bias_buffer1_V_1/1 "/>
</bind>
</comp>

<comp id="914" class="1004" name="bias_buffer1_V_2_alloca_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="1" slack="0"/>
<pin id="916" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bias_buffer1_V_2/1 "/>
</bind>
</comp>

<comp id="918" class="1004" name="bias_buffer1_V_3_alloca_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="1" slack="0"/>
<pin id="920" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bias_buffer1_V_3/1 "/>
</bind>
</comp>

<comp id="922" class="1004" name="bias_buffer1_V_4_alloca_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="1" slack="0"/>
<pin id="924" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bias_buffer1_V_4/1 "/>
</bind>
</comp>

<comp id="926" class="1004" name="bias_buffer1_V_5_alloca_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="1" slack="0"/>
<pin id="928" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bias_buffer1_V_5/1 "/>
</bind>
</comp>

<comp id="930" class="1004" name="bias_buffer1_V_6_alloca_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="1" slack="0"/>
<pin id="932" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bias_buffer1_V_6/1 "/>
</bind>
</comp>

<comp id="934" class="1004" name="bias_buffer1_V_7_alloca_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="1" slack="0"/>
<pin id="936" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bias_buffer1_V_7/1 "/>
</bind>
</comp>

<comp id="938" class="1004" name="relu3_read_read_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="1" slack="0"/>
<pin id="940" dir="0" index="1" bw="1" slack="0"/>
<pin id="941" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="relu3_read/1 "/>
</bind>
</comp>

<comp id="944" class="1004" name="relu1_read_read_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="1" slack="0"/>
<pin id="946" dir="0" index="1" bw="1" slack="0"/>
<pin id="947" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="relu1_read/1 "/>
</bind>
</comp>

<comp id="950" class="1004" name="deform_read_read_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="1" slack="0"/>
<pin id="952" dir="0" index="1" bw="1" slack="0"/>
<pin id="953" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="deform_read/1 "/>
</bind>
</comp>

<comp id="956" class="1004" name="skip1_read_read_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="1" slack="0"/>
<pin id="958" dir="0" index="1" bw="1" slack="0"/>
<pin id="959" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="skip1_read/1 "/>
</bind>
</comp>

<comp id="962" class="1004" name="skip3_read_read_fu_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="1" slack="0"/>
<pin id="964" dir="0" index="1" bw="1" slack="0"/>
<pin id="965" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="skip3_read/1 "/>
</bind>
</comp>

<comp id="968" class="1004" name="STRIDE_2_read_read_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="1" slack="0"/>
<pin id="970" dir="0" index="1" bw="1" slack="0"/>
<pin id="971" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="STRIDE_2_read/1 "/>
</bind>
</comp>

<comp id="974" class="1004" name="batch_read_read_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="32" slack="0"/>
<pin id="976" dir="0" index="1" bw="32" slack="0"/>
<pin id="977" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="batch_read/1 "/>
</bind>
</comp>

<comp id="980" class="1004" name="OC_read_read_fu_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="32" slack="0"/>
<pin id="982" dir="0" index="1" bw="32" slack="0"/>
<pin id="983" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="OC_read/1 "/>
</bind>
</comp>

<comp id="986" class="1004" name="IC_read_read_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="32" slack="0"/>
<pin id="988" dir="0" index="1" bw="32" slack="0"/>
<pin id="989" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="IC_read/1 "/>
</bind>
</comp>

<comp id="992" class="1004" name="D_read_read_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="32" slack="0"/>
<pin id="994" dir="0" index="1" bw="32" slack="0"/>
<pin id="995" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="D_read/1 "/>
</bind>
</comp>

<comp id="998" class="1004" name="offsets_read_read_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="64" slack="0"/>
<pin id="1000" dir="0" index="1" bw="64" slack="0"/>
<pin id="1001" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="offsets_read/1 "/>
</bind>
</comp>

<comp id="1004" class="1004" name="quant_read_read_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="64" slack="0"/>
<pin id="1006" dir="0" index="1" bw="64" slack="0"/>
<pin id="1007" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="quant_read/1 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="k0_3_read_read_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="64" slack="0"/>
<pin id="1012" dir="0" index="1" bw="64" slack="0"/>
<pin id="1013" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="k0_3_read/1 "/>
</bind>
</comp>

<comp id="1016" class="1004" name="k0_1_read_read_fu_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="64" slack="0"/>
<pin id="1018" dir="0" index="1" bw="64" slack="0"/>
<pin id="1019" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="k0_1_read/1 "/>
</bind>
</comp>

<comp id="1022" class="1004" name="out_read_read_fu_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="64" slack="0"/>
<pin id="1024" dir="0" index="1" bw="64" slack="0"/>
<pin id="1025" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_read/1 "/>
</bind>
</comp>

<comp id="1028" class="1004" name="fmap_read_read_fu_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="64" slack="0"/>
<pin id="1030" dir="0" index="1" bw="64" slack="0"/>
<pin id="1031" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fmap_read/1 "/>
</bind>
</comp>

<comp id="1034" class="1004" name="grp_conv1x1_v4_512_512_1024_16_16_24_8_4_s_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="0" slack="0"/>
<pin id="1036" dir="0" index="1" bw="128" slack="7"/>
<pin id="1037" dir="0" index="2" bw="512" slack="7"/>
<pin id="1038" dir="0" index="3" bw="1024" slack="7"/>
<pin id="1039" dir="0" index="4" bw="32" slack="7"/>
<pin id="1040" dir="0" index="5" bw="16" slack="7"/>
<pin id="1041" dir="0" index="6" bw="16" slack="7"/>
<pin id="1042" dir="0" index="7" bw="1" slack="7"/>
<pin id="1043" dir="0" index="8" bw="32" slack="7"/>
<pin id="1044" dir="0" index="9" bw="16" slack="7"/>
<pin id="1045" dir="0" index="10" bw="1" slack="7"/>
<pin id="1046" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln47/8 "/>
</bind>
</comp>

<comp id="1048" class="1004" name="grp_dw_deform_M_512_1024_16_24_8_4_1_s_fu_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="0" slack="0"/>
<pin id="1050" dir="0" index="1" bw="1152" slack="13"/>
<pin id="1051" dir="0" index="2" bw="512" slack="13"/>
<pin id="1052" dir="0" index="3" bw="576" slack="13"/>
<pin id="1053" dir="0" index="4" bw="16" slack="13"/>
<pin id="1054" dir="0" index="5" bw="16" slack="13"/>
<pin id="1055" dir="0" index="6" bw="32" slack="13"/>
<pin id="1056" dir="0" index="7" bw="1" slack="13"/>
<pin id="1057" dir="0" index="8" bw="1" slack="13"/>
<pin id="1058" dir="0" index="9" bw="16" slack="13"/>
<pin id="1059" dir="0" index="10" bw="1" slack="13"/>
<pin id="1060" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln103/14 "/>
</bind>
</comp>

<comp id="1062" class="1004" name="grp_conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_s_fu_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="0" slack="0"/>
<pin id="1064" dir="0" index="1" bw="128" slack="11"/>
<pin id="1065" dir="0" index="2" bw="8" slack="11"/>
<pin id="1066" dir="0" index="3" bw="1152" slack="11"/>
<pin id="1067" dir="0" index="4" bw="16" slack="11"/>
<pin id="1068" dir="0" index="5" bw="16" slack="11"/>
<pin id="1069" dir="0" index="6" bw="32" slack="11"/>
<pin id="1070" dir="0" index="7" bw="1" slack="11"/>
<pin id="1071" dir="0" index="8" bw="1" slack="11"/>
<pin id="1072" dir="0" index="9" bw="1" slack="11"/>
<pin id="1073" dir="0" index="10" bw="16" slack="11"/>
<pin id="1074" dir="0" index="11" bw="16" slack="11"/>
<pin id="1075" dir="0" index="12" bw="32" slack="11"/>
<pin id="1076" dir="0" index="13" bw="1" slack="11"/>
<pin id="1077" dir="0" index="14" bw="1" slack="11"/>
<pin id="1078" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln100/12 "/>
</bind>
</comp>

<comp id="1080" class="1004" name="grp_M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_s_fu_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="0" slack="0"/>
<pin id="1082" dir="0" index="1" bw="576" slack="5"/>
<pin id="1083" dir="0" index="2" bw="64" slack="2147483647"/>
<pin id="1084" dir="0" index="3" bw="64" slack="2147483647"/>
<pin id="1085" dir="0" index="4" bw="64" slack="2147483647"/>
<pin id="1086" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="1087" dir="0" index="6" bw="64" slack="2147483647"/>
<pin id="1088" dir="0" index="7" bw="64" slack="2147483647"/>
<pin id="1089" dir="0" index="8" bw="64" slack="2147483647"/>
<pin id="1090" dir="0" index="9" bw="64" slack="2147483647"/>
<pin id="1091" dir="0" index="10" bw="64" slack="2147483647"/>
<pin id="1092" dir="0" index="11" bw="32" slack="5"/>
<pin id="1093" dir="0" index="12" bw="12" slack="5"/>
<pin id="1094" dir="0" index="13" bw="1" slack="5"/>
<pin id="1095" dir="1" index="14" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln97/6 "/>
</bind>
</comp>

<comp id="1097" class="1004" name="grp_quantize_mul_shift_24_8_16_16_16_16_23_fu_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="0" slack="0"/>
<pin id="1099" dir="0" index="1" bw="512" slack="9"/>
<pin id="1100" dir="0" index="2" bw="128" slack="9"/>
<pin id="1101" dir="0" index="3" bw="256" slack="9"/>
<pin id="1102" dir="0" index="4" bw="256" slack="9"/>
<pin id="1103" dir="0" index="5" bw="32" slack="9"/>
<pin id="1104" dir="0" index="6" bw="16" slack="9"/>
<pin id="1105" dir="0" index="7" bw="1" slack="9"/>
<pin id="1106" dir="0" index="8" bw="1" slack="9"/>
<pin id="1107" dir="0" index="9" bw="16" slack="9"/>
<pin id="1108" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln50/10 "/>
</bind>
</comp>

<comp id="1110" class="1004" name="grp_quantize_mul_shift_24_8_16_16_16_16_s_fu_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="0" slack="0"/>
<pin id="1112" dir="0" index="1" bw="512" slack="15"/>
<pin id="1113" dir="0" index="2" bw="128" slack="15"/>
<pin id="1114" dir="0" index="3" bw="256" slack="15"/>
<pin id="1115" dir="0" index="4" bw="256" slack="15"/>
<pin id="1116" dir="0" index="5" bw="32" slack="15"/>
<pin id="1117" dir="0" index="6" bw="16" slack="15"/>
<pin id="1118" dir="0" index="7" bw="1" slack="15"/>
<pin id="1119" dir="0" index="8" bw="1" slack="15"/>
<pin id="1120" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln106/16 "/>
</bind>
</comp>

<comp id="1122" class="1004" name="grp_M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_s_fu_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="0" slack="0"/>
<pin id="1124" dir="0" index="1" bw="1024" slack="5"/>
<pin id="1125" dir="0" index="2" bw="64" slack="2147483647"/>
<pin id="1126" dir="0" index="3" bw="64" slack="2147483647"/>
<pin id="1127" dir="0" index="4" bw="64" slack="2147483647"/>
<pin id="1128" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="1129" dir="0" index="6" bw="64" slack="2147483647"/>
<pin id="1130" dir="0" index="7" bw="64" slack="2147483647"/>
<pin id="1131" dir="0" index="8" bw="64" slack="2147483647"/>
<pin id="1132" dir="0" index="9" bw="64" slack="2147483647"/>
<pin id="1133" dir="0" index="10" bw="64" slack="2147483647"/>
<pin id="1134" dir="0" index="11" bw="64" slack="2147483647"/>
<pin id="1135" dir="0" index="12" bw="64" slack="2147483647"/>
<pin id="1136" dir="0" index="13" bw="64" slack="2147483647"/>
<pin id="1137" dir="0" index="14" bw="64" slack="2147483647"/>
<pin id="1138" dir="0" index="15" bw="64" slack="2147483647"/>
<pin id="1139" dir="0" index="16" bw="64" slack="2147483647"/>
<pin id="1140" dir="0" index="17" bw="64" slack="2147483647"/>
<pin id="1141" dir="0" index="18" bw="32" slack="5"/>
<pin id="1142" dir="0" index="19" bw="24" slack="1"/>
<pin id="1143" dir="0" index="20" bw="1" slack="5"/>
<pin id="1144" dir="0" index="21" bw="32" slack="5"/>
<pin id="1145" dir="0" index="22" bw="1" slack="5"/>
<pin id="1146" dir="1" index="23" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln44/6 "/>
</bind>
</comp>

<comp id="1148" class="1004" name="grp_M2S_repeat_16_16_ap_int_16_ap_int_256_21_fu_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="0" slack="0"/>
<pin id="1150" dir="0" index="1" bw="256" slack="3"/>
<pin id="1151" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="1152" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="1153" dir="0" index="4" bw="16" slack="2147483647"/>
<pin id="1154" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="1155" dir="0" index="6" bw="16" slack="2147483647"/>
<pin id="1156" dir="0" index="7" bw="16" slack="2147483647"/>
<pin id="1157" dir="0" index="8" bw="16" slack="2147483647"/>
<pin id="1158" dir="0" index="9" bw="16" slack="2147483647"/>
<pin id="1159" dir="0" index="10" bw="32" slack="3"/>
<pin id="1160" dir="0" index="11" bw="12" slack="3"/>
<pin id="1161" dir="0" index="12" bw="1" slack="3"/>
<pin id="1162" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln31/4 "/>
</bind>
</comp>

<comp id="1164" class="1004" name="grp_M2S_repeat_16_16_ap_int_16_ap_int_256_22_fu_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="0" slack="0"/>
<pin id="1166" dir="0" index="1" bw="256" slack="3"/>
<pin id="1167" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="1168" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="1169" dir="0" index="4" bw="16" slack="2147483647"/>
<pin id="1170" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="1171" dir="0" index="6" bw="16" slack="2147483647"/>
<pin id="1172" dir="0" index="7" bw="16" slack="2147483647"/>
<pin id="1173" dir="0" index="8" bw="16" slack="2147483647"/>
<pin id="1174" dir="0" index="9" bw="16" slack="2147483647"/>
<pin id="1175" dir="0" index="10" bw="32" slack="3"/>
<pin id="1176" dir="0" index="11" bw="12" slack="3"/>
<pin id="1177" dir="0" index="12" bw="1" slack="3"/>
<pin id="1178" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln32/4 "/>
</bind>
</comp>

<comp id="1180" class="1004" name="grp_M2S_repeat_16_16_ap_int_16_ap_int_256_24_fu_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="0" slack="0"/>
<pin id="1182" dir="0" index="1" bw="256" slack="5"/>
<pin id="1183" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="1184" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="1185" dir="0" index="4" bw="16" slack="2147483647"/>
<pin id="1186" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="1187" dir="0" index="6" bw="16" slack="2147483647"/>
<pin id="1188" dir="0" index="7" bw="16" slack="2147483647"/>
<pin id="1189" dir="0" index="8" bw="16" slack="2147483647"/>
<pin id="1190" dir="0" index="9" bw="16" slack="2147483647"/>
<pin id="1191" dir="0" index="10" bw="32" slack="5"/>
<pin id="1192" dir="0" index="11" bw="12" slack="5"/>
<pin id="1193" dir="0" index="12" bw="1" slack="5"/>
<pin id="1194" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln93/6 "/>
</bind>
</comp>

<comp id="1196" class="1004" name="grp_M2S_repeat_16_16_ap_int_16_ap_int_256_s_fu_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="0" slack="0"/>
<pin id="1198" dir="0" index="1" bw="256" slack="5"/>
<pin id="1199" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="1200" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="1201" dir="0" index="4" bw="16" slack="2147483647"/>
<pin id="1202" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="1203" dir="0" index="6" bw="16" slack="2147483647"/>
<pin id="1204" dir="0" index="7" bw="16" slack="2147483647"/>
<pin id="1205" dir="0" index="8" bw="16" slack="2147483647"/>
<pin id="1206" dir="0" index="9" bw="16" slack="2147483647"/>
<pin id="1207" dir="0" index="10" bw="32" slack="5"/>
<pin id="1208" dir="0" index="11" bw="12" slack="5"/>
<pin id="1209" dir="0" index="12" bw="1" slack="5"/>
<pin id="1210" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln94/6 "/>
</bind>
</comp>

<comp id="1212" class="1004" name="grp_PackReadBuffer_ap_int_16_s_fu_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="0" slack="0"/>
<pin id="1214" dir="0" index="1" bw="16" slack="0"/>
<pin id="1215" dir="0" index="2" bw="64" slack="1"/>
<pin id="1216" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="1217" dir="0" index="4" bw="16" slack="2147483647"/>
<pin id="1218" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="1219" dir="0" index="6" bw="16" slack="2147483647"/>
<pin id="1220" dir="0" index="7" bw="16" slack="2147483647"/>
<pin id="1221" dir="0" index="8" bw="16" slack="2147483647"/>
<pin id="1222" dir="0" index="9" bw="16" slack="2147483647"/>
<pin id="1223" dir="0" index="10" bw="16" slack="2147483647"/>
<pin id="1224" dir="0" index="11" bw="16" slack="2147483647"/>
<pin id="1225" dir="0" index="12" bw="16" slack="2147483647"/>
<pin id="1226" dir="0" index="13" bw="16" slack="2147483647"/>
<pin id="1227" dir="0" index="14" bw="16" slack="2147483647"/>
<pin id="1228" dir="0" index="15" bw="16" slack="2147483647"/>
<pin id="1229" dir="0" index="16" bw="16" slack="2147483647"/>
<pin id="1230" dir="0" index="17" bw="16" slack="2147483647"/>
<pin id="1231" dir="0" index="18" bw="16" slack="2147483647"/>
<pin id="1232" dir="0" index="19" bw="16" slack="2147483647"/>
<pin id="1233" dir="0" index="20" bw="16" slack="2147483647"/>
<pin id="1234" dir="0" index="21" bw="16" slack="2147483647"/>
<pin id="1235" dir="0" index="22" bw="16" slack="2147483647"/>
<pin id="1236" dir="0" index="23" bw="16" slack="2147483647"/>
<pin id="1237" dir="0" index="24" bw="16" slack="2147483647"/>
<pin id="1238" dir="0" index="25" bw="16" slack="2147483647"/>
<pin id="1239" dir="0" index="26" bw="16" slack="2147483647"/>
<pin id="1240" dir="0" index="27" bw="16" slack="2147483647"/>
<pin id="1241" dir="0" index="28" bw="16" slack="2147483647"/>
<pin id="1242" dir="0" index="29" bw="16" slack="2147483647"/>
<pin id="1243" dir="0" index="30" bw="16" slack="2147483647"/>
<pin id="1244" dir="0" index="31" bw="16" slack="2147483647"/>
<pin id="1245" dir="0" index="32" bw="16" slack="2147483647"/>
<pin id="1246" dir="0" index="33" bw="16" slack="2147483647"/>
<pin id="1247" dir="0" index="34" bw="16" slack="2147483647"/>
<pin id="1248" dir="0" index="35" bw="32" slack="1"/>
<pin id="1249" dir="0" index="36" bw="1" slack="1"/>
<pin id="1250" dir="0" index="37" bw="1" slack="1"/>
<pin id="1251" dir="0" index="38" bw="1" slack="1"/>
<pin id="1252" dir="0" index="39" bw="1" slack="1"/>
<pin id="1253" dir="1" index="40" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln163/2 "/>
</bind>
</comp>

<comp id="1256" class="1004" name="grp_M2S_addr_ap_uint_8_ap_uint_8_s_fu_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="0" slack="0"/>
<pin id="1258" dir="0" index="1" bw="8" slack="0"/>
<pin id="1259" dir="0" index="2" bw="8" slack="3"/>
<pin id="1260" dir="0" index="3" bw="64" slack="3"/>
<pin id="1261" dir="0" index="4" bw="32" slack="3"/>
<pin id="1262" dir="0" index="5" bw="32" slack="3"/>
<pin id="1263" dir="0" index="6" bw="1" slack="3"/>
<pin id="1264" dir="0" index="7" bw="1" slack="3"/>
<pin id="1265" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln157/4 "/>
</bind>
</comp>

<comp id="1268" class="1004" name="grp_Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit89_proc_fu_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="0" slack="0"/>
<pin id="1270" dir="0" index="1" bw="32" slack="3"/>
<pin id="1271" dir="0" index="2" bw="32" slack="3"/>
<pin id="1272" dir="0" index="3" bw="32" slack="3"/>
<pin id="1273" dir="0" index="4" bw="29" slack="3"/>
<pin id="1274" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln64/4 "/>
</bind>
</comp>

<comp id="1276" class="1004" name="grp_Block_split7793_proc_fu_1276">
<pin_list>
<pin id="1277" dir="0" index="0" bw="29" slack="0"/>
<pin id="1278" dir="0" index="1" bw="32" slack="1"/>
<pin id="1279" dir="0" index="2" bw="32" slack="1"/>
<pin id="1280" dir="0" index="3" bw="32" slack="1"/>
<pin id="1281" dir="1" index="4" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="select_ln160_loc_channel/2 "/>
</bind>
</comp>

<comp id="1283" class="1004" name="grp_Loop_VITIS_LOOP_88_1_proc_fu_1283">
<pin_list>
<pin id="1284" dir="0" index="0" bw="0" slack="0"/>
<pin id="1285" dir="0" index="1" bw="16" slack="3"/>
<pin id="1286" dir="0" index="2" bw="64" slack="2147483647"/>
<pin id="1287" dir="0" index="3" bw="64" slack="2147483647"/>
<pin id="1288" dir="0" index="4" bw="64" slack="2147483647"/>
<pin id="1289" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="1290" dir="0" index="6" bw="64" slack="2147483647"/>
<pin id="1291" dir="0" index="7" bw="64" slack="2147483647"/>
<pin id="1292" dir="0" index="8" bw="64" slack="2147483647"/>
<pin id="1293" dir="0" index="9" bw="64" slack="2147483647"/>
<pin id="1294" dir="0" index="10" bw="64" slack="2147483647"/>
<pin id="1295" dir="0" index="11" bw="64" slack="3"/>
<pin id="1296" dir="0" index="12" bw="64" slack="0"/>
<pin id="1297" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln115/4 "/>
</bind>
</comp>

<comp id="1300" class="1004" name="grp_M2S_16_8_8_ap_int_128_ap_int_128_s_fu_1300">
<pin_list>
<pin id="1301" dir="0" index="0" bw="0" slack="0"/>
<pin id="1302" dir="0" index="1" bw="128" slack="0"/>
<pin id="1303" dir="0" index="2" bw="128" slack="3"/>
<pin id="1304" dir="0" index="3" bw="64" slack="3"/>
<pin id="1305" dir="0" index="4" bw="29" slack="1"/>
<pin id="1306" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln160/4 "/>
</bind>
</comp>

<comp id="1309" class="1004" name="grp_Block_split7796_proc_fu_1309">
<pin_list>
<pin id="1310" dir="0" index="0" bw="0" slack="0"/>
<pin id="1311" dir="0" index="1" bw="32" slack="1"/>
<pin id="1312" dir="0" index="2" bw="32" slack="1"/>
<pin id="1313" dir="0" index="3" bw="32" slack="1"/>
<pin id="1314" dir="0" index="4" bw="32" slack="1"/>
<pin id="1315" dir="0" index="5" bw="32" slack="1"/>
<pin id="1316" dir="0" index="6" bw="32" slack="1"/>
<pin id="1317" dir="0" index="7" bw="16" slack="1"/>
<pin id="1318" dir="0" index="8" bw="16" slack="1"/>
<pin id="1319" dir="0" index="9" bw="16" slack="1"/>
<pin id="1320" dir="0" index="10" bw="16" slack="1"/>
<pin id="1321" dir="0" index="11" bw="16" slack="1"/>
<pin id="1322" dir="0" index="12" bw="32" slack="1"/>
<pin id="1323" dir="0" index="13" bw="32" slack="1"/>
<pin id="1324" dir="0" index="14" bw="32" slack="1"/>
<pin id="1325" dir="0" index="15" bw="32" slack="1"/>
<pin id="1326" dir="0" index="16" bw="32" slack="1"/>
<pin id="1327" dir="0" index="17" bw="12" slack="1"/>
<pin id="1328" dir="0" index="18" bw="12" slack="1"/>
<pin id="1329" dir="0" index="19" bw="12" slack="1"/>
<pin id="1330" dir="0" index="20" bw="12" slack="1"/>
<pin id="1331" dir="0" index="21" bw="12" slack="1"/>
<pin id="1332" dir="1" index="22" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln301/2 "/>
</bind>
</comp>

<comp id="1334" class="1004" name="grp_S2M_16_8_8_ap_int_128_ap_int_128_s_fu_1334">
<pin_list>
<pin id="1335" dir="0" index="0" bw="0" slack="0"/>
<pin id="1336" dir="0" index="1" bw="128" slack="17"/>
<pin id="1337" dir="0" index="2" bw="128" slack="0"/>
<pin id="1338" dir="0" index="3" bw="64" slack="17"/>
<pin id="1339" dir="0" index="4" bw="29" slack="17"/>
<pin id="1340" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln169/18 "/>
</bind>
</comp>

<comp id="1343" class="1004" name="grp_Loop_VITIS_LOOP_38_1_proc_fu_1343">
<pin_list>
<pin id="1344" dir="0" index="0" bw="0" slack="0"/>
<pin id="1345" dir="0" index="1" bw="32" slack="3"/>
<pin id="1346" dir="0" index="2" bw="64" slack="2147483647"/>
<pin id="1347" dir="0" index="3" bw="64" slack="2147483647"/>
<pin id="1348" dir="0" index="4" bw="64" slack="2147483647"/>
<pin id="1349" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="1350" dir="0" index="6" bw="64" slack="2147483647"/>
<pin id="1351" dir="0" index="7" bw="64" slack="2147483647"/>
<pin id="1352" dir="0" index="8" bw="64" slack="2147483647"/>
<pin id="1353" dir="0" index="9" bw="64" slack="2147483647"/>
<pin id="1354" dir="0" index="10" bw="64" slack="2147483647"/>
<pin id="1355" dir="0" index="11" bw="64" slack="2147483647"/>
<pin id="1356" dir="0" index="12" bw="64" slack="2147483647"/>
<pin id="1357" dir="0" index="13" bw="64" slack="2147483647"/>
<pin id="1358" dir="0" index="14" bw="64" slack="2147483647"/>
<pin id="1359" dir="0" index="15" bw="64" slack="2147483647"/>
<pin id="1360" dir="0" index="16" bw="64" slack="2147483647"/>
<pin id="1361" dir="0" index="17" bw="64" slack="2147483647"/>
<pin id="1362" dir="0" index="18" bw="64" slack="3"/>
<pin id="1363" dir="0" index="19" bw="64" slack="0"/>
<pin id="1364" dir="1" index="20" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln10/4 "/>
</bind>
</comp>

<comp id="1367" class="1004" name="grp_Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit_proc_fu_1367">
<pin_list>
<pin id="1368" dir="0" index="0" bw="0" slack="0"/>
<pin id="1369" dir="0" index="1" bw="16" slack="3"/>
<pin id="1370" dir="0" index="2" bw="1" slack="3"/>
<pin id="1371" dir="0" index="3" bw="32" slack="3"/>
<pin id="1372" dir="0" index="4" bw="32" slack="3"/>
<pin id="1373" dir="0" index="5" bw="32" slack="3"/>
<pin id="1374" dir="0" index="6" bw="32" slack="3"/>
<pin id="1375" dir="0" index="7" bw="32" slack="3"/>
<pin id="1376" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln65/4 "/>
</bind>
</comp>

<comp id="1378" class="1004" name="grp_Block_split77_proc_fu_1378">
<pin_list>
<pin id="1379" dir="0" index="0" bw="0" slack="0"/>
<pin id="1380" dir="0" index="1" bw="32" slack="1"/>
<pin id="1381" dir="0" index="2" bw="1" slack="1"/>
<pin id="1382" dir="0" index="3" bw="32" slack="1"/>
<pin id="1383" dir="0" index="4" bw="32" slack="1"/>
<pin id="1384" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln301/2 "/>
</bind>
</comp>

<comp id="1386" class="1004" name="call_ln112_top_entry39_fu_1386">
<pin_list>
<pin id="1387" dir="0" index="0" bw="0" slack="0"/>
<pin id="1388" dir="0" index="1" bw="64" slack="0"/>
<pin id="1389" dir="0" index="2" bw="64" slack="0"/>
<pin id="1390" dir="0" index="3" bw="64" slack="0"/>
<pin id="1391" dir="0" index="4" bw="64" slack="0"/>
<pin id="1392" dir="0" index="5" bw="64" slack="0"/>
<pin id="1393" dir="0" index="6" bw="64" slack="0"/>
<pin id="1394" dir="0" index="7" bw="32" slack="0"/>
<pin id="1395" dir="0" index="8" bw="32" slack="0"/>
<pin id="1396" dir="0" index="9" bw="32" slack="0"/>
<pin id="1397" dir="0" index="10" bw="32" slack="0"/>
<pin id="1398" dir="0" index="11" bw="1" slack="0"/>
<pin id="1399" dir="0" index="12" bw="1" slack="0"/>
<pin id="1400" dir="0" index="13" bw="1" slack="0"/>
<pin id="1401" dir="0" index="14" bw="1" slack="0"/>
<pin id="1402" dir="0" index="15" bw="1" slack="0"/>
<pin id="1403" dir="0" index="16" bw="1" slack="0"/>
<pin id="1404" dir="0" index="17" bw="64" slack="0"/>
<pin id="1405" dir="0" index="18" bw="64" slack="0"/>
<pin id="1406" dir="0" index="19" bw="64" slack="0"/>
<pin id="1407" dir="0" index="20" bw="64" slack="0"/>
<pin id="1408" dir="0" index="21" bw="64" slack="0"/>
<pin id="1409" dir="0" index="22" bw="64" slack="0"/>
<pin id="1410" dir="0" index="23" bw="32" slack="0"/>
<pin id="1411" dir="0" index="24" bw="32" slack="0"/>
<pin id="1412" dir="0" index="25" bw="32" slack="0"/>
<pin id="1413" dir="0" index="26" bw="32" slack="0"/>
<pin id="1414" dir="0" index="27" bw="32" slack="0"/>
<pin id="1415" dir="0" index="28" bw="32" slack="0"/>
<pin id="1416" dir="0" index="29" bw="32" slack="0"/>
<pin id="1417" dir="0" index="30" bw="32" slack="0"/>
<pin id="1418" dir="0" index="31" bw="32" slack="0"/>
<pin id="1419" dir="0" index="32" bw="32" slack="0"/>
<pin id="1420" dir="0" index="33" bw="32" slack="0"/>
<pin id="1421" dir="0" index="34" bw="32" slack="0"/>
<pin id="1422" dir="0" index="35" bw="1" slack="0"/>
<pin id="1423" dir="0" index="36" bw="1" slack="0"/>
<pin id="1424" dir="0" index="37" bw="1" slack="0"/>
<pin id="1425" dir="0" index="38" bw="1" slack="0"/>
<pin id="1426" dir="0" index="39" bw="1" slack="0"/>
<pin id="1427" dir="0" index="40" bw="1" slack="0"/>
<pin id="1428" dir="0" index="41" bw="1" slack="0"/>
<pin id="1429" dir="0" index="42" bw="1" slack="0"/>
<pin id="1430" dir="0" index="43" bw="1" slack="0"/>
<pin id="1431" dir="0" index="44" bw="1" slack="0"/>
<pin id="1432" dir="0" index="45" bw="1" slack="0"/>
<pin id="1433" dir="0" index="46" bw="1" slack="0"/>
<pin id="1434" dir="0" index="47" bw="1" slack="0"/>
<pin id="1435" dir="0" index="48" bw="1" slack="0"/>
<pin id="1436" dir="0" index="49" bw="1" slack="0"/>
<pin id="1437" dir="1" index="50" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln112/1 "/>
</bind>
</comp>

<comp id="1455" class="1004" name="lshr_ln44_cast_loc_channel_Block_Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi16ELi16EEvRN3hls6streamI6ap_intIXmlT4_T_EELi0EEERNS1_IS2_IXmlT4_T0_EELi0EEEPS2_IXmlT6_T_EEPS2_IXT7_EEPS2_IXT8_EE7ap_uintILi16EESG_SG_ibb_exit_i_proc_fu_1455">
<pin_list>
<pin id="1456" dir="0" index="0" bw="24" slack="0"/>
<pin id="1457" dir="0" index="1" bw="32" slack="4"/>
<pin id="1458" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="lshr_ln44_cast_loc_channel/5 "/>
</bind>
</comp>

<comp id="1460" class="1005" name="select_ln169_loc_c_reg_1460">
<pin_list>
<pin id="1461" dir="0" index="0" bw="29" slack="3"/>
<pin id="1462" dir="1" index="1" bw="29" slack="3"/>
</pin_list>
<bind>
<opset="select_ln169_loc_c "/>
</bind>
</comp>

<comp id="1466" class="1005" name="skip3_c169_reg_1466">
<pin_list>
<pin id="1467" dir="0" index="0" bw="1" slack="13"/>
<pin id="1468" dir="1" index="1" bw="1" slack="13"/>
</pin_list>
<bind>
<opset="skip3_c169 "/>
</bind>
</comp>

<comp id="1472" class="1005" name="OC_V_loc_c168_reg_1472">
<pin_list>
<pin id="1473" dir="0" index="0" bw="16" slack="13"/>
<pin id="1474" dir="1" index="1" bw="16" slack="13"/>
</pin_list>
<bind>
<opset="OC_V_loc_c168 "/>
</bind>
</comp>

<comp id="1478" class="1005" name="skip3_c167_reg_1478">
<pin_list>
<pin id="1479" dir="0" index="0" bw="1" slack="11"/>
<pin id="1480" dir="1" index="1" bw="1" slack="11"/>
</pin_list>
<bind>
<opset="skip3_c167 "/>
</bind>
</comp>

<comp id="1484" class="1005" name="STRIDE_2_c166_reg_1484">
<pin_list>
<pin id="1485" dir="0" index="0" bw="1" slack="11"/>
<pin id="1486" dir="1" index="1" bw="1" slack="11"/>
</pin_list>
<bind>
<opset="STRIDE_2_c166 "/>
</bind>
</comp>

<comp id="1490" class="1005" name="batch_c165_reg_1490">
<pin_list>
<pin id="1491" dir="0" index="0" bw="32" slack="11"/>
<pin id="1492" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="batch_c165 "/>
</bind>
</comp>

<comp id="1496" class="1005" name="OC_V_loc_c164_reg_1496">
<pin_list>
<pin id="1497" dir="0" index="0" bw="16" slack="11"/>
<pin id="1498" dir="1" index="1" bw="16" slack="11"/>
</pin_list>
<bind>
<opset="OC_V_loc_c164 "/>
</bind>
</comp>

<comp id="1502" class="1005" name="D_V_loc_c163_reg_1502">
<pin_list>
<pin id="1503" dir="0" index="0" bw="16" slack="11"/>
<pin id="1504" dir="1" index="1" bw="16" slack="11"/>
</pin_list>
<bind>
<opset="D_V_loc_c163 "/>
</bind>
</comp>

<comp id="1508" class="1005" name="mul_ln93_1_loc_c162_reg_1508">
<pin_list>
<pin id="1509" dir="0" index="0" bw="32" slack="3"/>
<pin id="1510" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="mul_ln93_1_loc_c162 "/>
</bind>
</comp>

<comp id="1514" class="1005" name="mul_ln93_1_loc_c161_reg_1514">
<pin_list>
<pin id="1515" dir="0" index="0" bw="32" slack="3"/>
<pin id="1516" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="mul_ln93_1_loc_c161 "/>
</bind>
</comp>

<comp id="1520" class="1005" name="mul_ln93_1_loc_c160_reg_1520">
<pin_list>
<pin id="1521" dir="0" index="0" bw="32" slack="3"/>
<pin id="1522" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="mul_ln93_1_loc_c160 "/>
</bind>
</comp>

<comp id="1526" class="1005" name="mul_ln93_1_loc_c_reg_1526">
<pin_list>
<pin id="1527" dir="0" index="0" bw="32" slack="3"/>
<pin id="1528" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="mul_ln93_1_loc_c "/>
</bind>
</comp>

<comp id="1532" class="1005" name="OC_V_loc_c159_reg_1532">
<pin_list>
<pin id="1533" dir="0" index="0" bw="16" slack="9"/>
<pin id="1534" dir="1" index="1" bw="16" slack="9"/>
</pin_list>
<bind>
<opset="OC_V_loc_c159 "/>
</bind>
</comp>

<comp id="1538" class="1005" name="skip1_c158_reg_1538">
<pin_list>
<pin id="1539" dir="0" index="0" bw="1" slack="7"/>
<pin id="1540" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="skip1_c158 "/>
</bind>
</comp>

<comp id="1544" class="1005" name="OC_V_loc_c157_reg_1544">
<pin_list>
<pin id="1545" dir="0" index="0" bw="16" slack="7"/>
<pin id="1546" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opset="OC_V_loc_c157 "/>
</bind>
</comp>

<comp id="1550" class="1005" name="mul_ln31_1_loc_c156_reg_1550">
<pin_list>
<pin id="1551" dir="0" index="0" bw="32" slack="7"/>
<pin id="1552" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="mul_ln31_1_loc_c156 "/>
</bind>
</comp>

<comp id="1556" class="1005" name="skip1_c155_reg_1556">
<pin_list>
<pin id="1557" dir="0" index="0" bw="1" slack="5"/>
<pin id="1558" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="skip1_c155 "/>
</bind>
</comp>

<comp id="1562" class="1005" name="mul_ln31_1_loc_c154_reg_1562">
<pin_list>
<pin id="1563" dir="0" index="0" bw="32" slack="5"/>
<pin id="1564" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="mul_ln31_1_loc_c154 "/>
</bind>
</comp>

<comp id="1568" class="1005" name="ret_V_cast_loc_c153_reg_1568">
<pin_list>
<pin id="1569" dir="0" index="0" bw="12" slack="1"/>
<pin id="1570" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_cast_loc_c153 "/>
</bind>
</comp>

<comp id="1574" class="1005" name="ret_V_cast_loc_c152_reg_1574">
<pin_list>
<pin id="1575" dir="0" index="0" bw="12" slack="1"/>
<pin id="1576" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_cast_loc_c152 "/>
</bind>
</comp>

<comp id="1580" class="1005" name="ret_V_cast_loc_c151_reg_1580">
<pin_list>
<pin id="1581" dir="0" index="0" bw="12" slack="1"/>
<pin id="1582" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_cast_loc_c151 "/>
</bind>
</comp>

<comp id="1586" class="1005" name="ret_V_cast_loc_c150_reg_1586">
<pin_list>
<pin id="1587" dir="0" index="0" bw="12" slack="1"/>
<pin id="1588" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_cast_loc_c150 "/>
</bind>
</comp>

<comp id="1592" class="1005" name="ret_V_cast_loc_c_reg_1592">
<pin_list>
<pin id="1593" dir="0" index="0" bw="12" slack="1"/>
<pin id="1594" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_cast_loc_c "/>
</bind>
</comp>

<comp id="1598" class="1005" name="mul_ln31_1_loc_c149_reg_1598">
<pin_list>
<pin id="1599" dir="0" index="0" bw="32" slack="1"/>
<pin id="1600" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln31_1_loc_c149 "/>
</bind>
</comp>

<comp id="1604" class="1005" name="mul_ln31_1_loc_c148_reg_1604">
<pin_list>
<pin id="1605" dir="0" index="0" bw="32" slack="1"/>
<pin id="1606" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln31_1_loc_c148 "/>
</bind>
</comp>

<comp id="1610" class="1005" name="mul_ln31_1_loc_c_reg_1610">
<pin_list>
<pin id="1611" dir="0" index="0" bw="32" slack="1"/>
<pin id="1612" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln31_1_loc_c "/>
</bind>
</comp>

<comp id="1616" class="1005" name="ret_V_1_loc_c147_reg_1616">
<pin_list>
<pin id="1617" dir="0" index="0" bw="32" slack="1"/>
<pin id="1618" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_1_loc_c147 "/>
</bind>
</comp>

<comp id="1622" class="1005" name="ret_V_1_loc_c_reg_1622">
<pin_list>
<pin id="1623" dir="0" index="0" bw="32" slack="1"/>
<pin id="1624" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_1_loc_c "/>
</bind>
</comp>

<comp id="1628" class="1005" name="OC_V_loc_c146_reg_1628">
<pin_list>
<pin id="1629" dir="0" index="0" bw="16" slack="1"/>
<pin id="1630" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="OC_V_loc_c146 "/>
</bind>
</comp>

<comp id="1634" class="1005" name="OC_V_loc_c_reg_1634">
<pin_list>
<pin id="1635" dir="0" index="0" bw="16" slack="1"/>
<pin id="1636" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="OC_V_loc_c "/>
</bind>
</comp>

<comp id="1640" class="1005" name="IC_V_loc_c_reg_1640">
<pin_list>
<pin id="1641" dir="0" index="0" bw="16" slack="1"/>
<pin id="1642" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="IC_V_loc_c "/>
</bind>
</comp>

<comp id="1646" class="1005" name="D_V_loc_c145_reg_1646">
<pin_list>
<pin id="1647" dir="0" index="0" bw="16" slack="1"/>
<pin id="1648" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="D_V_loc_c145 "/>
</bind>
</comp>

<comp id="1652" class="1005" name="D_V_loc_c_reg_1652">
<pin_list>
<pin id="1653" dir="0" index="0" bw="16" slack="1"/>
<pin id="1654" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="D_V_loc_c "/>
</bind>
</comp>

<comp id="1658" class="1005" name="batch_c144_reg_1658">
<pin_list>
<pin id="1659" dir="0" index="0" bw="32" slack="1"/>
<pin id="1660" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="batch_c144 "/>
</bind>
</comp>

<comp id="1664" class="1005" name="batch_c143_reg_1664">
<pin_list>
<pin id="1665" dir="0" index="0" bw="32" slack="1"/>
<pin id="1666" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="batch_c143 "/>
</bind>
</comp>

<comp id="1670" class="1005" name="skip1_c142_reg_1670">
<pin_list>
<pin id="1671" dir="0" index="0" bw="1" slack="1"/>
<pin id="1672" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="skip1_c142 "/>
</bind>
</comp>

<comp id="1676" class="1005" name="skip1_c141_reg_1676">
<pin_list>
<pin id="1677" dir="0" index="0" bw="1" slack="1"/>
<pin id="1678" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="skip1_c141 "/>
</bind>
</comp>

<comp id="1682" class="1005" name="CONV_D_loc_c140_reg_1682">
<pin_list>
<pin id="1683" dir="0" index="0" bw="32" slack="1"/>
<pin id="1684" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="CONV_D_loc_c140 "/>
</bind>
</comp>

<comp id="1688" class="1005" name="CONV_D_loc_c_reg_1688">
<pin_list>
<pin id="1689" dir="0" index="0" bw="32" slack="1"/>
<pin id="1690" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="CONV_D_loc_c "/>
</bind>
</comp>

<comp id="1694" class="1005" name="relu3_c_reg_1694">
<pin_list>
<pin id="1695" dir="0" index="0" bw="1" slack="0"/>
<pin id="1696" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="relu3_c "/>
</bind>
</comp>

<comp id="1700" class="1005" name="relu1_c_reg_1700">
<pin_list>
<pin id="1701" dir="0" index="0" bw="1" slack="0"/>
<pin id="1702" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="relu1_c "/>
</bind>
</comp>

<comp id="1706" class="1005" name="deform_c139_reg_1706">
<pin_list>
<pin id="1707" dir="0" index="0" bw="1" slack="0"/>
<pin id="1708" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="deform_c139 "/>
</bind>
</comp>

<comp id="1712" class="1005" name="deform_c_reg_1712">
<pin_list>
<pin id="1713" dir="0" index="0" bw="1" slack="0"/>
<pin id="1714" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="deform_c "/>
</bind>
</comp>

<comp id="1718" class="1005" name="skip1_c138_reg_1718">
<pin_list>
<pin id="1719" dir="0" index="0" bw="1" slack="0"/>
<pin id="1720" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="skip1_c138 "/>
</bind>
</comp>

<comp id="1724" class="1005" name="skip1_c_reg_1724">
<pin_list>
<pin id="1725" dir="0" index="0" bw="1" slack="0"/>
<pin id="1726" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="skip1_c "/>
</bind>
</comp>

<comp id="1730" class="1005" name="skip3_c137_reg_1730">
<pin_list>
<pin id="1731" dir="0" index="0" bw="1" slack="0"/>
<pin id="1732" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="skip3_c137 "/>
</bind>
</comp>

<comp id="1736" class="1005" name="skip3_c136_reg_1736">
<pin_list>
<pin id="1737" dir="0" index="0" bw="1" slack="0"/>
<pin id="1738" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="skip3_c136 "/>
</bind>
</comp>

<comp id="1742" class="1005" name="skip3_c135_reg_1742">
<pin_list>
<pin id="1743" dir="0" index="0" bw="1" slack="0"/>
<pin id="1744" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="skip3_c135 "/>
</bind>
</comp>

<comp id="1748" class="1005" name="skip3_c134_reg_1748">
<pin_list>
<pin id="1749" dir="0" index="0" bw="1" slack="0"/>
<pin id="1750" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="skip3_c134 "/>
</bind>
</comp>

<comp id="1754" class="1005" name="skip3_c133_reg_1754">
<pin_list>
<pin id="1755" dir="0" index="0" bw="1" slack="0"/>
<pin id="1756" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="skip3_c133 "/>
</bind>
</comp>

<comp id="1760" class="1005" name="skip3_c_reg_1760">
<pin_list>
<pin id="1761" dir="0" index="0" bw="1" slack="0"/>
<pin id="1762" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="skip3_c "/>
</bind>
</comp>

<comp id="1766" class="1005" name="STRIDE_2_c132_reg_1766">
<pin_list>
<pin id="1767" dir="0" index="0" bw="1" slack="0"/>
<pin id="1768" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="STRIDE_2_c132 "/>
</bind>
</comp>

<comp id="1772" class="1005" name="STRIDE_2_c131_reg_1772">
<pin_list>
<pin id="1773" dir="0" index="0" bw="1" slack="0"/>
<pin id="1774" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="STRIDE_2_c131 "/>
</bind>
</comp>

<comp id="1778" class="1005" name="STRIDE_2_c_reg_1778">
<pin_list>
<pin id="1779" dir="0" index="0" bw="1" slack="0"/>
<pin id="1780" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="STRIDE_2_c "/>
</bind>
</comp>

<comp id="1784" class="1005" name="batch_c130_reg_1784">
<pin_list>
<pin id="1785" dir="0" index="0" bw="32" slack="0"/>
<pin id="1786" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="batch_c130 "/>
</bind>
</comp>

<comp id="1790" class="1005" name="batch_c129_reg_1790">
<pin_list>
<pin id="1791" dir="0" index="0" bw="32" slack="0"/>
<pin id="1792" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="batch_c129 "/>
</bind>
</comp>

<comp id="1796" class="1005" name="batch_c128_reg_1796">
<pin_list>
<pin id="1797" dir="0" index="0" bw="32" slack="0"/>
<pin id="1798" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="batch_c128 "/>
</bind>
</comp>

<comp id="1802" class="1005" name="batch_c_reg_1802">
<pin_list>
<pin id="1803" dir="0" index="0" bw="32" slack="0"/>
<pin id="1804" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="batch_c "/>
</bind>
</comp>

<comp id="1808" class="1005" name="OC_c127_reg_1808">
<pin_list>
<pin id="1809" dir="0" index="0" bw="32" slack="0"/>
<pin id="1810" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="OC_c127 "/>
</bind>
</comp>

<comp id="1814" class="1005" name="OC_c126_reg_1814">
<pin_list>
<pin id="1815" dir="0" index="0" bw="32" slack="0"/>
<pin id="1816" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="OC_c126 "/>
</bind>
</comp>

<comp id="1820" class="1005" name="OC_c_reg_1820">
<pin_list>
<pin id="1821" dir="0" index="0" bw="32" slack="0"/>
<pin id="1822" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="OC_c "/>
</bind>
</comp>

<comp id="1826" class="1005" name="IC_c125_reg_1826">
<pin_list>
<pin id="1827" dir="0" index="0" bw="32" slack="0"/>
<pin id="1828" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="IC_c125 "/>
</bind>
</comp>

<comp id="1832" class="1005" name="IC_c_reg_1832">
<pin_list>
<pin id="1833" dir="0" index="0" bw="32" slack="0"/>
<pin id="1834" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="IC_c "/>
</bind>
</comp>

<comp id="1838" class="1005" name="D_c124_reg_1838">
<pin_list>
<pin id="1839" dir="0" index="0" bw="32" slack="0"/>
<pin id="1840" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="D_c124 "/>
</bind>
</comp>

<comp id="1844" class="1005" name="D_c123_reg_1844">
<pin_list>
<pin id="1845" dir="0" index="0" bw="32" slack="0"/>
<pin id="1846" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="D_c123 "/>
</bind>
</comp>

<comp id="1850" class="1005" name="D_c_reg_1850">
<pin_list>
<pin id="1851" dir="0" index="0" bw="32" slack="0"/>
<pin id="1852" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="D_c "/>
</bind>
</comp>

<comp id="1856" class="1005" name="offsets_c_reg_1856">
<pin_list>
<pin id="1857" dir="0" index="0" bw="64" slack="0"/>
<pin id="1858" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="offsets_c "/>
</bind>
</comp>

<comp id="1862" class="1005" name="quant_c_reg_1862">
<pin_list>
<pin id="1863" dir="0" index="0" bw="64" slack="0"/>
<pin id="1864" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="quant_c "/>
</bind>
</comp>

<comp id="1868" class="1005" name="k0_3_c_reg_1868">
<pin_list>
<pin id="1869" dir="0" index="0" bw="64" slack="0"/>
<pin id="1870" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="k0_3_c "/>
</bind>
</comp>

<comp id="1874" class="1005" name="k0_1_c_reg_1874">
<pin_list>
<pin id="1875" dir="0" index="0" bw="64" slack="0"/>
<pin id="1876" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="k0_1_c "/>
</bind>
</comp>

<comp id="1880" class="1005" name="out_c_reg_1880">
<pin_list>
<pin id="1881" dir="0" index="0" bw="64" slack="0"/>
<pin id="1882" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="out_c "/>
</bind>
</comp>

<comp id="1886" class="1005" name="fmap_c_reg_1886">
<pin_list>
<pin id="1887" dir="0" index="0" bw="64" slack="0"/>
<pin id="1888" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="fmap_c "/>
</bind>
</comp>

<comp id="1892" class="1005" name="s_conv1_reg_1892">
<pin_list>
<pin id="1893" dir="0" index="0" bw="512" slack="7"/>
<pin id="1894" dir="1" index="1" bw="512" slack="7"/>
</pin_list>
<bind>
<opset="s_conv1 "/>
</bind>
</comp>

<comp id="1898" class="1005" name="k1_reg_1898">
<pin_list>
<pin id="1899" dir="0" index="0" bw="1024" slack="5"/>
<pin id="1900" dir="1" index="1" bw="1024" slack="5"/>
</pin_list>
<bind>
<opset="k1 "/>
</bind>
</comp>

<comp id="1904" class="1005" name="s_scale_reg_1904">
<pin_list>
<pin id="1905" dir="0" index="0" bw="256" slack="3"/>
<pin id="1906" dir="1" index="1" bw="256" slack="3"/>
</pin_list>
<bind>
<opset="s_scale "/>
</bind>
</comp>

<comp id="1910" class="1005" name="s_bias_reg_1910">
<pin_list>
<pin id="1911" dir="0" index="0" bw="256" slack="3"/>
<pin id="1912" dir="1" index="1" bw="256" slack="3"/>
</pin_list>
<bind>
<opset="s_bias "/>
</bind>
</comp>

<comp id="1916" class="1005" name="in_layer_reg_1916">
<pin_list>
<pin id="1917" dir="0" index="0" bw="1152" slack="11"/>
<pin id="1918" dir="1" index="1" bw="1152" slack="11"/>
</pin_list>
<bind>
<opset="in_layer "/>
</bind>
</comp>

<comp id="1922" class="1005" name="k3s_reg_1922">
<pin_list>
<pin id="1923" dir="0" index="0" bw="576" slack="5"/>
<pin id="1924" dir="1" index="1" bw="576" slack="5"/>
</pin_list>
<bind>
<opset="k3s "/>
</bind>
</comp>

<comp id="1928" class="1005" name="s_conv3_reg_1928">
<pin_list>
<pin id="1929" dir="0" index="0" bw="512" slack="13"/>
<pin id="1930" dir="1" index="1" bw="512" slack="13"/>
</pin_list>
<bind>
<opset="s_conv3 "/>
</bind>
</comp>

<comp id="1934" class="1005" name="s_scale_1_reg_1934">
<pin_list>
<pin id="1935" dir="0" index="0" bw="256" slack="5"/>
<pin id="1936" dir="1" index="1" bw="256" slack="5"/>
</pin_list>
<bind>
<opset="s_scale_1 "/>
</bind>
</comp>

<comp id="1940" class="1005" name="s_bias_1_reg_1940">
<pin_list>
<pin id="1941" dir="0" index="0" bw="256" slack="5"/>
<pin id="1942" dir="1" index="1" bw="256" slack="5"/>
</pin_list>
<bind>
<opset="s_bias_1 "/>
</bind>
</comp>

<comp id="1946" class="1005" name="fin_reg_1946">
<pin_list>
<pin id="1947" dir="0" index="0" bw="128" slack="3"/>
<pin id="1948" dir="1" index="1" bw="128" slack="3"/>
</pin_list>
<bind>
<opset="fin "/>
</bind>
</comp>

<comp id="1952" class="1005" name="f1_reg_1952">
<pin_list>
<pin id="1953" dir="0" index="0" bw="128" slack="9"/>
<pin id="1954" dir="1" index="1" bw="128" slack="9"/>
</pin_list>
<bind>
<opset="f1 "/>
</bind>
</comp>

<comp id="1958" class="1005" name="f3_reg_1958">
<pin_list>
<pin id="1959" dir="0" index="0" bw="128" slack="15"/>
<pin id="1960" dir="1" index="1" bw="128" slack="15"/>
</pin_list>
<bind>
<opset="f3 "/>
</bind>
</comp>

<comp id="1964" class="1005" name="offset_s_reg_1964">
<pin_list>
<pin id="1965" dir="0" index="0" bw="8" slack="3"/>
<pin id="1966" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="offset_s "/>
</bind>
</comp>

<comp id="1970" class="1005" name="select_ln160_loc_channel_reg_1970">
<pin_list>
<pin id="1971" dir="0" index="0" bw="29" slack="1"/>
<pin id="1972" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="select_ln160_loc_channel "/>
</bind>
</comp>

<comp id="1975" class="1005" name="lshr_ln44_cast_loc_channel_reg_1975">
<pin_list>
<pin id="1976" dir="0" index="0" bw="24" slack="1"/>
<pin id="1977" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln44_cast_loc_channel "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="373"><net_src comp="50" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="377"><net_src comp="50" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="381"><net_src comp="50" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="385"><net_src comp="50" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="389"><net_src comp="50" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="393"><net_src comp="50" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="397"><net_src comp="50" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="401"><net_src comp="50" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="405"><net_src comp="50" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="409"><net_src comp="50" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="413"><net_src comp="50" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="417"><net_src comp="50" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="421"><net_src comp="50" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="425"><net_src comp="50" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="429"><net_src comp="50" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="433"><net_src comp="50" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="437"><net_src comp="50" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="441"><net_src comp="50" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="445"><net_src comp="50" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="449"><net_src comp="50" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="453"><net_src comp="50" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="457"><net_src comp="50" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="461"><net_src comp="50" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="465"><net_src comp="50" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="469"><net_src comp="50" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="473"><net_src comp="50" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="477"><net_src comp="50" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="481"><net_src comp="50" pin="0"/><net_sink comp="478" pin=0"/></net>

<net id="485"><net_src comp="50" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="489"><net_src comp="50" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="493"><net_src comp="50" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="497"><net_src comp="50" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="501"><net_src comp="50" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="505"><net_src comp="50" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="509"><net_src comp="50" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="513"><net_src comp="50" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="517"><net_src comp="50" pin="0"/><net_sink comp="514" pin=0"/></net>

<net id="521"><net_src comp="50" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="525"><net_src comp="50" pin="0"/><net_sink comp="522" pin=0"/></net>

<net id="529"><net_src comp="50" pin="0"/><net_sink comp="526" pin=0"/></net>

<net id="533"><net_src comp="50" pin="0"/><net_sink comp="530" pin=0"/></net>

<net id="537"><net_src comp="50" pin="0"/><net_sink comp="534" pin=0"/></net>

<net id="541"><net_src comp="50" pin="0"/><net_sink comp="538" pin=0"/></net>

<net id="545"><net_src comp="50" pin="0"/><net_sink comp="542" pin=0"/></net>

<net id="549"><net_src comp="50" pin="0"/><net_sink comp="546" pin=0"/></net>

<net id="553"><net_src comp="50" pin="0"/><net_sink comp="550" pin=0"/></net>

<net id="557"><net_src comp="50" pin="0"/><net_sink comp="554" pin=0"/></net>

<net id="561"><net_src comp="50" pin="0"/><net_sink comp="558" pin=0"/></net>

<net id="565"><net_src comp="50" pin="0"/><net_sink comp="562" pin=0"/></net>

<net id="569"><net_src comp="50" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="573"><net_src comp="50" pin="0"/><net_sink comp="570" pin=0"/></net>

<net id="577"><net_src comp="50" pin="0"/><net_sink comp="574" pin=0"/></net>

<net id="581"><net_src comp="50" pin="0"/><net_sink comp="578" pin=0"/></net>

<net id="585"><net_src comp="50" pin="0"/><net_sink comp="582" pin=0"/></net>

<net id="589"><net_src comp="50" pin="0"/><net_sink comp="586" pin=0"/></net>

<net id="593"><net_src comp="50" pin="0"/><net_sink comp="590" pin=0"/></net>

<net id="597"><net_src comp="50" pin="0"/><net_sink comp="594" pin=0"/></net>

<net id="601"><net_src comp="50" pin="0"/><net_sink comp="598" pin=0"/></net>

<net id="605"><net_src comp="50" pin="0"/><net_sink comp="602" pin=0"/></net>

<net id="609"><net_src comp="50" pin="0"/><net_sink comp="606" pin=0"/></net>

<net id="613"><net_src comp="50" pin="0"/><net_sink comp="610" pin=0"/></net>

<net id="617"><net_src comp="50" pin="0"/><net_sink comp="614" pin=0"/></net>

<net id="621"><net_src comp="50" pin="0"/><net_sink comp="618" pin=0"/></net>

<net id="625"><net_src comp="50" pin="0"/><net_sink comp="622" pin=0"/></net>

<net id="629"><net_src comp="50" pin="0"/><net_sink comp="626" pin=0"/></net>

<net id="633"><net_src comp="50" pin="0"/><net_sink comp="630" pin=0"/></net>

<net id="637"><net_src comp="50" pin="0"/><net_sink comp="634" pin=0"/></net>

<net id="641"><net_src comp="50" pin="0"/><net_sink comp="638" pin=0"/></net>

<net id="645"><net_src comp="50" pin="0"/><net_sink comp="642" pin=0"/></net>

<net id="649"><net_src comp="50" pin="0"/><net_sink comp="646" pin=0"/></net>

<net id="653"><net_src comp="50" pin="0"/><net_sink comp="650" pin=0"/></net>

<net id="657"><net_src comp="50" pin="0"/><net_sink comp="654" pin=0"/></net>

<net id="661"><net_src comp="50" pin="0"/><net_sink comp="658" pin=0"/></net>

<net id="665"><net_src comp="50" pin="0"/><net_sink comp="662" pin=0"/></net>

<net id="669"><net_src comp="50" pin="0"/><net_sink comp="666" pin=0"/></net>

<net id="673"><net_src comp="50" pin="0"/><net_sink comp="670" pin=0"/></net>

<net id="677"><net_src comp="50" pin="0"/><net_sink comp="674" pin=0"/></net>

<net id="681"><net_src comp="50" pin="0"/><net_sink comp="678" pin=0"/></net>

<net id="685"><net_src comp="50" pin="0"/><net_sink comp="682" pin=0"/></net>

<net id="689"><net_src comp="50" pin="0"/><net_sink comp="686" pin=0"/></net>

<net id="693"><net_src comp="50" pin="0"/><net_sink comp="690" pin=0"/></net>

<net id="697"><net_src comp="50" pin="0"/><net_sink comp="694" pin=0"/></net>

<net id="701"><net_src comp="50" pin="0"/><net_sink comp="698" pin=0"/></net>

<net id="705"><net_src comp="50" pin="0"/><net_sink comp="702" pin=0"/></net>

<net id="709"><net_src comp="50" pin="0"/><net_sink comp="706" pin=0"/></net>

<net id="713"><net_src comp="50" pin="0"/><net_sink comp="710" pin=0"/></net>

<net id="717"><net_src comp="50" pin="0"/><net_sink comp="714" pin=0"/></net>

<net id="721"><net_src comp="50" pin="0"/><net_sink comp="718" pin=0"/></net>

<net id="725"><net_src comp="50" pin="0"/><net_sink comp="722" pin=0"/></net>

<net id="729"><net_src comp="50" pin="0"/><net_sink comp="726" pin=0"/></net>

<net id="733"><net_src comp="50" pin="0"/><net_sink comp="730" pin=0"/></net>

<net id="737"><net_src comp="50" pin="0"/><net_sink comp="734" pin=0"/></net>

<net id="741"><net_src comp="50" pin="0"/><net_sink comp="738" pin=0"/></net>

<net id="745"><net_src comp="50" pin="0"/><net_sink comp="742" pin=0"/></net>

<net id="749"><net_src comp="50" pin="0"/><net_sink comp="746" pin=0"/></net>

<net id="753"><net_src comp="50" pin="0"/><net_sink comp="750" pin=0"/></net>

<net id="757"><net_src comp="50" pin="0"/><net_sink comp="754" pin=0"/></net>

<net id="761"><net_src comp="50" pin="0"/><net_sink comp="758" pin=0"/></net>

<net id="765"><net_src comp="50" pin="0"/><net_sink comp="762" pin=0"/></net>

<net id="769"><net_src comp="50" pin="0"/><net_sink comp="766" pin=0"/></net>

<net id="773"><net_src comp="50" pin="0"/><net_sink comp="770" pin=0"/></net>

<net id="777"><net_src comp="50" pin="0"/><net_sink comp="774" pin=0"/></net>

<net id="781"><net_src comp="50" pin="0"/><net_sink comp="778" pin=0"/></net>

<net id="785"><net_src comp="50" pin="0"/><net_sink comp="782" pin=0"/></net>

<net id="789"><net_src comp="50" pin="0"/><net_sink comp="786" pin=0"/></net>

<net id="793"><net_src comp="50" pin="0"/><net_sink comp="790" pin=0"/></net>

<net id="797"><net_src comp="50" pin="0"/><net_sink comp="794" pin=0"/></net>

<net id="801"><net_src comp="50" pin="0"/><net_sink comp="798" pin=0"/></net>

<net id="805"><net_src comp="50" pin="0"/><net_sink comp="802" pin=0"/></net>

<net id="809"><net_src comp="50" pin="0"/><net_sink comp="806" pin=0"/></net>

<net id="813"><net_src comp="50" pin="0"/><net_sink comp="810" pin=0"/></net>

<net id="817"><net_src comp="50" pin="0"/><net_sink comp="814" pin=0"/></net>

<net id="821"><net_src comp="50" pin="0"/><net_sink comp="818" pin=0"/></net>

<net id="825"><net_src comp="50" pin="0"/><net_sink comp="822" pin=0"/></net>

<net id="829"><net_src comp="50" pin="0"/><net_sink comp="826" pin=0"/></net>

<net id="833"><net_src comp="50" pin="0"/><net_sink comp="830" pin=0"/></net>

<net id="837"><net_src comp="50" pin="0"/><net_sink comp="834" pin=0"/></net>

<net id="841"><net_src comp="50" pin="0"/><net_sink comp="838" pin=0"/></net>

<net id="845"><net_src comp="50" pin="0"/><net_sink comp="842" pin=0"/></net>

<net id="849"><net_src comp="50" pin="0"/><net_sink comp="846" pin=0"/></net>

<net id="853"><net_src comp="50" pin="0"/><net_sink comp="850" pin=0"/></net>

<net id="857"><net_src comp="50" pin="0"/><net_sink comp="854" pin=0"/></net>

<net id="861"><net_src comp="50" pin="0"/><net_sink comp="858" pin=0"/></net>

<net id="865"><net_src comp="50" pin="0"/><net_sink comp="862" pin=0"/></net>

<net id="869"><net_src comp="50" pin="0"/><net_sink comp="866" pin=0"/></net>

<net id="873"><net_src comp="50" pin="0"/><net_sink comp="870" pin=0"/></net>

<net id="877"><net_src comp="50" pin="0"/><net_sink comp="874" pin=0"/></net>

<net id="881"><net_src comp="50" pin="0"/><net_sink comp="878" pin=0"/></net>

<net id="885"><net_src comp="50" pin="0"/><net_sink comp="882" pin=0"/></net>

<net id="889"><net_src comp="50" pin="0"/><net_sink comp="886" pin=0"/></net>

<net id="893"><net_src comp="50" pin="0"/><net_sink comp="890" pin=0"/></net>

<net id="897"><net_src comp="50" pin="0"/><net_sink comp="894" pin=0"/></net>

<net id="901"><net_src comp="50" pin="0"/><net_sink comp="898" pin=0"/></net>

<net id="905"><net_src comp="50" pin="0"/><net_sink comp="902" pin=0"/></net>

<net id="909"><net_src comp="50" pin="0"/><net_sink comp="906" pin=0"/></net>

<net id="913"><net_src comp="50" pin="0"/><net_sink comp="910" pin=0"/></net>

<net id="917"><net_src comp="50" pin="0"/><net_sink comp="914" pin=0"/></net>

<net id="921"><net_src comp="50" pin="0"/><net_sink comp="918" pin=0"/></net>

<net id="925"><net_src comp="50" pin="0"/><net_sink comp="922" pin=0"/></net>

<net id="929"><net_src comp="50" pin="0"/><net_sink comp="926" pin=0"/></net>

<net id="933"><net_src comp="50" pin="0"/><net_sink comp="930" pin=0"/></net>

<net id="937"><net_src comp="50" pin="0"/><net_sink comp="934" pin=0"/></net>

<net id="942"><net_src comp="44" pin="0"/><net_sink comp="938" pin=0"/></net>

<net id="943"><net_src comp="42" pin="0"/><net_sink comp="938" pin=1"/></net>

<net id="948"><net_src comp="44" pin="0"/><net_sink comp="944" pin=0"/></net>

<net id="949"><net_src comp="40" pin="0"/><net_sink comp="944" pin=1"/></net>

<net id="954"><net_src comp="44" pin="0"/><net_sink comp="950" pin=0"/></net>

<net id="955"><net_src comp="38" pin="0"/><net_sink comp="950" pin=1"/></net>

<net id="960"><net_src comp="44" pin="0"/><net_sink comp="956" pin=0"/></net>

<net id="961"><net_src comp="36" pin="0"/><net_sink comp="956" pin=1"/></net>

<net id="966"><net_src comp="44" pin="0"/><net_sink comp="962" pin=0"/></net>

<net id="967"><net_src comp="34" pin="0"/><net_sink comp="962" pin=1"/></net>

<net id="972"><net_src comp="44" pin="0"/><net_sink comp="968" pin=0"/></net>

<net id="973"><net_src comp="32" pin="0"/><net_sink comp="968" pin=1"/></net>

<net id="978"><net_src comp="46" pin="0"/><net_sink comp="974" pin=0"/></net>

<net id="979"><net_src comp="30" pin="0"/><net_sink comp="974" pin=1"/></net>

<net id="984"><net_src comp="46" pin="0"/><net_sink comp="980" pin=0"/></net>

<net id="985"><net_src comp="28" pin="0"/><net_sink comp="980" pin=1"/></net>

<net id="990"><net_src comp="46" pin="0"/><net_sink comp="986" pin=0"/></net>

<net id="991"><net_src comp="26" pin="0"/><net_sink comp="986" pin=1"/></net>

<net id="996"><net_src comp="46" pin="0"/><net_sink comp="992" pin=0"/></net>

<net id="997"><net_src comp="24" pin="0"/><net_sink comp="992" pin=1"/></net>

<net id="1002"><net_src comp="48" pin="0"/><net_sink comp="998" pin=0"/></net>

<net id="1003"><net_src comp="22" pin="0"/><net_sink comp="998" pin=1"/></net>

<net id="1008"><net_src comp="48" pin="0"/><net_sink comp="1004" pin=0"/></net>

<net id="1009"><net_src comp="20" pin="0"/><net_sink comp="1004" pin=1"/></net>

<net id="1014"><net_src comp="48" pin="0"/><net_sink comp="1010" pin=0"/></net>

<net id="1015"><net_src comp="18" pin="0"/><net_sink comp="1010" pin=1"/></net>

<net id="1020"><net_src comp="48" pin="0"/><net_sink comp="1016" pin=0"/></net>

<net id="1021"><net_src comp="16" pin="0"/><net_sink comp="1016" pin=1"/></net>

<net id="1026"><net_src comp="48" pin="0"/><net_sink comp="1022" pin=0"/></net>

<net id="1027"><net_src comp="14" pin="0"/><net_sink comp="1022" pin=1"/></net>

<net id="1032"><net_src comp="48" pin="0"/><net_sink comp="1028" pin=0"/></net>

<net id="1033"><net_src comp="12" pin="0"/><net_sink comp="1028" pin=1"/></net>

<net id="1047"><net_src comp="88" pin="0"/><net_sink comp="1034" pin=0"/></net>

<net id="1061"><net_src comp="94" pin="0"/><net_sink comp="1048" pin=0"/></net>

<net id="1079"><net_src comp="92" pin="0"/><net_sink comp="1062" pin=0"/></net>

<net id="1096"><net_src comp="86" pin="0"/><net_sink comp="1080" pin=0"/></net>

<net id="1109"><net_src comp="90" pin="0"/><net_sink comp="1097" pin=0"/></net>

<net id="1121"><net_src comp="96" pin="0"/><net_sink comp="1110" pin=0"/></net>

<net id="1147"><net_src comp="80" pin="0"/><net_sink comp="1122" pin=0"/></net>

<net id="1163"><net_src comp="66" pin="0"/><net_sink comp="1148" pin=0"/></net>

<net id="1179"><net_src comp="68" pin="0"/><net_sink comp="1164" pin=0"/></net>

<net id="1195"><net_src comp="82" pin="0"/><net_sink comp="1180" pin=0"/></net>

<net id="1211"><net_src comp="84" pin="0"/><net_sink comp="1196" pin=0"/></net>

<net id="1254"><net_src comp="58" pin="0"/><net_sink comp="1212" pin=0"/></net>

<net id="1255"><net_src comp="8" pin="0"/><net_sink comp="1212" pin=1"/></net>

<net id="1266"><net_src comp="62" pin="0"/><net_sink comp="1256" pin=0"/></net>

<net id="1267"><net_src comp="10" pin="0"/><net_sink comp="1256" pin=1"/></net>

<net id="1275"><net_src comp="76" pin="0"/><net_sink comp="1268" pin=0"/></net>

<net id="1282"><net_src comp="56" pin="0"/><net_sink comp="1276" pin=0"/></net>

<net id="1298"><net_src comp="72" pin="0"/><net_sink comp="1283" pin=0"/></net>

<net id="1299"><net_src comp="6" pin="0"/><net_sink comp="1283" pin=12"/></net>

<net id="1307"><net_src comp="64" pin="0"/><net_sink comp="1300" pin=0"/></net>

<net id="1308"><net_src comp="0" pin="0"/><net_sink comp="1300" pin=1"/></net>

<net id="1333"><net_src comp="60" pin="0"/><net_sink comp="1309" pin=0"/></net>

<net id="1341"><net_src comp="98" pin="0"/><net_sink comp="1334" pin=0"/></net>

<net id="1342"><net_src comp="2" pin="0"/><net_sink comp="1334" pin=2"/></net>

<net id="1365"><net_src comp="70" pin="0"/><net_sink comp="1343" pin=0"/></net>

<net id="1366"><net_src comp="4" pin="0"/><net_sink comp="1343" pin=19"/></net>

<net id="1377"><net_src comp="74" pin="0"/><net_sink comp="1367" pin=0"/></net>

<net id="1385"><net_src comp="54" pin="0"/><net_sink comp="1378" pin=0"/></net>

<net id="1438"><net_src comp="52" pin="0"/><net_sink comp="1386" pin=0"/></net>

<net id="1439"><net_src comp="1028" pin="2"/><net_sink comp="1386" pin=1"/></net>

<net id="1440"><net_src comp="1022" pin="2"/><net_sink comp="1386" pin=2"/></net>

<net id="1441"><net_src comp="1016" pin="2"/><net_sink comp="1386" pin=3"/></net>

<net id="1442"><net_src comp="1010" pin="2"/><net_sink comp="1386" pin=4"/></net>

<net id="1443"><net_src comp="1004" pin="2"/><net_sink comp="1386" pin=5"/></net>

<net id="1444"><net_src comp="998" pin="2"/><net_sink comp="1386" pin=6"/></net>

<net id="1445"><net_src comp="992" pin="2"/><net_sink comp="1386" pin=7"/></net>

<net id="1446"><net_src comp="986" pin="2"/><net_sink comp="1386" pin=8"/></net>

<net id="1447"><net_src comp="980" pin="2"/><net_sink comp="1386" pin=9"/></net>

<net id="1448"><net_src comp="974" pin="2"/><net_sink comp="1386" pin=10"/></net>

<net id="1449"><net_src comp="968" pin="2"/><net_sink comp="1386" pin=11"/></net>

<net id="1450"><net_src comp="962" pin="2"/><net_sink comp="1386" pin=12"/></net>

<net id="1451"><net_src comp="956" pin="2"/><net_sink comp="1386" pin=13"/></net>

<net id="1452"><net_src comp="950" pin="2"/><net_sink comp="1386" pin=14"/></net>

<net id="1453"><net_src comp="944" pin="2"/><net_sink comp="1386" pin=15"/></net>

<net id="1454"><net_src comp="938" pin="2"/><net_sink comp="1386" pin=16"/></net>

<net id="1459"><net_src comp="78" pin="0"/><net_sink comp="1455" pin=0"/></net>

<net id="1463"><net_src comp="370" pin="1"/><net_sink comp="1460" pin=0"/></net>

<net id="1464"><net_src comp="1460" pin="1"/><net_sink comp="1268" pin=4"/></net>

<net id="1465"><net_src comp="1460" pin="1"/><net_sink comp="1334" pin=4"/></net>

<net id="1469"><net_src comp="374" pin="1"/><net_sink comp="1466" pin=0"/></net>

<net id="1470"><net_src comp="1466" pin="1"/><net_sink comp="1048" pin=10"/></net>

<net id="1471"><net_src comp="1466" pin="1"/><net_sink comp="1110" pin=7"/></net>

<net id="1475"><net_src comp="378" pin="1"/><net_sink comp="1472" pin=0"/></net>

<net id="1476"><net_src comp="1472" pin="1"/><net_sink comp="1048" pin=9"/></net>

<net id="1477"><net_src comp="1472" pin="1"/><net_sink comp="1110" pin=6"/></net>

<net id="1481"><net_src comp="382" pin="1"/><net_sink comp="1478" pin=0"/></net>

<net id="1482"><net_src comp="1478" pin="1"/><net_sink comp="1062" pin=14"/></net>

<net id="1483"><net_src comp="1478" pin="1"/><net_sink comp="1048" pin=8"/></net>

<net id="1487"><net_src comp="386" pin="1"/><net_sink comp="1484" pin=0"/></net>

<net id="1488"><net_src comp="1484" pin="1"/><net_sink comp="1062" pin=13"/></net>

<net id="1489"><net_src comp="1484" pin="1"/><net_sink comp="1048" pin=7"/></net>

<net id="1493"><net_src comp="390" pin="1"/><net_sink comp="1490" pin=0"/></net>

<net id="1494"><net_src comp="1490" pin="1"/><net_sink comp="1062" pin=12"/></net>

<net id="1495"><net_src comp="1490" pin="1"/><net_sink comp="1048" pin=6"/></net>

<net id="1499"><net_src comp="394" pin="1"/><net_sink comp="1496" pin=0"/></net>

<net id="1500"><net_src comp="1496" pin="1"/><net_sink comp="1062" pin=11"/></net>

<net id="1501"><net_src comp="1496" pin="1"/><net_sink comp="1048" pin=5"/></net>

<net id="1505"><net_src comp="398" pin="1"/><net_sink comp="1502" pin=0"/></net>

<net id="1506"><net_src comp="1502" pin="1"/><net_sink comp="1062" pin=10"/></net>

<net id="1507"><net_src comp="1502" pin="1"/><net_sink comp="1048" pin=4"/></net>

<net id="1511"><net_src comp="402" pin="1"/><net_sink comp="1508" pin=0"/></net>

<net id="1512"><net_src comp="1508" pin="1"/><net_sink comp="1367" pin=7"/></net>

<net id="1513"><net_src comp="1508" pin="1"/><net_sink comp="1110" pin=5"/></net>

<net id="1517"><net_src comp="406" pin="1"/><net_sink comp="1514" pin=0"/></net>

<net id="1518"><net_src comp="1514" pin="1"/><net_sink comp="1367" pin=6"/></net>

<net id="1519"><net_src comp="1514" pin="1"/><net_sink comp="1080" pin=11"/></net>

<net id="1523"><net_src comp="410" pin="1"/><net_sink comp="1520" pin=0"/></net>

<net id="1524"><net_src comp="1520" pin="1"/><net_sink comp="1367" pin=5"/></net>

<net id="1525"><net_src comp="1520" pin="1"/><net_sink comp="1196" pin=10"/></net>

<net id="1529"><net_src comp="414" pin="1"/><net_sink comp="1526" pin=0"/></net>

<net id="1530"><net_src comp="1526" pin="1"/><net_sink comp="1367" pin=4"/></net>

<net id="1531"><net_src comp="1526" pin="1"/><net_sink comp="1180" pin=10"/></net>

<net id="1535"><net_src comp="418" pin="1"/><net_sink comp="1532" pin=0"/></net>

<net id="1536"><net_src comp="1532" pin="1"/><net_sink comp="1097" pin=9"/></net>

<net id="1537"><net_src comp="1532" pin="1"/><net_sink comp="1062" pin=5"/></net>

<net id="1541"><net_src comp="422" pin="1"/><net_sink comp="1538" pin=0"/></net>

<net id="1542"><net_src comp="1538" pin="1"/><net_sink comp="1034" pin=10"/></net>

<net id="1543"><net_src comp="1538" pin="1"/><net_sink comp="1097" pin=7"/></net>

<net id="1547"><net_src comp="426" pin="1"/><net_sink comp="1544" pin=0"/></net>

<net id="1548"><net_src comp="1544" pin="1"/><net_sink comp="1034" pin=9"/></net>

<net id="1549"><net_src comp="1544" pin="1"/><net_sink comp="1097" pin=6"/></net>

<net id="1553"><net_src comp="430" pin="1"/><net_sink comp="1550" pin=0"/></net>

<net id="1554"><net_src comp="1550" pin="1"/><net_sink comp="1034" pin=8"/></net>

<net id="1555"><net_src comp="1550" pin="1"/><net_sink comp="1097" pin=5"/></net>

<net id="1559"><net_src comp="434" pin="1"/><net_sink comp="1556" pin=0"/></net>

<net id="1560"><net_src comp="1556" pin="1"/><net_sink comp="1122" pin=22"/></net>

<net id="1561"><net_src comp="1556" pin="1"/><net_sink comp="1034" pin=7"/></net>

<net id="1565"><net_src comp="438" pin="1"/><net_sink comp="1562" pin=0"/></net>

<net id="1566"><net_src comp="1562" pin="1"/><net_sink comp="1122" pin=21"/></net>

<net id="1567"><net_src comp="1562" pin="1"/><net_sink comp="1034" pin=4"/></net>

<net id="1571"><net_src comp="442" pin="1"/><net_sink comp="1568" pin=0"/></net>

<net id="1572"><net_src comp="1568" pin="1"/><net_sink comp="1309" pin=21"/></net>

<net id="1573"><net_src comp="1568" pin="1"/><net_sink comp="1080" pin=12"/></net>

<net id="1577"><net_src comp="446" pin="1"/><net_sink comp="1574" pin=0"/></net>

<net id="1578"><net_src comp="1574" pin="1"/><net_sink comp="1309" pin=20"/></net>

<net id="1579"><net_src comp="1574" pin="1"/><net_sink comp="1196" pin=11"/></net>

<net id="1583"><net_src comp="450" pin="1"/><net_sink comp="1580" pin=0"/></net>

<net id="1584"><net_src comp="1580" pin="1"/><net_sink comp="1309" pin=19"/></net>

<net id="1585"><net_src comp="1580" pin="1"/><net_sink comp="1180" pin=11"/></net>

<net id="1589"><net_src comp="454" pin="1"/><net_sink comp="1586" pin=0"/></net>

<net id="1590"><net_src comp="1586" pin="1"/><net_sink comp="1309" pin=18"/></net>

<net id="1591"><net_src comp="1586" pin="1"/><net_sink comp="1164" pin=11"/></net>

<net id="1595"><net_src comp="458" pin="1"/><net_sink comp="1592" pin=0"/></net>

<net id="1596"><net_src comp="1592" pin="1"/><net_sink comp="1309" pin=17"/></net>

<net id="1597"><net_src comp="1592" pin="1"/><net_sink comp="1148" pin=11"/></net>

<net id="1601"><net_src comp="462" pin="1"/><net_sink comp="1598" pin=0"/></net>

<net id="1602"><net_src comp="1598" pin="1"/><net_sink comp="1309" pin=16"/></net>

<net id="1603"><net_src comp="1598" pin="1"/><net_sink comp="1122" pin=18"/></net>

<net id="1607"><net_src comp="466" pin="1"/><net_sink comp="1604" pin=0"/></net>

<net id="1608"><net_src comp="1604" pin="1"/><net_sink comp="1309" pin=15"/></net>

<net id="1609"><net_src comp="1604" pin="1"/><net_sink comp="1164" pin=10"/></net>

<net id="1613"><net_src comp="470" pin="1"/><net_sink comp="1610" pin=0"/></net>

<net id="1614"><net_src comp="1610" pin="1"/><net_sink comp="1309" pin=14"/></net>

<net id="1615"><net_src comp="1610" pin="1"/><net_sink comp="1148" pin=10"/></net>

<net id="1619"><net_src comp="474" pin="1"/><net_sink comp="1616" pin=0"/></net>

<net id="1620"><net_src comp="1616" pin="1"/><net_sink comp="1309" pin=13"/></net>

<net id="1621"><net_src comp="1616" pin="1"/><net_sink comp="1455" pin=1"/></net>

<net id="1625"><net_src comp="478" pin="1"/><net_sink comp="1622" pin=0"/></net>

<net id="1626"><net_src comp="1622" pin="1"/><net_sink comp="1309" pin=12"/></net>

<net id="1627"><net_src comp="1622" pin="1"/><net_sink comp="1343" pin=1"/></net>

<net id="1631"><net_src comp="482" pin="1"/><net_sink comp="1628" pin=0"/></net>

<net id="1632"><net_src comp="1628" pin="1"/><net_sink comp="1309" pin=11"/></net>

<net id="1633"><net_src comp="1628" pin="1"/><net_sink comp="1283" pin=1"/></net>

<net id="1637"><net_src comp="486" pin="1"/><net_sink comp="1634" pin=0"/></net>

<net id="1638"><net_src comp="1634" pin="1"/><net_sink comp="1309" pin=10"/></net>

<net id="1639"><net_src comp="1634" pin="1"/><net_sink comp="1034" pin=6"/></net>

<net id="1643"><net_src comp="490" pin="1"/><net_sink comp="1640" pin=0"/></net>

<net id="1644"><net_src comp="1640" pin="1"/><net_sink comp="1309" pin=9"/></net>

<net id="1645"><net_src comp="1640" pin="1"/><net_sink comp="1034" pin=5"/></net>

<net id="1649"><net_src comp="494" pin="1"/><net_sink comp="1646" pin=0"/></net>

<net id="1650"><net_src comp="1646" pin="1"/><net_sink comp="1309" pin=8"/></net>

<net id="1651"><net_src comp="1646" pin="1"/><net_sink comp="1062" pin=4"/></net>

<net id="1655"><net_src comp="498" pin="1"/><net_sink comp="1652" pin=0"/></net>

<net id="1656"><net_src comp="1652" pin="1"/><net_sink comp="1309" pin=7"/></net>

<net id="1657"><net_src comp="1652" pin="1"/><net_sink comp="1367" pin=1"/></net>

<net id="1661"><net_src comp="502" pin="1"/><net_sink comp="1658" pin=0"/></net>

<net id="1662"><net_src comp="1658" pin="1"/><net_sink comp="1309" pin=6"/></net>

<net id="1663"><net_src comp="1658" pin="1"/><net_sink comp="1062" pin=6"/></net>

<net id="1667"><net_src comp="506" pin="1"/><net_sink comp="1664" pin=0"/></net>

<net id="1668"><net_src comp="1664" pin="1"/><net_sink comp="1309" pin=5"/></net>

<net id="1669"><net_src comp="1664" pin="1"/><net_sink comp="1367" pin=3"/></net>

<net id="1673"><net_src comp="510" pin="1"/><net_sink comp="1670" pin=0"/></net>

<net id="1674"><net_src comp="1670" pin="1"/><net_sink comp="1212" pin=39"/></net>

<net id="1675"><net_src comp="1670" pin="1"/><net_sink comp="1164" pin=12"/></net>

<net id="1679"><net_src comp="514" pin="1"/><net_sink comp="1676" pin=0"/></net>

<net id="1680"><net_src comp="1676" pin="1"/><net_sink comp="1212" pin=38"/></net>

<net id="1681"><net_src comp="1676" pin="1"/><net_sink comp="1148" pin=12"/></net>

<net id="1685"><net_src comp="518" pin="1"/><net_sink comp="1682" pin=0"/></net>

<net id="1686"><net_src comp="1682" pin="1"/><net_sink comp="1378" pin=4"/></net>

<net id="1687"><net_src comp="1682" pin="1"/><net_sink comp="1268" pin=3"/></net>

<net id="1691"><net_src comp="522" pin="1"/><net_sink comp="1688" pin=0"/></net>

<net id="1692"><net_src comp="1688" pin="1"/><net_sink comp="1378" pin=3"/></net>

<net id="1693"><net_src comp="1688" pin="1"/><net_sink comp="1256" pin=5"/></net>

<net id="1697"><net_src comp="526" pin="1"/><net_sink comp="1694" pin=0"/></net>

<net id="1698"><net_src comp="1694" pin="1"/><net_sink comp="1386" pin=49"/></net>

<net id="1699"><net_src comp="1694" pin="1"/><net_sink comp="1110" pin=8"/></net>

<net id="1703"><net_src comp="530" pin="1"/><net_sink comp="1700" pin=0"/></net>

<net id="1704"><net_src comp="1700" pin="1"/><net_sink comp="1386" pin=48"/></net>

<net id="1705"><net_src comp="1700" pin="1"/><net_sink comp="1097" pin=8"/></net>

<net id="1709"><net_src comp="534" pin="1"/><net_sink comp="1706" pin=0"/></net>

<net id="1710"><net_src comp="1706" pin="1"/><net_sink comp="1386" pin=47"/></net>

<net id="1711"><net_src comp="1706" pin="1"/><net_sink comp="1062" pin=9"/></net>

<net id="1715"><net_src comp="538" pin="1"/><net_sink comp="1712" pin=0"/></net>

<net id="1716"><net_src comp="1712" pin="1"/><net_sink comp="1386" pin=46"/></net>

<net id="1717"><net_src comp="1712" pin="1"/><net_sink comp="1256" pin=6"/></net>

<net id="1721"><net_src comp="542" pin="1"/><net_sink comp="1718" pin=0"/></net>

<net id="1722"><net_src comp="1718" pin="1"/><net_sink comp="1386" pin=45"/></net>

<net id="1723"><net_src comp="1718" pin="1"/><net_sink comp="1122" pin=20"/></net>

<net id="1727"><net_src comp="546" pin="1"/><net_sink comp="1724" pin=0"/></net>

<net id="1728"><net_src comp="1724" pin="1"/><net_sink comp="1386" pin=44"/></net>

<net id="1729"><net_src comp="1724" pin="1"/><net_sink comp="1212" pin=37"/></net>

<net id="1733"><net_src comp="550" pin="1"/><net_sink comp="1730" pin=0"/></net>

<net id="1734"><net_src comp="1730" pin="1"/><net_sink comp="1386" pin=43"/></net>

<net id="1735"><net_src comp="1730" pin="1"/><net_sink comp="1062" pin=8"/></net>

<net id="1739"><net_src comp="554" pin="1"/><net_sink comp="1736" pin=0"/></net>

<net id="1740"><net_src comp="1736" pin="1"/><net_sink comp="1386" pin=42"/></net>

<net id="1741"><net_src comp="1736" pin="1"/><net_sink comp="1080" pin=13"/></net>

<net id="1745"><net_src comp="558" pin="1"/><net_sink comp="1742" pin=0"/></net>

<net id="1746"><net_src comp="1742" pin="1"/><net_sink comp="1386" pin=41"/></net>

<net id="1747"><net_src comp="1742" pin="1"/><net_sink comp="1196" pin=12"/></net>

<net id="1751"><net_src comp="562" pin="1"/><net_sink comp="1748" pin=0"/></net>

<net id="1752"><net_src comp="1748" pin="1"/><net_sink comp="1386" pin=40"/></net>

<net id="1753"><net_src comp="1748" pin="1"/><net_sink comp="1180" pin=12"/></net>

<net id="1757"><net_src comp="566" pin="1"/><net_sink comp="1754" pin=0"/></net>

<net id="1758"><net_src comp="1754" pin="1"/><net_sink comp="1386" pin=39"/></net>

<net id="1759"><net_src comp="1754" pin="1"/><net_sink comp="1212" pin=36"/></net>

<net id="1763"><net_src comp="570" pin="1"/><net_sink comp="1760" pin=0"/></net>

<net id="1764"><net_src comp="1760" pin="1"/><net_sink comp="1386" pin=38"/></net>

<net id="1765"><net_src comp="1760" pin="1"/><net_sink comp="1256" pin=7"/></net>

<net id="1769"><net_src comp="574" pin="1"/><net_sink comp="1766" pin=0"/></net>

<net id="1770"><net_src comp="1766" pin="1"/><net_sink comp="1386" pin=37"/></net>

<net id="1771"><net_src comp="1766" pin="1"/><net_sink comp="1062" pin=7"/></net>

<net id="1775"><net_src comp="578" pin="1"/><net_sink comp="1772" pin=0"/></net>

<net id="1776"><net_src comp="1772" pin="1"/><net_sink comp="1386" pin=36"/></net>

<net id="1777"><net_src comp="1772" pin="1"/><net_sink comp="1367" pin=2"/></net>

<net id="1781"><net_src comp="582" pin="1"/><net_sink comp="1778" pin=0"/></net>

<net id="1782"><net_src comp="1778" pin="1"/><net_sink comp="1386" pin=35"/></net>

<net id="1783"><net_src comp="1778" pin="1"/><net_sink comp="1378" pin=2"/></net>

<net id="1787"><net_src comp="586" pin="1"/><net_sink comp="1784" pin=0"/></net>

<net id="1788"><net_src comp="1784" pin="1"/><net_sink comp="1386" pin=34"/></net>

<net id="1789"><net_src comp="1784" pin="1"/><net_sink comp="1268" pin=1"/></net>

<net id="1793"><net_src comp="590" pin="1"/><net_sink comp="1790" pin=0"/></net>

<net id="1794"><net_src comp="1790" pin="1"/><net_sink comp="1386" pin=33"/></net>

<net id="1795"><net_src comp="1790" pin="1"/><net_sink comp="1309" pin=4"/></net>

<net id="1799"><net_src comp="594" pin="1"/><net_sink comp="1796" pin=0"/></net>

<net id="1800"><net_src comp="1796" pin="1"/><net_sink comp="1386" pin=32"/></net>

<net id="1801"><net_src comp="1796" pin="1"/><net_sink comp="1276" pin=3"/></net>

<net id="1805"><net_src comp="598" pin="1"/><net_sink comp="1802" pin=0"/></net>

<net id="1806"><net_src comp="1802" pin="1"/><net_sink comp="1386" pin=31"/></net>

<net id="1807"><net_src comp="1802" pin="1"/><net_sink comp="1256" pin=4"/></net>

<net id="1811"><net_src comp="602" pin="1"/><net_sink comp="1808" pin=0"/></net>

<net id="1812"><net_src comp="1808" pin="1"/><net_sink comp="1386" pin=30"/></net>

<net id="1813"><net_src comp="1808" pin="1"/><net_sink comp="1268" pin=2"/></net>

<net id="1817"><net_src comp="606" pin="1"/><net_sink comp="1814" pin=0"/></net>

<net id="1818"><net_src comp="1814" pin="1"/><net_sink comp="1386" pin=29"/></net>

<net id="1819"><net_src comp="1814" pin="1"/><net_sink comp="1309" pin=3"/></net>

<net id="1823"><net_src comp="610" pin="1"/><net_sink comp="1820" pin=0"/></net>

<net id="1824"><net_src comp="1820" pin="1"/><net_sink comp="1386" pin=28"/></net>

<net id="1825"><net_src comp="1820" pin="1"/><net_sink comp="1212" pin=35"/></net>

<net id="1829"><net_src comp="614" pin="1"/><net_sink comp="1826" pin=0"/></net>

<net id="1830"><net_src comp="1826" pin="1"/><net_sink comp="1386" pin=27"/></net>

<net id="1831"><net_src comp="1826" pin="1"/><net_sink comp="1309" pin=2"/></net>

<net id="1835"><net_src comp="618" pin="1"/><net_sink comp="1832" pin=0"/></net>

<net id="1836"><net_src comp="1832" pin="1"/><net_sink comp="1386" pin=26"/></net>

<net id="1837"><net_src comp="1832" pin="1"/><net_sink comp="1276" pin=2"/></net>

<net id="1841"><net_src comp="622" pin="1"/><net_sink comp="1838" pin=0"/></net>

<net id="1842"><net_src comp="1838" pin="1"/><net_sink comp="1386" pin=25"/></net>

<net id="1843"><net_src comp="1838" pin="1"/><net_sink comp="1309" pin=1"/></net>

<net id="1847"><net_src comp="626" pin="1"/><net_sink comp="1844" pin=0"/></net>

<net id="1848"><net_src comp="1844" pin="1"/><net_sink comp="1386" pin=24"/></net>

<net id="1849"><net_src comp="1844" pin="1"/><net_sink comp="1276" pin=1"/></net>

<net id="1853"><net_src comp="630" pin="1"/><net_sink comp="1850" pin=0"/></net>

<net id="1854"><net_src comp="1850" pin="1"/><net_sink comp="1386" pin=23"/></net>

<net id="1855"><net_src comp="1850" pin="1"/><net_sink comp="1378" pin=1"/></net>

<net id="1859"><net_src comp="634" pin="1"/><net_sink comp="1856" pin=0"/></net>

<net id="1860"><net_src comp="1856" pin="1"/><net_sink comp="1386" pin=22"/></net>

<net id="1861"><net_src comp="1856" pin="1"/><net_sink comp="1256" pin=3"/></net>

<net id="1865"><net_src comp="638" pin="1"/><net_sink comp="1862" pin=0"/></net>

<net id="1866"><net_src comp="1862" pin="1"/><net_sink comp="1386" pin=21"/></net>

<net id="1867"><net_src comp="1862" pin="1"/><net_sink comp="1212" pin=2"/></net>

<net id="1871"><net_src comp="642" pin="1"/><net_sink comp="1868" pin=0"/></net>

<net id="1872"><net_src comp="1868" pin="1"/><net_sink comp="1386" pin=20"/></net>

<net id="1873"><net_src comp="1868" pin="1"/><net_sink comp="1283" pin=11"/></net>

<net id="1877"><net_src comp="646" pin="1"/><net_sink comp="1874" pin=0"/></net>

<net id="1878"><net_src comp="1874" pin="1"/><net_sink comp="1386" pin=19"/></net>

<net id="1879"><net_src comp="1874" pin="1"/><net_sink comp="1343" pin=18"/></net>

<net id="1883"><net_src comp="650" pin="1"/><net_sink comp="1880" pin=0"/></net>

<net id="1884"><net_src comp="1880" pin="1"/><net_sink comp="1386" pin=18"/></net>

<net id="1885"><net_src comp="1880" pin="1"/><net_sink comp="1334" pin=3"/></net>

<net id="1889"><net_src comp="654" pin="1"/><net_sink comp="1886" pin=0"/></net>

<net id="1890"><net_src comp="1886" pin="1"/><net_sink comp="1386" pin=17"/></net>

<net id="1891"><net_src comp="1886" pin="1"/><net_sink comp="1300" pin=3"/></net>

<net id="1895"><net_src comp="658" pin="1"/><net_sink comp="1892" pin=0"/></net>

<net id="1896"><net_src comp="1892" pin="1"/><net_sink comp="1034" pin=2"/></net>

<net id="1897"><net_src comp="1892" pin="1"/><net_sink comp="1097" pin=1"/></net>

<net id="1901"><net_src comp="662" pin="1"/><net_sink comp="1898" pin=0"/></net>

<net id="1902"><net_src comp="1898" pin="1"/><net_sink comp="1122" pin=1"/></net>

<net id="1903"><net_src comp="1898" pin="1"/><net_sink comp="1034" pin=3"/></net>

<net id="1907"><net_src comp="666" pin="1"/><net_sink comp="1904" pin=0"/></net>

<net id="1908"><net_src comp="1904" pin="1"/><net_sink comp="1148" pin=1"/></net>

<net id="1909"><net_src comp="1904" pin="1"/><net_sink comp="1097" pin=3"/></net>

<net id="1913"><net_src comp="670" pin="1"/><net_sink comp="1910" pin=0"/></net>

<net id="1914"><net_src comp="1910" pin="1"/><net_sink comp="1164" pin=1"/></net>

<net id="1915"><net_src comp="1910" pin="1"/><net_sink comp="1097" pin=4"/></net>

<net id="1919"><net_src comp="674" pin="1"/><net_sink comp="1916" pin=0"/></net>

<net id="1920"><net_src comp="1916" pin="1"/><net_sink comp="1062" pin=3"/></net>

<net id="1921"><net_src comp="1916" pin="1"/><net_sink comp="1048" pin=1"/></net>

<net id="1925"><net_src comp="678" pin="1"/><net_sink comp="1922" pin=0"/></net>

<net id="1926"><net_src comp="1922" pin="1"/><net_sink comp="1080" pin=1"/></net>

<net id="1927"><net_src comp="1922" pin="1"/><net_sink comp="1048" pin=3"/></net>

<net id="1931"><net_src comp="682" pin="1"/><net_sink comp="1928" pin=0"/></net>

<net id="1932"><net_src comp="1928" pin="1"/><net_sink comp="1048" pin=2"/></net>

<net id="1933"><net_src comp="1928" pin="1"/><net_sink comp="1110" pin=1"/></net>

<net id="1937"><net_src comp="686" pin="1"/><net_sink comp="1934" pin=0"/></net>

<net id="1938"><net_src comp="1934" pin="1"/><net_sink comp="1180" pin=1"/></net>

<net id="1939"><net_src comp="1934" pin="1"/><net_sink comp="1110" pin=3"/></net>

<net id="1943"><net_src comp="690" pin="1"/><net_sink comp="1940" pin=0"/></net>

<net id="1944"><net_src comp="1940" pin="1"/><net_sink comp="1196" pin=1"/></net>

<net id="1945"><net_src comp="1940" pin="1"/><net_sink comp="1110" pin=4"/></net>

<net id="1949"><net_src comp="694" pin="1"/><net_sink comp="1946" pin=0"/></net>

<net id="1950"><net_src comp="1946" pin="1"/><net_sink comp="1300" pin=2"/></net>

<net id="1951"><net_src comp="1946" pin="1"/><net_sink comp="1034" pin=1"/></net>

<net id="1955"><net_src comp="698" pin="1"/><net_sink comp="1952" pin=0"/></net>

<net id="1956"><net_src comp="1952" pin="1"/><net_sink comp="1097" pin=2"/></net>

<net id="1957"><net_src comp="1952" pin="1"/><net_sink comp="1062" pin=1"/></net>

<net id="1961"><net_src comp="702" pin="1"/><net_sink comp="1958" pin=0"/></net>

<net id="1962"><net_src comp="1958" pin="1"/><net_sink comp="1110" pin=2"/></net>

<net id="1963"><net_src comp="1958" pin="1"/><net_sink comp="1334" pin=1"/></net>

<net id="1967"><net_src comp="706" pin="1"/><net_sink comp="1964" pin=0"/></net>

<net id="1968"><net_src comp="1964" pin="1"/><net_sink comp="1256" pin=2"/></net>

<net id="1969"><net_src comp="1964" pin="1"/><net_sink comp="1062" pin=2"/></net>

<net id="1973"><net_src comp="1276" pin="4"/><net_sink comp="1970" pin=0"/></net>

<net id="1974"><net_src comp="1970" pin="1"/><net_sink comp="1300" pin=4"/></net>

<net id="1978"><net_src comp="1455" pin="2"/><net_sink comp="1975" pin=0"/></net>

<net id="1979"><net_src comp="1975" pin="1"/><net_sink comp="1122" pin=19"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem1 | {18 19 }
 - Input state : 
	Port: top : gmem0 | {4 5 }
	Port: top : gmem2 | {4 5 }
	Port: top : gmem3 | {4 5 }
	Port: top : gmem4 | {2 3 }
	Port: top : gmem5 | {4 5 }
	Port: top : fmap | {1 }
	Port: top : out_r | {1 }
	Port: top : k0_1 | {1 }
	Port: top : k0_3 | {1 }
	Port: top : quant | {1 }
	Port: top : offsets | {1 }
	Port: top : D | {1 }
	Port: top : IC | {1 }
	Port: top : OC | {1 }
	Port: top : batch | {1 }
	Port: top : STRIDE_2 | {1 }
	Port: top : skip3 | {1 }
	Port: top : skip1 | {1 }
	Port: top : deform | {1 }
	Port: top : relu1 | {1 }
	Port: top : relu3 | {1 }
  - Chain level:
	State 1
		call_ln112 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------|---------|---------|---------|---------|
| Operation|                                                                                                                      Functional Unit                                                                                                                      |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                                                                                                     grp_conv1x1_v4_512_512_1024_16_16_24_8_4_s_fu_1034                                                                                                    |    4    |   128   | 141.957 |   7721  |  11203  |
|          |                                                                                                       grp_dw_deform_M_512_1024_16_24_8_4_1_s_fu_1048                                                                                                      |    0    |    97   | 103.368 |   7577  |   5290  |
|          |                                                                                 grp_conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_s_fu_1062                                                                                |   240   |    1    |  28.743 |   6285  |   4927  |
|          |                                                                                          grp_M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_s_fu_1080                                                                                         |    0    |    10   |  20.967 |   7183  |   2193  |
|          |                                                                                                     grp_quantize_mul_shift_24_8_16_16_16_16_23_fu_1097                                                                                                    |    0    |    17   |  17.115 |   3186  |   3493  |
|          |                                                                                                     grp_quantize_mul_shift_24_8_16_16_16_16_s_fu_1110                                                                                                     |    0    |    17   |  17.115 |   3186  |   3493  |
|          |                                                                                       grp_M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_s_fu_1122                                                                                       |    0    |    1    |  8.802  |   1824  |   1395  |
|          |                                                                                                    grp_M2S_repeat_16_16_ap_int_16_ap_int_256_21_fu_1148                                                                                                   |    0    |    1    |  8.802  |   890   |   999   |
|          |                                                                                                    grp_M2S_repeat_16_16_ap_int_16_ap_int_256_22_fu_1164                                                                                                   |    0    |    1    |  8.802  |   890   |   999   |
|          |                                                                                                    grp_M2S_repeat_16_16_ap_int_16_ap_int_256_24_fu_1180                                                                                                   |    0    |    1    |  8.802  |   890   |   999   |
|          |                                                                                                    grp_M2S_repeat_16_16_ap_int_16_ap_int_256_s_fu_1196                                                                                                    |    0    |    1    |  8.802  |   890   |   999   |
|   call   |                                                                                                           grp_PackReadBuffer_ap_int_16_s_fu_1212                                                                                                          |    0    |    0    |  0.978  |   742   |   602   |
|          |                                                                                                         grp_M2S_addr_ap_uint_8_ap_uint_8_s_fu_1256                                                                                                        |    0    |    0    |  0.978  |   1024  |   314   |
|          |                                                                         grp_Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit89_proc_fu_1268                                                                        |    0    |    0    |    0    |   923   |   105   |
|          |                                                                                                              grp_Block_split7793_proc_fu_1276                                                                                                             |    0    |    0    |    0    |   894   |   105   |
|          |                                                                                                           grp_Loop_VITIS_LOOP_88_1_proc_fu_1283                                                                                                           |    0    |    0    |  1.467  |   402   |   181   |
|          |                                                                                                       grp_M2S_16_8_8_ap_int_128_ap_int_128_s_fu_1300                                                                                                      |    0    |    0    |  0.978  |   467   |    89   |
|          |                                                                                                              grp_Block_split7796_proc_fu_1309                                                                                                             |    0    |    2    |  1.956  |   467   |    37   |
|          |                                                                                                       grp_S2M_16_8_8_ap_int_128_ap_int_128_s_fu_1334                                                                                                      |    0    |    0    |  0.978  |   435   |    80   |
|          |                                                                                                           grp_Loop_VITIS_LOOP_38_1_proc_fu_1343                                                                                                           |    0    |    0    |  0.978  |   321   |    71   |
|          |                                                                          grp_Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit_proc_fu_1367                                                                         |    0    |    1    |  0.978  |   359   |    35   |
|          |                                                                                                               grp_Block_split77_proc_fu_1378                                                                                                              |    0    |    0    |    0    |    32   |    32   |
|          |                                                                                                               call_ln112_top_entry39_fu_1386                                                                                                              |    0    |    0    |    0    |    0    |    0    |
|          | lshr_ln44_cast_loc_channel_Block_Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi16ELi16EEvRN3hls6streamI6ap_intIXmlT4_T_EELi0EEERNS1_IS2_IXmlT4_T0_EELi0EEEPS2_IXmlT6_T_EEPS2_IXT7_EEPS2_IXT8_EE7ap_uintILi16EESG_SG_ibb_exit_i_proc_fu_1455 |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                                                                                                                   relu3_read_read_fu_938                                                                                                                  |    0    |    0    |    0    |    0    |    0    |
|          |                                                                                                                   relu1_read_read_fu_944                                                                                                                  |    0    |    0    |    0    |    0    |    0    |
|          |                                                                                                                  deform_read_read_fu_950                                                                                                                  |    0    |    0    |    0    |    0    |    0    |
|          |                                                                                                                   skip1_read_read_fu_956                                                                                                                  |    0    |    0    |    0    |    0    |    0    |
|          |                                                                                                                   skip3_read_read_fu_962                                                                                                                  |    0    |    0    |    0    |    0    |    0    |
|          |                                                                                                                 STRIDE_2_read_read_fu_968                                                                                                                 |    0    |    0    |    0    |    0    |    0    |
|          |                                                                                                                   batch_read_read_fu_974                                                                                                                  |    0    |    0    |    0    |    0    |    0    |
|   read   |                                                                                                                    OC_read_read_fu_980                                                                                                                    |    0    |    0    |    0    |    0    |    0    |
|          |                                                                                                                    IC_read_read_fu_986                                                                                                                    |    0    |    0    |    0    |    0    |    0    |
|          |                                                                                                                     D_read_read_fu_992                                                                                                                    |    0    |    0    |    0    |    0    |    0    |
|          |                                                                                                                  offsets_read_read_fu_998                                                                                                                 |    0    |    0    |    0    |    0    |    0    |
|          |                                                                                                                  quant_read_read_fu_1004                                                                                                                  |    0    |    0    |    0    |    0    |    0    |
|          |                                                                                                                   k0_3_read_read_fu_1010                                                                                                                  |    0    |    0    |    0    |    0    |    0    |
|          |                                                                                                                   k0_1_read_read_fu_1016                                                                                                                  |    0    |    0    |    0    |    0    |    0    |
|          |                                                                                                                   out_read_read_fu_1022                                                                                                                   |    0    |    0    |    0    |    0    |    0    |
|          |                                                                                                                   fmap_read_read_fu_1028                                                                                                                  |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                                                                                                                                                                                                                                           |   244   |   278   | 382.566 |  46588  |  37641  |
|----------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------|---------|---------|---------|---------|

Memories:
+-----------------+--------+--------+--------+
|                 |  BRAM  |   FF   |   LUT  |
+-----------------+--------+--------+--------+
| bias_buffer1_V_0|    2   |    0   |    0   |
| bias_buffer1_V_1|    2   |    0   |    0   |
| bias_buffer1_V_2|    2   |    0   |    0   |
| bias_buffer1_V_3|    2   |    0   |    0   |
| bias_buffer1_V_4|    2   |    0   |    0   |
| bias_buffer1_V_5|    2   |    0   |    0   |
| bias_buffer1_V_6|    2   |    0   |    0   |
| bias_buffer1_V_7|    2   |    0   |    0   |
| bias_buffer3_V_0|    2   |    0   |    0   |
| bias_buffer3_V_1|    2   |    0   |    0   |
| bias_buffer3_V_2|    2   |    0   |    0   |
| bias_buffer3_V_3|    2   |    0   |    0   |
| bias_buffer3_V_4|    2   |    0   |    0   |
| bias_buffer3_V_5|    2   |    0   |    0   |
| bias_buffer3_V_6|    2   |    0   |    0   |
| bias_buffer3_V_7|    2   |    0   |    0   |
|  k1_buffer_V_0  |   15   |    0   |    0   |
|  k1_buffer_V_1  |   15   |    0   |    0   |
|  k1_buffer_V_10 |   15   |    0   |    0   |
|  k1_buffer_V_11 |   15   |    0   |    0   |
|  k1_buffer_V_12 |   15   |    0   |    0   |
|  k1_buffer_V_13 |   15   |    0   |    0   |
|  k1_buffer_V_14 |   15   |    0   |    0   |
|  k1_buffer_V_15 |   15   |    0   |    0   |
|  k1_buffer_V_2  |   15   |    0   |    0   |
|  k1_buffer_V_3  |   15   |    0   |    0   |
|  k1_buffer_V_4  |   15   |    0   |    0   |
|  k1_buffer_V_5  |   15   |    0   |    0   |
|  k1_buffer_V_6  |   15   |    0   |    0   |
|  k1_buffer_V_7  |   15   |    0   |    0   |
|  k1_buffer_V_8  |   15   |    0   |    0   |
|  k1_buffer_V_9  |   15   |    0   |    0   |
|  k3_buffer_V_0  |    8   |    0   |    0   |
|  k3_buffer_V_1  |    8   |    0   |    0   |
|  k3_buffer_V_2  |    8   |    0   |    0   |
|  k3_buffer_V_3  |    8   |    0   |    0   |
|  k3_buffer_V_4  |    8   |    0   |    0   |
|  k3_buffer_V_5  |    8   |    0   |    0   |
|  k3_buffer_V_6  |    8   |    0   |    0   |
|  k3_buffer_V_7  |    8   |    0   |    0   |
|  k3_buffer_V_8  |    8   |    0   |    0   |
|scale_buffer1_V_0|    2   |    0   |    0   |
|scale_buffer1_V_1|    2   |    0   |    0   |
|scale_buffer1_V_2|    2   |    0   |    0   |
|scale_buffer1_V_3|    2   |    0   |    0   |
|scale_buffer1_V_4|    2   |    0   |    0   |
|scale_buffer1_V_5|    2   |    0   |    0   |
|scale_buffer1_V_6|    2   |    0   |    0   |
|scale_buffer1_V_7|    2   |    0   |    0   |
|scale_buffer3_V_0|    2   |    0   |    0   |
|scale_buffer3_V_1|    2   |    0   |    0   |
|scale_buffer3_V_2|    2   |    0   |    0   |
|scale_buffer3_V_3|    2   |    0   |    0   |
|scale_buffer3_V_4|    2   |    0   |    0   |
|scale_buffer3_V_5|    2   |    0   |    0   |
|scale_buffer3_V_6|    2   |    0   |    0   |
|scale_buffer3_V_7|    2   |    0   |    0   |
+-----------------+--------+--------+--------+
|      Total      |   376  |    0   |    0   |
+-----------------+--------+--------+--------+

* Register list:
+-----------------------------------+--------+
|                                   |   FF   |
+-----------------------------------+--------+
|      CONV_D_loc_c140_reg_1682     |   32   |
|       CONV_D_loc_c_reg_1688       |   32   |
|       D_V_loc_c145_reg_1646       |   16   |
|       D_V_loc_c163_reg_1502       |   16   |
|         D_V_loc_c_reg_1652        |   16   |
|          D_c123_reg_1844          |   32   |
|          D_c124_reg_1838          |   32   |
|            D_c_reg_1850           |   32   |
|        IC_V_loc_c_reg_1640        |   16   |
|          IC_c125_reg_1826         |   32   |
|           IC_c_reg_1832           |   32   |
|       OC_V_loc_c146_reg_1628      |   16   |
|       OC_V_loc_c157_reg_1544      |   16   |
|       OC_V_loc_c159_reg_1532      |   16   |
|       OC_V_loc_c164_reg_1496      |   16   |
|       OC_V_loc_c168_reg_1472      |   16   |
|        OC_V_loc_c_reg_1634        |   16   |
|          OC_c126_reg_1814         |   32   |
|          OC_c127_reg_1808         |   32   |
|           OC_c_reg_1820           |   32   |
|       STRIDE_2_c131_reg_1772      |    1   |
|       STRIDE_2_c132_reg_1766      |    1   |
|       STRIDE_2_c166_reg_1484      |    1   |
|        STRIDE_2_c_reg_1778        |    1   |
|        batch_c128_reg_1796        |   32   |
|        batch_c129_reg_1790        |   32   |
|        batch_c130_reg_1784        |   32   |
|        batch_c143_reg_1664        |   32   |
|        batch_c144_reg_1658        |   32   |
|        batch_c165_reg_1490        |   32   |
|          batch_c_reg_1802         |   32   |
|        deform_c139_reg_1706       |    1   |
|         deform_c_reg_1712         |    1   |
|            f1_reg_1952            |   128  |
|            f3_reg_1958            |   128  |
|            fin_reg_1946           |   128  |
|          fmap_c_reg_1886          |   64   |
|         in_layer_reg_1916         |  1152  |
|          k0_1_c_reg_1874          |   64   |
|          k0_3_c_reg_1868          |   64   |
|            k1_reg_1898            |  1024  |
|            k3s_reg_1922           |   576  |
|lshr_ln44_cast_loc_channel_reg_1975|   24   |
|    mul_ln31_1_loc_c148_reg_1604   |   32   |
|    mul_ln31_1_loc_c149_reg_1598   |   32   |
|    mul_ln31_1_loc_c154_reg_1562   |   32   |
|    mul_ln31_1_loc_c156_reg_1550   |   32   |
|     mul_ln31_1_loc_c_reg_1610     |   32   |
|    mul_ln93_1_loc_c160_reg_1520   |   32   |
|    mul_ln93_1_loc_c161_reg_1514   |   32   |
|    mul_ln93_1_loc_c162_reg_1508   |   32   |
|     mul_ln93_1_loc_c_reg_1526     |   32   |
|         offset_s_reg_1964         |    8   |
|         offsets_c_reg_1856        |   64   |
|           out_c_reg_1880          |   64   |
|          quant_c_reg_1862         |   64   |
|          relu1_c_reg_1700         |    1   |
|          relu3_c_reg_1694         |    1   |
|     ret_V_1_loc_c147_reg_1616     |   32   |
|       ret_V_1_loc_c_reg_1622      |   32   |
|    ret_V_cast_loc_c150_reg_1586   |   12   |
|    ret_V_cast_loc_c151_reg_1580   |   12   |
|    ret_V_cast_loc_c152_reg_1574   |   12   |
|    ret_V_cast_loc_c153_reg_1568   |   12   |
|     ret_V_cast_loc_c_reg_1592     |   12   |
|         s_bias_1_reg_1940         |   256  |
|          s_bias_reg_1910          |   256  |
|          s_conv1_reg_1892         |   512  |
|          s_conv3_reg_1928         |   512  |
|         s_scale_1_reg_1934        |   256  |
|          s_scale_reg_1904         |   256  |
| select_ln160_loc_channel_reg_1970 |   29   |
|    select_ln169_loc_c_reg_1460    |   29   |
|        skip1_c138_reg_1718        |    1   |
|        skip1_c141_reg_1676        |    1   |
|        skip1_c142_reg_1670        |    1   |
|        skip1_c155_reg_1556        |    1   |
|        skip1_c158_reg_1538        |    1   |
|          skip1_c_reg_1724         |    1   |
|        skip3_c133_reg_1754        |    1   |
|        skip3_c134_reg_1748        |    1   |
|        skip3_c135_reg_1742        |    1   |
|        skip3_c136_reg_1736        |    1   |
|        skip3_c137_reg_1730        |    1   |
|        skip3_c167_reg_1478        |    1   |
|        skip3_c169_reg_1466        |    1   |
|          skip3_c_reg_1760         |    1   |
+-----------------------------------+--------+
|               Total               |  6796  |
+-----------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |   244  |   278  |   382  |  46588 |  37641 |
|   Memory  |   376  |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |  6796  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   620  |   278  |   382  |  53384 |  37641 |
+-----------+--------+--------+--------+--------+--------+
