
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.002410                       # Number of seconds simulated
sim_ticks                                  2410418500                       # Number of ticks simulated
final_tick                                 2410418500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  82504                       # Simulator instruction rate (inst/s)
host_op_rate                                   127857                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               35653217                       # Simulator tick rate (ticks/s)
host_mem_usage                                 671476                       # Number of bytes of host memory used
host_seconds                                    67.61                       # Real time elapsed on the host
sim_insts                                     5577901                       # Number of instructions simulated
sim_ops                                       8644099                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   2410418500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          51648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2198400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2250048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        51648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         51648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        30208                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           30208                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             807                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           34350                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               35157                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          472                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                472                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          21426985                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         912040793                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             933467777                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     21426985                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         21426985                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       12532264                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             12532264                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       12532264                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         21426985                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        912040793                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            946000041                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       472.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       807.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     34346.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000451285250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           28                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           28                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               62159                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                422                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       35157                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        472                       # Number of write requests accepted
system.mem_ctrls.readBursts                     35157                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      472                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                2249792                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   28800                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2250048                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                30208                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      4                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2139                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2211                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2267                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2169                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2253                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2193                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                31                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               111                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                83                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                55                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                59                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                75                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               33                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    2410336500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 35157                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  472                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6820                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12473                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   11350                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    4501                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        31525                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     72.185504                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    67.763431                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    57.262759                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        29537     93.69%     93.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1721      5.46%     99.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           81      0.26%     99.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           55      0.17%     99.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           23      0.07%     99.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           21      0.07%     99.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           13      0.04%     99.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            7      0.02%     99.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           67      0.21%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        31525                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           28                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1248.607143                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    325.301647                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   4642.975932                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023           24     85.71%     85.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            3     10.71%     96.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-25599            1      3.57%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            28                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           28                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.071429                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.067446                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.377964                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               27     96.43%     96.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                1      3.57%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            28                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        51648                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2198144                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        28800                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 21426984.567202750593                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 911934587.292621612549                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 11948132.658291496336                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          807                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        34350                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          472                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     25735750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1879608750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  11103107500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31890.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     54719.32                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  23523532.84                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                   1246225750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              1905344500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  175765000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     35451.48                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                54201.48                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       933.36                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        11.95                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    933.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     12.53                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.39                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.29                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.09                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.78                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      16.91                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     3709                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     357                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 10.55                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                75.64                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      67650.97                       # Average gap between requests
system.mem_ctrls.pageHitRate                    11.41                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                113161860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 60116595                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               125913900                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                2176740                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         87893520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            295720560                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1932000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       207397350                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy         4041120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        310520640                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             1208874285                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            501.520497                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           1756829000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE       807250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      37180000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   1291534750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     10522750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     615560000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    454813750                       # Time in different power states
system.mem_ctrls_1.actEnergy                112012320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 59520780                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               125078520                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                 172260                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         87893520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            294121140                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              2808000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       206561730                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy         4960320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        310680240                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             1203808830                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            499.419014                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           1757956250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      3047500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      37180000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   1292200250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     12913250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     612058750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    453018750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   2410418500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  530762                       # Number of BP lookups
system.cpu.branchPred.condPredicted            530762                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              2784                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               527896                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    1352                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                348                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          527896                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             507995                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            19901                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1852                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2410418500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      881421                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                       13708                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        439151                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            88                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   2410418500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   2410418500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                       17553                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           119                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    27                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      2410418500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          4820838                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              43506                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        5659368                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      530762                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             509347                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       4716690                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    5662                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                        154                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                   20                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           350                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           14                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                     17508                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1083                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            4763580                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.846414                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.041762                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  3218183     67.56%     67.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   162293      3.41%     70.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   116608      2.45%     73.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   115063      2.42%     75.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   115770      2.43%     78.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   114457      2.40%     80.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   115839      2.43%     83.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   118493      2.49%     85.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   686874     14.42%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              4763580                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.110097                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.173939                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   484414                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               3175184                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    126056                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                975095                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   2831                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                8771859                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   2831                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   585113                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 1778808                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2787                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    980611                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               1413430                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                8760709                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                106626                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                1183780                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    402                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  24375                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            16312197                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              20164216                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         13395650                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             11398                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              16177471                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   134726                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 85                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             58                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   3100013                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               534641                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               16621                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads              1156                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              252                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    8740240                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  78                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   9059053                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               700                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           96218                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       139704                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             51                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       4763580                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.901732                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.555330                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1488258     31.24%     31.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              386214      8.11%     39.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              903906     18.98%     58.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1243612     26.11%     84.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              637874     13.39%     97.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               60360      1.27%     99.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               28209      0.59%     99.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                9535      0.20%     99.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                5612      0.12%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         4763580                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    3472      7.41%      7.41% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      7.41% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      7.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      7.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      7.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      7.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      7.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      7.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      7.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      7.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      7.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      7.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      7.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     14      0.03%      7.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      7.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     11      0.02%      7.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     2      0.00%      7.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      7.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      7.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    1      0.00%      7.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      7.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      7.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      7.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      7.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      7.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      7.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      7.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      7.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      7.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      7.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      7.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      7.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      7.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      7.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      7.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      7.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      7.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      7.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      7.47% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  42904     91.54%     99.01% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   428      0.91%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                10      0.02%     99.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               25      0.05%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              2227      0.02%      0.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               8155588     90.03%     90.05% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   24      0.00%     90.05% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1157      0.01%     90.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 146      0.00%     90.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     90.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     90.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     90.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     90.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     90.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     90.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     90.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  368      0.00%     90.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     90.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  785      0.01%     90.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     90.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  922      0.01%     90.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 589      0.01%     90.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     90.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     90.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                197      0.00%     90.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     90.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     90.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     90.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     90.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     90.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     90.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     90.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     90.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     90.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     90.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     90.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     90.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     90.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     90.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     90.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     90.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     90.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     90.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     90.10% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               881412      9.73%     99.83% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               13822      0.15%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1407      0.02%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            403      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                9059053                       # Type of FU issued
system.cpu.iq.rate                           1.879145                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       46867                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.005173                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           22919374                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           8826855                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      8693259                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                9879                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               9718                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         4431                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                9098750                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    4943                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads             2463                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        14369                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           15                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           40                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         6866                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            6                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked        352179                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   2831                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   63082                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  6605                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             8740318                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               123                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                534641                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                16621                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 56                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    634                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  5759                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             40                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            701                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         2840                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 3541                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               9053286                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                881399                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              5767                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       895103                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   518563                       # Number of branches executed
system.cpu.iew.exec_stores                      13704                       # Number of stores executed
system.cpu.iew.exec_rate                     1.877949                       # Inst execution rate
system.cpu.iew.wb_sent                        8699158                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       8697690                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   7912692                       # num instructions producing a value
system.cpu.iew.wb_consumers                  14490327                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.804186                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.546067                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts           96336                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              27                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              2803                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      4749004                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.820192                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.234663                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      3230419     68.02%     68.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       484073     10.19%     78.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         8126      0.17%     78.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         8254      0.17%     78.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         3655      0.08%     78.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         2680      0.06%     78.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         1173      0.02%     78.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         1038      0.02%     78.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1009586     21.26%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      4749004                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              5577901                       # Number of instructions committed
system.cpu.commit.committedOps                8644099                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         530027                       # Number of memory references committed
system.cpu.commit.loads                        520272                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     515040                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       3004                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   8641212                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  588                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         1155      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          8109864     93.82%     93.83% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              11      0.00%     93.83% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1083      0.01%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             18      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             284      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             403      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               6      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             664      0.01%     93.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            482      0.01%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           102      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          519610      6.01%     99.88% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           9419      0.11%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          662      0.01%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          336      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           8644099                       # Class of committed instruction
system.cpu.commit.bw_lim_events               1009586                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     12479853                       # The number of ROB reads
system.cpu.rob.rob_writes                    17495631                       # The number of ROB writes
system.cpu.timesIdled                             496                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           57258                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     5577901                       # Number of Instructions Simulated
system.cpu.committedOps                       8644099                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.864275                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.864275                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.157040                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.157040                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 13993083                       # number of integer regfile reads
system.cpu.int_regfile_writes                 8163609                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      6976                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     3676                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   5101410                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  8068599                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1937003                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   2410418500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1005.647656                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              531954                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            493650                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              1.077593                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            175000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1005.647656                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.982078                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.982078                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          803                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          221                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9072066                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9072066                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   2410418500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data        28985                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           28985                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data         9319                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           9319                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data        38304                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            38304                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        38304                       # number of overall hits
system.cpu.dcache.overall_hits::total           38304                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data       497411                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        497411                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          436                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          436                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data       497847                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         497847                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       497847                       # number of overall misses
system.cpu.dcache.overall_misses::total        497847                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   9722523000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   9722523000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     33695000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     33695000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   9756218000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   9756218000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   9756218000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   9756218000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       526396                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       526396                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data         9755                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         9755                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       536151                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       536151                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       536151                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       536151                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.944937                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.944937                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.044695                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.044695                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.928557                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.928557                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.928557                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.928557                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 19546.256516                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 19546.256516                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 77282.110092                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77282.110092                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 19596.819907                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 19596.819907                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 19596.819907                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 19596.819907                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      4184015                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            469748                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     8.906935                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          524                       # number of writebacks
system.cpu.dcache.writebacks::total               524                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         4192                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         4192                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data         4197                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4197                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         4197                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4197                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       493219                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       493219                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          431                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          431                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data       493650                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       493650                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       493650                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       493650                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   8981714500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   8981714500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     32982500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     32982500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   9014697000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   9014697000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   9014697000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   9014697000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.936973                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.936973                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.044182                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.044182                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.920729                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.920729                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.920729                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.920729                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 18210.398423                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18210.398423                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 76525.522042                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76525.522042                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 18261.312671                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 18261.312671                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 18261.312671                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 18261.312671                       # average overall mshr miss latency
system.cpu.dcache.replacements                 492626                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   2410418500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   2410418500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   2410418500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           691.421797                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               17209                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               818                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             21.037897                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   691.421797                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.675217                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.675217                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          732                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          675                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.714844                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             35834                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            35834                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   2410418500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst        16391                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           16391                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst        16391                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            16391                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        16391                       # number of overall hits
system.cpu.icache.overall_hits::total           16391                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1117                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1117                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1117                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1117                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1117                       # number of overall misses
system.cpu.icache.overall_misses::total          1117                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     82221499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     82221499                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     82221499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     82221499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     82221499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     82221499                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        17508                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        17508                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst        17508                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        17508                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        17508                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        17508                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.063799                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.063799                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.063799                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.063799                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.063799                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.063799                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 73609.220233                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73609.220233                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 73609.220233                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73609.220233                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 73609.220233                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73609.220233                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          356                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           89                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           86                       # number of writebacks
system.cpu.icache.writebacks::total                86                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          299                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          299                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          299                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          299                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          299                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          299                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          818                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          818                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          818                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          818                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          818                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          818                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     63981999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     63981999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     63981999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     63981999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     63981999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     63981999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.046721                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.046721                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.046721                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.046721                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.046721                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.046721                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 78217.602689                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 78217.602689                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 78217.602689                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 78217.602689                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 78217.602689                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 78217.602689                       # average overall mshr miss latency
system.cpu.icache.replacements                     86                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   2410418500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   2410418500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   2410418500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 25906.967412                       # Cycle average of tags in use
system.l2.tags.total_refs                      987175                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     35185                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     28.056700                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     71500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.022910                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       259.669273                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     25647.275229                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.007924                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.782693                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.790618                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          159                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        32609                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   7932585                       # Number of tag accesses
system.l2.tags.data_accesses                  7932585                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   2410418500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks          524                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              524                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks           85                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               85                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data                11                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    11                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst             11                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 11                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data        459289                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            459289                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                   11                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               459300                       # number of demand (read+write) hits
system.l2.demand_hits::total                   459311                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  11                       # number of overall hits
system.l2.overall_hits::.cpu.data              459300                       # number of overall hits
system.l2.overall_hits::total                  459311                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data             420                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 420                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst          807                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              807                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data        33930                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           33930                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst                807                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              34350                       # number of demand (read+write) misses
system.l2.demand_misses::total                  35157                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               807                       # number of overall misses
system.l2.overall_misses::.cpu.data             34350                       # number of overall misses
system.l2.overall_misses::total                 35157                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data     32212500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      32212500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst     62632500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     62632500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data   3417694000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3417694000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst     62632500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3449906500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3512539000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     62632500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3449906500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3512539000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks          524                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          524                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks           85                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           85                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data           431                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               431                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst          818                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            818                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data       493219                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        493219                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst              818                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           493650                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               494468                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             818                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          493650                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              494468                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.974478                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.974478                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.986553                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.986553                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.068793                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.068793                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.986553                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.069584                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.071101                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.986553                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.069584                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.071101                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 76696.428571                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76696.428571                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77611.524164                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77611.524164                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 100727.792514                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100727.792514                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 77611.524164                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 100433.959243                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99910.089029                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77611.524164                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 100433.959243                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99910.089029                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 472                       # number of writebacks
system.l2.writebacks::total                       472                       # number of writebacks
system.l2.ReadExReq_mshr_misses::.cpu.data          420                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            420                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          807                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          807                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data        33930                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        33930                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst           807                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         34350                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             35157                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          807                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        34350                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            35157                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     28012500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     28012500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     54562500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     54562500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3078394000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3078394000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst     54562500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3106406500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3160969000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     54562500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3106406500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3160969000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.974478                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.974478                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.986553                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.986553                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.068793                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.068793                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.986553                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.069584                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.071101                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.986553                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.069584                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.071101                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 66696.428571                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66696.428571                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67611.524164                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67611.524164                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 90727.792514                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90727.792514                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67611.524164                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 90433.959243                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89910.089029                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67611.524164                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 90433.959243                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89910.089029                       # average overall mshr miss latency
system.l2.replacements                           2417                       # number of replacements
system.membus.snoop_filter.tot_requests         36870                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         1713                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   2410418500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              34737                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          472                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1241                       # Transaction distribution
system.membus.trans_dist::ReadExReq               420                       # Transaction distribution
system.membus.trans_dist::ReadExResp              420                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         34737                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        72027                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        72027                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  72027                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2280256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      2280256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2280256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             35157                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   35157    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               35157                       # Request fanout histogram
system.membus.reqLayer2.occupancy            19379000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy           95461500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       987180                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       492712                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            703                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          703                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   2410418500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            494037                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          996                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           86                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          494047                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              431                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             431                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           818                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       493219                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1722                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1479926                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1481648                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        57856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     31627136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               31684992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            2417                       # Total snoops (count)
system.tol2bus.snoopTraffic                     30208                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           496885                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001425                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.037721                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 496177     99.86%     99.86% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    708      0.14%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             496885                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          494200000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             20.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1227000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         740475000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            30.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
