{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670424613125 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670424613125 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 07 16:50:12 2022 " "Processing started: Wed Dec 07 16:50:12 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670424613125 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424613125 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FM -c FM " "Command: quartus_map --read_settings_files=on --write_settings_files=off FM -c FM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424613125 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670424614473 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670424614473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_adapter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adc_adapter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADC_Adapter-rtl " "Found design unit 1: ADC_Adapter-rtl" {  } { { "ADC_Adapter.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ADC_Adapter.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424625477 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADC_Adapter " "Found entity 1: ADC_Adapter" {  } { { "ADC_Adapter.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ADC_Adapter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424625477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424625477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filters/hpf_fir_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file filters/hpf_fir_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HPF_FIR_2-rtl " "Found design unit 1: HPF_FIR_2-rtl" {  } { { "Filters/HPF_FIR_2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/HPF_FIR_2.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424625477 ""} { "Info" "ISGN_ENTITY_NAME" "1 HPF_FIR_2 " "Found entity 1: HPF_FIR_2" {  } { { "Filters/HPF_FIR_2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/HPF_FIR_2.vhd" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424625477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424625477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_decimation_4/synthesis/fifo_decimation_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo_decimation_4/synthesis/fifo_decimation_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_decimation_4-rtl " "Found design unit 1: fifo_decimation_4-rtl" {  } { { "fifo_decimation_4/synthesis/fifo_decimation_4.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/fifo_decimation_4.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424625477 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo_decimation_4 " "Found entity 1: fifo_decimation_4" {  } { { "fifo_decimation_4/synthesis/fifo_decimation_4.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/fifo_decimation_4.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424625477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424625477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_decimation_4/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_decimation_4/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "fifo_decimation_4/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424625492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424625492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_decimation_4/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_decimation_4/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "fifo_decimation_4/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424625492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424625492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v 3 3 " "Found 3 design units, including 3 entities, in source file fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_decimation_4_fifo_decimation_4_dual_clock_fifo " "Found entity 1: fifo_decimation_4_fifo_decimation_4_dual_clock_fifo" {  } { { "fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424625492 ""} { "Info" "ISGN_ENTITY_NAME" "2 fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls " "Found entity 2: fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls" {  } { { "fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424625492 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_decimation_4_fifo_decimation_4 " "Found entity 3: fifo_decimation_4_fifo_decimation_4" {  } { { "fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424625492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424625492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decimation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decimation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decimation-rtl " "Found design unit 1: Decimation-rtl" {  } { { "Decimation.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Decimation.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424625492 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decimation " "Found entity 1: Decimation" {  } { { "Decimation.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Decimation.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424625492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424625492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filters/lpf_fir_2_update.vhd 2 1 " "Found 2 design units, including 1 entities, in source file filters/lpf_fir_2_update.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LPF_FIR_2_Update-rtl " "Found design unit 1: LPF_FIR_2_Update-rtl" {  } { { "Filters/LPF_FIR_2_Update.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/LPF_FIR_2_Update.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424625492 ""} { "Info" "ISGN_ENTITY_NAME" "1 LPF_FIR_2_Update " "Found entity 1: LPF_FIR_2_Update" {  } { { "Filters/LPF_FIR_2_Update.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/LPF_FIR_2_Update.vhd" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424625492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424625492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avg_inc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file avg_inc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 avg_inc-bhv " "Found design unit 1: avg_inc-bhv" {  } { { "avg_inc.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/avg_inc.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424625492 ""} { "Info" "ISGN_ENTITY_NAME" "1 avg_inc " "Found entity 1: avg_inc" {  } { { "avg_inc.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/avg_inc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424625492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424625492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pow_selector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pow_selector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pow_selector-rtl " "Found design unit 1: pow_selector-rtl" {  } { { "pow_selector.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/pow_selector.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424625492 ""} { "Info" "ISGN_ENTITY_NAME" "1 pow_selector " "Found entity 1: pow_selector" {  } { { "pow_selector.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/pow_selector.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424625492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424625492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fm_fft/synthesis/fm_fft.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fm_fft/synthesis/fm_fft.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FM_FFT-rtl " "Found design unit 1: FM_FFT-rtl" {  } { { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424625508 ""} { "Info" "ISGN_ENTITY_NAME" "1 FM_FFT " "Found entity 1: FM_FFT" {  } { { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424625508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424625508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fm_fft/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file fm_fft/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "FM_FFT/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424625508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424625508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fm_fft/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file fm_fft/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "FM_FFT/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424625508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424625508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fm_fft/synthesis/submodules/auk_dspip_text_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fm_fft/synthesis/submodules/auk_dspip_text_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_text_pkg (fm_fft) " "Found design unit 1: auk_dspip_text_pkg (fm_fft)" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_text_pkg.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_text_pkg.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424625508 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_text_pkg-body " "Found design unit 2: auk_dspip_text_pkg-body" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_text_pkg.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_text_pkg.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424625508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424625508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fm_fft/synthesis/submodules/auk_dspip_math_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fm_fft/synthesis/submodules/auk_dspip_math_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg (fm_fft) " "Found design unit 1: auk_dspip_math_pkg (fm_fft)" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_math_pkg.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_math_pkg.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424625508 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg-body " "Found design unit 2: auk_dspip_math_pkg-body" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_math_pkg.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_math_pkg.vhd" 128 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424625508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424625508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fm_fft/synthesis/submodules/auk_dspip_lib_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fm_fft/synthesis/submodules/auk_dspip_lib_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg (fm_fft) " "Found design unit 1: auk_dspip_lib_pkg (fm_fft)" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_lib_pkg.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_lib_pkg.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424625508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424625508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fm_fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fm_fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_block_sink-rtl " "Found design unit 1: auk_dspip_avalon_streaming_block_sink-rtl" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424625774 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_block_sink " "Found entity 1: auk_dspip_avalon_streaming_block_sink" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424625774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424625774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fm_fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fm_fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_block_source-rtl " "Found design unit 1: auk_dspip_avalon_streaming_block_source-rtl" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424625852 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_block_source " "Found entity 1: auk_dspip_avalon_streaming_block_source" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424625852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424625852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fm_fft/synthesis/submodules/auk_dspip_roundsat.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fm_fft/synthesis/submodules/auk_dspip_roundsat.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_roundsat-beh " "Found design unit 1: auk_dspip_roundsat-beh" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_roundsat.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_roundsat.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424625852 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_roundsat " "Found entity 1: auk_dspip_roundsat" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_roundsat.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_roundsat.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424625852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424625852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fm_fft/synthesis/submodules/apn_fft_mult_can.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fm_fft/synthesis/submodules/apn_fft_mult_can.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 apn_fft_mult_can-rtl " "Found design unit 1: apn_fft_mult_can-rtl" {  } { { "FM_FFT/synthesis/submodules/apn_fft_mult_can.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/apn_fft_mult_can.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424625946 ""} { "Info" "ISGN_ENTITY_NAME" "1 apn_fft_mult_can " "Found entity 1: apn_fft_mult_can" {  } { { "FM_FFT/synthesis/submodules/apn_fft_mult_can.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/apn_fft_mult_can.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424625946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424625946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fm_fft/synthesis/submodules/apn_fft_mult_cpx_1825.v 1 1 " "Found 1 design units, including 1 entities, in source file fm_fft/synthesis/submodules/apn_fft_mult_cpx_1825.v" { { "Info" "ISGN_ENTITY_NAME" "1 apn_fft_mult_cpx_1825 " "Found entity 1: apn_fft_mult_cpx_1825" {  } { { "FM_FFT/synthesis/submodules/apn_fft_mult_cpx_1825.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/apn_fft_mult_cpx_1825.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424626024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424626024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fm_fft/synthesis/submodules/apn_fft_mult_cpx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fm_fft/synthesis/submodules/apn_fft_mult_cpx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 apn_fft_mult_cpx-rtl " "Found design unit 1: apn_fft_mult_cpx-rtl" {  } { { "FM_FFT/synthesis/submodules/apn_fft_mult_cpx.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/apn_fft_mult_cpx.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424626086 ""} { "Info" "ISGN_ENTITY_NAME" "1 apn_fft_mult_cpx " "Found entity 1: apn_fft_mult_cpx" {  } { { "FM_FFT/synthesis/submodules/apn_fft_mult_cpx.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/apn_fft_mult_cpx.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424626086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424626086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fm_fft/synthesis/submodules/hyper_opt_off_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fm_fft/synthesis/submodules/hyper_opt_off_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hyper_opt_pkg (fm_fft) " "Found design unit 1: hyper_opt_pkg (fm_fft)" {  } { { "FM_FFT/synthesis/submodules/hyper_opt_OFF_pkg.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/hyper_opt_OFF_pkg.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424626164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424626164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fm_fft/synthesis/submodules/altera_fft_dual_port_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fm_fft/synthesis/submodules/altera_fft_dual_port_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_fft_dual_port_ram-rtl " "Found design unit 1: altera_fft_dual_port_ram-rtl" {  } { { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424626258 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_fft_dual_port_ram " "Found entity 1: altera_fft_dual_port_ram" {  } { { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424626258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424626258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fm_fft/synthesis/submodules/altera_fft_dual_port_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fm_fft/synthesis/submodules/altera_fft_dual_port_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_fft_dual_port_rom-rtl " "Found design unit 1: altera_fft_dual_port_rom-rtl" {  } { { "FM_FFT/synthesis/submodules/altera_fft_dual_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_rom.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424626342 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_fft_dual_port_rom " "Found entity 1: altera_fft_dual_port_rom" {  } { { "FM_FFT/synthesis/submodules/altera_fft_dual_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_rom.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424626342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424626342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fm_fft/synthesis/submodules/altera_fft_mult_add.vhd 6 3 " "Found 6 design units, including 3 entities, in source file fm_fft/synthesis/submodules/altera_fft_mult_add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_fft_mult_add-rtl " "Found design unit 1: altera_fft_mult_add-rtl" {  } { { "FM_FFT/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_mult_add.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424626456 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 altera_fft_mult_add_new-rtl " "Found design unit 2: altera_fft_mult_add_new-rtl" {  } { { "FM_FFT/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_mult_add.vhd" 158 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424626456 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 altera_fft_mult_add_old-rtl " "Found design unit 3: altera_fft_mult_add_old-rtl" {  } { { "FM_FFT/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_mult_add.vhd" 414 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424626456 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_fft_mult_add " "Found entity 1: altera_fft_mult_add" {  } { { "FM_FFT/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_mult_add.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424626456 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_fft_mult_add_new " "Found entity 2: altera_fft_mult_add_new" {  } { { "FM_FFT/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_mult_add.vhd" 139 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424626456 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_fft_mult_add_old " "Found entity 3: altera_fft_mult_add_old" {  } { { "FM_FFT/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_mult_add.vhd" 395 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424626456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424626456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fm_fft/synthesis/submodules/altera_fft_single_port_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fm_fft/synthesis/submodules/altera_fft_single_port_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_fft_single_port_rom-rtl " "Found design unit 1: altera_fft_single_port_rom-rtl" {  } { { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424626535 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_fft_single_port_rom " "Found entity 1: altera_fft_single_port_rom" {  } { { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424626535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424626535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fm_fft/synthesis/submodules/auk_fft_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fm_fft/synthesis/submodules/auk_fft_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_fft_pkg (fm_fft) " "Found design unit 1: auk_fft_pkg (fm_fft)" {  } { { "FM_FFT/synthesis/submodules/auk_fft_pkg.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_fft_pkg.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424626613 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_fft_pkg-body " "Found design unit 2: auk_fft_pkg-body" {  } { { "FM_FFT/synthesis/submodules/auk_fft_pkg.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_fft_pkg.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424626613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424626613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fm_fft/synthesis/submodules/hyper_pipeline_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file fm_fft/synthesis/submodules/hyper_pipeline_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 hyper_pipeline_interface " "Found entity 1: hyper_pipeline_interface" {  } { { "FM_FFT/synthesis/submodules/hyper_pipeline_interface.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/hyper_pipeline_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424626691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424626691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fm_fft/synthesis/submodules/counter_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file fm_fft/synthesis/submodules/counter_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_module " "Found entity 1: counter_module" {  } { { "FM_FFT/synthesis/submodules/counter_module.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/counter_module.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424626784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424626784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fm_fft/synthesis/submodules/auk_dspip_r22sdf_lib_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fm_fft/synthesis/submodules/auk_dspip_r22sdf_lib_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_lib_pkg (fm_fft) " "Found design unit 1: auk_dspip_r22sdf_lib_pkg (fm_fft)" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_lib_pkg.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_lib_pkg.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424626909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424626909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fm_fft/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fm_fft/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_bit_reverse_addr_control-rtl " "Found design unit 1: auk_dspip_bit_reverse_addr_control-rtl" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424626988 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_bit_reverse_addr_control " "Found entity 1: auk_dspip_bit_reverse_addr_control" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424626988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424626988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fm_fft/synthesis/submodules/auk_dspip_bit_reverse_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fm_fft/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_bit_reverse_core-rtl " "Found design unit 1: auk_dspip_bit_reverse_core-rtl" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" 111 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424627066 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_bit_reverse_core " "Found entity 1: auk_dspip_bit_reverse_core" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424627066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424627066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fm_fft/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fm_fft/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_bit_reverse_reverse_carry_adder-rtl " "Found design unit 1: auk_dspip_bit_reverse_reverse_carry_adder-rtl" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd" 89 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424627159 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_bit_reverse_reverse_carry_adder " "Found entity 1: auk_dspip_bit_reverse_reverse_carry_adder" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424627159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424627159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fm_fft/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fm_fft/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_adder_fp-rtl " "Found design unit 1: auk_dspip_r22sdf_adder_fp-rtl" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424627237 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_adder_fp " "Found entity 1: auk_dspip_r22sdf_adder_fp" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424627237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424627237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fm_fft/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fm_fft/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_addsub-rtl " "Found design unit 1: auk_dspip_r22sdf_addsub-rtl" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" 84 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424627331 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_addsub " "Found entity 1: auk_dspip_r22sdf_addsub" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424627331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424627331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fm_fft/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fm_fft/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_bfi-rtl2 " "Found design unit 1: auk_dspip_r22sdf_bfi-rtl2" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" 149 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424627441 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_bfi " "Found entity 1: auk_dspip_r22sdf_bfi" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424627441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424627441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fm_fft/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fm_fft/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_bfii-rtl " "Found design unit 1: auk_dspip_r22sdf_bfii-rtl" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" 120 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424627550 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_bfii " "Found entity 1: auk_dspip_r22sdf_bfii" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424627550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424627550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fm_fft/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fm_fft/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_bf_control-rtl " "Found design unit 1: auk_dspip_r22sdf_bf_control-rtl" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424627629 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_bf_control " "Found entity 1: auk_dspip_r22sdf_bf_control" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424627629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424627629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fm_fft/synthesis/submodules/auk_dspip_r22sdf_cma.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fm_fft/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_cma-rtl " "Found design unit 1: auk_dspip_r22sdf_cma-rtl" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" 145 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424627878 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_cma " "Found entity 1: auk_dspip_r22sdf_cma" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" 100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424627878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424627878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fm_fft/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fm_fft/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_cma_adder_fp-rtl " "Found design unit 1: auk_dspip_r22sdf_cma_adder_fp-rtl" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424627988 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_cma_adder_fp " "Found entity 1: auk_dspip_r22sdf_cma_adder_fp" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424627988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424627988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fm_fft/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fm_fft/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_cma_bfi_fp-rtl " "Found design unit 1: auk_dspip_r22sdf_cma_bfi_fp-rtl" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd" 128 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424628097 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_cma_bfi_fp " "Found entity 1: auk_dspip_r22sdf_cma_bfi_fp" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424628097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424628097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fm_fft/synthesis/submodules/auk_dspip_r22sdf_cma_fp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fm_fft/synthesis/submodules/auk_dspip_r22sdf_cma_fp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_cma_fp-rtl " "Found design unit 1: auk_dspip_r22sdf_cma_fp-rtl" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_cma_fp.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_cma_fp.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424628206 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_cma_fp " "Found entity 1: auk_dspip_r22sdf_cma_fp" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_cma_fp.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_cma_fp.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424628206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424628206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fm_fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fm_fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_core-rtl " "Found design unit 1: auk_dspip_r22sdf_core-rtl" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 160 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424628316 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_core " "Found entity 1: auk_dspip_r22sdf_core" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424628316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424628316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fm_fft/synthesis/submodules/auk_dspip_r22sdf_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fm_fft/synthesis/submodules/auk_dspip_r22sdf_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_counter-rtl " "Found design unit 1: auk_dspip_r22sdf_counter-rtl" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_counter.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_counter.vhd" 105 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424628410 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_counter " "Found entity 1: auk_dspip_r22sdf_counter" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_counter.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_counter.vhd" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424628410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424628410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fm_fft/synthesis/submodules/auk_dspip_r22sdf_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fm_fft/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_delay-rtl " "Found design unit 1: auk_dspip_r22sdf_delay-rtl" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424628503 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_delay " "Found entity 1: auk_dspip_r22sdf_delay" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424628503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424628503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fm_fft/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fm_fft/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_enable_control-rtl " "Found design unit 1: auk_dspip_r22sdf_enable_control-rtl" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424628582 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_enable_control " "Found entity 1: auk_dspip_r22sdf_enable_control" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424628582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424628582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fm_fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fm_fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_stage-rtl " "Found design unit 1: auk_dspip_r22sdf_stage-rtl" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424628722 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_stage " "Found entity 1: auk_dspip_r22sdf_stage" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424628722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424628722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fm_fft/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fm_fft/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_stg_out_pipe-rtl " "Found design unit 1: auk_dspip_r22sdf_stg_out_pipe-rtl" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd" 97 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424628800 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_stg_out_pipe " "Found entity 1: auk_dspip_r22sdf_stg_out_pipe" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424628800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424628800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fm_fft/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fm_fft/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_stg_pipe-rtl " "Found design unit 1: auk_dspip_r22sdf_stg_pipe-rtl" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd" 103 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424628910 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_stg_pipe " "Found entity 1: auk_dspip_r22sdf_stg_pipe" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424628910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424628910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fm_fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fm_fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_top-str " "Found design unit 1: auk_dspip_r22sdf_top-str" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 174 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424629019 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_top " "Found entity 1: auk_dspip_r22sdf_top" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424629019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424629019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fm_fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fm_fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_twrom-rtl " "Found design unit 1: auk_dspip_r22sdf_twrom-rtl" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 99 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424629113 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_twrom " "Found entity 1: auk_dspip_r22sdf_twrom" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424629113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424629113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fm_fft/synthesis/submodules/fm_fft_fm_fft.sv 1 1 " "Found 1 design units, including 1 entities, in source file fm_fft/synthesis/submodules/fm_fft_fm_fft.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FM_FFT_FM_FFT " "Found entity 1: FM_FFT_FM_FFT" {  } { { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424629113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424629113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "window_mult.vhd 2 1 " "Found 2 design units, including 1 entities, in source file window_mult.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 window_mult-multiplication " "Found design unit 1: window_mult-multiplication" {  } { { "window_mult.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/window_mult.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424629113 ""} { "Info" "ISGN_ENTITY_NAME" "1 window_mult " "Found entity 1: window_mult" {  } { { "window_mult.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/window_mult.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424629113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424629113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpf_fir_2_clk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpf_fir_2_clk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LPF_FIR_2_CLK-bhv " "Found design unit 1: LPF_FIR_2_CLK-bhv" {  } { { "LPF_FIR_2_CLK.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/LPF_FIR_2_CLK.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424629129 ""} { "Info" "ISGN_ENTITY_NAME" "1 LPF_FIR_2_CLK " "Found entity 1: LPF_FIR_2_CLK" {  } { { "LPF_FIR_2_CLK.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/LPF_FIR_2_CLK.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424629129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424629129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filters/lpf_fir_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file filters/lpf_fir_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LPF_FIR_2-rtl " "Found design unit 1: LPF_FIR_2-rtl" {  } { { "Filters/LPF_FIR_2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/LPF_FIR_2.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424629129 ""} { "Info" "ISGN_ENTITY_NAME" "1 LPF_FIR_2 " "Found entity 1: LPF_FIR_2" {  } { { "Filters/LPF_FIR_2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/LPF_FIR_2.vhd" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424629129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424629129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filters/testcic2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file filters/testcic2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TESTCIC2-rtl " "Found design unit 1: TESTCIC2-rtl" {  } { { "Filters/TESTCIC2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/TESTCIC2.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424629129 ""} { "Info" "ISGN_ENTITY_NAME" "1 TESTCIC2 " "Found entity 1: TESTCIC2" {  } { { "Filters/TESTCIC2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/TESTCIC2.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424629129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424629129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filters/test_1_cic2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file filters/test_1_cic2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TEST_1_CIC2-rtl " "Found design unit 1: TEST_1_CIC2-rtl" {  } { { "Filters/TEST_1_CIC2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/TEST_1_CIC2.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424629129 ""} { "Info" "ISGN_ENTITY_NAME" "1 TEST_1_CIC2 " "Found entity 1: TEST_1_CIC2" {  } { { "Filters/TEST_1_CIC2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/TEST_1_CIC2.vhd" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424629129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424629129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integral.vhd 2 1 " "Found 2 design units, including 1 entities, in source file integral.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Integral-bhv " "Found design unit 1: Integral-bhv" {  } { { "Integral.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Integral.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424629129 ""} { "Info" "ISGN_ENTITY_NAME" "1 Integral " "Found entity 1: Integral" {  } { { "Integral.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Integral.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424629129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424629129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filters/cic1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file filters/cic1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CIC1-rtl " "Found design unit 1: CIC1-rtl" {  } { { "Filters/CIC1.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/CIC1.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424629129 ""} { "Info" "ISGN_ENTITY_NAME" "1 CIC1 " "Found entity 1: CIC1" {  } { { "Filters/CIC1.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/CIC1.vhd" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424629129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424629129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filters/lpf_v2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file filters/lpf_v2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LPF_V2-rtl " "Found design unit 1: LPF_V2-rtl" {  } { { "Filters/LPF_V2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/LPF_V2.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424629129 ""} { "Info" "ISGN_ENTITY_NAME" "1 LPF_V2 " "Found entity 1: LPF_V2" {  } { { "Filters/LPF_V2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/LPF_V2.vhd" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424629129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424629129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filters/cic_fifo2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file filters/cic_fifo2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CIC_FIFO2-rtl " "Found design unit 1: CIC_FIFO2-rtl" {  } { { "Filters/CIC_FIFO2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/CIC_FIFO2.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424629129 ""} { "Info" "ISGN_ENTITY_NAME" "1 CIC_FIFO2 " "Found entity 1: CIC_FIFO2" {  } { { "Filters/CIC_FIFO2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/CIC_FIFO2.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424629129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424629129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filters/cic_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file filters/cic_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CIC_FIFO-rtl " "Found design unit 1: CIC_FIFO-rtl" {  } { { "Filters/CIC_FIFO.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/CIC_FIFO.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424629144 ""} { "Info" "ISGN_ENTITY_NAME" "1 CIC_FIFO " "Found entity 1: CIC_FIFO" {  } { { "Filters/CIC_FIFO.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/CIC_FIFO.vhd" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424629144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424629144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_check.vhd 2 1 " "Found 2 design units, including 1 entities, in source file freq_check.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Freq_Check-bhv " "Found design unit 1: Freq_Check-bhv" {  } { { "Freq_Check.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Freq_Check.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424629144 ""} { "Info" "ISGN_ENTITY_NAME" "1 Freq_Check " "Found entity 1: Freq_Check" {  } { { "Freq_Check.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Freq_Check.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424629144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424629144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reverse_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reverse_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reverse_bit-indexmaker " "Found design unit 1: reverse_bit-indexmaker" {  } { { "reverse_bit.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/reverse_bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424629144 ""} { "Info" "ISGN_ENTITY_NAME" "1 reverse_bit " "Found entity 1: reverse_bit" {  } { { "reverse_bit.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/reverse_bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424629144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424629144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pow.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pow.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pow-pow_mul " "Found design unit 1: pow-pow_mul" {  } { { "pow.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/pow.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424629144 ""} { "Info" "ISGN_ENTITY_NAME" "1 pow " "Found entity 1: pow" {  } { { "pow.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/pow.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424629144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424629144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/fft.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/fft.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FFT-rtl " "Found design unit 1: FFT-rtl" {  } { { "FFT/synthesis/FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/FFT.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424629144 ""} { "Info" "ISGN_ENTITY_NAME" "1 FFT " "Found entity 1: FFT" {  } { { "FFT/synthesis/FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/FFT.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424629144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424629144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file fft/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "FFT/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424629144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424629144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file fft/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "FFT/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424629144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424629144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_text_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fft/synthesis/submodules/auk_dspip_text_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_text_pkg (fft) " "Found design unit 1: auk_dspip_text_pkg (fft)" {  } { { "FFT/synthesis/submodules/auk_dspip_text_pkg.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_text_pkg.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424629144 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_text_pkg-body " "Found design unit 2: auk_dspip_text_pkg-body" {  } { { "FFT/synthesis/submodules/auk_dspip_text_pkg.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_text_pkg.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424629144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424629144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_math_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fft/synthesis/submodules/auk_dspip_math_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg (fft) " "Found design unit 1: auk_dspip_math_pkg (fft)" {  } { { "FFT/synthesis/submodules/auk_dspip_math_pkg.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_math_pkg.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424629160 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg-body " "Found design unit 2: auk_dspip_math_pkg-body" {  } { { "FFT/synthesis/submodules/auk_dspip_math_pkg.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_math_pkg.vhd" 128 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424629160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424629160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_lib_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fft/synthesis/submodules/auk_dspip_lib_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg (fft) " "Found design unit 1: auk_dspip_lib_pkg (fft)" {  } { { "FFT/synthesis/submodules/auk_dspip_lib_pkg.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_lib_pkg.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424629160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424629160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_block_sink-rtl " "Found design unit 1: auk_dspip_avalon_streaming_block_sink-rtl" {  } { { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424629253 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_block_sink " "Found entity 1: auk_dspip_avalon_streaming_block_sink" {  } { { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424629253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424629253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_block_source-rtl " "Found design unit 1: auk_dspip_avalon_streaming_block_source-rtl" {  } { { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424629332 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_block_source " "Found entity 1: auk_dspip_avalon_streaming_block_source" {  } { { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424629332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424629332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_roundsat.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_roundsat.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_roundsat-beh " "Found design unit 1: auk_dspip_roundsat-beh" {  } { { "FFT/synthesis/submodules/auk_dspip_roundsat.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_roundsat.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424629332 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_roundsat " "Found entity 1: auk_dspip_roundsat" {  } { { "FFT/synthesis/submodules/auk_dspip_roundsat.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_roundsat.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424629332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424629332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/apn_fft_mult_can.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/apn_fft_mult_can.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 apn_fft_mult_can-rtl " "Found design unit 1: apn_fft_mult_can-rtl" {  } { { "FFT/synthesis/submodules/apn_fft_mult_can.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/apn_fft_mult_can.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424629425 ""} { "Info" "ISGN_ENTITY_NAME" "1 apn_fft_mult_can " "Found entity 1: apn_fft_mult_can" {  } { { "FFT/synthesis/submodules/apn_fft_mult_can.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/apn_fft_mult_can.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424629425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424629425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/apn_fft_mult_cpx_1825.v 1 1 " "Found 1 design units, including 1 entities, in source file fft/synthesis/submodules/apn_fft_mult_cpx_1825.v" { { "Info" "ISGN_ENTITY_NAME" "1 apn_fft_mult_cpx_1825 " "Found entity 1: apn_fft_mult_cpx_1825" {  } { { "FFT/synthesis/submodules/apn_fft_mult_cpx_1825.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/apn_fft_mult_cpx_1825.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424629503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424629503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/apn_fft_mult_cpx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/apn_fft_mult_cpx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 apn_fft_mult_cpx-rtl " "Found design unit 1: apn_fft_mult_cpx-rtl" {  } { { "FFT/synthesis/submodules/apn_fft_mult_cpx.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/apn_fft_mult_cpx.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424629582 ""} { "Info" "ISGN_ENTITY_NAME" "1 apn_fft_mult_cpx " "Found entity 1: apn_fft_mult_cpx" {  } { { "FFT/synthesis/submodules/apn_fft_mult_cpx.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/apn_fft_mult_cpx.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424629582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424629582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/hyper_opt_off_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fft/synthesis/submodules/hyper_opt_off_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hyper_opt_pkg (fft) " "Found design unit 1: hyper_opt_pkg (fft)" {  } { { "FFT/synthesis/submodules/hyper_opt_OFF_pkg.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/hyper_opt_OFF_pkg.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424629660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424629660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/altera_fft_dual_port_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/altera_fft_dual_port_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_fft_dual_port_ram-rtl " "Found design unit 1: altera_fft_dual_port_ram-rtl" {  } { { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424629738 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_fft_dual_port_ram " "Found entity 1: altera_fft_dual_port_ram" {  } { { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424629738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424629738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/altera_fft_dual_port_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/altera_fft_dual_port_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_fft_dual_port_rom-rtl " "Found design unit 1: altera_fft_dual_port_rom-rtl" {  } { { "FFT/synthesis/submodules/altera_fft_dual_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/altera_fft_dual_port_rom.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424629816 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_fft_dual_port_rom " "Found entity 1: altera_fft_dual_port_rom" {  } { { "FFT/synthesis/submodules/altera_fft_dual_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/altera_fft_dual_port_rom.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424629816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424629816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/altera_fft_mult_add.vhd 6 3 " "Found 6 design units, including 3 entities, in source file fft/synthesis/submodules/altera_fft_mult_add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_fft_mult_add-rtl " "Found design unit 1: altera_fft_mult_add-rtl" {  } { { "FFT/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/altera_fft_mult_add.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424629941 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 altera_fft_mult_add_new-rtl " "Found design unit 2: altera_fft_mult_add_new-rtl" {  } { { "FFT/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/altera_fft_mult_add.vhd" 158 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424629941 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 altera_fft_mult_add_old-rtl " "Found design unit 3: altera_fft_mult_add_old-rtl" {  } { { "FFT/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/altera_fft_mult_add.vhd" 414 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424629941 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_fft_mult_add " "Found entity 1: altera_fft_mult_add" {  } { { "FFT/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/altera_fft_mult_add.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424629941 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_fft_mult_add_new " "Found entity 2: altera_fft_mult_add_new" {  } { { "FFT/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/altera_fft_mult_add.vhd" 139 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424629941 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_fft_mult_add_old " "Found entity 3: altera_fft_mult_add_old" {  } { { "FFT/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/altera_fft_mult_add.vhd" 395 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424629941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424629941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/altera_fft_single_port_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/altera_fft_single_port_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_fft_single_port_rom-rtl " "Found design unit 1: altera_fft_single_port_rom-rtl" {  } { { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424630019 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_fft_single_port_rom " "Found entity 1: altera_fft_single_port_rom" {  } { { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424630019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424630019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_fft_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fft/synthesis/submodules/auk_fft_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_fft_pkg (fft) " "Found design unit 1: auk_fft_pkg (fft)" {  } { { "FFT/synthesis/submodules/auk_fft_pkg.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_fft_pkg.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424630097 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_fft_pkg-body " "Found design unit 2: auk_fft_pkg-body" {  } { { "FFT/synthesis/submodules/auk_fft_pkg.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_fft_pkg.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424630097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424630097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/hyper_pipeline_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file fft/synthesis/submodules/hyper_pipeline_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 hyper_pipeline_interface " "Found entity 1: hyper_pipeline_interface" {  } { { "FFT/synthesis/submodules/hyper_pipeline_interface.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/hyper_pipeline_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424630191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424630191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/counter_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file fft/synthesis/submodules/counter_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_module " "Found entity 1: counter_module" {  } { { "FFT/synthesis/submodules/counter_module.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/counter_module.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424630269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424630269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_r22sdf_lib_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_lib_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_lib_pkg (fft) " "Found design unit 1: auk_dspip_r22sdf_lib_pkg (fft)" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_lib_pkg.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_lib_pkg.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424630394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424630394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_bit_reverse_addr_control-rtl " "Found design unit 1: auk_dspip_bit_reverse_addr_control-rtl" {  } { { "FFT/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424630472 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_bit_reverse_addr_control " "Found entity 1: auk_dspip_bit_reverse_addr_control" {  } { { "FFT/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424630472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424630472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_bit_reverse_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_bit_reverse_core-rtl " "Found design unit 1: auk_dspip_bit_reverse_core-rtl" {  } { { "FFT/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" 111 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424630566 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_bit_reverse_core " "Found entity 1: auk_dspip_bit_reverse_core" {  } { { "FFT/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424630566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424630566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_bit_reverse_reverse_carry_adder-rtl " "Found design unit 1: auk_dspip_bit_reverse_reverse_carry_adder-rtl" {  } { { "FFT/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd" 89 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424630645 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_bit_reverse_reverse_carry_adder " "Found entity 1: auk_dspip_bit_reverse_reverse_carry_adder" {  } { { "FFT/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424630645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424630645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_adder_fp-rtl " "Found design unit 1: auk_dspip_r22sdf_adder_fp-rtl" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424630738 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_adder_fp " "Found entity 1: auk_dspip_r22sdf_adder_fp" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424630738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424630738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_addsub-rtl " "Found design unit 1: auk_dspip_r22sdf_addsub-rtl" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" 84 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424630816 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_addsub " "Found entity 1: auk_dspip_r22sdf_addsub" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424630816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424630816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_bfi-rtl2 " "Found design unit 1: auk_dspip_r22sdf_bfi-rtl2" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" 149 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424630926 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_bfi " "Found entity 1: auk_dspip_r22sdf_bfi" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424630926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424630926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_bfii-rtl " "Found design unit 1: auk_dspip_r22sdf_bfii-rtl" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" 120 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424631051 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_bfii " "Found entity 1: auk_dspip_r22sdf_bfii" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424631051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424631051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_bf_control-rtl " "Found design unit 1: auk_dspip_r22sdf_bf_control-rtl" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424631129 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_bf_control " "Found entity 1: auk_dspip_r22sdf_bf_control" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424631129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424631129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_r22sdf_cma.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_cma-rtl " "Found design unit 1: auk_dspip_r22sdf_cma-rtl" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" 145 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424631383 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_cma " "Found entity 1: auk_dspip_r22sdf_cma" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" 100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424631383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424631383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_cma_adder_fp-rtl " "Found design unit 1: auk_dspip_r22sdf_cma_adder_fp-rtl" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424631508 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_cma_adder_fp " "Found entity 1: auk_dspip_r22sdf_cma_adder_fp" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424631508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424631508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_cma_bfi_fp-rtl " "Found design unit 1: auk_dspip_r22sdf_cma_bfi_fp-rtl" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd" 128 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424631618 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_cma_bfi_fp " "Found entity 1: auk_dspip_r22sdf_cma_bfi_fp" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424631618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424631618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_r22sdf_cma_fp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_cma_fp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_cma_fp-rtl " "Found design unit 1: auk_dspip_r22sdf_cma_fp-rtl" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_cma_fp.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_cma_fp.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424631711 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_cma_fp " "Found entity 1: auk_dspip_r22sdf_cma_fp" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_cma_fp.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_cma_fp.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424631711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424631711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_core-rtl " "Found design unit 1: auk_dspip_r22sdf_core-rtl" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 160 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424631821 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_core " "Found entity 1: auk_dspip_r22sdf_core" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424631821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424631821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_r22sdf_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_counter-rtl " "Found design unit 1: auk_dspip_r22sdf_counter-rtl" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_counter.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_counter.vhd" 105 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424631899 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_counter " "Found entity 1: auk_dspip_r22sdf_counter" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_counter.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_counter.vhd" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424631899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424631899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_r22sdf_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_delay-rtl " "Found design unit 1: auk_dspip_r22sdf_delay-rtl" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424631992 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_delay " "Found entity 1: auk_dspip_r22sdf_delay" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424631992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424631992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_enable_control-rtl " "Found design unit 1: auk_dspip_r22sdf_enable_control-rtl" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424632086 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_enable_control " "Found entity 1: auk_dspip_r22sdf_enable_control" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424632086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424632086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_stage-rtl " "Found design unit 1: auk_dspip_r22sdf_stage-rtl" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424632242 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_stage " "Found entity 1: auk_dspip_r22sdf_stage" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424632242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424632242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_stg_out_pipe-rtl " "Found design unit 1: auk_dspip_r22sdf_stg_out_pipe-rtl" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd" 97 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424632321 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_stg_out_pipe " "Found entity 1: auk_dspip_r22sdf_stg_out_pipe" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424632321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424632321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_stg_pipe-rtl " "Found design unit 1: auk_dspip_r22sdf_stg_pipe-rtl" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd" 103 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424632399 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_stg_pipe " "Found entity 1: auk_dspip_r22sdf_stg_pipe" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424632399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424632399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_top-str " "Found design unit 1: auk_dspip_r22sdf_top-str" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 174 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424632508 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_top " "Found entity 1: auk_dspip_r22sdf_top" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424632508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424632508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_twrom-rtl " "Found design unit 1: auk_dspip_r22sdf_twrom-rtl" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 99 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424632618 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_twrom " "Found entity 1: auk_dspip_r22sdf_twrom" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424632618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424632618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/fft_fft_comp.sv 1 1 " "Found 1 design units, including 1 entities, in source file fft/synthesis/submodules/fft_fft_comp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FFT_FFT_Comp " "Found entity 1: FFT_FFT_Comp" {  } { { "FFT/synthesis/submodules/FFT_FFT_Comp.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/FFT_FFT_Comp.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424632618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424632618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_clk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_clk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FFT_clk-bhv " "Found design unit 1: FFT_clk-bhv" {  } { { "FFT_clk.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT_clk.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424632618 ""} { "Info" "ISGN_ENTITY_NAME" "1 FFT_clk " "Found entity 1: FFT_clk" {  } { { "FFT_clk.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT_clk.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424632618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424632618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_adapter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_adapter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FFT_Adapter-fft_time " "Found design unit 1: FFT_Adapter-fft_time" {  } { { "FFT_Adapter.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT_Adapter.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424632618 ""} { "Info" "ISGN_ENTITY_NAME" "1 FFT_Adapter " "Found entity 1: FFT_Adapter" {  } { { "FFT_Adapter.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT_Adapter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424632618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424632618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filters/iq_filter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file filters/iq_filter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IQ_Filter-rtl " "Found design unit 1: IQ_Filter-rtl" {  } { { "Filters/IQ_Filter.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/IQ_Filter.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424632618 ""} { "Info" "ISGN_ENTITY_NAME" "1 IQ_Filter " "Found entity 1: IQ_Filter" {  } { { "Filters/IQ_Filter.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/IQ_Filter.vhd" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424632618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424632618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filters/cic2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file filters/cic2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CIC2-rtl " "Found design unit 1: CIC2-rtl" {  } { { "Filters/cic2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/cic2.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424632618 ""} { "Info" "ISGN_ENTITY_NAME" "1 CIC2 " "Found entity 1: CIC2" {  } { { "Filters/cic2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/cic2.vhd" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424632618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424632618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic_clk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic_clk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cic_clk-bhv " "Found design unit 1: cic_clk-bhv" {  } { { "cic_clk.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/cic_clk.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424632618 ""} { "Info" "ISGN_ENTITY_NAME" "1 cic_clk " "Found entity 1: cic_clk" {  } { { "cic_clk.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/cic_clk.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424632618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424632618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_decimation_3/synthesis/fifo_decimation_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo_decimation_3/synthesis/fifo_decimation_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_decimation_3-rtl " "Found design unit 1: fifo_decimation_3-rtl" {  } { { "fifo_decimation_3/synthesis/fifo_decimation_3.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/fifo_decimation_3.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424632618 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo_decimation_3 " "Found entity 1: fifo_decimation_3" {  } { { "fifo_decimation_3/synthesis/fifo_decimation_3.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/fifo_decimation_3.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424632618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424632618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_decimation_3/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_decimation_3/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "fifo_decimation_3/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424632633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424632633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_decimation_3/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_decimation_3/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "fifo_decimation_3/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424632633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424632633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v 3 3 " "Found 3 design units, including 3 entities, in source file fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_decimation_3_fifo_decimation_3_dual_clock_fifo " "Found entity 1: fifo_decimation_3_fifo_decimation_3_dual_clock_fifo" {  } { { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424632633 ""} { "Info" "ISGN_ENTITY_NAME" "2 fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls " "Found entity 2: fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls" {  } { { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424632633 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_decimation_3_fifo_decimation_3 " "Found entity 3: fifo_decimation_3_fifo_decimation_3" {  } { { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424632633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424632633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filters/hciccomp2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file filters/hciccomp2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Hciccomp2-rtl " "Found design unit 1: Hciccomp2-rtl" {  } { { "Filters/Hciccomp2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/Hciccomp2.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424632633 ""} { "Info" "ISGN_ENTITY_NAME" "1 Hciccomp2 " "Found entity 1: Hciccomp2" {  } { { "Filters/Hciccomp2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/Hciccomp2.vhd" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424632633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424632633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filters/hciccomp_v1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file filters/hciccomp_v1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Hciccomp_v1-rtl " "Found design unit 1: Hciccomp_v1-rtl" {  } { { "Filters/Hciccomp_v1.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/Hciccomp_v1.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424632649 ""} { "Info" "ISGN_ENTITY_NAME" "1 Hciccomp_v1 " "Found entity 1: Hciccomp_v1" {  } { { "Filters/Hciccomp_v1.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/Hciccomp_v1.vhd" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424632649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424632649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider_10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_divider_10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clock_Divider_10-bhv " "Found design unit 1: Clock_Divider_10-bhv" {  } { { "Clock_Divider_10.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Clock_Divider_10.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424632649 ""} { "Info" "ISGN_ENTITY_NAME" "1 Clock_Divider_10 " "Found entity 1: Clock_Divider_10" {  } { { "Clock_Divider_10.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Clock_Divider_10.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424632649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424632649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_test/synthesis/nco_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nco_test/synthesis/nco_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NCO_TEST-rtl " "Found design unit 1: NCO_TEST-rtl" {  } { { "NCO_TEST/synthesis/NCO_TEST.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_TEST/synthesis/NCO_TEST.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424632649 ""} { "Info" "ISGN_ENTITY_NAME" "1 NCO_TEST " "Found entity 1: NCO_TEST" {  } { { "NCO_TEST/synthesis/NCO_TEST.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_TEST/synthesis/NCO_TEST.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424632649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424632649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_test/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_test/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "NCO_TEST/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_TEST/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424632649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424632649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_test/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_test/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "NCO_TEST/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_TEST/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424632649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424632649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_test/synthesis/submodules/asj_nco_aprid_dxx.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_test/synthesis/submodules/asj_nco_aprid_dxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_aprid_dxx " "Found entity 1: asj_nco_aprid_dxx" {  } { { "NCO_TEST/synthesis/submodules/asj_nco_aprid_dxx.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_TEST/synthesis/submodules/asj_nco_aprid_dxx.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424632883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424632883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_test/synthesis/submodules/asj_nco_mob_rw.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_test/synthesis/submodules/asj_nco_mob_rw.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_mob_rw " "Found entity 1: asj_nco_mob_rw" {  } { { "NCO_TEST/synthesis/submodules/asj_nco_mob_rw.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_TEST/synthesis/submodules/asj_nco_mob_rw.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424632962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424632962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_test/synthesis/submodules/asj_nco_isdr.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_test/synthesis/submodules/asj_nco_isdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_isdr " "Found entity 1: asj_nco_isdr" {  } { { "NCO_TEST/synthesis/submodules/asj_nco_isdr.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_TEST/synthesis/submodules/asj_nco_isdr.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424633040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424633040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_test/synthesis/submodules/asj_dxx_g.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_test/synthesis/submodules/asj_dxx_g.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_dxx_g " "Found entity 1: asj_dxx_g" {  } { { "NCO_TEST/synthesis/submodules/asj_dxx_g.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_TEST/synthesis/submodules/asj_dxx_g.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424633102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424633102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_test/synthesis/submodules/asj_dxx.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_test/synthesis/submodules/asj_dxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_dxx " "Found entity 1: asj_dxx" {  } { { "NCO_TEST/synthesis/submodules/asj_dxx.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_TEST/synthesis/submodules/asj_dxx.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424633196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424633196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_test/synthesis/submodules/asj_gal.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_test/synthesis/submodules/asj_gal.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_gal " "Found entity 1: asj_gal" {  } { { "NCO_TEST/synthesis/submodules/asj_gal.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_TEST/synthesis/submodules/asj_gal.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424633290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424633290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_test/synthesis/submodules/asj_nco_as_m_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_test/synthesis/submodules/asj_nco_as_m_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_as_m_cen " "Found entity 1: asj_nco_as_m_cen" {  } { { "NCO_TEST/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_TEST/synthesis/submodules/asj_nco_as_m_cen.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424633368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424633368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_test/synthesis/submodules/asj_altqmcpipe.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_test/synthesis/submodules/asj_altqmcpipe.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_altqmcpipe " "Found entity 1: asj_altqmcpipe" {  } { { "NCO_TEST/synthesis/submodules/asj_altqmcpipe.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_TEST/synthesis/submodules/asj_altqmcpipe.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424633446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424633446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_test/synthesis/submodules/nco_test_nco_iq.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_test/synthesis/submodules/nco_test_nco_iq.v" { { "Info" "ISGN_ENTITY_NAME" "1 NCO_TEST_nco_iq " "Found entity 1: NCO_TEST_nco_iq" {  } { { "NCO_TEST/synthesis/submodules/NCO_TEST_nco_iq.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_TEST/synthesis/submodules/NCO_TEST_nco_iq.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424633446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424633446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_adder-rtl " "Found design unit 1: data_adder-rtl" {  } { { "data_adder.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/data_adder.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424633446 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_adder " "Found entity 1: data_adder" {  } { { "data_adder.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/data_adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424633446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424633446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_150/synthesis/nco_150.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nco_150/synthesis/nco_150.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NCO_150-rtl " "Found design unit 1: NCO_150-rtl" {  } { { "NCO_150/synthesis/NCO_150.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/NCO_150.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424633446 ""} { "Info" "ISGN_ENTITY_NAME" "1 NCO_150 " "Found entity 1: NCO_150" {  } { { "NCO_150/synthesis/NCO_150.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/NCO_150.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424633446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424633446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_150/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_150/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "NCO_150/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424633446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424633446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_150/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_150/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "NCO_150/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424633446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424633446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_150/synthesis/submodules/asj_nco_aprid_dxx.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_150/synthesis/submodules/asj_nco_aprid_dxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_aprid_dxx " "Found entity 1: asj_nco_aprid_dxx" {  } { { "NCO_150/synthesis/submodules/asj_nco_aprid_dxx.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/asj_nco_aprid_dxx.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424633524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424633524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_150/synthesis/submodules/asj_nco_mob_rw.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_150/synthesis/submodules/asj_nco_mob_rw.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_mob_rw " "Found entity 1: asj_nco_mob_rw" {  } { { "NCO_150/synthesis/submodules/asj_nco_mob_rw.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/asj_nco_mob_rw.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424633602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424633602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_150/synthesis/submodules/asj_nco_isdr.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_150/synthesis/submodules/asj_nco_isdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_isdr " "Found entity 1: asj_nco_isdr" {  } { { "NCO_150/synthesis/submodules/asj_nco_isdr.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/asj_nco_isdr.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424633681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424633681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_150/synthesis/submodules/asj_dxx_g.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_150/synthesis/submodules/asj_dxx_g.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_dxx_g " "Found entity 1: asj_dxx_g" {  } { { "NCO_150/synthesis/submodules/asj_dxx_g.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/asj_dxx_g.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424633759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424633759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_150/synthesis/submodules/asj_dxx.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_150/synthesis/submodules/asj_dxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_dxx " "Found entity 1: asj_dxx" {  } { { "NCO_150/synthesis/submodules/asj_dxx.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/asj_dxx.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424633837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424633837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_150/synthesis/submodules/asj_gal.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_150/synthesis/submodules/asj_gal.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_gal " "Found entity 1: asj_gal" {  } { { "NCO_150/synthesis/submodules/asj_gal.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/asj_gal.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424633899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424633899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_150/synthesis/submodules/asj_nco_as_m_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_150/synthesis/submodules/asj_nco_as_m_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_as_m_cen " "Found entity 1: asj_nco_as_m_cen" {  } { { "NCO_150/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/asj_nco_as_m_cen.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424633977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424633977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_150/synthesis/submodules/asj_altqmcpipe.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_150/synthesis/submodules/asj_altqmcpipe.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_altqmcpipe " "Found entity 1: asj_altqmcpipe" {  } { { "NCO_150/synthesis/submodules/asj_altqmcpipe.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/asj_altqmcpipe.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424634055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424634055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_150/synthesis/submodules/nco_150_nco_150.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_150/synthesis/submodules/nco_150_nco_150.v" { { "Info" "ISGN_ENTITY_NAME" "1 NCO_150_NCO_150 " "Found entity 1: NCO_150_NCO_150" {  } { { "NCO_150/synthesis/submodules/NCO_150_NCO_150.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/NCO_150_NCO_150.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424634071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424634071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase_frequency_v2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file phase_frequency_v2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Phase_Frequency_v2-Converter " "Found design unit 1: Phase_Frequency_v2-Converter" {  } { { "Phase_Frequency_v2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Phase_Frequency_v2.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424634071 ""} { "Info" "ISGN_ENTITY_NAME" "1 Phase_Frequency_v2 " "Found entity 1: Phase_Frequency_v2" {  } { { "Phase_Frequency_v2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Phase_Frequency_v2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424634071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424634071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filters/data_filter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file filters/data_filter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Data_Filter-rtl " "Found design unit 1: Data_Filter-rtl" {  } { { "Filters/Data_Filter.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/Data_Filter.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424634071 ""} { "Info" "ISGN_ENTITY_NAME" "1 Data_Filter " "Found entity 1: Data_Filter" {  } { { "Filters/Data_Filter.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/Data_Filter.vhd" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424634071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424634071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_decimation_2/synthesis/fifo_decimation_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo_decimation_2/synthesis/fifo_decimation_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_decimation_2-rtl " "Found design unit 1: fifo_decimation_2-rtl" {  } { { "fifo_decimation_2/synthesis/fifo_decimation_2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/fifo_decimation_2.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424634071 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo_decimation_2 " "Found entity 1: fifo_decimation_2" {  } { { "fifo_decimation_2/synthesis/fifo_decimation_2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/fifo_decimation_2.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424634071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424634071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_decimation_2/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_decimation_2/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "fifo_decimation_2/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424634071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424634071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_decimation_2/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_decimation_2/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "fifo_decimation_2/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424634071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424634071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v 3 3 " "Found 3 design units, including 3 entities, in source file fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_decimation_2_fifo_decimation_2_dual_clock_fifo " "Found entity 1: fifo_decimation_2_fifo_decimation_2_dual_clock_fifo" {  } { { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424634071 ""} { "Info" "ISGN_ENTITY_NAME" "2 fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls " "Found entity 2: fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls" {  } { { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424634071 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_decimation_2_fifo_decimation_2 " "Found entity 3: fifo_decimation_2_fifo_decimation_2" {  } { { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424634071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424634071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clock_Divider-bhv " "Found design unit 1: Clock_Divider-bhv" {  } { { "Clock_Divider.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Clock_Divider.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424634087 ""} { "Info" "ISGN_ENTITY_NAME" "1 Clock_Divider " "Found entity 1: Clock_Divider" {  } { { "Clock_Divider.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Clock_Divider.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424634087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424634087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cordic_v3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cordic_v3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cordic_v3-rtl " "Found design unit 1: cordic_v3-rtl" {  } { { "cordic_v3.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/cordic_v3.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424634087 ""} { "Info" "ISGN_ENTITY_NAME" "1 cordic_v3 " "Found entity 1: cordic_v3" {  } { { "cordic_v3.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/cordic_v3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424634087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424634087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_decimation/synthesis/fifo_decimation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo_decimation/synthesis/fifo_decimation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_decimation-rtl " "Found design unit 1: fifo_decimation-rtl" {  } { { "fifo_decimation/synthesis/fifo_decimation.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/fifo_decimation.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424634087 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo_decimation " "Found entity 1: fifo_decimation" {  } { { "fifo_decimation/synthesis/fifo_decimation.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/fifo_decimation.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424634087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424634087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_decimation/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_decimation/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "fifo_decimation/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424634087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424634087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_decimation/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_decimation/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "fifo_decimation/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424634087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424634087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v 3 3 " "Found 3 design units, including 3 entities, in source file fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_decimation_fifo_decimation_dual_clock_fifo " "Found entity 1: fifo_decimation_fifo_decimation_dual_clock_fifo" {  } { { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424634087 ""} { "Info" "ISGN_ENTITY_NAME" "2 fifo_decimation_fifo_decimation_dcfifo_with_controls " "Found entity 2: fifo_decimation_fifo_decimation_dcfifo_with_controls" {  } { { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424634087 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_decimation_fifo_decimation " "Found entity 3: fifo_decimation_fifo_decimation" {  } { { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424634087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424634087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/synthesis/pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll/synthesis/pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PLL-rtl " "Found design unit 1: PLL-rtl" {  } { { "PLL/synthesis/PLL.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/PLL/synthesis/PLL.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424634087 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL/synthesis/PLL.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/PLL/synthesis/PLL.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424634087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424634087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/synthesis/submodules/pll_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/synthesis/submodules/pll_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_pll_0 " "Found entity 1: PLL_pll_0" {  } { { "PLL/synthesis/submodules/PLL_pll_0.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/PLL/synthesis/submodules/PLL_pll_0.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424634102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424634102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filters/lowpassfilter_fir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file filters/lowpassfilter_fir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LowPassFilter_FIR-rtl " "Found design unit 1: LowPassFilter_FIR-rtl" {  } { { "Filters/LowPassFilter_FIR.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/LowPassFilter_FIR.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424634102 ""} { "Info" "ISGN_ENTITY_NAME" "1 LowPassFilter_FIR " "Found entity 1: LowPassFilter_FIR" {  } { { "Filters/LowPassFilter_FIR.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/LowPassFilter_FIR.vhd" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424634102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424634102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_iq/synthesis/nco_iq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nco_iq/synthesis/nco_iq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NCO_IQ-rtl " "Found design unit 1: NCO_IQ-rtl" {  } { { "NCO_IQ/synthesis/NCO_IQ.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/NCO_IQ.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424634102 ""} { "Info" "ISGN_ENTITY_NAME" "1 NCO_IQ " "Found entity 1: NCO_IQ" {  } { { "NCO_IQ/synthesis/NCO_IQ.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/NCO_IQ.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424634102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424634102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_iq/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_iq/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "NCO_IQ/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424634102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424634102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_iq/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_iq/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "NCO_IQ/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424634102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424634102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_iq/synthesis/submodules/asj_nco_aprid_dxx.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_iq/synthesis/submodules/asj_nco_aprid_dxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_aprid_dxx " "Found entity 1: asj_nco_aprid_dxx" {  } { { "NCO_IQ/synthesis/submodules/asj_nco_aprid_dxx.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_nco_aprid_dxx.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424634180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424634180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_iq/synthesis/submodules/asj_nco_mob_rw.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_iq/synthesis/submodules/asj_nco_mob_rw.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_mob_rw " "Found entity 1: asj_nco_mob_rw" {  } { { "NCO_IQ/synthesis/submodules/asj_nco_mob_rw.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_nco_mob_rw.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424634290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424634290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_iq/synthesis/submodules/asj_nco_isdr.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_iq/synthesis/submodules/asj_nco_isdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_isdr " "Found entity 1: asj_nco_isdr" {  } { { "NCO_IQ/synthesis/submodules/asj_nco_isdr.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_nco_isdr.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424634368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424634368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_iq/synthesis/submodules/asj_dxx_g.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_iq/synthesis/submodules/asj_dxx_g.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_dxx_g " "Found entity 1: asj_dxx_g" {  } { { "NCO_IQ/synthesis/submodules/asj_dxx_g.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_dxx_g.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424634446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424634446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_iq/synthesis/submodules/asj_dxx.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_iq/synthesis/submodules/asj_dxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_dxx " "Found entity 1: asj_dxx" {  } { { "NCO_IQ/synthesis/submodules/asj_dxx.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_dxx.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424634524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424634524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_iq/synthesis/submodules/asj_gal.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_iq/synthesis/submodules/asj_gal.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_gal " "Found entity 1: asj_gal" {  } { { "NCO_IQ/synthesis/submodules/asj_gal.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_gal.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424634603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424634603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_iq/synthesis/submodules/asj_nco_as_m_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_iq/synthesis/submodules/asj_nco_as_m_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_as_m_cen " "Found entity 1: asj_nco_as_m_cen" {  } { { "NCO_IQ/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_nco_as_m_cen.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424634681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424634681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_iq/synthesis/submodules/asj_altqmcpipe.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_iq/synthesis/submodules/asj_altqmcpipe.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_altqmcpipe " "Found entity 1: asj_altqmcpipe" {  } { { "NCO_IQ/synthesis/submodules/asj_altqmcpipe.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_altqmcpipe.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424634759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424634759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_iq/synthesis/submodules/nco_iq_nco_iq.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_iq/synthesis/submodules/nco_iq_nco_iq.v" { { "Info" "ISGN_ENTITY_NAME" "1 NCO_IQ_nco_iq " "Found entity 1: NCO_IQ_nco_iq" {  } { { "NCO_IQ/synthesis/submodules/NCO_IQ_nco_iq.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/NCO_IQ_nco_iq.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424634759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424634759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_data/synthesis/nco_data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nco_data/synthesis/nco_data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NCO_Data-rtl " "Found design unit 1: NCO_Data-rtl" {  } { { "NCO_Data/synthesis/NCO_Data.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/NCO_Data.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424634759 ""} { "Info" "ISGN_ENTITY_NAME" "1 NCO_Data " "Found entity 1: NCO_Data" {  } { { "NCO_Data/synthesis/NCO_Data.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/NCO_Data.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424634759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424634759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_data/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_data/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "NCO_Data/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424634759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424634759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_data/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_data/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "NCO_Data/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424634759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424634759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_data/synthesis/submodules/asj_nco_mob_rw.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_data/synthesis/submodules/asj_nco_mob_rw.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_mob_rw " "Found entity 1: asj_nco_mob_rw" {  } { { "NCO_Data/synthesis/submodules/asj_nco_mob_rw.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/asj_nco_mob_rw.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424634837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424634837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_data/synthesis/submodules/asj_nco_isdr.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_data/synthesis/submodules/asj_nco_isdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_isdr " "Found entity 1: asj_nco_isdr" {  } { { "NCO_Data/synthesis/submodules/asj_nco_isdr.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/asj_nco_isdr.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424634915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424634915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_data/synthesis/submodules/asj_nco_apr_dxx.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_data/synthesis/submodules/asj_nco_apr_dxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_apr_dxx " "Found entity 1: asj_nco_apr_dxx" {  } { { "NCO_Data/synthesis/submodules/asj_nco_apr_dxx.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/asj_nco_apr_dxx.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424634993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424634993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_data/synthesis/submodules/asj_dxx_g.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_data/synthesis/submodules/asj_dxx_g.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_dxx_g " "Found entity 1: asj_dxx_g" {  } { { "NCO_Data/synthesis/submodules/asj_dxx_g.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/asj_dxx_g.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424635071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424635071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_data/synthesis/submodules/asj_dxx.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_data/synthesis/submodules/asj_dxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_dxx " "Found entity 1: asj_dxx" {  } { { "NCO_Data/synthesis/submodules/asj_dxx.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/asj_dxx.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424635149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424635149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_data/synthesis/submodules/asj_gal.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_data/synthesis/submodules/asj_gal.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_gal " "Found entity 1: asj_gal" {  } { { "NCO_Data/synthesis/submodules/asj_gal.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/asj_gal.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424635227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424635227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_data/synthesis/submodules/asj_nco_as_m_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_data/synthesis/submodules/asj_nco_as_m_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_as_m_cen " "Found entity 1: asj_nco_as_m_cen" {  } { { "NCO_Data/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/asj_nco_as_m_cen.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424635314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424635314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_data/synthesis/submodules/asj_altqmcpipe.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_data/synthesis/submodules/asj_altqmcpipe.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_altqmcpipe " "Found entity 1: asj_altqmcpipe" {  } { { "NCO_Data/synthesis/submodules/asj_altqmcpipe.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/asj_altqmcpipe.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424635412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424635412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_data/synthesis/submodules/nco_data_nco_data.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_data/synthesis/submodules/nco_data_nco_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 NCO_Data_NCO_Data " "Found entity 1: NCO_Data_NCO_Data" {  } { { "NCO_Data/synthesis/submodules/NCO_Data_NCO_Data.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/NCO_Data_NCO_Data.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424635412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424635412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_fm/synthesis/nco_fm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nco_fm/synthesis/nco_fm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NCO_FM-rtl " "Found design unit 1: NCO_FM-rtl" {  } { { "NCO_FM/synthesis/NCO_FM.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/NCO_FM.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424635412 ""} { "Info" "ISGN_ENTITY_NAME" "1 NCO_FM " "Found entity 1: NCO_FM" {  } { { "NCO_FM/synthesis/NCO_FM.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/NCO_FM.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424635412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424635412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_fm/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_fm/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "NCO_FM/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424635412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424635412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_fm/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_fm/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "NCO_FM/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424635412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424635412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_fm/synthesis/submodules/asj_nco_fxx.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_fm/synthesis/submodules/asj_nco_fxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_fxx " "Found entity 1: asj_nco_fxx" {  } { { "NCO_FM/synthesis/submodules/asj_nco_fxx.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_nco_fxx.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424635490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424635490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_fm/synthesis/submodules/asj_nco_aprid_dxx.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_fm/synthesis/submodules/asj_nco_aprid_dxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_aprid_dxx " "Found entity 1: asj_nco_aprid_dxx" {  } { { "NCO_FM/synthesis/submodules/asj_nco_aprid_dxx.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_nco_aprid_dxx.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424635568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424635568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_fm/synthesis/submodules/asj_nco_mob_rw.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_fm/synthesis/submodules/asj_nco_mob_rw.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_mob_rw " "Found entity 1: asj_nco_mob_rw" {  } { { "NCO_FM/synthesis/submodules/asj_nco_mob_rw.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_nco_mob_rw.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424635646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424635646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_fm/synthesis/submodules/asj_nco_isdr.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_fm/synthesis/submodules/asj_nco_isdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_isdr " "Found entity 1: asj_nco_isdr" {  } { { "NCO_FM/synthesis/submodules/asj_nco_isdr.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_nco_isdr.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424635724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424635724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_fm/synthesis/submodules/asj_dxx_g.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_fm/synthesis/submodules/asj_dxx_g.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_dxx_g " "Found entity 1: asj_dxx_g" {  } { { "NCO_FM/synthesis/submodules/asj_dxx_g.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_dxx_g.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424635802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424635802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_fm/synthesis/submodules/asj_dxx.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_fm/synthesis/submodules/asj_dxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_dxx " "Found entity 1: asj_dxx" {  } { { "NCO_FM/synthesis/submodules/asj_dxx.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_dxx.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424635881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424635881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_fm/synthesis/submodules/asj_gal.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_fm/synthesis/submodules/asj_gal.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_gal " "Found entity 1: asj_gal" {  } { { "NCO_FM/synthesis/submodules/asj_gal.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_gal.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424635959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424635959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_fm/synthesis/submodules/asj_nco_as_m_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_fm/synthesis/submodules/asj_nco_as_m_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_as_m_cen " "Found entity 1: asj_nco_as_m_cen" {  } { { "NCO_FM/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_nco_as_m_cen.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424636037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424636037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_fm/synthesis/submodules/asj_altqmcpipe.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_fm/synthesis/submodules/asj_altqmcpipe.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_altqmcpipe " "Found entity 1: asj_altqmcpipe" {  } { { "NCO_FM/synthesis/submodules/asj_altqmcpipe.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_altqmcpipe.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424636115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424636115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_fm/synthesis/submodules/nco_fm_nco_fm.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_fm/synthesis/submodules/nco_fm_nco_fm.v" { { "Info" "ISGN_ENTITY_NAME" "1 NCO_FM_NCO_FM " "Found entity 1: NCO_FM_NCO_FM" {  } { { "NCO_FM/synthesis/submodules/NCO_FM_NCO_FM.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/NCO_FM_NCO_FM.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424636115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424636115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project_bdf.bdf 1 1 " "Found 1 design units, including 1 entities, in source file project_bdf.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Project_BDF " "Found entity 1: Project_BDF" {  } { { "Project_BDF.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424636115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424636115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fm_data_ adapter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fm_data_ adapter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FM_Data_Adapter-Data " "Found design unit 1: FM_Data_Adapter-Data" {  } { { "FM_Data_ Adapter.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_Data_ Adapter.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424636115 ""} { "Info" "ISGN_ENTITY_NAME" "1 FM_Data_Adapter " "Found entity 1: FM_Data_Adapter" {  } { { "FM_Data_ Adapter.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_Data_ Adapter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424636115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424636115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/mul_fm_iq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/mul_fm_iq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mul_FM_IQ-Mul " "Found design unit 1: Mul_FM_IQ-Mul" {  } { { "output_files/Mul_FM_IQ.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/output_files/Mul_FM_IQ.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424636115 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mul_FM_IQ " "Found entity 1: Mul_FM_IQ" {  } { { "output_files/Mul_FM_IQ.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/output_files/Mul_FM_IQ.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424636115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424636115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cordic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cordic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cordic-calc " "Found design unit 1: cordic-calc" {  } { { "cordic.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/cordic.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424636131 ""} { "Info" "ISGN_ENTITY_NAME" "1 cordic " "Found entity 1: cordic" {  } { { "cordic.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/cordic.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424636131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424636131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_mega.vhd 2 1 " "Found 2 design units, including 1 entities, in source file one_mega.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 one_mega-sec " "Found design unit 1: one_mega-sec" {  } { { "one_mega.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/one_mega.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424636131 ""} { "Info" "ISGN_ENTITY_NAME" "1 one_mega " "Found entity 1: one_mega" {  } { { "one_mega.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/one_mega.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424636131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424636131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cordic_v2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cordic_v2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cordic_v2-calc " "Found design unit 1: cordic_v2-calc" {  } { { "cordic_v2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/cordic_v2.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424636131 ""} { "Info" "ISGN_ENTITY_NAME" "1 cordic_v2 " "Found entity 1: cordic_v2" {  } { { "cordic_v2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/cordic_v2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424636131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424636131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase_frequency_converter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file phase_frequency_converter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Phase_Frequency_Converter-Converter " "Found design unit 1: Phase_Frequency_Converter-Converter" {  } { { "Phase_Frequency_Converter.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Phase_Frequency_Converter.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424636131 ""} { "Info" "ISGN_ENTITY_NAME" "1 Phase_Frequency_Converter " "Found entity 1: Phase_Frequency_Converter" {  } { { "Phase_Frequency_Converter.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Phase_Frequency_Converter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424636131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424636131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f_arctan.vhd 2 1 " "Found 2 design units, including 1 entities, in source file f_arctan.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 f_ARCTAN-rtl " "Found design unit 1: f_ARCTAN-rtl" {  } { { "f_ARCTAN.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/f_ARCTAN.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424636131 ""} { "Info" "ISGN_ENTITY_NAME" "1 f_ARCTAN " "Found entity 1: f_ARCTAN" {  } { { "f_ARCTAN.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/f_ARCTAN.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424636131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424636131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/elia yfrach/desktop/fft_bdf.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/elia yfrach/desktop/fft_bdf.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FFT_BDF " "Found entity 1: FFT_BDF" {  } { { "../../FFT_BDF.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/FFT_BDF.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424636131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424636131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bdf_adc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bdf_adc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BDF_ADC " "Found entity 1: BDF_ADC" {  } { { "BDF_ADC.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/BDF_ADC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424636131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424636131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file adc_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 adc_test " "Found entity 1: adc_test" {  } { { "adc_test.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/adc_test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424636131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424636131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectwithsignalgenerator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file projectwithsignalgenerator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ProjectWithSignalGenerator " "Found entity 1: ProjectWithSignalGenerator" {  } { { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424636131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424636131 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ProjectWithSignalGenerator " "Elaborating entity \"ProjectWithSignalGenerator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670424636589 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "read_fifo " "Found inconsistent dimensions for element \"read_fifo\"" {  } { { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 824 5152 5256 841 "read_fifo\[31..0\]" "" } { 792 5784 5904 809 "read_fifo\[16..0\]" "" } { 808 5792 5904 825 "read_fifo\[17..17\]" "" } { 824 5792 5904 841 "read_fifo\[18..18\]" "" } { 840 5170 5256 857 "read_fifo" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424636605 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "read_fifo " "Found inconsistent dimensions for element \"read_fifo\"" {  } { { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 824 5152 5256 841 "read_fifo\[31..0\]" "" } { 792 5784 5904 809 "read_fifo\[16..0\]" "" } { 808 5792 5904 825 "read_fifo\[17..17\]" "" } { 824 5792 5904 841 "read_fifo\[18..18\]" "" } { 840 6418 6472 857 "read_fifo" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424636605 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "read_fifo " "Found inconsistent dimensions for element \"read_fifo\"" {  } { { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 824 5152 5256 841 "read_fifo\[31..0\]" "" } { 792 5784 5904 809 "read_fifo\[16..0\]" "" } { 808 5792 5904 825 "read_fifo\[17..17\]" "" } { 824 5792 5904 841 "read_fifo\[18..18\]" "" } { 792 6128 6186 809 "read_fifo" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424636605 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "read_fifo " "Found inconsistent dimensions for element \"read_fifo\"" {  } { { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 824 5152 5256 841 "read_fifo\[31..0\]" "" } { 792 5784 5904 809 "read_fifo\[16..0\]" "" } { 808 5792 5904 825 "read_fifo\[17..17\]" "" } { 824 5792 5904 841 "read_fifo\[18..18\]" "" } { 840 7648 7728 857 "read_fifo" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424636605 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "read_fifo " "Found inconsistent dimensions for element \"read_fifo\"" {  } { { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 824 5152 5256 841 "read_fifo\[31..0\]" "" } { 792 5784 5904 809 "read_fifo\[16..0\]" "" } { 808 5792 5904 825 "read_fifo\[17..17\]" "" } { 824 5792 5904 841 "read_fifo\[18..18\]" "" } { 880 9728 9776 897 "read_fifo" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424636605 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "read_fifo " "Converted elements in bus name \"read_fifo\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "read_fifo\[31..0\] read_fifo31..0 " "Converted element name(s) from \"read_fifo\[31..0\]\" to \"read_fifo31..0\"" {  } { { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 824 5152 5256 841 "read_fifo\[31..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424636605 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "read_fifo\[16..0\] read_fifo16..0 " "Converted element name(s) from \"read_fifo\[16..0\]\" to \"read_fifo16..0\"" {  } { { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 792 5784 5904 809 "read_fifo\[16..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424636605 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "read_fifo\[17\] read_fifo17 " "Converted element name(s) from \"read_fifo\[17\]\" to \"read_fifo17\"" {  } { { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 808 5792 5904 825 "read_fifo\[17..17\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424636605 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "read_fifo\[18\] read_fifo18 " "Converted element name(s) from \"read_fifo\[18\]\" to \"read_fifo18\"" {  } { { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 824 5792 5904 841 "read_fifo\[18..18\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424636605 ""}  } { { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 824 5152 5256 841 "read_fifo\[31..0\]" "" } { 792 5784 5904 809 "read_fifo\[16..0\]" "" } { 808 5792 5904 825 "read_fifo\[17..17\]" "" } { 824 5792 5904 841 "read_fifo\[18..18\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1670424636605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_Adapter ADC_Adapter:inst " "Elaborating entity \"ADC_Adapter\" for hierarchy \"ADC_Adapter:inst\"" {  } { { "ProjectWithSignalGenerator.bdf" "inst" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 728 536 776 904 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424636621 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ADA_OR ADC_Adapter.vhd(14) " "VHDL Signal Declaration warning at ADC_Adapter.vhd(14): used implicit default value for signal \"ADA_OR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ADC_Adapter.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ADC_Adapter.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670424636621 "|ProjectWithSignalGenerator|ADC_Adapter:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_decimation fifo_decimation:inst11 " "Elaborating entity \"fifo_decimation\" for hierarchy \"fifo_decimation:inst11\"" {  } { { "ProjectWithSignalGenerator.bdf" "inst11" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 616 5256 5704 984 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424636621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_decimation_fifo_decimation fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation " "Elaborating entity \"fifo_decimation_fifo_decimation\" for hierarchy \"fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\"" {  } { { "fifo_decimation/synthesis/fifo_decimation.vhd" "fifo_decimation" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/fifo_decimation.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424636652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_decimation_fifo_decimation_dcfifo_with_controls fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls " "Elaborating entity \"fifo_decimation_fifo_decimation_dcfifo_with_controls\" for hierarchy \"fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\"" {  } { { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "the_dcfifo_with_controls" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424636652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_decimation_fifo_decimation_dual_clock_fifo fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo " "Elaborating entity \"fifo_decimation_fifo_decimation_dual_clock_fifo\" for hierarchy \"fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\"" {  } { { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "the_dcfifo" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424636668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo " "Elaborating entity \"dcfifo\" for hierarchy \"fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\"" {  } { { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "dual_clock_fifo" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424636980 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo " "Elaborated megafunction instantiation \"fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\"" {  } { { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424636996 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo " "Instantiated megafunction \"fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424636996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clocks_are_synchronized FALSE " "Parameter \"clocks_are_synchronized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424636996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEV " "Parameter \"intended_device_family\" = \"CYCLONEV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424636996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT " "Parameter \"lpm_hint\" = \"DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424636996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32 " "Parameter \"lpm_numwords\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424636996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424636996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424636996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424636996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 5 " "Parameter \"lpm_widthu\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424636996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424636996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424636996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424636996 ""}  } { { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670424636996 ""}
{ "Warning" "WTDFX_ASSERTION" "Number of metastability protection registers is not specified. Based on the parameter value CLOCKS_ARE_SYNCHRONIZED=FALSE, the synchronization register chain length between read and write clock domains will be 2 " "Assertion warning: Number of metastability protection registers is not specified. Based on the parameter value CLOCKS_ARE_SYNCHRONIZED=FALSE, the synchronization register chain length between read and write clock domains will be 2" {  } { { "db/dcfifo_n7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf" 142 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424637042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_n7u1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_n7u1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_n7u1 " "Found entity 1: dcfifo_n7u1" {  } { { "db/dcfifo_n7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf" 41 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424637042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424637042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_n7u1 fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated " "Elaborating entity \"dcfifo_n7u1\" for hierarchy \"fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424637042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_d9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_d9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_d9b " "Found entity 1: a_gray2bin_d9b" {  } { { "db/a_gray2bin_d9b.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_gray2bin_d9b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424637074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424637074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_d9b fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|a_gray2bin_d9b:wrptr_g_gray2bin " "Elaborating entity \"a_gray2bin_d9b\" for hierarchy \"fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|a_gray2bin_d9b:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_n7u1.tdf" "wrptr_g_gray2bin" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424637074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_cu6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_cu6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_cu6 " "Found entity 1: a_graycounter_cu6" {  } { { "db/a_graycounter_cu6.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_graycounter_cu6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424637121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424637121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_cu6 fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|a_graycounter_cu6:rdptr_g1p " "Elaborating entity \"a_graycounter_cu6\" for hierarchy \"fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|a_graycounter_cu6:rdptr_g1p\"" {  } { { "db/dcfifo_n7u1.tdf" "rdptr_g1p" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424637136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_8cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_8cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_8cc " "Found entity 1: a_graycounter_8cc" {  } { { "db/a_graycounter_8cc.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_graycounter_8cc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424637183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424637183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_8cc fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|a_graycounter_8cc:wrptr_g1p " "Elaborating entity \"a_graycounter_8cc\" for hierarchy \"fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|a_graycounter_8cc:wrptr_g1p\"" {  } { { "db/dcfifo_n7u1.tdf" "wrptr_g1p" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424637183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s5d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s5d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s5d1 " "Found entity 1: altsyncram_s5d1" {  } { { "db/altsyncram_s5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424637248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424637248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s5d1 fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram " "Elaborating entity \"altsyncram_s5d1\" for hierarchy \"fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\"" {  } { { "db/dcfifo_n7u1.tdf" "fifo_ram" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424637249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_tnl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_tnl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_tnl " "Found entity 1: alt_synch_pipe_tnl" {  } { { "db/alt_synch_pipe_tnl.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/alt_synch_pipe_tnl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424637280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424637280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_tnl fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|alt_synch_pipe_tnl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_tnl\" for hierarchy \"fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|alt_synch_pipe_tnl:rs_dgwp\"" {  } { { "db/dcfifo_n7u1.tdf" "rs_dgwp" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424637280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ed9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ed9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ed9 " "Found entity 1: dffpipe_ed9" {  } { { "db/dffpipe_ed9.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dffpipe_ed9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424637296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424637296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ed9 fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|alt_synch_pipe_tnl:rs_dgwp\|dffpipe_ed9:dffpipe10 " "Elaborating entity \"dffpipe_ed9\" for hierarchy \"fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|alt_synch_pipe_tnl:rs_dgwp\|dffpipe_ed9:dffpipe10\"" {  } { { "db/alt_synch_pipe_tnl.tdf" "dffpipe10" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/alt_synch_pipe_tnl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424637296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_dd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_dd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_dd9 " "Found entity 1: dffpipe_dd9" {  } { { "db/dffpipe_dd9.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dffpipe_dd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424637327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424637327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_dd9 fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|dffpipe_dd9:ws_brp " "Elaborating entity \"dffpipe_dd9\" for hierarchy \"fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|dffpipe_dd9:ws_brp\"" {  } { { "db/dcfifo_n7u1.tdf" "ws_brp" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf" 67 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424637327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_unl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_unl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_unl " "Found entity 1: alt_synch_pipe_unl" {  } { { "db/alt_synch_pipe_unl.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/alt_synch_pipe_unl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424637343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424637343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_unl fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|alt_synch_pipe_unl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_unl\" for hierarchy \"fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|alt_synch_pipe_unl:ws_dgrp\"" {  } { { "db/dcfifo_n7u1.tdf" "ws_dgrp" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf" 69 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424637343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_fd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_fd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_fd9 " "Found entity 1: dffpipe_fd9" {  } { { "db/dffpipe_fd9.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dffpipe_fd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424637359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424637359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_fd9 fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|alt_synch_pipe_unl:ws_dgrp\|dffpipe_fd9:dffpipe14 " "Elaborating entity \"dffpipe_fd9\" for hierarchy \"fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|alt_synch_pipe_unl:ws_dgrp\|dffpipe_fd9:dffpipe14\"" {  } { { "db/alt_synch_pipe_unl.tdf" "dffpipe14" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/alt_synch_pipe_unl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424637359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_uu5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_uu5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_uu5 " "Found entity 1: cmpr_uu5" {  } { { "db/cmpr_uu5.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/cmpr_uu5.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424637455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424637455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_uu5 fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|cmpr_uu5:rdempty_eq_comp " "Elaborating entity \"cmpr_uu5\" for hierarchy \"fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|cmpr_uu5:rdempty_eq_comp\"" {  } { { "db/dcfifo_n7u1.tdf" "rdempty_eq_comp" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424637455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller fifo_decimation:inst11\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"fifo_decimation:inst11\|altera_reset_controller:rst_controller\"" {  } { { "fifo_decimation/synthesis/fifo_decimation.vhd" "rst_controller" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/fifo_decimation.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424637492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer fifo_decimation:inst11\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"fifo_decimation:inst11\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "fifo_decimation/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424637505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer fifo_decimation:inst11\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"fifo_decimation:inst11\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "fifo_decimation/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424637521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:inst6 " "Elaborating entity \"PLL\" for hierarchy \"PLL:inst6\"" {  } { { "ProjectWithSignalGenerator.bdf" "inst6" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 256 3560 3864 400 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424637521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_pll_0 PLL:inst6\|PLL_pll_0:pll_0 " "Elaborating entity \"PLL_pll_0\" for hierarchy \"PLL:inst6\|PLL_pll_0:pll_0\"" {  } { { "PLL/synthesis/PLL.vhd" "pll_0" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/PLL/synthesis/PLL.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424637537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll PLL:inst6\|PLL_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"PLL:inst6\|PLL_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "PLL/synthesis/submodules/PLL_pll_0.v" "altera_pll_i" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/PLL/synthesis/submodules/PLL_pll_0.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424637583 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1670424637599 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:inst6\|PLL_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"PLL:inst6\|PLL_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "PLL/synthesis/submodules/PLL_pll_0.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/PLL/synthesis/submodules/PLL_pll_0.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424637619 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:inst6\|PLL_pll_0:pll_0\|altera_pll:altera_pll_i " "Instantiated megafunction \"PLL:inst6\|PLL_pll_0:pll_0\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424637619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424637619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424637619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424637619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424637619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424637619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424637619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 2.941176 MHz " "Parameter \"output_clock_frequency1\" = \"2.941176 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424637619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424637619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424637619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424637619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424637619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424637619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424637619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424637619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424637619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424637619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424637619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424637619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424637619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424637619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424637619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424637619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424637619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424637619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424637619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424637619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424637619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424637619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424637619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424637619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424637619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424637619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424637619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424637619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424637619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424637619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424637619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424637619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424637619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424637619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424637619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424637619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424637619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424637619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424637619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424637619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424637619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424637619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424637619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424637619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424637619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424637619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424637619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424637619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424637619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424637619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424637619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424637619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424637619 ""}  } { { "PLL/synthesis/submodules/PLL_pll_0.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/PLL/synthesis/submodules/PLL_pll_0.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670424637619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_v3 cordic_v3:inst18 " "Elaborating entity \"cordic_v3\" for hierarchy \"cordic_v3:inst18\"" {  } { { "ProjectWithSignalGenerator.bdf" "inst18" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 768 4696 4936 880 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424637634 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ram_2i cordic_v3.vhd(26) " "VHDL Signal Declaration warning at cordic_v3.vhd(26): used implicit default value for signal \"ram_2i\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cordic_v3.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/cordic_v3.vhd" 26 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670424637634 "|ProjectWithSignalGenerator|cordic_v3:inst18"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ram_tan cordic_v3.vhd(33) " "VHDL Signal Declaration warning at cordic_v3.vhd(33): used implicit default value for signal \"ram_tan\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cordic_v3.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/cordic_v3.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670424637634 "|ProjectWithSignalGenerator|cordic_v3:inst18"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPF_V2 LPF_V2:inst29 " "Elaborating entity \"LPF_V2\" for hierarchy \"LPF_V2:inst29\"" {  } { { "ProjectWithSignalGenerator.bdf" "inst29" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 616 4160 4376 728 "inst29" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424637681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mul_FM_IQ Mul_FM_IQ:inst5 " "Elaborating entity \"Mul_FM_IQ\" for hierarchy \"Mul_FM_IQ:inst5\"" {  } { { "ProjectWithSignalGenerator.bdf" "inst5" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 728 3776 3976 840 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424637728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NCO_IQ NCO_IQ:inst2 " "Elaborating entity \"NCO_IQ\" for hierarchy \"NCO_IQ:inst2\"" {  } { { "ProjectWithSignalGenerator.bdf" "inst2" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 704 3320 3640 904 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424637759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NCO_IQ_nco_iq NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq " "Elaborating entity \"NCO_IQ_nco_iq\" for hierarchy \"NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\"" {  } { { "NCO_IQ/synthesis/NCO_IQ.vhd" "nco_iq" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/NCO_IQ.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424637775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_altqmcpipe NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_altqmcpipe:ux000 " "Elaborating entity \"asj_altqmcpipe\" for hierarchy \"NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_altqmcpipe:ux000\"" {  } { { "NCO_IQ/synthesis/submodules/NCO_IQ_nco_iq.v" "ux000" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/NCO_IQ_nco_iq.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424637857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_altqmcpipe:ux000\|lpm_add_sub:acc " "Elaborating entity \"lpm_add_sub\" for hierarchy \"NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\"" {  } { { "NCO_IQ/synthesis/submodules/asj_altqmcpipe.v" "acc" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_altqmcpipe.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424637952 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_altqmcpipe:ux000\|lpm_add_sub:acc " "Elaborated megafunction instantiation \"NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\"" {  } { { "NCO_IQ/synthesis/submodules/asj_altqmcpipe.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_altqmcpipe.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424637968 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_altqmcpipe:ux000\|lpm_add_sub:acc " "Instantiated megafunction \"NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424637968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 15 " "Parameter \"lpm_width\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424637968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424637968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424637968 ""}  } { { "NCO_IQ/synthesis/submodules/asj_altqmcpipe.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_altqmcpipe.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670424637968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ith.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ith.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ith " "Found entity 1: add_sub_ith" {  } { { "db/add_sub_ith.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/add_sub_ith.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424638005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424638005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_ith NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\|add_sub_ith:auto_generated " "Elaborating entity \"add_sub_ith\" for hierarchy \"NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\|add_sub_ith:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424638021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_dxx_g NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_dxx_g:ux001 " "Elaborating entity \"asj_dxx_g\" for hierarchy \"NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_dxx_g:ux001\"" {  } { { "NCO_IQ/synthesis/submodules/NCO_IQ_nco_iq.v" "ux001" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/NCO_IQ_nco_iq.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424638070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_dxx NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_dxx:ux002 " "Elaborating entity \"asj_dxx\" for hierarchy \"NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_dxx:ux002\"" {  } { { "NCO_IQ/synthesis/submodules/NCO_IQ_nco_iq.v" "ux002" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/NCO_IQ_nco_iq.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424638148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_aprid_dxx NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_nco_aprid_dxx:ux0219 " "Elaborating entity \"asj_nco_aprid_dxx\" for hierarchy \"NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_nco_aprid_dxx:ux0219\"" {  } { { "NCO_IQ/synthesis/submodules/NCO_IQ_nco_iq.v" "ux0219" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/NCO_IQ_nco_iq.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424638245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_gal NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_gal:ux009 " "Elaborating entity \"asj_gal\" for hierarchy \"NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_gal:ux009\"" {  } { { "NCO_IQ/synthesis/submodules/NCO_IQ_nco_iq.v" "ux009" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/NCO_IQ_nco_iq.v" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424638323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_as_m_cen NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_nco_as_m_cen:ux0120 " "Elaborating entity \"asj_nco_as_m_cen\" for hierarchy \"NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_nco_as_m_cen:ux0120\"" {  } { { "NCO_IQ/synthesis/submodules/NCO_IQ_nco_iq.v" "ux0120" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/NCO_IQ_nco_iq.v" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424638423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0 " "Elaborating entity \"altsyncram\" for hierarchy \"NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\"" {  } { { "NCO_IQ/synthesis/submodules/asj_nco_as_m_cen.v" "altsyncram_component0" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424638520 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0 " "Elaborated megafunction instantiation \"NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\"" {  } { { "NCO_IQ/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424638559 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0 " "Instantiated megafunction \"NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424638560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 14 " "Parameter \"width_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424638560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424638560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424638560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424638560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424638560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424638560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424638560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424638560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424638560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file NCO_IQ_nco_iq_sin.hex " "Parameter \"init_file\" = \"NCO_IQ_nco_iq_sin.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424638560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424638560 ""}  } { { "NCO_IQ/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670424638560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e6g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e6g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e6g1 " "Found entity 1: altsyncram_e6g1" {  } { { "db/altsyncram_e6g1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_e6g1.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424638624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424638624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e6g1 NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\|altsyncram_e6g1:auto_generated " "Elaborating entity \"altsyncram_e6g1\" for hierarchy \"NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\|altsyncram_e6g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424638625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5hb " "Found entity 1: mux_5hb" {  } { { "db/mux_5hb.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/mux_5hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424638984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424638984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5hb NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\|altsyncram_e6g1:auto_generated\|mux_5hb:mux2 " "Elaborating entity \"mux_5hb\" for hierarchy \"NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\|altsyncram_e6g1:auto_generated\|mux_5hb:mux2\"" {  } { { "db/altsyncram_e6g1.tdf" "mux2" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_e6g1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424638984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_as_m_cen NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_nco_as_m_cen:ux0121 " "Elaborating entity \"asj_nco_as_m_cen\" for hierarchy \"NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_nco_as_m_cen:ux0121\"" {  } { { "NCO_IQ/synthesis/submodules/NCO_IQ_nco_iq.v" "ux0121" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/NCO_IQ_nco_iq.v" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424639113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0 " "Elaborating entity \"altsyncram\" for hierarchy \"NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0\"" {  } { { "NCO_IQ/synthesis/submodules/asj_nco_as_m_cen.v" "altsyncram_component0" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424639166 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0 " "Elaborated megafunction instantiation \"NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0\"" {  } { { "NCO_IQ/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424639172 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0 " "Instantiated megafunction \"NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424639172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 14 " "Parameter \"width_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424639172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424639172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424639172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424639172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424639172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424639172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424639172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424639172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424639172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file NCO_IQ_nco_iq_cos.hex " "Parameter \"init_file\" = \"NCO_IQ_nco_iq_cos.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424639172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424639172 ""}  } { { "NCO_IQ/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670424639172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_96g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_96g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_96g1 " "Found entity 1: altsyncram_96g1" {  } { { "db/altsyncram_96g1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_96g1.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424639239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424639239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_96g1 NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0\|altsyncram_96g1:auto_generated " "Elaborating entity \"altsyncram_96g1\" for hierarchy \"NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0\|altsyncram_96g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424639239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_mob_rw NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_nco_mob_rw:ux122 " "Elaborating entity \"asj_nco_mob_rw\" for hierarchy \"NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_nco_mob_rw:ux122\"" {  } { { "NCO_IQ/synthesis/submodules/NCO_IQ_nco_iq.v" "ux122" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/NCO_IQ_nco_iq.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424639684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_isdr NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_nco_isdr:ux710isdr " "Elaborating entity \"asj_nco_isdr\" for hierarchy \"NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_nco_isdr:ux710isdr\"" {  } { { "NCO_IQ/synthesis/submodules/NCO_IQ_nco_iq.v" "ux710isdr" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/NCO_IQ_nco_iq.v" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424639817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component " "Elaborating entity \"lpm_counter\" for hierarchy \"NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\"" {  } { { "NCO_IQ/synthesis/submodules/asj_nco_isdr.v" "lpm_counter_component" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_nco_isdr.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424639906 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component " "Elaborated megafunction instantiation \"NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\"" {  } { { "NCO_IQ/synthesis/submodules/asj_nco_isdr.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_nco_isdr.v" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424639921 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component " "Instantiated megafunction \"NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Parameter \"lpm_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424639921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424639921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424639921 ""}  } { { "NCO_IQ/synthesis/submodules/asj_nco_isdr.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_nco_isdr.v" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670424639921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rki.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rki.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rki " "Found entity 1: cntr_rki" {  } { { "db/cntr_rki.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/cntr_rki.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424639968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424639968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rki NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\|cntr_rki:auto_generated " "Elaborating entity \"cntr_rki\" for hierarchy \"NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\|cntr_rki:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424639968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller NCO_IQ:inst2\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"NCO_IQ:inst2\|altera_reset_controller:rst_controller\"" {  } { { "NCO_IQ/synthesis/NCO_IQ.vhd" "rst_controller" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/NCO_IQ.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424639984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer NCO_IQ:inst2\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"NCO_IQ:inst2\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "NCO_IQ/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424640000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer NCO_IQ:inst2\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"NCO_IQ:inst2\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "NCO_IQ/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424640015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pow_selector pow_selector:inst38 " "Elaborating entity \"pow_selector\" for hierarchy \"pow_selector:inst38\"" {  } { { "ProjectWithSignalGenerator.bdf" "inst38" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 712 2856 3072 856 "inst38" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424640031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FM_FFT FM_FFT:inst34 " "Elaborating entity \"FM_FFT\" for hierarchy \"FM_FFT:inst34\"" {  } { { "ProjectWithSignalGenerator.bdf" "inst34" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424640046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FM_FFT_FM_FFT FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft " "Elaborating entity \"FM_FFT_FM_FFT\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\"" {  } { { "FM_FFT/synthesis/FM_FFT.vhd" "fm_fft" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424640062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_top FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst " "Elaborating entity \"auk_dspip_r22sdf_top\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\"" {  } { { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "auk_dspip_r22sdf_top_inst" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424640109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_block_sink FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst " "Elaborating entity \"auk_dspip_avalon_streaming_block_sink\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "sink_ctrl_inst" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424640209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "sink_FIFO" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424640471 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO " "Elaborated megafunction instantiation \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 163 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424640486 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO " "Instantiated megafunction \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424640486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "allow_rwcycle_when_full OFF " "Parameter \"allow_rwcycle_when_full\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424640486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 0 " "Parameter \"almost_empty_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424640486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 4 " "Parameter \"almost_full_value\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424640486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 7 " "Parameter \"lpm_numwords\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424640486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424640486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 54 " "Parameter \"lpm_width\" = \"54\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424640486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 3 " "Parameter \"lpm_widthu\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424640486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424640486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424640486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424640486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424640486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424640486 ""}  } { { "FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 163 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670424640486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_vld1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_vld1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_vld1 " "Found entity 1: scfifo_vld1" {  } { { "db/scfifo_vld1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/scfifo_vld1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424640533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424640533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_vld1 FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated " "Elaborating entity \"scfifo_vld1\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424640533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_cv51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_cv51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_cv51 " "Found entity 1: a_dpfifo_cv51" {  } { { "db/a_dpfifo_cv51.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_cv51.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424640568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424640568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_cv51 FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo " "Elaborating entity \"a_dpfifo_cv51\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo\"" {  } { { "db/scfifo_vld1.tdf" "dpfifo" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/scfifo_vld1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424640568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5en1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5en1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5en1 " "Found entity 1: altsyncram_5en1" {  } { { "db/altsyncram_5en1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_5en1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424640666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424640666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5en1 FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo\|altsyncram_5en1:FIFOram " "Elaborating entity \"altsyncram_5en1\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo\|altsyncram_5en1:FIFOram\"" {  } { { "db/a_dpfifo_cv51.tdf" "FIFOram" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_cv51.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424640666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_2l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_2l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_2l8 " "Found entity 1: cmpr_2l8" {  } { { "db/cmpr_2l8.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/cmpr_2l8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424640775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424640775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_2l8 FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo\|cmpr_2l8:almost_full_comparer " "Elaborating entity \"cmpr_2l8\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo\|cmpr_2l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_cv51.tdf" "almost_full_comparer" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_cv51.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424640775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_2l8 FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo\|cmpr_2l8:two_comparison " "Elaborating entity \"cmpr_2l8\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo\|cmpr_2l8:two_comparison\"" {  } { { "db/a_dpfifo_cv51.tdf" "two_comparison" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_cv51.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424640791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_d2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_d2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_d2b " "Found entity 1: cntr_d2b" {  } { { "db/cntr_d2b.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/cntr_d2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424640854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424640854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_d2b FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo\|cntr_d2b:rd_ptr_msb " "Elaborating entity \"cntr_d2b\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo\|cntr_d2b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_cv51.tdf" "rd_ptr_msb" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_cv51.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424640854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_q27.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_q27.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_q27 " "Found entity 1: cntr_q27" {  } { { "db/cntr_q27.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/cntr_q27.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424640900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424640900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_q27 FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo\|cntr_q27:usedw_counter " "Elaborating entity \"cntr_q27\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo\|cntr_q27:usedw_counter\"" {  } { { "db/a_dpfifo_cv51.tdf" "usedw_counter" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_cv51.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424640900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_e2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_e2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_e2b " "Found entity 1: cntr_e2b" {  } { { "db/cntr_e2b.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/cntr_e2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424640947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424640947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_e2b FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo\|cntr_e2b:wr_ptr " "Elaborating entity \"cntr_e2b\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo\|cntr_e2b:wr_ptr\"" {  } { { "db/a_dpfifo_cv51.tdf" "wr_ptr" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_cv51.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424640947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_core FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst " "Elaborating entity \"auk_dspip_r22sdf_core\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "r22sdf_core_inst" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424640998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_enable_control FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_enable_control:ena_ctrl " "Elaborating entity \"auk_dspip_r22sdf_enable_control\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_enable_control:ena_ctrl\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "ena_ctrl" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424641174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_stage FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage " "Elaborating entity \"auk_dspip_r22sdf_stage\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "\\gen_natural_order_core:gen_stages:0:r22_stage" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424641287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_bfi FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst " "Elaborating entity \"auk_dspip_r22sdf_bfi\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "\\gen_bfi:bfi_inst" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 730 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424641418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_addsub FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst " "Elaborating entity \"auk_dspip_r22sdf_addsub\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" "del_in_real_comp_inst" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" 477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424641534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" "\\gen_fixed:lpm_add_sub_component" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424641597 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component " "Elaborated megafunction instantiation \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" 154 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424641612 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component " "Instantiated megafunction \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 15 " "Parameter \"LPM_WIDTH\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424641612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UNUSED " "Parameter \"LPM_DIRECTION\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424641612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424641612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424641612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424641612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT = NO, CIN_USED = YES " "Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT = NO, CIN_USED = YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424641612 ""}  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" 154 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670424641612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_57j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_57j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_57j " "Found entity 1: add_sub_57j" {  } { { "db/add_sub_57j.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/add_sub_57j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424641659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424641659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_57j FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component\|add_sub_57j:auto_generated " "Elaborating entity \"add_sub_57j\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component\|add_sub_57j:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424641659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_bf_control FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_bf_control:bf_control_inst " "Elaborating entity \"auk_dspip_r22sdf_bf_control\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_bf_control:bf_control_inst\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" "bf_control_inst" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" 603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424641866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_counter FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_bf_control:bf_control_inst\|auk_dspip_r22sdf_counter:bf_counter_inst " "Elaborating entity \"auk_dspip_r22sdf_counter\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_bf_control:bf_control_inst\|auk_dspip_r22sdf_counter:bf_counter_inst\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd" "bf_counter_inst" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424641963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_delay FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real " "Elaborating entity \"auk_dspip_r22sdf_delay\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "\\gen_bfi:bfi_delblk_real" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424642042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_dual_port_ram FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component " "Elaborating entity \"altera_fft_dual_port_ram\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "\\gen_m4k_delay:ram_component" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424642123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "\\old_ram_gen:old_ram_component" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424642185 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborated megafunction instantiation \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424642201 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component " "Instantiated megafunction \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424642201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR0 " "Parameter \"address_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424642201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424642201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424642201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424642201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424642201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424642201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424642201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424642201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424642201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424642201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424642201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424642201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424642201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424642201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424642201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424642201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424642201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424642201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424642201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424642201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424642201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424642201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4094 " "Parameter \"numwords_a\" = \"4094\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424642201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4094 " "Parameter \"numwords_b\" = \"4094\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424642201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424642201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424642201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR0 " "Parameter \"outdata_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424642201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424642201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424642201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424642201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424642201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424642201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424642201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424642201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424642201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424642201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424642201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 30 " "Parameter \"width_a\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424642201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 30 " "Parameter \"width_b\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424642201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424642201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424642201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424642201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424642201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424642201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424642201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424642201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424642201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424642201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424642201 ""}  } { { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670424642201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lg04.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lg04.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lg04 " "Found entity 1: altsyncram_lg04" {  } { { "db/altsyncram_lg04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_lg04.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424642272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424642272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lg04 FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_lg04:auto_generated " "Elaborating entity \"altsyncram_lg04\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_lg04:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424642273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|counter_module:\\gen_m4k_delay:move_wrptr_inst " "Elaborating entity \"counter_module\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|counter_module:\\gen_m4k_delay:move_wrptr_inst\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "\\gen_m4k_delay:move_wrptr_inst" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424642320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_bfii FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst " "Elaborating entity \"auk_dspip_r22sdf_bfii\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "\\gen_bfii:bfii_inst" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424642464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_addsub FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst " "Elaborating entity \"auk_dspip_r22sdf_addsub\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" "del_in_real_comp_inst" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" 449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424642577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" "\\gen_fixed:lpm_add_sub_component" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424642592 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component " "Elaborated megafunction instantiation \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" 154 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424642608 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component " "Instantiated megafunction \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424642608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UNUSED " "Parameter \"LPM_DIRECTION\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424642608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424642608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424642608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424642608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT = NO, CIN_USED = YES " "Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT = NO, CIN_USED = YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424642608 ""}  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" 154 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670424642608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_67j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_67j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_67j " "Found entity 1: add_sub_67j" {  } { { "db/add_sub_67j.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/add_sub_67j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424642655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424642655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_67j FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component\|add_sub_67j:auto_generated " "Elaborating entity \"add_sub_67j\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component\|add_sub_67j:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424642655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_bf_control FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_bf_control:bf_control_inst " "Elaborating entity \"auk_dspip_r22sdf_bf_control\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_bf_control:bf_control_inst\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" "bf_control_inst" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" 572 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424642897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_delay FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real " "Elaborating entity \"auk_dspip_r22sdf_delay\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "\\gen_bfii:bfii_delblk_real" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424642971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_dual_port_ram FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component " "Elaborating entity \"altera_fft_dual_port_ram\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "\\gen_m4k_delay:ram_component" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424643033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "\\old_ram_gen:old_ram_component" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424643049 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborated megafunction instantiation \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424643064 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component " "Instantiated megafunction \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424643064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR0 " "Parameter \"address_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424643064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424643064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424643064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424643064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424643064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424643064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424643064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424643064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424643064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424643064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424643064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424643064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424643064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424643064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424643064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424643064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424643064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424643064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424643064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424643064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424643064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424643064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2046 " "Parameter \"numwords_a\" = \"2046\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424643064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2046 " "Parameter \"numwords_b\" = \"2046\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424643064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424643064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424643064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR0 " "Parameter \"outdata_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424643064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424643064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424643064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424643064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424643064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424643064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424643064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424643064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424643064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424643064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424643064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424643064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424643064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424643064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424643064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424643064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424643064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Parameter \"widthad_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424643064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424643064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424643064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424643064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424643064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424643064 ""}  } { { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670424643064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cg04.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cg04.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cg04 " "Found entity 1: altsyncram_cg04" {  } { { "db/altsyncram_cg04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_cg04.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424643111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424643111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cg04 FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_cg04:auto_generated " "Elaborating entity \"altsyncram_cg04\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_cg04:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424643111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|counter_module:\\gen_m4k_delay:move_wrptr_inst " "Elaborating entity \"counter_module\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|counter_module:\\gen_m4k_delay:move_wrptr_inst\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "\\gen_m4k_delay:move_wrptr_inst" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424643176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_stg_pipe FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stg_pipe:\\gen_natural_order_core:gen_stages:0:gen_stg_connect:stg_connect " "Elaborating entity \"auk_dspip_r22sdf_stg_pipe\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stg_pipe:\\gen_natural_order_core:gen_stages:0:gen_stg_connect:stg_connect\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "\\gen_natural_order_core:gen_stages:0:gen_stg_connect:stg_connect" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424643257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_stage FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage " "Elaborating entity \"auk_dspip_r22sdf_stage\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "\\gen_natural_order_core:gen_stages:1:r22_stage" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424643351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_cma FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst " "Elaborating entity \"auk_dspip_r22sdf_cma\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "\\gen_cma:cma_fixedpt:cma_inst" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424643429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_mult_add FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real " "Elaborating entity \"altera_fft_mult_add\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" "\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" 1386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424643612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_mult_add_new FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst " "Elaborating entity \"altera_fft_mult_add_new\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\"" {  } { { "FM_FFT/synthesis/submodules/altera_fft_mult_add.vhd" "\\use_new_mult_add_gen:mult_add_inst" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_mult_add.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424643693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst " "Elaborating entity \"altera_mult_add\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\"" {  } { { "FM_FFT/synthesis/submodules/altera_fft_mult_add.vhd" "mult_add_inst" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_mult_add.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424644039 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst " "Elaborated megafunction instantiation \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\"" {  } { { "FM_FFT/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_mult_add.vhd" 160 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424644039 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst " "Instantiated megafunction \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extra_latency 0 " "Parameter \"extra_latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry AUTO " "Parameter \"dedicated_multiplier_circuitry\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dsp_block_balancing AUTO " "Parameter \"dsp_block_balancing\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family Cyclone V " "Parameter \"selected_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add " "Parameter \"lpm_type\" = \"altera_mult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 CLOCK0 " "Parameter \"input_register_a0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 ACLR0 " "Parameter \"input_aclr_a0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a0 NONE " "Parameter \"input_sclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 CLOCK0 " "Parameter \"input_register_a1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 ACLR0 " "Parameter \"input_aclr_a1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a1 NONE " "Parameter \"input_sclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 UNREGISTERED " "Parameter \"input_register_a2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 NONE " "Parameter \"input_aclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a2 NONE " "Parameter \"input_sclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a3 UNREGISTERED " "Parameter \"input_register_a3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a3 NONE " "Parameter \"input_aclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a3 NONE " "Parameter \"input_sclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a3 DATAA " "Parameter \"input_source_a3\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 18 " "Parameter \"width_b\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 CLOCK0 " "Parameter \"input_register_b0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 ACLR0 " "Parameter \"input_aclr_b0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b0 NONE " "Parameter \"input_sclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 CLOCK0 " "Parameter \"input_register_b1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 ACLR0 " "Parameter \"input_aclr_b1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b1 NONE " "Parameter \"input_sclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 UNREGISTERED " "Parameter \"input_register_b2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 NONE " "Parameter \"input_aclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b2 NONE " "Parameter \"input_sclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b3 UNREGISTERED " "Parameter \"input_register_b3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b3 NONE " "Parameter \"input_aclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b3 NONE " "Parameter \"input_sclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b3 DATAB " "Parameter \"input_source_b3\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_c 16 " "Parameter \"width_c\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c0 UNREGISTERED " "Parameter \"input_register_c0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c0 NONE " "Parameter \"input_aclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c0 NONE " "Parameter \"input_sclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c1 UNREGISTERED " "Parameter \"input_register_c1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c1 NONE " "Parameter \"input_aclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c1 NONE " "Parameter \"input_sclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c2 UNREGISTERED " "Parameter \"input_register_c2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c2 NONE " "Parameter \"input_aclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c2 NONE " "Parameter \"input_sclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c3 UNREGISTERED " "Parameter \"input_register_c3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c3 NONE " "Parameter \"input_aclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c3 NONE " "Parameter \"input_sclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 35 " "Parameter \"width_result\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register CLOCK0 " "Parameter \"output_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr ACLR0 " "Parameter \"output_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_sclr NONE " "Parameter \"output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a SIGNED " "Parameter \"representation_a\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a NONE " "Parameter \"signed_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_a NONE " "Parameter \"signed_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a UNREGISTERED " "Parameter \"signed_pipeline_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a NONE " "Parameter \"signed_pipeline_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_sclr_a NONE " "Parameter \"signed_pipeline_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b SIGNED " "Parameter \"representation_b\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b NONE " "Parameter \"signed_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_b NONE " "Parameter \"signed_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b UNREGISTERED " "Parameter \"signed_pipeline_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b NONE " "Parameter \"signed_pipeline_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_sclr_b NONE " "Parameter \"signed_pipeline_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 2 " "Parameter \"number_of_multipliers\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction SUB " "Parameter \"multiplier1_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier3_direction ADD " "Parameter \"multiplier3_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 UNREGISTERED " "Parameter \"multiplier_register0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 NONE " "Parameter \"multiplier_aclr0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr0 NONE " "Parameter \"multiplier_sclr0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 UNREGISTERED " "Parameter \"multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 NONE " "Parameter \"multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr1 NONE " "Parameter \"multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 UNREGISTERED " "Parameter \"multiplier_register2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 NONE " "Parameter \"multiplier_aclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr2 NONE " "Parameter \"multiplier_sclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register3 UNREGISTERED " "Parameter \"multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr3 NONE " "Parameter \"multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr3 NONE " "Parameter \"multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 NONE " "Parameter \"addnsub_multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr1 NONE " "Parameter \"addnsub_multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 NONE " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_subnadd NO " "Parameter \"use_subnadd\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr3 NONE " "Parameter \"addnsub_multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr3 NONE " "Parameter \"addnsub_multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_pipeline_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr3 NONE " "Parameter \"addnsub_multiplier_pipeline_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_sclr3 NONE " "Parameter \"addnsub_multiplier_pipeline_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder1_rounding NO " "Parameter \"adder1_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_register UNREGISTERED " "Parameter \"addnsub1_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_aclr NONE " "Parameter \"addnsub1_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_sclr NONE " "Parameter \"addnsub1_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_register UNREGISTERED " "Parameter \"addnsub1_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_aclr NONE " "Parameter \"addnsub1_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_sclr NONE " "Parameter \"addnsub1_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder3_rounding NO " "Parameter \"adder3_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_register UNREGISTERED " "Parameter \"addnsub3_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_aclr NONE " "Parameter \"addnsub3_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_sclr NONE " "Parameter \"addnsub3_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_register UNREGISTERED " "Parameter \"addnsub3_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_aclr NONE " "Parameter \"addnsub3_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_sclr NONE " "Parameter \"addnsub3_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_rounding NO " "Parameter \"multiplier01_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_register UNREGISTERED " "Parameter \"mult01_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_aclr NONE " "Parameter \"mult01_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_sclr NONE " "Parameter \"mult01_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_rounding NO " "Parameter \"multiplier23_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_register UNREGISTERED " "Parameter \"mult23_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_aclr NONE " "Parameter \"mult23_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_sclr NONE " "Parameter \"mult23_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_msb 17 " "Parameter \"width_msb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_rounding NO " "Parameter \"output_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_type NEAREST_INTEGER " "Parameter \"output_round_type\" = \"NEAREST_INTEGER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_register UNREGISTERED " "Parameter \"output_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_aclr NONE " "Parameter \"output_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_sclr NONE " "Parameter \"output_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_register UNREGISTERED " "Parameter \"output_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_aclr NONE " "Parameter \"output_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_sclr NONE " "Parameter \"output_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_rounding NO " "Parameter \"chainout_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_register UNREGISTERED " "Parameter \"chainout_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_aclr NONE " "Parameter \"chainout_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_sclr NONE " "Parameter \"chainout_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_register UNREGISTERED " "Parameter \"chainout_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_aclr NONE " "Parameter \"chainout_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_sclr NONE " "Parameter \"chainout_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_register UNREGISTERED " "Parameter \"chainout_round_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_aclr NONE " "Parameter \"chainout_round_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_sclr NONE " "Parameter \"chainout_round_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_saturation NO " "Parameter \"multiplier01_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_register UNREGISTERED " "Parameter \"mult01_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_aclr NONE " "Parameter \"mult01_saturation_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_sclr NONE " "Parameter \"mult01_saturation_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_saturation NO " "Parameter \"multiplier23_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_register UNREGISTERED " "Parameter \"mult23_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_aclr NONE " "Parameter \"mult23_saturation_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_sclr NONE " "Parameter \"mult23_saturation_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_mult0_is_saturated UNUSED " "Parameter \"port_mult0_is_saturated\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_mult1_is_saturated UNUSED " "Parameter \"port_mult1_is_saturated\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_mult2_is_saturated UNUSED " "Parameter \"port_mult2_is_saturated\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_mult3_is_saturated UNUSED " "Parameter \"port_mult3_is_saturated\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_saturate_sign 1 " "Parameter \"width_saturate_sign\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturation NO " "Parameter \"output_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_output_is_overflow PORT_UNUSED " "Parameter \"port_output_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_type ASYMMETRIC " "Parameter \"output_saturate_type\" = \"ASYMMETRIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_register UNREGISTERED " "Parameter \"output_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_aclr NONE " "Parameter \"output_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_sclr NONE " "Parameter \"output_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_register UNREGISTERED " "Parameter \"output_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_aclr NONE " "Parameter \"output_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_sclr NONE " "Parameter \"output_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturation NO " "Parameter \"chainout_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_chainout_sat_is_overflow PORT_UNUSED " "Parameter \"port_chainout_sat_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_register UNREGISTERED " "Parameter \"chainout_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_aclr NONE " "Parameter \"chainout_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_sclr NONE " "Parameter \"chainout_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_register UNREGISTERED " "Parameter \"chainout_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_aclr NONE " "Parameter \"chainout_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_sclr NONE " "Parameter \"chainout_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_register UNREGISTERED " "Parameter \"chainout_saturate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_aclr NONE " "Parameter \"chainout_saturate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chaionut_saturate_output_sclr NONE " "Parameter \"chaionut_saturate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_register UNREGISTERED " "Parameter \"scanouta_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_aclr NONE " "Parameter \"scanouta_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_sclr NONE " "Parameter \"scanouta_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_chainin 1 " "Parameter \"width_chainin\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder NO " "Parameter \"chainout_adder\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder_direction ADD " "Parameter \"chainout_adder_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_register UNREGISTERED " "Parameter \"chainout_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_aclr NONE " "Parameter \"chainout_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_sclr NONE " "Parameter \"chainout_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_negate PORT_UNUSED " "Parameter \"port_negate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_register UNREGISTERED " "Parameter \"negate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_aclr NONE " "Parameter \"negate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_sclr NONE " "Parameter \"negate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_clock UNREGISTERED " "Parameter \"negate_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_aclr NONE " "Parameter \"negate_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_sclr NONE " "Parameter \"negate_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_register UNREGISTERED " "Parameter \"zero_chainout_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_aclr NONE " "Parameter \"zero_chainout_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_sclr NONE " "Parameter \"zero_chainout_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_mode NO " "Parameter \"shift_mode\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_register UNREGISTERED " "Parameter \"rotate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_aclr NONE " "Parameter \"rotate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_sclr NONE " "Parameter \"rotate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_register UNREGISTERED " "Parameter \"rotate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_aclr NONE " "Parameter \"rotate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_sclr NONE " "Parameter \"rotate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_register UNREGISTERED " "Parameter \"rotate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_aclr NONE " "Parameter \"rotate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_sclr NONE " "Parameter \"rotate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_register UNREGISTERED " "Parameter \"shift_right_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_aclr NONE " "Parameter \"shift_right_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_sclr NONE " "Parameter \"shift_right_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_register UNREGISTERED " "Parameter \"shift_right_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_aclr NONE " "Parameter \"shift_right_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_sclr NONE " "Parameter \"shift_right_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_register UNREGISTERED " "Parameter \"shift_right_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_aclr NONE " "Parameter \"shift_right_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_outpur_sclr NONE " "Parameter \"shift_right_outpur_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_register UNREGISTERED " "Parameter \"zero_loopback_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_aclr NONE " "Parameter \"zero_loopback_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_sclr NONE " "Parameter \"zero_loopback_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_register UNREGISTERED " "Parameter \"zero_loopback_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_aclr NONE " "Parameter \"zero_loopback_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_sclr NONE " "Parameter \"zero_loopback_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_register UNREGISTERED " "Parameter \"zero_loopback_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_aclr NONE " "Parameter \"zero_loopback_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_sclr NONE " "Parameter \"zero_loopback_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accumulator NO " "Parameter \"accumulator\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_direction ADD " "Parameter \"accum_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "double_accum NO " "Parameter \"double_accum\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_value 64 " "Parameter \"loadconst_value\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_sload_accum_port NO " "Parameter \"use_sload_accum_port\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_register UNREGISTERED " "Parameter \"accum_sload_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_aclr NONE " "Parameter \"accum_sload_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_sclr NONE " "Parameter \"accum_sload_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_pipeline_register UNREGISTERED " "Parameter \"accum_sload_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_pipeline_aclr NONE " "Parameter \"accum_sload_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_pipeline_sclr NONE " "Parameter \"accum_sload_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_register UNREGISTERED " "Parameter \"loadconst_control_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_aclr NONE " "Parameter \"loadconst_control_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_sclr NONE " "Parameter \"loadconst_control_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr1 NONE " "Parameter \"systolic_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr1 NONE " "Parameter \"systolic_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr3 NONE " "Parameter \"systolic_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr3 NONE " "Parameter \"systolic_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_mode SIMPLE " "Parameter \"preadder_mode\" = \"SIMPLE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_0 ADD " "Parameter \"preadder_direction_0\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_1 ADD " "Parameter \"preadder_direction_1\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_2 ADD " "Parameter \"preadder_direction_2\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_3 ADD " "Parameter \"preadder_direction_3\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_coef 18 " "Parameter \"width_coef\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_register UNREGISTERED " "Parameter \"coefsel0_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_aclr NONE " "Parameter \"coefsel0_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_sclr NONE " "Parameter \"coefsel0_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_register UNREGISTERED " "Parameter \"coefsel1_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_aclr NONE " "Parameter \"coefsel1_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_sclr NONE " "Parameter \"coefsel1_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_register UNREGISTERED " "Parameter \"coefsel2_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_aclr NONE " "Parameter \"coefsel2_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_sclr NONE " "Parameter \"coefsel2_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_register UNREGISTERED " "Parameter \"coefsel3_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_aclr NONE " "Parameter \"coefsel3_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_sclr NONE " "Parameter \"coefsel3_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_0 0 " "Parameter \"coef0_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_1 0 " "Parameter \"coef0_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_2 0 " "Parameter \"coef0_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_3 0 " "Parameter \"coef0_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_4 0 " "Parameter \"coef0_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_5 0 " "Parameter \"coef0_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_6 0 " "Parameter \"coef0_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_7 0 " "Parameter \"coef0_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_0 0 " "Parameter \"coef1_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_1 0 " "Parameter \"coef1_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_2 0 " "Parameter \"coef1_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_3 0 " "Parameter \"coef1_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_4 0 " "Parameter \"coef1_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_5 0 " "Parameter \"coef1_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_6 0 " "Parameter \"coef1_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_7 0 " "Parameter \"coef1_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_0 0 " "Parameter \"coef2_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_1 0 " "Parameter \"coef2_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_2 0 " "Parameter \"coef2_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_3 0 " "Parameter \"coef2_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_4 0 " "Parameter \"coef2_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_5 0 " "Parameter \"coef2_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_6 0 " "Parameter \"coef2_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_7 0 " "Parameter \"coef2_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_0 0 " "Parameter \"coef3_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_1 0 " "Parameter \"coef3_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_2 0 " "Parameter \"coef3_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_3 0 " "Parameter \"coef3_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_4 0 " "Parameter \"coef3_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_5 0 " "Parameter \"coef3_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_6 0 " "Parameter \"coef3_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_7 0 " "Parameter \"coef3_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "latency 1 " "Parameter \"latency\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_clock CLOCK0 " "Parameter \"input_a0_latency_clock\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_aclr ACLR0 " "Parameter \"input_a0_latency_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_sclr NONE " "Parameter \"input_a0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_clock CLOCK0 " "Parameter \"input_a1_latency_clock\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_aclr ACLR0 " "Parameter \"input_a1_latency_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_sclr NONE " "Parameter \"input_a1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_clock UNREGISTERED " "Parameter \"input_a2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_aclr NONE " "Parameter \"input_a2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_sclr NONE " "Parameter \"input_a2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_clock UNREGISTERED " "Parameter \"input_a3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_aclr NONE " "Parameter \"input_a3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_sclr NONE " "Parameter \"input_a3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_clock CLOCK0 " "Parameter \"input_b0_latency_clock\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_aclr ACLR0 " "Parameter \"input_b0_latency_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_sclr NONE " "Parameter \"input_b0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_clock CLOCK0 " "Parameter \"input_b1_latency_clock\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_aclr ACLR0 " "Parameter \"input_b1_latency_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_sclr NONE " "Parameter \"input_b1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_clock UNREGISTERED " "Parameter \"input_b2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_aclr NONE " "Parameter \"input_b2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_sclr NONE " "Parameter \"input_b2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_clock UNREGISTERED " "Parameter \"input_b3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_aclr NONE " "Parameter \"input_b3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_sclr NONE " "Parameter \"input_b3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_clock UNREGISTERED " "Parameter \"input_c0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_aclr NONE " "Parameter \"input_c0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_sclr NONE " "Parameter \"input_c0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_clock UNREGISTERED " "Parameter \"input_c1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_aclr NONE " "Parameter \"input_c1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_sclr NONE " "Parameter \"input_c1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_clock UNREGISTERED " "Parameter \"input_c2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_aclr NONE " "Parameter \"input_c2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_sclr NONE " "Parameter \"input_c2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_clock UNREGISTERED " "Parameter \"input_c3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_aclr NONE " "Parameter \"input_c3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_sclr NONE " "Parameter \"input_c3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_clock UNREGISTERED " "Parameter \"coefsel0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_aclr NONE " "Parameter \"coefsel0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_sclr NONE " "Parameter \"coefsel0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_clock UNREGISTERED " "Parameter \"coefsel1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_aclr NONE " "Parameter \"coefsel1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_sclr NONE " "Parameter \"coefsel1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_clock UNREGISTERED " "Parameter \"coefsel2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_aclr NONE " "Parameter \"coefsel2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_sclr NONE " "Parameter \"coefsel2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_clock UNREGISTERED " "Parameter \"coefsel3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_aclr NONE " "Parameter \"coefsel3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_sclr NONE " "Parameter \"coefsel3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_a UNREGISTERED " "Parameter \"signed_latency_clock_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_a NONE " "Parameter \"signed_latency_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_a NONE " "Parameter \"signed_latency_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_b UNREGISTERED " "Parameter \"signed_latency_clock_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_b NONE " "Parameter \"signed_latency_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_b NONE " "Parameter \"signed_latency_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock1 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr1 NONE " "Parameter \"addnsub_multiplier_latency_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr1 NONE " "Parameter \"addnsub_multiplier_latency_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock3 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr3 NONE " "Parameter \"addnsub_multiplier_latency_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr3 NONE " "Parameter \"addnsub_multiplier_latency_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_clock UNREGISTERED " "Parameter \"accum_sload_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_aclr NONE " "Parameter \"accum_sload_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_sclr NONE " "Parameter \"accum_sload_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644055 ""}  } { { "FM_FFT/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_mult_add.vhd" 160 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670424644055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_a9us.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_a9us.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_a9us " "Found entity 1: altera_mult_add_a9us" {  } { { "db/altera_mult_add_a9us.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altera_mult_add_a9us.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424644156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424644156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_a9us FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated " "Elaborating entity \"altera_mult_add_a9us\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424644164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_a9us.v" "altera_mult_add_rtl1" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altera_mult_add_a9us.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424644235 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_a9us.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altera_mult_add_a9us.v" 117 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424644317 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Instantiated megafunction \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_direction ADD " "Parameter \"accum_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_aclr NONE " "Parameter \"accum_sload_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_aclr NONE " "Parameter \"accum_sload_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_clock UNREGISTERED " "Parameter \"accum_sload_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_sclr NONE " "Parameter \"accum_sload_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_register UNREGISTERED " "Parameter \"accum_sload_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_sclr NONE " "Parameter \"accum_sload_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accumulator NO " "Parameter \"accumulator\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder1_rounding NO " "Parameter \"adder1_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder3_rounding NO " "Parameter \"adder3_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_aclr NONE " "Parameter \"addnsub1_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_aclr NONE " "Parameter \"addnsub1_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_register UNREGISTERED " "Parameter \"addnsub1_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_sclr NONE " "Parameter \"addnsub1_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_register UNREGISTERED " "Parameter \"addnsub1_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_sclr NONE " "Parameter \"addnsub1_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_aclr NONE " "Parameter \"addnsub3_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_aclr NONE " "Parameter \"addnsub3_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_register UNREGISTERED " "Parameter \"addnsub3_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_sclr NONE " "Parameter \"addnsub3_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_register UNREGISTERED " "Parameter \"addnsub3_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_sclr NONE " "Parameter \"addnsub3_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 NONE " "Parameter \"addnsub_multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr3 NONE " "Parameter \"addnsub_multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr1 NONE " "Parameter \"addnsub_multiplier_latency_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr3 NONE " "Parameter \"addnsub_multiplier_latency_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock1 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock3 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr1 NONE " "Parameter \"addnsub_multiplier_latency_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr3 NONE " "Parameter \"addnsub_multiplier_latency_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr1 NONE " "Parameter \"addnsub_multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr3 NONE " "Parameter \"addnsub_multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_aclr NONE " "Parameter \"chainout_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder NO " "Parameter \"chainout_adder\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder_direction ADD " "Parameter \"chainout_adder_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_register UNREGISTERED " "Parameter \"chainout_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_aclr NONE " "Parameter \"chainout_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_aclr NONE " "Parameter \"chainout_round_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_register UNREGISTERED " "Parameter \"chainout_round_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_sclr NONE " "Parameter \"chainout_round_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_aclr NONE " "Parameter \"chainout_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_register UNREGISTERED " "Parameter \"chainout_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_sclr NONE " "Parameter \"chainout_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_register UNREGISTERED " "Parameter \"chainout_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_sclr NONE " "Parameter \"chainout_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_rounding NO " "Parameter \"chainout_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_aclr NONE " "Parameter \"chainout_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_aclr NONE " "Parameter \"chainout_saturate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_register UNREGISTERED " "Parameter \"chainout_saturate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_sclr NONE " "Parameter \"chainout_saturate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_aclr NONE " "Parameter \"chainout_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_register UNREGISTERED " "Parameter \"chainout_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_sclr NONE " "Parameter \"chainout_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_register UNREGISTERED " "Parameter \"chainout_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_sclr NONE " "Parameter \"chainout_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturation NO " "Parameter \"chainout_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_sclr NONE " "Parameter \"chainout_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_0 0 " "Parameter \"coef0_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_1 0 " "Parameter \"coef0_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_2 0 " "Parameter \"coef0_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_3 0 " "Parameter \"coef0_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_4 0 " "Parameter \"coef0_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_5 0 " "Parameter \"coef0_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_6 0 " "Parameter \"coef0_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_7 0 " "Parameter \"coef0_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_0 0 " "Parameter \"coef1_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_1 0 " "Parameter \"coef1_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_2 0 " "Parameter \"coef1_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_3 0 " "Parameter \"coef1_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_4 0 " "Parameter \"coef1_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_5 0 " "Parameter \"coef1_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_6 0 " "Parameter \"coef1_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_7 0 " "Parameter \"coef1_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_0 0 " "Parameter \"coef2_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_1 0 " "Parameter \"coef2_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_2 0 " "Parameter \"coef2_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_3 0 " "Parameter \"coef2_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_4 0 " "Parameter \"coef2_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_5 0 " "Parameter \"coef2_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_6 0 " "Parameter \"coef2_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_7 0 " "Parameter \"coef2_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_0 0 " "Parameter \"coef3_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_1 0 " "Parameter \"coef3_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_2 0 " "Parameter \"coef3_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_3 0 " "Parameter \"coef3_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_4 0 " "Parameter \"coef3_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_5 0 " "Parameter \"coef3_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_6 0 " "Parameter \"coef3_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_7 0 " "Parameter \"coef3_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_aclr NONE " "Parameter \"coefsel0_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_aclr NONE " "Parameter \"coefsel0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_clock UNREGISTERED " "Parameter \"coefsel0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_sclr NONE " "Parameter \"coefsel0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_register UNREGISTERED " "Parameter \"coefsel0_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_sclr NONE " "Parameter \"coefsel0_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_aclr NONE " "Parameter \"coefsel1_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_aclr NONE " "Parameter \"coefsel1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_clock UNREGISTERED " "Parameter \"coefsel1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_sclr NONE " "Parameter \"coefsel1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_register UNREGISTERED " "Parameter \"coefsel1_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_sclr NONE " "Parameter \"coefsel1_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_aclr NONE " "Parameter \"coefsel2_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_aclr NONE " "Parameter \"coefsel2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_clock UNREGISTERED " "Parameter \"coefsel2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_sclr NONE " "Parameter \"coefsel2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_register UNREGISTERED " "Parameter \"coefsel2_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_sclr NONE " "Parameter \"coefsel2_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_aclr NONE " "Parameter \"coefsel3_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_aclr NONE " "Parameter \"coefsel3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_clock UNREGISTERED " "Parameter \"coefsel3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_sclr NONE " "Parameter \"coefsel3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_register UNREGISTERED " "Parameter \"coefsel3_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_sclr NONE " "Parameter \"coefsel3_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry AUTO " "Parameter \"dedicated_multiplier_circuitry\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "double_accum NO " "Parameter \"double_accum\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dsp_block_balancing Auto " "Parameter \"dsp_block_balancing\" = \"Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extra_latency 0 " "Parameter \"extra_latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_aclr ACLR0 " "Parameter \"input_a0_latency_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_clock CLOCK0 " "Parameter \"input_a0_latency_clock\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_sclr NONE " "Parameter \"input_a0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_aclr ACLR0 " "Parameter \"input_a1_latency_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_clock CLOCK0 " "Parameter \"input_a1_latency_clock\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_sclr NONE " "Parameter \"input_a1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_aclr NONE " "Parameter \"input_a2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_clock UNREGISTERED " "Parameter \"input_a2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_sclr NONE " "Parameter \"input_a2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_aclr NONE " "Parameter \"input_a3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_clock UNREGISTERED " "Parameter \"input_a3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_sclr NONE " "Parameter \"input_a3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 ACLR0 " "Parameter \"input_aclr_a0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 ACLR0 " "Parameter \"input_aclr_a1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 NONE " "Parameter \"input_aclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a3 NONE " "Parameter \"input_aclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 ACLR0 " "Parameter \"input_aclr_b0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 ACLR0 " "Parameter \"input_aclr_b1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 NONE " "Parameter \"input_aclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b3 NONE " "Parameter \"input_aclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c0 NONE " "Parameter \"input_aclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c1 NONE " "Parameter \"input_aclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c2 NONE " "Parameter \"input_aclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c3 NONE " "Parameter \"input_aclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_aclr ACLR0 " "Parameter \"input_b0_latency_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_clock CLOCK0 " "Parameter \"input_b0_latency_clock\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_sclr NONE " "Parameter \"input_b0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_aclr ACLR0 " "Parameter \"input_b1_latency_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_clock CLOCK0 " "Parameter \"input_b1_latency_clock\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_sclr NONE " "Parameter \"input_b1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_aclr NONE " "Parameter \"input_b2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_clock UNREGISTERED " "Parameter \"input_b2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_sclr NONE " "Parameter \"input_b2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_aclr NONE " "Parameter \"input_b3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_clock UNREGISTERED " "Parameter \"input_b3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_sclr NONE " "Parameter \"input_b3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_aclr NONE " "Parameter \"input_c0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_clock UNREGISTERED " "Parameter \"input_c0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_sclr NONE " "Parameter \"input_c0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_aclr NONE " "Parameter \"input_c1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_clock UNREGISTERED " "Parameter \"input_c1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_sclr NONE " "Parameter \"input_c1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_aclr NONE " "Parameter \"input_c2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_clock UNREGISTERED " "Parameter \"input_c2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_sclr NONE " "Parameter \"input_c2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_aclr NONE " "Parameter \"input_c3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_clock UNREGISTERED " "Parameter \"input_c3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_sclr NONE " "Parameter \"input_c3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 CLOCK0 " "Parameter \"input_register_a0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 CLOCK0 " "Parameter \"input_register_a1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 UNREGISTERED " "Parameter \"input_register_a2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a3 UNREGISTERED " "Parameter \"input_register_a3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 CLOCK0 " "Parameter \"input_register_b0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 CLOCK0 " "Parameter \"input_register_b1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 UNREGISTERED " "Parameter \"input_register_b2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b3 UNREGISTERED " "Parameter \"input_register_b3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c0 UNREGISTERED " "Parameter \"input_register_c0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c1 UNREGISTERED " "Parameter \"input_register_c1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c2 UNREGISTERED " "Parameter \"input_register_c2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c3 UNREGISTERED " "Parameter \"input_register_c3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a0 NONE " "Parameter \"input_sclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a1 NONE " "Parameter \"input_sclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a2 NONE " "Parameter \"input_sclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a3 NONE " "Parameter \"input_sclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b0 NONE " "Parameter \"input_sclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b1 NONE " "Parameter \"input_sclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b2 NONE " "Parameter \"input_sclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b3 NONE " "Parameter \"input_sclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c0 NONE " "Parameter \"input_sclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c1 NONE " "Parameter \"input_sclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c2 NONE " "Parameter \"input_sclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c3 NONE " "Parameter \"input_sclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a3 DATAA " "Parameter \"input_source_a3\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b3 DATAB " "Parameter \"input_source_b3\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "latency 1 " "Parameter \"latency\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_aclr NONE " "Parameter \"loadconst_control_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_register UNREGISTERED " "Parameter \"loadconst_control_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_sclr NONE " "Parameter \"loadconst_control_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_value 64 " "Parameter \"loadconst_value\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_aclr NONE " "Parameter \"mult01_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_register UNREGISTERED " "Parameter \"mult01_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_sclr NONE " "Parameter \"mult01_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_aclr NONE " "Parameter \"mult01_saturation_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_register UNREGISTERED " "Parameter \"mult01_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_sclr NONE " "Parameter \"mult01_saturation_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_aclr NONE " "Parameter \"mult23_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_register UNREGISTERED " "Parameter \"mult23_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_sclr NONE " "Parameter \"mult23_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_aclr NONE " "Parameter \"mult23_saturation_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_register UNREGISTERED " "Parameter \"mult23_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_sclr NONE " "Parameter \"mult23_saturation_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_rounding NO " "Parameter \"multiplier01_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_saturation NO " "Parameter \"multiplier01_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction SUB " "Parameter \"multiplier1_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_rounding NO " "Parameter \"multiplier23_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_saturation NO " "Parameter \"multiplier23_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier3_direction ADD " "Parameter \"multiplier3_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 NONE " "Parameter \"multiplier_aclr0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 NONE " "Parameter \"multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 NONE " "Parameter \"multiplier_aclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr3 NONE " "Parameter \"multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 UNREGISTERED " "Parameter \"multiplier_register0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 UNREGISTERED " "Parameter \"multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 UNREGISTERED " "Parameter \"multiplier_register2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register3 UNREGISTERED " "Parameter \"multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr0 NONE " "Parameter \"multiplier_sclr0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr1 NONE " "Parameter \"multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr2 NONE " "Parameter \"multiplier_sclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr3 NONE " "Parameter \"multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_aclr NONE " "Parameter \"negate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_aclr NONE " "Parameter \"negate_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_clock UNREGISTERED " "Parameter \"negate_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_sclr NONE " "Parameter \"negate_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_register UNREGISTERED " "Parameter \"negate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_sclr NONE " "Parameter \"negate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 2 " "Parameter \"number_of_multipliers\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr ACLR0 " "Parameter \"output_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register CLOCK0 " "Parameter \"output_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_aclr NONE " "Parameter \"output_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_aclr NONE " "Parameter \"output_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_register UNREGISTERED " "Parameter \"output_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_sclr NONE " "Parameter \"output_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_register UNREGISTERED " "Parameter \"output_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_sclr NONE " "Parameter \"output_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_type NEAREST_INTEGER " "Parameter \"output_round_type\" = \"NEAREST_INTEGER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_rounding NO " "Parameter \"output_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_aclr NONE " "Parameter \"output_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_aclr NONE " "Parameter \"output_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_register UNREGISTERED " "Parameter \"output_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_sclr NONE " "Parameter \"output_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_register UNREGISTERED " "Parameter \"output_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_sclr NONE " "Parameter \"output_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_type ASYMMETRIC " "Parameter \"output_saturate_type\" = \"ASYMMETRIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturation NO " "Parameter \"output_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_sclr NONE " "Parameter \"output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_chainout_sat_is_overflow PORT_UNUSED " "Parameter \"port_chainout_sat_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_negate PORT_UNUSED " "Parameter \"port_negate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_output_is_overflow PORT_UNUSED " "Parameter \"port_output_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_0 ADD " "Parameter \"preadder_direction_0\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_1 ADD " "Parameter \"preadder_direction_1\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_2 ADD " "Parameter \"preadder_direction_2\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_3 ADD " "Parameter \"preadder_direction_3\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_mode SIMPLE " "Parameter \"preadder_mode\" = \"SIMPLE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a SIGNED " "Parameter \"representation_a\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b SIGNED " "Parameter \"representation_b\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_aclr NONE " "Parameter \"rotate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_aclr NONE " "Parameter \"rotate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_register UNREGISTERED " "Parameter \"rotate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_sclr NONE " "Parameter \"rotate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_aclr NONE " "Parameter \"rotate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_register UNREGISTERED " "Parameter \"rotate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_sclr NONE " "Parameter \"rotate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_register UNREGISTERED " "Parameter \"rotate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_sclr NONE " "Parameter \"rotate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_aclr NONE " "Parameter \"scanouta_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_register UNREGISTERED " "Parameter \"scanouta_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_sclr NONE " "Parameter \"scanouta_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family Cyclone V " "Parameter \"selected_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_mode NO " "Parameter \"shift_mode\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_aclr NONE " "Parameter \"shift_right_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_aclr NONE " "Parameter \"shift_right_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_register UNREGISTERED " "Parameter \"shift_right_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_sclr NONE " "Parameter \"shift_right_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_aclr NONE " "Parameter \"shift_right_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_register UNREGISTERED " "Parameter \"shift_right_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_sclr NONE " "Parameter \"shift_right_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_register UNREGISTERED " "Parameter \"shift_right_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_sclr NONE " "Parameter \"shift_right_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a NONE " "Parameter \"signed_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b NONE " "Parameter \"signed_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_a NONE " "Parameter \"signed_latency_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_b NONE " "Parameter \"signed_latency_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_a UNREGISTERED " "Parameter \"signed_latency_clock_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_b UNREGISTERED " "Parameter \"signed_latency_clock_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_a NONE " "Parameter \"signed_latency_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_b NONE " "Parameter \"signed_latency_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_a NONE " "Parameter \"signed_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_b NONE " "Parameter \"signed_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr1 NONE " "Parameter \"systolic_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr3 NONE " "Parameter \"systolic_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr1 NONE " "Parameter \"systolic_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr3 NONE " "Parameter \"systolic_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_sload_accum_port NO " "Parameter \"use_sload_accum_port\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_subnadd NO " "Parameter \"use_subnadd\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 18 " "Parameter \"width_b\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_c 16 " "Parameter \"width_c\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_chainin 1 " "Parameter \"width_chainin\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_coef 18 " "Parameter \"width_coef\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_msb 17 " "Parameter \"width_msb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 35 " "Parameter \"width_result\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_saturate_sign 1 " "Parameter \"width_saturate_sign\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_aclr NONE " "Parameter \"zero_chainout_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_register UNREGISTERED " "Parameter \"zero_chainout_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_sclr NONE " "Parameter \"zero_chainout_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_aclr NONE " "Parameter \"zero_loopback_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_aclr NONE " "Parameter \"zero_loopback_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_register UNREGISTERED " "Parameter \"zero_loopback_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_sclr NONE " "Parameter \"zero_loopback_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_aclr NONE " "Parameter \"zero_loopback_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_register UNREGISTERED " "Parameter \"zero_loopback_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_sclr NONE " "Parameter \"zero_loopback_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_register UNREGISTERED " "Parameter \"zero_loopback_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_sclr NONE " "Parameter \"zero_loopback_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add_rtl " "Parameter \"lpm_type\" = \"altera_mult_add_rtl\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424644317 ""}  } { { "db/altera_mult_add_a9us.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altera_mult_add_a9us.v" 117 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670424644317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424644333 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\", which is child of megafunction instantiation \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } } { "db/altera_mult_add_a9us.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altera_mult_add_a9us.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424644333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424644364 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\", which is child of megafunction instantiation \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } } { "db/altera_mult_add_a9us.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altera_mult_add_a9us.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424644380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424644380 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } } { "db/altera_mult_add_a9us.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altera_mult_add_a9us.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424644396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_2 " "Elaborating entity \"ama_register_function\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_2\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_2" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2017 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424644411 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_2 FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_2\", which is child of megafunction instantiation \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2017 0 0 } } { "db/altera_mult_add_a9us.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altera_mult_add_a9us.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424644427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_latency_function FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_latency_function:data0_pipeline_reg_block " "Elaborating entity \"ama_latency_function\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_latency_function:data0_pipeline_reg_block\"" {  } { { "altera_mult_add_rtl.v" "data0_pipeline_reg_block" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2052 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424644442 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_latency_function:data0_pipeline_reg_block FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_latency_function:data0_pipeline_reg_block\", which is child of megafunction instantiation \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2052 0 0 } } { "db/altera_mult_add_a9us.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altera_mult_add_a9us.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424644442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424644474 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } } { "db/altera_mult_add_a9us.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altera_mult_add_a9us.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424644474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\"" {  } { { "altera_mult_add_rtl.v" "datab_split" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1069 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424644505 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\", which is child of megafunction instantiation \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1069 0 0 } } { "db/altera_mult_add_a9us.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altera_mult_add_a9us.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424644520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424644536 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0 FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } } { "db/altera_mult_add_a9us.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altera_mult_add_a9us.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424644552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_2 " "Elaborating entity \"ama_register_function\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_2\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_2" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2017 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424644567 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_2 FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_2\", which is child of megafunction instantiation \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2017 0 0 } } { "db/altera_mult_add_a9us.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altera_mult_add_a9us.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424644567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_latency_function FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_latency_function:data0_pipeline_reg_block " "Elaborating entity \"ama_latency_function\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_latency_function:data0_pipeline_reg_block\"" {  } { { "altera_mult_add_rtl.v" "data0_pipeline_reg_block" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2052 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424644599 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_latency_function:data0_pipeline_reg_block FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_latency_function:data0_pipeline_reg_block\", which is child of megafunction instantiation \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2052 0 0 } } { "db/altera_mult_add_a9us.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altera_mult_add_a9us.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424644614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424644630 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_dynamic_signed_function:data0_signed_extension_block FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } } { "db/altera_mult_add_a9us.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altera_mult_add_a9us.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424644646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424644690 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\", which is child of megafunction instantiation \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } } { "db/altera_mult_add_a9us.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altera_mult_add_a9us.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424644705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424644802 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\", which is child of megafunction instantiation \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } } { "db/altera_mult_add_a9us.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altera_mult_add_a9us.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424644824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424644839 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\", which is child of megafunction instantiation \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } } { "db/altera_mult_add_a9us.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altera_mult_add_a9us.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424644855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424644855 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } } { "db/altera_mult_add_a9us.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altera_mult_add_a9us.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424644870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424644918 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } } { "db/altera_mult_add_a9us.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altera_mult_add_a9us.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424644918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424645170 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\", which is child of megafunction instantiation \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } } { "db/altera_mult_add_a9us.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altera_mult_add_a9us.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424645186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_signed_extension_function:mult_input_a_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_signed_extension_function:mult_input_a_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "mult_input_a_ext_block_0" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2985 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424645202 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_signed_extension_function:mult_input_a_ext_block_0 FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_signed_extension_function:mult_input_a_ext_block_0\", which is child of megafunction instantiation \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2985 0 0 } } { "db/altera_mult_add_a9us.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altera_mult_add_a9us.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424645202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_signed_extension_function:mult_input_b_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_signed_extension_function:mult_input_b_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "mult_input_b_ext_block_0" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424645233 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_signed_extension_function:mult_input_b_ext_block_0 FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_signed_extension_function:mult_input_b_ext_block_0\", which is child of megafunction instantiation \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3018 0 0 } } { "db/altera_mult_add_a9us.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altera_mult_add_a9us.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424645233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424645264 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\", which is child of megafunction instantiation \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } } { "db/altera_mult_add_a9us.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altera_mult_add_a9us.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424645280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424645311 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\", which is child of megafunction instantiation \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } } { "db/altera_mult_add_a9us.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altera_mult_add_a9us.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424645336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424645346 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } } { "db/altera_mult_add_a9us.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altera_mult_add_a9us.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424645356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424645389 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } } { "db/altera_mult_add_a9us.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altera_mult_add_a9us.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424645389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424645420 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\", which is child of megafunction instantiation \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_a9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } } { "db/altera_mult_add_a9us.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altera_mult_add_a9us.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424645436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_mult_add FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag " "Elaborating entity \"altera_fft_mult_add\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" "\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" 1408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424645498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_mult_add_new FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst " "Elaborating entity \"altera_fft_mult_add_new\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\"" {  } { { "FM_FFT/synthesis/submodules/altera_fft_mult_add.vhd" "\\use_new_mult_add_gen:mult_add_inst" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_mult_add.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424645534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst " "Elaborating entity \"altera_mult_add\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\"" {  } { { "FM_FFT/synthesis/submodules/altera_fft_mult_add.vhd" "mult_add_inst" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_mult_add.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424645865 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst " "Elaborated megafunction instantiation \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\"" {  } { { "FM_FFT/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_mult_add.vhd" 160 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424645880 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst " "Instantiated megafunction \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extra_latency 0 " "Parameter \"extra_latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry AUTO " "Parameter \"dedicated_multiplier_circuitry\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dsp_block_balancing AUTO " "Parameter \"dsp_block_balancing\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family Cyclone V " "Parameter \"selected_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add " "Parameter \"lpm_type\" = \"altera_mult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 CLOCK0 " "Parameter \"input_register_a0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 ACLR0 " "Parameter \"input_aclr_a0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a0 NONE " "Parameter \"input_sclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 CLOCK0 " "Parameter \"input_register_a1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 ACLR0 " "Parameter \"input_aclr_a1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a1 NONE " "Parameter \"input_sclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 UNREGISTERED " "Parameter \"input_register_a2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 NONE " "Parameter \"input_aclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a2 NONE " "Parameter \"input_sclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a3 UNREGISTERED " "Parameter \"input_register_a3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a3 NONE " "Parameter \"input_aclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a3 NONE " "Parameter \"input_sclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a3 DATAA " "Parameter \"input_source_a3\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 18 " "Parameter \"width_b\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 CLOCK0 " "Parameter \"input_register_b0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 ACLR0 " "Parameter \"input_aclr_b0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b0 NONE " "Parameter \"input_sclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 CLOCK0 " "Parameter \"input_register_b1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 ACLR0 " "Parameter \"input_aclr_b1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b1 NONE " "Parameter \"input_sclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 UNREGISTERED " "Parameter \"input_register_b2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 NONE " "Parameter \"input_aclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b2 NONE " "Parameter \"input_sclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b3 UNREGISTERED " "Parameter \"input_register_b3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b3 NONE " "Parameter \"input_aclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b3 NONE " "Parameter \"input_sclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b3 DATAB " "Parameter \"input_source_b3\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_c 16 " "Parameter \"width_c\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c0 UNREGISTERED " "Parameter \"input_register_c0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c0 NONE " "Parameter \"input_aclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c0 NONE " "Parameter \"input_sclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c1 UNREGISTERED " "Parameter \"input_register_c1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c1 NONE " "Parameter \"input_aclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c1 NONE " "Parameter \"input_sclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c2 UNREGISTERED " "Parameter \"input_register_c2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c2 NONE " "Parameter \"input_aclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c2 NONE " "Parameter \"input_sclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c3 UNREGISTERED " "Parameter \"input_register_c3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c3 NONE " "Parameter \"input_aclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c3 NONE " "Parameter \"input_sclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 35 " "Parameter \"width_result\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register CLOCK0 " "Parameter \"output_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr ACLR0 " "Parameter \"output_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_sclr NONE " "Parameter \"output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a SIGNED " "Parameter \"representation_a\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a NONE " "Parameter \"signed_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_a NONE " "Parameter \"signed_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a UNREGISTERED " "Parameter \"signed_pipeline_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a NONE " "Parameter \"signed_pipeline_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_sclr_a NONE " "Parameter \"signed_pipeline_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b SIGNED " "Parameter \"representation_b\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b NONE " "Parameter \"signed_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_b NONE " "Parameter \"signed_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b UNREGISTERED " "Parameter \"signed_pipeline_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b NONE " "Parameter \"signed_pipeline_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_sclr_b NONE " "Parameter \"signed_pipeline_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 2 " "Parameter \"number_of_multipliers\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier3_direction ADD " "Parameter \"multiplier3_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 UNREGISTERED " "Parameter \"multiplier_register0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 NONE " "Parameter \"multiplier_aclr0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr0 NONE " "Parameter \"multiplier_sclr0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 UNREGISTERED " "Parameter \"multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 NONE " "Parameter \"multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr1 NONE " "Parameter \"multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 UNREGISTERED " "Parameter \"multiplier_register2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 NONE " "Parameter \"multiplier_aclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr2 NONE " "Parameter \"multiplier_sclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register3 UNREGISTERED " "Parameter \"multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr3 NONE " "Parameter \"multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr3 NONE " "Parameter \"multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 NONE " "Parameter \"addnsub_multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr1 NONE " "Parameter \"addnsub_multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 NONE " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_subnadd NO " "Parameter \"use_subnadd\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr3 NONE " "Parameter \"addnsub_multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr3 NONE " "Parameter \"addnsub_multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_pipeline_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr3 NONE " "Parameter \"addnsub_multiplier_pipeline_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_sclr3 NONE " "Parameter \"addnsub_multiplier_pipeline_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder1_rounding NO " "Parameter \"adder1_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_register UNREGISTERED " "Parameter \"addnsub1_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_aclr NONE " "Parameter \"addnsub1_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_sclr NONE " "Parameter \"addnsub1_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_register UNREGISTERED " "Parameter \"addnsub1_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_aclr NONE " "Parameter \"addnsub1_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_sclr NONE " "Parameter \"addnsub1_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder3_rounding NO " "Parameter \"adder3_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_register UNREGISTERED " "Parameter \"addnsub3_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_aclr NONE " "Parameter \"addnsub3_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_sclr NONE " "Parameter \"addnsub3_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_register UNREGISTERED " "Parameter \"addnsub3_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_aclr NONE " "Parameter \"addnsub3_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_sclr NONE " "Parameter \"addnsub3_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_rounding NO " "Parameter \"multiplier01_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_register UNREGISTERED " "Parameter \"mult01_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_aclr NONE " "Parameter \"mult01_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_sclr NONE " "Parameter \"mult01_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_rounding NO " "Parameter \"multiplier23_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_register UNREGISTERED " "Parameter \"mult23_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_aclr NONE " "Parameter \"mult23_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_sclr NONE " "Parameter \"mult23_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_msb 17 " "Parameter \"width_msb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_rounding NO " "Parameter \"output_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_type NEAREST_INTEGER " "Parameter \"output_round_type\" = \"NEAREST_INTEGER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_register UNREGISTERED " "Parameter \"output_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_aclr NONE " "Parameter \"output_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_sclr NONE " "Parameter \"output_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_register UNREGISTERED " "Parameter \"output_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_aclr NONE " "Parameter \"output_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_sclr NONE " "Parameter \"output_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_rounding NO " "Parameter \"chainout_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_register UNREGISTERED " "Parameter \"chainout_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_aclr NONE " "Parameter \"chainout_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_sclr NONE " "Parameter \"chainout_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_register UNREGISTERED " "Parameter \"chainout_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_aclr NONE " "Parameter \"chainout_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_sclr NONE " "Parameter \"chainout_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_register UNREGISTERED " "Parameter \"chainout_round_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_aclr NONE " "Parameter \"chainout_round_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_sclr NONE " "Parameter \"chainout_round_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_saturation NO " "Parameter \"multiplier01_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_register UNREGISTERED " "Parameter \"mult01_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_aclr NONE " "Parameter \"mult01_saturation_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_sclr NONE " "Parameter \"mult01_saturation_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_saturation NO " "Parameter \"multiplier23_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_register UNREGISTERED " "Parameter \"mult23_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_aclr NONE " "Parameter \"mult23_saturation_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_sclr NONE " "Parameter \"mult23_saturation_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_mult0_is_saturated UNUSED " "Parameter \"port_mult0_is_saturated\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_mult1_is_saturated UNUSED " "Parameter \"port_mult1_is_saturated\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_mult2_is_saturated UNUSED " "Parameter \"port_mult2_is_saturated\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_mult3_is_saturated UNUSED " "Parameter \"port_mult3_is_saturated\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_saturate_sign 1 " "Parameter \"width_saturate_sign\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturation NO " "Parameter \"output_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_output_is_overflow PORT_UNUSED " "Parameter \"port_output_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_type ASYMMETRIC " "Parameter \"output_saturate_type\" = \"ASYMMETRIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_register UNREGISTERED " "Parameter \"output_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_aclr NONE " "Parameter \"output_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_sclr NONE " "Parameter \"output_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_register UNREGISTERED " "Parameter \"output_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_aclr NONE " "Parameter \"output_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_sclr NONE " "Parameter \"output_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturation NO " "Parameter \"chainout_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_chainout_sat_is_overflow PORT_UNUSED " "Parameter \"port_chainout_sat_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_register UNREGISTERED " "Parameter \"chainout_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_aclr NONE " "Parameter \"chainout_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_sclr NONE " "Parameter \"chainout_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_register UNREGISTERED " "Parameter \"chainout_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_aclr NONE " "Parameter \"chainout_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_sclr NONE " "Parameter \"chainout_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_register UNREGISTERED " "Parameter \"chainout_saturate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_aclr NONE " "Parameter \"chainout_saturate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chaionut_saturate_output_sclr NONE " "Parameter \"chaionut_saturate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_register UNREGISTERED " "Parameter \"scanouta_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_aclr NONE " "Parameter \"scanouta_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_sclr NONE " "Parameter \"scanouta_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_chainin 1 " "Parameter \"width_chainin\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder NO " "Parameter \"chainout_adder\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder_direction ADD " "Parameter \"chainout_adder_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_register UNREGISTERED " "Parameter \"chainout_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_aclr NONE " "Parameter \"chainout_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_sclr NONE " "Parameter \"chainout_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_negate PORT_UNUSED " "Parameter \"port_negate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_register UNREGISTERED " "Parameter \"negate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_aclr NONE " "Parameter \"negate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_sclr NONE " "Parameter \"negate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_clock UNREGISTERED " "Parameter \"negate_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_aclr NONE " "Parameter \"negate_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_sclr NONE " "Parameter \"negate_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_register UNREGISTERED " "Parameter \"zero_chainout_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_aclr NONE " "Parameter \"zero_chainout_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_sclr NONE " "Parameter \"zero_chainout_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_mode NO " "Parameter \"shift_mode\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_register UNREGISTERED " "Parameter \"rotate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_aclr NONE " "Parameter \"rotate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_sclr NONE " "Parameter \"rotate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_register UNREGISTERED " "Parameter \"rotate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_aclr NONE " "Parameter \"rotate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_sclr NONE " "Parameter \"rotate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_register UNREGISTERED " "Parameter \"rotate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_aclr NONE " "Parameter \"rotate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_sclr NONE " "Parameter \"rotate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_register UNREGISTERED " "Parameter \"shift_right_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_aclr NONE " "Parameter \"shift_right_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_sclr NONE " "Parameter \"shift_right_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_register UNREGISTERED " "Parameter \"shift_right_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_aclr NONE " "Parameter \"shift_right_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_sclr NONE " "Parameter \"shift_right_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_register UNREGISTERED " "Parameter \"shift_right_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_aclr NONE " "Parameter \"shift_right_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_outpur_sclr NONE " "Parameter \"shift_right_outpur_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_register UNREGISTERED " "Parameter \"zero_loopback_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_aclr NONE " "Parameter \"zero_loopback_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_sclr NONE " "Parameter \"zero_loopback_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_register UNREGISTERED " "Parameter \"zero_loopback_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_aclr NONE " "Parameter \"zero_loopback_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_sclr NONE " "Parameter \"zero_loopback_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_register UNREGISTERED " "Parameter \"zero_loopback_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_aclr NONE " "Parameter \"zero_loopback_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_sclr NONE " "Parameter \"zero_loopback_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accumulator NO " "Parameter \"accumulator\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_direction ADD " "Parameter \"accum_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "double_accum NO " "Parameter \"double_accum\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_value 64 " "Parameter \"loadconst_value\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_sload_accum_port NO " "Parameter \"use_sload_accum_port\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_register UNREGISTERED " "Parameter \"accum_sload_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_aclr NONE " "Parameter \"accum_sload_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_sclr NONE " "Parameter \"accum_sload_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_pipeline_register UNREGISTERED " "Parameter \"accum_sload_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_pipeline_aclr NONE " "Parameter \"accum_sload_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_pipeline_sclr NONE " "Parameter \"accum_sload_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_register UNREGISTERED " "Parameter \"loadconst_control_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_aclr NONE " "Parameter \"loadconst_control_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_sclr NONE " "Parameter \"loadconst_control_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr1 NONE " "Parameter \"systolic_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr1 NONE " "Parameter \"systolic_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr3 NONE " "Parameter \"systolic_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr3 NONE " "Parameter \"systolic_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_mode SIMPLE " "Parameter \"preadder_mode\" = \"SIMPLE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_0 ADD " "Parameter \"preadder_direction_0\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_1 ADD " "Parameter \"preadder_direction_1\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_2 ADD " "Parameter \"preadder_direction_2\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_3 ADD " "Parameter \"preadder_direction_3\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_coef 18 " "Parameter \"width_coef\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_register UNREGISTERED " "Parameter \"coefsel0_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_aclr NONE " "Parameter \"coefsel0_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_sclr NONE " "Parameter \"coefsel0_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_register UNREGISTERED " "Parameter \"coefsel1_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_aclr NONE " "Parameter \"coefsel1_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_sclr NONE " "Parameter \"coefsel1_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_register UNREGISTERED " "Parameter \"coefsel2_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_aclr NONE " "Parameter \"coefsel2_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_sclr NONE " "Parameter \"coefsel2_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_register UNREGISTERED " "Parameter \"coefsel3_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_aclr NONE " "Parameter \"coefsel3_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_sclr NONE " "Parameter \"coefsel3_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_0 0 " "Parameter \"coef0_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_1 0 " "Parameter \"coef0_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_2 0 " "Parameter \"coef0_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_3 0 " "Parameter \"coef0_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_4 0 " "Parameter \"coef0_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_5 0 " "Parameter \"coef0_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_6 0 " "Parameter \"coef0_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_7 0 " "Parameter \"coef0_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_0 0 " "Parameter \"coef1_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_1 0 " "Parameter \"coef1_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_2 0 " "Parameter \"coef1_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_3 0 " "Parameter \"coef1_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_4 0 " "Parameter \"coef1_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_5 0 " "Parameter \"coef1_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_6 0 " "Parameter \"coef1_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_7 0 " "Parameter \"coef1_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_0 0 " "Parameter \"coef2_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_1 0 " "Parameter \"coef2_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_2 0 " "Parameter \"coef2_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_3 0 " "Parameter \"coef2_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_4 0 " "Parameter \"coef2_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_5 0 " "Parameter \"coef2_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_6 0 " "Parameter \"coef2_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_7 0 " "Parameter \"coef2_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_0 0 " "Parameter \"coef3_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_1 0 " "Parameter \"coef3_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_2 0 " "Parameter \"coef3_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_3 0 " "Parameter \"coef3_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_4 0 " "Parameter \"coef3_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_5 0 " "Parameter \"coef3_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_6 0 " "Parameter \"coef3_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_7 0 " "Parameter \"coef3_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "latency 1 " "Parameter \"latency\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_clock CLOCK0 " "Parameter \"input_a0_latency_clock\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_aclr ACLR0 " "Parameter \"input_a0_latency_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_sclr NONE " "Parameter \"input_a0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_clock CLOCK0 " "Parameter \"input_a1_latency_clock\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_aclr ACLR0 " "Parameter \"input_a1_latency_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_sclr NONE " "Parameter \"input_a1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_clock UNREGISTERED " "Parameter \"input_a2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_aclr NONE " "Parameter \"input_a2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_sclr NONE " "Parameter \"input_a2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_clock UNREGISTERED " "Parameter \"input_a3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_aclr NONE " "Parameter \"input_a3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_sclr NONE " "Parameter \"input_a3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_clock CLOCK0 " "Parameter \"input_b0_latency_clock\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_aclr ACLR0 " "Parameter \"input_b0_latency_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_sclr NONE " "Parameter \"input_b0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_clock CLOCK0 " "Parameter \"input_b1_latency_clock\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_aclr ACLR0 " "Parameter \"input_b1_latency_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_sclr NONE " "Parameter \"input_b1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_clock UNREGISTERED " "Parameter \"input_b2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_aclr NONE " "Parameter \"input_b2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_sclr NONE " "Parameter \"input_b2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_clock UNREGISTERED " "Parameter \"input_b3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_aclr NONE " "Parameter \"input_b3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_sclr NONE " "Parameter \"input_b3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_clock UNREGISTERED " "Parameter \"input_c0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_aclr NONE " "Parameter \"input_c0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_sclr NONE " "Parameter \"input_c0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_clock UNREGISTERED " "Parameter \"input_c1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_aclr NONE " "Parameter \"input_c1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_sclr NONE " "Parameter \"input_c1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_clock UNREGISTERED " "Parameter \"input_c2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_aclr NONE " "Parameter \"input_c2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_sclr NONE " "Parameter \"input_c2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_clock UNREGISTERED " "Parameter \"input_c3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_aclr NONE " "Parameter \"input_c3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_sclr NONE " "Parameter \"input_c3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_clock UNREGISTERED " "Parameter \"coefsel0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_aclr NONE " "Parameter \"coefsel0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_sclr NONE " "Parameter \"coefsel0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_clock UNREGISTERED " "Parameter \"coefsel1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_aclr NONE " "Parameter \"coefsel1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_sclr NONE " "Parameter \"coefsel1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_clock UNREGISTERED " "Parameter \"coefsel2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_aclr NONE " "Parameter \"coefsel2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_sclr NONE " "Parameter \"coefsel2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_clock UNREGISTERED " "Parameter \"coefsel3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_aclr NONE " "Parameter \"coefsel3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_sclr NONE " "Parameter \"coefsel3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_a UNREGISTERED " "Parameter \"signed_latency_clock_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_a NONE " "Parameter \"signed_latency_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_a NONE " "Parameter \"signed_latency_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_b UNREGISTERED " "Parameter \"signed_latency_clock_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_b NONE " "Parameter \"signed_latency_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_b NONE " "Parameter \"signed_latency_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock1 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr1 NONE " "Parameter \"addnsub_multiplier_latency_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr1 NONE " "Parameter \"addnsub_multiplier_latency_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock3 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr3 NONE " "Parameter \"addnsub_multiplier_latency_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr3 NONE " "Parameter \"addnsub_multiplier_latency_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_clock UNREGISTERED " "Parameter \"accum_sload_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_aclr NONE " "Parameter \"accum_sload_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_sclr NONE " "Parameter \"accum_sload_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424645880 ""}  } { { "FM_FFT/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_mult_add.vhd" 160 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670424645880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_b9us.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_b9us.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_b9us " "Found entity 1: altera_mult_add_b9us" {  } { { "db/altera_mult_add_b9us.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altera_mult_add_b9us.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424645944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424645944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_b9us FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_b9us:auto_generated " "Elaborating entity \"altera_mult_add_b9us\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_b9us:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424645945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_b9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_b9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_b9us.v" "altera_mult_add_rtl1" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altera_mult_add_b9us.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424645961 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_b9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_b9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_b9us.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altera_mult_add_b9us.v" 117 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424646051 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_b9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Instantiated megafunction \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_b9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_direction ADD " "Parameter \"accum_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_aclr NONE " "Parameter \"accum_sload_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_aclr NONE " "Parameter \"accum_sload_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_clock UNREGISTERED " "Parameter \"accum_sload_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_sclr NONE " "Parameter \"accum_sload_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_register UNREGISTERED " "Parameter \"accum_sload_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_sclr NONE " "Parameter \"accum_sload_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accumulator NO " "Parameter \"accumulator\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder1_rounding NO " "Parameter \"adder1_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder3_rounding NO " "Parameter \"adder3_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_aclr NONE " "Parameter \"addnsub1_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_aclr NONE " "Parameter \"addnsub1_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_register UNREGISTERED " "Parameter \"addnsub1_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_sclr NONE " "Parameter \"addnsub1_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_register UNREGISTERED " "Parameter \"addnsub1_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_sclr NONE " "Parameter \"addnsub1_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_aclr NONE " "Parameter \"addnsub3_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_aclr NONE " "Parameter \"addnsub3_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_register UNREGISTERED " "Parameter \"addnsub3_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_sclr NONE " "Parameter \"addnsub3_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_register UNREGISTERED " "Parameter \"addnsub3_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_sclr NONE " "Parameter \"addnsub3_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 NONE " "Parameter \"addnsub_multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr3 NONE " "Parameter \"addnsub_multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr1 NONE " "Parameter \"addnsub_multiplier_latency_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr3 NONE " "Parameter \"addnsub_multiplier_latency_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock1 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock3 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr1 NONE " "Parameter \"addnsub_multiplier_latency_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr3 NONE " "Parameter \"addnsub_multiplier_latency_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr1 NONE " "Parameter \"addnsub_multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr3 NONE " "Parameter \"addnsub_multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_aclr NONE " "Parameter \"chainout_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder NO " "Parameter \"chainout_adder\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder_direction ADD " "Parameter \"chainout_adder_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_register UNREGISTERED " "Parameter \"chainout_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_aclr NONE " "Parameter \"chainout_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_aclr NONE " "Parameter \"chainout_round_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_register UNREGISTERED " "Parameter \"chainout_round_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_sclr NONE " "Parameter \"chainout_round_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_aclr NONE " "Parameter \"chainout_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_register UNREGISTERED " "Parameter \"chainout_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_sclr NONE " "Parameter \"chainout_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_register UNREGISTERED " "Parameter \"chainout_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_sclr NONE " "Parameter \"chainout_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_rounding NO " "Parameter \"chainout_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_aclr NONE " "Parameter \"chainout_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_aclr NONE " "Parameter \"chainout_saturate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_register UNREGISTERED " "Parameter \"chainout_saturate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_sclr NONE " "Parameter \"chainout_saturate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_aclr NONE " "Parameter \"chainout_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_register UNREGISTERED " "Parameter \"chainout_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_sclr NONE " "Parameter \"chainout_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_register UNREGISTERED " "Parameter \"chainout_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_sclr NONE " "Parameter \"chainout_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturation NO " "Parameter \"chainout_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_sclr NONE " "Parameter \"chainout_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_0 0 " "Parameter \"coef0_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_1 0 " "Parameter \"coef0_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_2 0 " "Parameter \"coef0_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_3 0 " "Parameter \"coef0_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_4 0 " "Parameter \"coef0_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_5 0 " "Parameter \"coef0_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_6 0 " "Parameter \"coef0_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_7 0 " "Parameter \"coef0_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_0 0 " "Parameter \"coef1_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_1 0 " "Parameter \"coef1_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_2 0 " "Parameter \"coef1_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_3 0 " "Parameter \"coef1_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_4 0 " "Parameter \"coef1_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_5 0 " "Parameter \"coef1_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_6 0 " "Parameter \"coef1_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_7 0 " "Parameter \"coef1_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_0 0 " "Parameter \"coef2_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_1 0 " "Parameter \"coef2_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_2 0 " "Parameter \"coef2_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_3 0 " "Parameter \"coef2_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_4 0 " "Parameter \"coef2_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_5 0 " "Parameter \"coef2_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_6 0 " "Parameter \"coef2_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_7 0 " "Parameter \"coef2_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_0 0 " "Parameter \"coef3_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_1 0 " "Parameter \"coef3_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_2 0 " "Parameter \"coef3_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_3 0 " "Parameter \"coef3_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_4 0 " "Parameter \"coef3_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_5 0 " "Parameter \"coef3_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_6 0 " "Parameter \"coef3_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_7 0 " "Parameter \"coef3_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_aclr NONE " "Parameter \"coefsel0_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_aclr NONE " "Parameter \"coefsel0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_clock UNREGISTERED " "Parameter \"coefsel0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_sclr NONE " "Parameter \"coefsel0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_register UNREGISTERED " "Parameter \"coefsel0_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_sclr NONE " "Parameter \"coefsel0_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_aclr NONE " "Parameter \"coefsel1_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_aclr NONE " "Parameter \"coefsel1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_clock UNREGISTERED " "Parameter \"coefsel1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_sclr NONE " "Parameter \"coefsel1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_register UNREGISTERED " "Parameter \"coefsel1_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_sclr NONE " "Parameter \"coefsel1_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_aclr NONE " "Parameter \"coefsel2_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_aclr NONE " "Parameter \"coefsel2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_clock UNREGISTERED " "Parameter \"coefsel2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_sclr NONE " "Parameter \"coefsel2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_register UNREGISTERED " "Parameter \"coefsel2_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_sclr NONE " "Parameter \"coefsel2_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_aclr NONE " "Parameter \"coefsel3_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_aclr NONE " "Parameter \"coefsel3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_clock UNREGISTERED " "Parameter \"coefsel3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_sclr NONE " "Parameter \"coefsel3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_register UNREGISTERED " "Parameter \"coefsel3_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_sclr NONE " "Parameter \"coefsel3_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry AUTO " "Parameter \"dedicated_multiplier_circuitry\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "double_accum NO " "Parameter \"double_accum\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dsp_block_balancing Auto " "Parameter \"dsp_block_balancing\" = \"Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extra_latency 0 " "Parameter \"extra_latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_aclr ACLR0 " "Parameter \"input_a0_latency_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_clock CLOCK0 " "Parameter \"input_a0_latency_clock\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_sclr NONE " "Parameter \"input_a0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_aclr ACLR0 " "Parameter \"input_a1_latency_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_clock CLOCK0 " "Parameter \"input_a1_latency_clock\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_sclr NONE " "Parameter \"input_a1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_aclr NONE " "Parameter \"input_a2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_clock UNREGISTERED " "Parameter \"input_a2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_sclr NONE " "Parameter \"input_a2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_aclr NONE " "Parameter \"input_a3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_clock UNREGISTERED " "Parameter \"input_a3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_sclr NONE " "Parameter \"input_a3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 ACLR0 " "Parameter \"input_aclr_a0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 ACLR0 " "Parameter \"input_aclr_a1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 NONE " "Parameter \"input_aclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a3 NONE " "Parameter \"input_aclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 ACLR0 " "Parameter \"input_aclr_b0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 ACLR0 " "Parameter \"input_aclr_b1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 NONE " "Parameter \"input_aclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b3 NONE " "Parameter \"input_aclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c0 NONE " "Parameter \"input_aclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c1 NONE " "Parameter \"input_aclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c2 NONE " "Parameter \"input_aclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c3 NONE " "Parameter \"input_aclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_aclr ACLR0 " "Parameter \"input_b0_latency_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_clock CLOCK0 " "Parameter \"input_b0_latency_clock\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_sclr NONE " "Parameter \"input_b0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_aclr ACLR0 " "Parameter \"input_b1_latency_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_clock CLOCK0 " "Parameter \"input_b1_latency_clock\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_sclr NONE " "Parameter \"input_b1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_aclr NONE " "Parameter \"input_b2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_clock UNREGISTERED " "Parameter \"input_b2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_sclr NONE " "Parameter \"input_b2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_aclr NONE " "Parameter \"input_b3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_clock UNREGISTERED " "Parameter \"input_b3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_sclr NONE " "Parameter \"input_b3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_aclr NONE " "Parameter \"input_c0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_clock UNREGISTERED " "Parameter \"input_c0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_sclr NONE " "Parameter \"input_c0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_aclr NONE " "Parameter \"input_c1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_clock UNREGISTERED " "Parameter \"input_c1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_sclr NONE " "Parameter \"input_c1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_aclr NONE " "Parameter \"input_c2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_clock UNREGISTERED " "Parameter \"input_c2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_sclr NONE " "Parameter \"input_c2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_aclr NONE " "Parameter \"input_c3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_clock UNREGISTERED " "Parameter \"input_c3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_sclr NONE " "Parameter \"input_c3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 CLOCK0 " "Parameter \"input_register_a0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 CLOCK0 " "Parameter \"input_register_a1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 UNREGISTERED " "Parameter \"input_register_a2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a3 UNREGISTERED " "Parameter \"input_register_a3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 CLOCK0 " "Parameter \"input_register_b0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 CLOCK0 " "Parameter \"input_register_b1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 UNREGISTERED " "Parameter \"input_register_b2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b3 UNREGISTERED " "Parameter \"input_register_b3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c0 UNREGISTERED " "Parameter \"input_register_c0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c1 UNREGISTERED " "Parameter \"input_register_c1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c2 UNREGISTERED " "Parameter \"input_register_c2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c3 UNREGISTERED " "Parameter \"input_register_c3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a0 NONE " "Parameter \"input_sclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a1 NONE " "Parameter \"input_sclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a2 NONE " "Parameter \"input_sclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a3 NONE " "Parameter \"input_sclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b0 NONE " "Parameter \"input_sclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b1 NONE " "Parameter \"input_sclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b2 NONE " "Parameter \"input_sclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b3 NONE " "Parameter \"input_sclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c0 NONE " "Parameter \"input_sclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c1 NONE " "Parameter \"input_sclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c2 NONE " "Parameter \"input_sclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c3 NONE " "Parameter \"input_sclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a3 DATAA " "Parameter \"input_source_a3\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b3 DATAB " "Parameter \"input_source_b3\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "latency 1 " "Parameter \"latency\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_aclr NONE " "Parameter \"loadconst_control_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_register UNREGISTERED " "Parameter \"loadconst_control_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_sclr NONE " "Parameter \"loadconst_control_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_value 64 " "Parameter \"loadconst_value\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_aclr NONE " "Parameter \"mult01_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_register UNREGISTERED " "Parameter \"mult01_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_sclr NONE " "Parameter \"mult01_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_aclr NONE " "Parameter \"mult01_saturation_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_register UNREGISTERED " "Parameter \"mult01_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_sclr NONE " "Parameter \"mult01_saturation_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_aclr NONE " "Parameter \"mult23_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_register UNREGISTERED " "Parameter \"mult23_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_sclr NONE " "Parameter \"mult23_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_aclr NONE " "Parameter \"mult23_saturation_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_register UNREGISTERED " "Parameter \"mult23_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_sclr NONE " "Parameter \"mult23_saturation_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_rounding NO " "Parameter \"multiplier01_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_saturation NO " "Parameter \"multiplier01_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_rounding NO " "Parameter \"multiplier23_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_saturation NO " "Parameter \"multiplier23_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier3_direction ADD " "Parameter \"multiplier3_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 NONE " "Parameter \"multiplier_aclr0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 NONE " "Parameter \"multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 NONE " "Parameter \"multiplier_aclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr3 NONE " "Parameter \"multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 UNREGISTERED " "Parameter \"multiplier_register0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 UNREGISTERED " "Parameter \"multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 UNREGISTERED " "Parameter \"multiplier_register2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register3 UNREGISTERED " "Parameter \"multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr0 NONE " "Parameter \"multiplier_sclr0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr1 NONE " "Parameter \"multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr2 NONE " "Parameter \"multiplier_sclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr3 NONE " "Parameter \"multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_aclr NONE " "Parameter \"negate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_aclr NONE " "Parameter \"negate_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_clock UNREGISTERED " "Parameter \"negate_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_sclr NONE " "Parameter \"negate_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_register UNREGISTERED " "Parameter \"negate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_sclr NONE " "Parameter \"negate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 2 " "Parameter \"number_of_multipliers\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr ACLR0 " "Parameter \"output_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register CLOCK0 " "Parameter \"output_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_aclr NONE " "Parameter \"output_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_aclr NONE " "Parameter \"output_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_register UNREGISTERED " "Parameter \"output_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_sclr NONE " "Parameter \"output_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_register UNREGISTERED " "Parameter \"output_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_sclr NONE " "Parameter \"output_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_type NEAREST_INTEGER " "Parameter \"output_round_type\" = \"NEAREST_INTEGER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_rounding NO " "Parameter \"output_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_aclr NONE " "Parameter \"output_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_aclr NONE " "Parameter \"output_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_register UNREGISTERED " "Parameter \"output_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_sclr NONE " "Parameter \"output_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_register UNREGISTERED " "Parameter \"output_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_sclr NONE " "Parameter \"output_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_type ASYMMETRIC " "Parameter \"output_saturate_type\" = \"ASYMMETRIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturation NO " "Parameter \"output_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_sclr NONE " "Parameter \"output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_chainout_sat_is_overflow PORT_UNUSED " "Parameter \"port_chainout_sat_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_negate PORT_UNUSED " "Parameter \"port_negate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_output_is_overflow PORT_UNUSED " "Parameter \"port_output_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_0 ADD " "Parameter \"preadder_direction_0\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_1 ADD " "Parameter \"preadder_direction_1\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_2 ADD " "Parameter \"preadder_direction_2\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_3 ADD " "Parameter \"preadder_direction_3\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_mode SIMPLE " "Parameter \"preadder_mode\" = \"SIMPLE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a SIGNED " "Parameter \"representation_a\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b SIGNED " "Parameter \"representation_b\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_aclr NONE " "Parameter \"rotate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_aclr NONE " "Parameter \"rotate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_register UNREGISTERED " "Parameter \"rotate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_sclr NONE " "Parameter \"rotate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_aclr NONE " "Parameter \"rotate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_register UNREGISTERED " "Parameter \"rotate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_sclr NONE " "Parameter \"rotate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_register UNREGISTERED " "Parameter \"rotate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_sclr NONE " "Parameter \"rotate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_aclr NONE " "Parameter \"scanouta_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_register UNREGISTERED " "Parameter \"scanouta_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_sclr NONE " "Parameter \"scanouta_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family Cyclone V " "Parameter \"selected_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_mode NO " "Parameter \"shift_mode\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_aclr NONE " "Parameter \"shift_right_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_aclr NONE " "Parameter \"shift_right_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_register UNREGISTERED " "Parameter \"shift_right_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_sclr NONE " "Parameter \"shift_right_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_aclr NONE " "Parameter \"shift_right_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_register UNREGISTERED " "Parameter \"shift_right_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_sclr NONE " "Parameter \"shift_right_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_register UNREGISTERED " "Parameter \"shift_right_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_sclr NONE " "Parameter \"shift_right_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a NONE " "Parameter \"signed_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b NONE " "Parameter \"signed_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_a NONE " "Parameter \"signed_latency_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_b NONE " "Parameter \"signed_latency_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_a UNREGISTERED " "Parameter \"signed_latency_clock_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_b UNREGISTERED " "Parameter \"signed_latency_clock_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_a NONE " "Parameter \"signed_latency_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_b NONE " "Parameter \"signed_latency_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_a NONE " "Parameter \"signed_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_b NONE " "Parameter \"signed_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr1 NONE " "Parameter \"systolic_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr3 NONE " "Parameter \"systolic_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr1 NONE " "Parameter \"systolic_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr3 NONE " "Parameter \"systolic_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_sload_accum_port NO " "Parameter \"use_sload_accum_port\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_subnadd NO " "Parameter \"use_subnadd\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 18 " "Parameter \"width_b\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_c 16 " "Parameter \"width_c\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_chainin 1 " "Parameter \"width_chainin\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_coef 18 " "Parameter \"width_coef\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_msb 17 " "Parameter \"width_msb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 35 " "Parameter \"width_result\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_saturate_sign 1 " "Parameter \"width_saturate_sign\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_aclr NONE " "Parameter \"zero_chainout_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_register UNREGISTERED " "Parameter \"zero_chainout_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_sclr NONE " "Parameter \"zero_chainout_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_aclr NONE " "Parameter \"zero_loopback_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_aclr NONE " "Parameter \"zero_loopback_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_register UNREGISTERED " "Parameter \"zero_loopback_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_sclr NONE " "Parameter \"zero_loopback_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_aclr NONE " "Parameter \"zero_loopback_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_register UNREGISTERED " "Parameter \"zero_loopback_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_sclr NONE " "Parameter \"zero_loopback_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_register UNREGISTERED " "Parameter \"zero_loopback_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_sclr NONE " "Parameter \"zero_loopback_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add_rtl " "Parameter \"lpm_type\" = \"altera_mult_add_rtl\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646054 ""}  } { { "db/altera_mult_add_b9us.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altera_mult_add_b9us.v" 117 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670424646054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_b9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_b9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424646667 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_b9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_b9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_b9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\", which is child of megafunction instantiation \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_b9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } } { "db/altera_mult_add_b9us.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altera_mult_add_b9us.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424646698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_roundsat FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|auk_dspip_roundsat:\\NONA10_C_Mult_Archs:gen_small_mult:round_real " "Elaborating entity \"auk_dspip_roundsat\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|auk_dspip_roundsat:\\NONA10_C_Mult_Archs:gen_small_mult:round_real\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" "\\NONA10_C_Mult_Archs:gen_small_mult:round_real" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" 1439 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424646763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_bfi FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst " "Elaborating entity \"auk_dspip_r22sdf_bfi\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "\\gen_bfi:bfi_inst" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 730 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424646826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_addsub FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst " "Elaborating entity \"auk_dspip_r22sdf_addsub\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" "del_in_real_comp_inst" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" 477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424646890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" "\\gen_fixed:lpm_add_sub_component" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424646906 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component " "Elaborated megafunction instantiation \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" 154 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424646922 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component " "Instantiated megafunction \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 18 " "Parameter \"LPM_WIDTH\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UNUSED " "Parameter \"LPM_DIRECTION\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT = NO, CIN_USED = YES " "Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT = NO, CIN_USED = YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424646922 ""}  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" 154 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670424646922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_47j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_47j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_47j " "Found entity 1: add_sub_47j" {  } { { "db/add_sub_47j.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/add_sub_47j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424646968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424646968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_47j FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component\|add_sub_47j:auto_generated " "Elaborating entity \"add_sub_47j\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component\|add_sub_47j:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424646968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_bf_control FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_bf_control:bf_control_inst " "Elaborating entity \"auk_dspip_r22sdf_bf_control\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_bf_control:bf_control_inst\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" "bf_control_inst" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" 603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424647161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_delay FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real " "Elaborating entity \"auk_dspip_r22sdf_delay\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "\\gen_bfi:bfi_delblk_real" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424647254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_dual_port_ram FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component " "Elaborating entity \"altera_fft_dual_port_ram\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "\\gen_m4k_delay:ram_component" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424647323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "\\old_ram_gen:old_ram_component" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424647339 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborated megafunction instantiation \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424647354 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component " "Instantiated megafunction \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424647354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR0 " "Parameter \"address_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424647354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424647354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424647354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424647354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424647354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424647354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424647354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424647354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424647354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424647354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424647354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424647354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424647354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424647354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424647354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424647354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424647354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424647354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424647354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424647354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424647354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424647354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1022 " "Parameter \"numwords_a\" = \"1022\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424647354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1022 " "Parameter \"numwords_b\" = \"1022\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424647354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424647354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424647354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR0 " "Parameter \"outdata_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424647354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424647354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424647354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424647354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424647354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424647354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424647354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424647354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424647354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424647354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424647354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 36 " "Parameter \"width_a\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424647354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 36 " "Parameter \"width_b\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424647354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424647354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424647354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424647354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424647354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424647354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424647354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424647354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424647354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424647354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424647354 ""}  } { { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670424647354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4g04.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4g04.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4g04 " "Found entity 1: altsyncram_4g04" {  } { { "db/altsyncram_4g04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_4g04.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424647417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424647417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4g04 FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_4g04:auto_generated " "Elaborating entity \"altsyncram_4g04\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_4g04:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424647418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|counter_module:\\gen_m4k_delay:move_wrptr_inst " "Elaborating entity \"counter_module\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|counter_module:\\gen_m4k_delay:move_wrptr_inst\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "\\gen_m4k_delay:move_wrptr_inst" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424647482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_bfii FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst " "Elaborating entity \"auk_dspip_r22sdf_bfii\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "\\gen_bfii:bfii_inst" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424647569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_addsub FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst " "Elaborating entity \"auk_dspip_r22sdf_addsub\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" "del_in_real_comp_inst" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" 449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424647679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" "\\gen_fixed:lpm_add_sub_component" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424647698 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component " "Elaborated megafunction instantiation \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" 154 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424647714 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component " "Instantiated megafunction \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 19 " "Parameter \"LPM_WIDTH\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424647714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UNUSED " "Parameter \"LPM_DIRECTION\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424647714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424647714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424647714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424647714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT = NO, CIN_USED = YES " "Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT = NO, CIN_USED = YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424647714 ""}  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" 154 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670424647714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_77j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_77j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_77j " "Found entity 1: add_sub_77j" {  } { { "db/add_sub_77j.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/add_sub_77j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424647779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424647779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_77j FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component\|add_sub_77j:auto_generated " "Elaborating entity \"add_sub_77j\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component\|add_sub_77j:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424647780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_bf_control FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_bf_control:bf_control_inst " "Elaborating entity \"auk_dspip_r22sdf_bf_control\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_bf_control:bf_control_inst\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" "bf_control_inst" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" 572 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424647978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_delay FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real " "Elaborating entity \"auk_dspip_r22sdf_delay\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "\\gen_bfii:bfii_delblk_real" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424648054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_dual_port_ram FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component " "Elaborating entity \"altera_fft_dual_port_ram\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "\\gen_m4k_delay:ram_component" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424648116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "\\old_ram_gen:old_ram_component" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424648132 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborated megafunction instantiation \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424648148 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component " "Instantiated megafunction \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424648148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR0 " "Parameter \"address_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424648148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424648148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424648148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424648148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424648148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424648148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424648148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424648148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424648148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424648148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424648148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424648148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424648148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424648148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424648148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424648148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424648148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424648148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424648148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424648148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424648148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424648148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 510 " "Parameter \"numwords_a\" = \"510\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424648148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 510 " "Parameter \"numwords_b\" = \"510\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424648148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424648148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424648148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR0 " "Parameter \"outdata_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424648148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424648148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424648148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424648148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424648148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424648148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424648148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424648148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424648148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424648148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424648148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 38 " "Parameter \"width_a\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424648148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 38 " "Parameter \"width_b\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424648148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424648148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424648148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424648148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424648148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424648148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424648148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424648148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424648148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424648148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424648148 ""}  } { { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670424648148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qa04.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qa04.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qa04 " "Found entity 1: altsyncram_qa04" {  } { { "db/altsyncram_qa04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_qa04.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424648239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424648239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qa04 FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_qa04:auto_generated " "Elaborating entity \"altsyncram_qa04\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_qa04:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424648239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|counter_module:\\gen_m4k_delay:move_wrptr_inst " "Elaborating entity \"counter_module\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|counter_module:\\gen_m4k_delay:move_wrptr_inst\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "\\gen_m4k_delay:move_wrptr_inst" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424648338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_twrom FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2 " "Elaborating entity \"auk_dspip_r22sdf_twrom\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424648451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst " "Elaborating entity \"counter_module\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424648579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst " "Elaborating entity \"counter_module\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424648633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst " "Elaborating entity \"counter_module\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424648670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst " "Elaborating entity \"counter_module\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424648717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_single_port_rom FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real " "Elaborating entity \"altera_fft_single_port_rom\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "\\gen_optimized_memory_delayed:single_port_rom_component_real" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424648764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "\\old_ram_gen:old_ram_component" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424648811 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborated megafunction instantiation \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424648826 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component " "Instantiated megafunction \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424648826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424648826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424648826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424648826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424648826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424648826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424648826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424648826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424648826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424648826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424648826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424648826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424648826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424648826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424648826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424648826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424648826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424648826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424648826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424648826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file FM_FFT_FM_FFT_opt_twr1.hex " "Parameter \"init_file\" = \"FM_FFT_FM_FFT_opt_twr1.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424648826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424648826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424648826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2049 " "Parameter \"numwords_a\" = \"2049\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424648826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424648826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424648826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424648826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424648826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424648826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424648826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424648826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424648826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424648826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424648826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424648826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424648826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424648826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424648826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 18 " "Parameter \"width_a\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424648826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424648826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424648826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424648826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424648826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424648826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424648826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424648826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424648826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424648826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424648826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424648826 ""}  } { { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670424648826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pt34.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pt34.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pt34 " "Found entity 1: altsyncram_pt34" {  } { { "db/altsyncram_pt34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_pt34.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424648892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424648892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pt34 FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_pt34:auto_generated " "Elaborating entity \"altsyncram_pt34\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_pt34:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424648892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_stage FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage " "Elaborating entity \"auk_dspip_r22sdf_stage\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "\\gen_natural_order_core:gen_stages:2:r22_stage" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424649097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_cma FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst " "Elaborating entity \"auk_dspip_r22sdf_cma\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "\\gen_cma:cma_fixedpt:cma_inst" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424649176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_mult_add FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real " "Elaborating entity \"altera_fft_mult_add\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" "\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" 1386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424649341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_mult_add_new FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst " "Elaborating entity \"altera_fft_mult_add_new\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\"" {  } { { "FM_FFT/synthesis/submodules/altera_fft_mult_add.vhd" "\\use_new_mult_add_gen:mult_add_inst" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_mult_add.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424649403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst " "Elaborating entity \"altera_mult_add\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\"" {  } { { "FM_FFT/synthesis/submodules/altera_fft_mult_add.vhd" "mult_add_inst" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_mult_add.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424649804 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst " "Elaborated megafunction instantiation \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\"" {  } { { "FM_FFT/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_mult_add.vhd" 160 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424649804 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst " "Instantiated megafunction \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extra_latency 0 " "Parameter \"extra_latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry AUTO " "Parameter \"dedicated_multiplier_circuitry\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dsp_block_balancing AUTO " "Parameter \"dsp_block_balancing\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family Cyclone V " "Parameter \"selected_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add " "Parameter \"lpm_type\" = \"altera_mult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 19 " "Parameter \"width_a\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 CLOCK0 " "Parameter \"input_register_a0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 ACLR0 " "Parameter \"input_aclr_a0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a0 NONE " "Parameter \"input_sclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 CLOCK0 " "Parameter \"input_register_a1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 ACLR0 " "Parameter \"input_aclr_a1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a1 NONE " "Parameter \"input_sclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 UNREGISTERED " "Parameter \"input_register_a2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 NONE " "Parameter \"input_aclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a2 NONE " "Parameter \"input_sclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a3 UNREGISTERED " "Parameter \"input_register_a3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a3 NONE " "Parameter \"input_aclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a3 NONE " "Parameter \"input_sclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a3 DATAA " "Parameter \"input_source_a3\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 18 " "Parameter \"width_b\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 CLOCK0 " "Parameter \"input_register_b0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 ACLR0 " "Parameter \"input_aclr_b0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b0 NONE " "Parameter \"input_sclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 CLOCK0 " "Parameter \"input_register_b1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 ACLR0 " "Parameter \"input_aclr_b1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b1 NONE " "Parameter \"input_sclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 UNREGISTERED " "Parameter \"input_register_b2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 NONE " "Parameter \"input_aclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b2 NONE " "Parameter \"input_sclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b3 UNREGISTERED " "Parameter \"input_register_b3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b3 NONE " "Parameter \"input_aclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b3 NONE " "Parameter \"input_sclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b3 DATAB " "Parameter \"input_source_b3\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_c 16 " "Parameter \"width_c\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c0 UNREGISTERED " "Parameter \"input_register_c0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c0 NONE " "Parameter \"input_aclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c0 NONE " "Parameter \"input_sclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c1 UNREGISTERED " "Parameter \"input_register_c1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c1 NONE " "Parameter \"input_aclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c1 NONE " "Parameter \"input_sclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c2 UNREGISTERED " "Parameter \"input_register_c2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c2 NONE " "Parameter \"input_aclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c2 NONE " "Parameter \"input_sclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c3 UNREGISTERED " "Parameter \"input_register_c3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c3 NONE " "Parameter \"input_aclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c3 NONE " "Parameter \"input_sclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 38 " "Parameter \"width_result\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register CLOCK0 " "Parameter \"output_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr ACLR0 " "Parameter \"output_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_sclr NONE " "Parameter \"output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a SIGNED " "Parameter \"representation_a\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a NONE " "Parameter \"signed_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_a NONE " "Parameter \"signed_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a UNREGISTERED " "Parameter \"signed_pipeline_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a NONE " "Parameter \"signed_pipeline_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_sclr_a NONE " "Parameter \"signed_pipeline_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b SIGNED " "Parameter \"representation_b\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b NONE " "Parameter \"signed_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_b NONE " "Parameter \"signed_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b UNREGISTERED " "Parameter \"signed_pipeline_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b NONE " "Parameter \"signed_pipeline_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_sclr_b NONE " "Parameter \"signed_pipeline_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 2 " "Parameter \"number_of_multipliers\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction SUB " "Parameter \"multiplier1_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier3_direction ADD " "Parameter \"multiplier3_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 UNREGISTERED " "Parameter \"multiplier_register0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 NONE " "Parameter \"multiplier_aclr0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr0 NONE " "Parameter \"multiplier_sclr0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 UNREGISTERED " "Parameter \"multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 NONE " "Parameter \"multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr1 NONE " "Parameter \"multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 UNREGISTERED " "Parameter \"multiplier_register2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 NONE " "Parameter \"multiplier_aclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr2 NONE " "Parameter \"multiplier_sclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register3 UNREGISTERED " "Parameter \"multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr3 NONE " "Parameter \"multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr3 NONE " "Parameter \"multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 NONE " "Parameter \"addnsub_multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr1 NONE " "Parameter \"addnsub_multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 NONE " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_subnadd NO " "Parameter \"use_subnadd\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr3 NONE " "Parameter \"addnsub_multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr3 NONE " "Parameter \"addnsub_multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_pipeline_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr3 NONE " "Parameter \"addnsub_multiplier_pipeline_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_sclr3 NONE " "Parameter \"addnsub_multiplier_pipeline_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder1_rounding NO " "Parameter \"adder1_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_register UNREGISTERED " "Parameter \"addnsub1_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_aclr NONE " "Parameter \"addnsub1_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_sclr NONE " "Parameter \"addnsub1_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_register UNREGISTERED " "Parameter \"addnsub1_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_aclr NONE " "Parameter \"addnsub1_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_sclr NONE " "Parameter \"addnsub1_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder3_rounding NO " "Parameter \"adder3_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_register UNREGISTERED " "Parameter \"addnsub3_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_aclr NONE " "Parameter \"addnsub3_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_sclr NONE " "Parameter \"addnsub3_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_register UNREGISTERED " "Parameter \"addnsub3_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_aclr NONE " "Parameter \"addnsub3_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_sclr NONE " "Parameter \"addnsub3_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_rounding NO " "Parameter \"multiplier01_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_register UNREGISTERED " "Parameter \"mult01_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_aclr NONE " "Parameter \"mult01_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_sclr NONE " "Parameter \"mult01_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_rounding NO " "Parameter \"multiplier23_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_register UNREGISTERED " "Parameter \"mult23_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_aclr NONE " "Parameter \"mult23_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_sclr NONE " "Parameter \"mult23_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_msb 17 " "Parameter \"width_msb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_rounding NO " "Parameter \"output_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_type NEAREST_INTEGER " "Parameter \"output_round_type\" = \"NEAREST_INTEGER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_register UNREGISTERED " "Parameter \"output_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_aclr NONE " "Parameter \"output_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_sclr NONE " "Parameter \"output_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_register UNREGISTERED " "Parameter \"output_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_aclr NONE " "Parameter \"output_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_sclr NONE " "Parameter \"output_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_rounding NO " "Parameter \"chainout_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_register UNREGISTERED " "Parameter \"chainout_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_aclr NONE " "Parameter \"chainout_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_sclr NONE " "Parameter \"chainout_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_register UNREGISTERED " "Parameter \"chainout_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_aclr NONE " "Parameter \"chainout_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_sclr NONE " "Parameter \"chainout_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_register UNREGISTERED " "Parameter \"chainout_round_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_aclr NONE " "Parameter \"chainout_round_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_sclr NONE " "Parameter \"chainout_round_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_saturation NO " "Parameter \"multiplier01_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_register UNREGISTERED " "Parameter \"mult01_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_aclr NONE " "Parameter \"mult01_saturation_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_sclr NONE " "Parameter \"mult01_saturation_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_saturation NO " "Parameter \"multiplier23_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_register UNREGISTERED " "Parameter \"mult23_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_aclr NONE " "Parameter \"mult23_saturation_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_sclr NONE " "Parameter \"mult23_saturation_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_mult0_is_saturated UNUSED " "Parameter \"port_mult0_is_saturated\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_mult1_is_saturated UNUSED " "Parameter \"port_mult1_is_saturated\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_mult2_is_saturated UNUSED " "Parameter \"port_mult2_is_saturated\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_mult3_is_saturated UNUSED " "Parameter \"port_mult3_is_saturated\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_saturate_sign 1 " "Parameter \"width_saturate_sign\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturation NO " "Parameter \"output_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_output_is_overflow PORT_UNUSED " "Parameter \"port_output_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_type ASYMMETRIC " "Parameter \"output_saturate_type\" = \"ASYMMETRIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_register UNREGISTERED " "Parameter \"output_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_aclr NONE " "Parameter \"output_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_sclr NONE " "Parameter \"output_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_register UNREGISTERED " "Parameter \"output_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_aclr NONE " "Parameter \"output_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_sclr NONE " "Parameter \"output_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturation NO " "Parameter \"chainout_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_chainout_sat_is_overflow PORT_UNUSED " "Parameter \"port_chainout_sat_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_register UNREGISTERED " "Parameter \"chainout_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_aclr NONE " "Parameter \"chainout_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_sclr NONE " "Parameter \"chainout_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_register UNREGISTERED " "Parameter \"chainout_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_aclr NONE " "Parameter \"chainout_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_sclr NONE " "Parameter \"chainout_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_register UNREGISTERED " "Parameter \"chainout_saturate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_aclr NONE " "Parameter \"chainout_saturate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chaionut_saturate_output_sclr NONE " "Parameter \"chaionut_saturate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_register UNREGISTERED " "Parameter \"scanouta_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_aclr NONE " "Parameter \"scanouta_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_sclr NONE " "Parameter \"scanouta_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_chainin 1 " "Parameter \"width_chainin\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder NO " "Parameter \"chainout_adder\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder_direction ADD " "Parameter \"chainout_adder_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_register UNREGISTERED " "Parameter \"chainout_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_aclr NONE " "Parameter \"chainout_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_sclr NONE " "Parameter \"chainout_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_negate PORT_UNUSED " "Parameter \"port_negate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_register UNREGISTERED " "Parameter \"negate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_aclr NONE " "Parameter \"negate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_sclr NONE " "Parameter \"negate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_clock UNREGISTERED " "Parameter \"negate_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_aclr NONE " "Parameter \"negate_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_sclr NONE " "Parameter \"negate_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_register UNREGISTERED " "Parameter \"zero_chainout_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_aclr NONE " "Parameter \"zero_chainout_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_sclr NONE " "Parameter \"zero_chainout_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_mode NO " "Parameter \"shift_mode\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_register UNREGISTERED " "Parameter \"rotate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_aclr NONE " "Parameter \"rotate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_sclr NONE " "Parameter \"rotate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_register UNREGISTERED " "Parameter \"rotate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_aclr NONE " "Parameter \"rotate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_sclr NONE " "Parameter \"rotate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_register UNREGISTERED " "Parameter \"rotate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_aclr NONE " "Parameter \"rotate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_sclr NONE " "Parameter \"rotate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_register UNREGISTERED " "Parameter \"shift_right_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_aclr NONE " "Parameter \"shift_right_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_sclr NONE " "Parameter \"shift_right_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_register UNREGISTERED " "Parameter \"shift_right_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_aclr NONE " "Parameter \"shift_right_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_sclr NONE " "Parameter \"shift_right_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_register UNREGISTERED " "Parameter \"shift_right_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_aclr NONE " "Parameter \"shift_right_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_outpur_sclr NONE " "Parameter \"shift_right_outpur_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_register UNREGISTERED " "Parameter \"zero_loopback_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_aclr NONE " "Parameter \"zero_loopback_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_sclr NONE " "Parameter \"zero_loopback_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_register UNREGISTERED " "Parameter \"zero_loopback_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_aclr NONE " "Parameter \"zero_loopback_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_sclr NONE " "Parameter \"zero_loopback_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_register UNREGISTERED " "Parameter \"zero_loopback_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_aclr NONE " "Parameter \"zero_loopback_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_sclr NONE " "Parameter \"zero_loopback_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accumulator NO " "Parameter \"accumulator\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_direction ADD " "Parameter \"accum_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "double_accum NO " "Parameter \"double_accum\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_value 64 " "Parameter \"loadconst_value\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_sload_accum_port NO " "Parameter \"use_sload_accum_port\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_register UNREGISTERED " "Parameter \"accum_sload_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_aclr NONE " "Parameter \"accum_sload_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_sclr NONE " "Parameter \"accum_sload_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_pipeline_register UNREGISTERED " "Parameter \"accum_sload_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_pipeline_aclr NONE " "Parameter \"accum_sload_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_pipeline_sclr NONE " "Parameter \"accum_sload_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_register UNREGISTERED " "Parameter \"loadconst_control_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_aclr NONE " "Parameter \"loadconst_control_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_sclr NONE " "Parameter \"loadconst_control_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr1 NONE " "Parameter \"systolic_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr1 NONE " "Parameter \"systolic_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr3 NONE " "Parameter \"systolic_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr3 NONE " "Parameter \"systolic_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_mode SIMPLE " "Parameter \"preadder_mode\" = \"SIMPLE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_0 ADD " "Parameter \"preadder_direction_0\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_1 ADD " "Parameter \"preadder_direction_1\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_2 ADD " "Parameter \"preadder_direction_2\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_3 ADD " "Parameter \"preadder_direction_3\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_coef 18 " "Parameter \"width_coef\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_register UNREGISTERED " "Parameter \"coefsel0_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_aclr NONE " "Parameter \"coefsel0_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_sclr NONE " "Parameter \"coefsel0_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_register UNREGISTERED " "Parameter \"coefsel1_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_aclr NONE " "Parameter \"coefsel1_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_sclr NONE " "Parameter \"coefsel1_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_register UNREGISTERED " "Parameter \"coefsel2_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_aclr NONE " "Parameter \"coefsel2_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_sclr NONE " "Parameter \"coefsel2_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_register UNREGISTERED " "Parameter \"coefsel3_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_aclr NONE " "Parameter \"coefsel3_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_sclr NONE " "Parameter \"coefsel3_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_0 0 " "Parameter \"coef0_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_1 0 " "Parameter \"coef0_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_2 0 " "Parameter \"coef0_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_3 0 " "Parameter \"coef0_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_4 0 " "Parameter \"coef0_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_5 0 " "Parameter \"coef0_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_6 0 " "Parameter \"coef0_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_7 0 " "Parameter \"coef0_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_0 0 " "Parameter \"coef1_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_1 0 " "Parameter \"coef1_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_2 0 " "Parameter \"coef1_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_3 0 " "Parameter \"coef1_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_4 0 " "Parameter \"coef1_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_5 0 " "Parameter \"coef1_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_6 0 " "Parameter \"coef1_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_7 0 " "Parameter \"coef1_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_0 0 " "Parameter \"coef2_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_1 0 " "Parameter \"coef2_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_2 0 " "Parameter \"coef2_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_3 0 " "Parameter \"coef2_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_4 0 " "Parameter \"coef2_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_5 0 " "Parameter \"coef2_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_6 0 " "Parameter \"coef2_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_7 0 " "Parameter \"coef2_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_0 0 " "Parameter \"coef3_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_1 0 " "Parameter \"coef3_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_2 0 " "Parameter \"coef3_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_3 0 " "Parameter \"coef3_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_4 0 " "Parameter \"coef3_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_5 0 " "Parameter \"coef3_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_6 0 " "Parameter \"coef3_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_7 0 " "Parameter \"coef3_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "latency 1 " "Parameter \"latency\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_clock CLOCK0 " "Parameter \"input_a0_latency_clock\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_aclr ACLR0 " "Parameter \"input_a0_latency_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_sclr NONE " "Parameter \"input_a0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_clock CLOCK0 " "Parameter \"input_a1_latency_clock\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_aclr ACLR0 " "Parameter \"input_a1_latency_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_sclr NONE " "Parameter \"input_a1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_clock UNREGISTERED " "Parameter \"input_a2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_aclr NONE " "Parameter \"input_a2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_sclr NONE " "Parameter \"input_a2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_clock UNREGISTERED " "Parameter \"input_a3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_aclr NONE " "Parameter \"input_a3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_sclr NONE " "Parameter \"input_a3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_clock CLOCK0 " "Parameter \"input_b0_latency_clock\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_aclr ACLR0 " "Parameter \"input_b0_latency_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_sclr NONE " "Parameter \"input_b0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_clock CLOCK0 " "Parameter \"input_b1_latency_clock\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_aclr ACLR0 " "Parameter \"input_b1_latency_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_sclr NONE " "Parameter \"input_b1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_clock UNREGISTERED " "Parameter \"input_b2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_aclr NONE " "Parameter \"input_b2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_sclr NONE " "Parameter \"input_b2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_clock UNREGISTERED " "Parameter \"input_b3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_aclr NONE " "Parameter \"input_b3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_sclr NONE " "Parameter \"input_b3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_clock UNREGISTERED " "Parameter \"input_c0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_aclr NONE " "Parameter \"input_c0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_sclr NONE " "Parameter \"input_c0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_clock UNREGISTERED " "Parameter \"input_c1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_aclr NONE " "Parameter \"input_c1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_sclr NONE " "Parameter \"input_c1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_clock UNREGISTERED " "Parameter \"input_c2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_aclr NONE " "Parameter \"input_c2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_sclr NONE " "Parameter \"input_c2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_clock UNREGISTERED " "Parameter \"input_c3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_aclr NONE " "Parameter \"input_c3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_sclr NONE " "Parameter \"input_c3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_clock UNREGISTERED " "Parameter \"coefsel0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_aclr NONE " "Parameter \"coefsel0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_sclr NONE " "Parameter \"coefsel0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_clock UNREGISTERED " "Parameter \"coefsel1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_aclr NONE " "Parameter \"coefsel1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_sclr NONE " "Parameter \"coefsel1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_clock UNREGISTERED " "Parameter \"coefsel2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_aclr NONE " "Parameter \"coefsel2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_sclr NONE " "Parameter \"coefsel2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_clock UNREGISTERED " "Parameter \"coefsel3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_aclr NONE " "Parameter \"coefsel3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_sclr NONE " "Parameter \"coefsel3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_a UNREGISTERED " "Parameter \"signed_latency_clock_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_a NONE " "Parameter \"signed_latency_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_a NONE " "Parameter \"signed_latency_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_b UNREGISTERED " "Parameter \"signed_latency_clock_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_b NONE " "Parameter \"signed_latency_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_b NONE " "Parameter \"signed_latency_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock1 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr1 NONE " "Parameter \"addnsub_multiplier_latency_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr1 NONE " "Parameter \"addnsub_multiplier_latency_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock3 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr3 NONE " "Parameter \"addnsub_multiplier_latency_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr3 NONE " "Parameter \"addnsub_multiplier_latency_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_clock UNREGISTERED " "Parameter \"accum_sload_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_aclr NONE " "Parameter \"accum_sload_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_sclr NONE " "Parameter \"accum_sload_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649819 ""}  } { { "FM_FFT/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_mult_add.vhd" 160 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670424649819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_c9us.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_c9us.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_c9us " "Found entity 1: altera_mult_add_c9us" {  } { { "db/altera_mult_add_c9us.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altera_mult_add_c9us.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424649866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424649866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_c9us FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_c9us:auto_generated " "Elaborating entity \"altera_mult_add_c9us\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_c9us:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424649882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_c9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_c9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_c9us.v" "altera_mult_add_rtl1" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altera_mult_add_c9us.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424649897 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_c9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_c9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_c9us.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altera_mult_add_c9us.v" 117 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424649989 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_c9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Instantiated megafunction \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_c9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_direction ADD " "Parameter \"accum_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_aclr NONE " "Parameter \"accum_sload_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_aclr NONE " "Parameter \"accum_sload_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_clock UNREGISTERED " "Parameter \"accum_sload_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_sclr NONE " "Parameter \"accum_sload_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_register UNREGISTERED " "Parameter \"accum_sload_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_sclr NONE " "Parameter \"accum_sload_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accumulator NO " "Parameter \"accumulator\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder1_rounding NO " "Parameter \"adder1_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder3_rounding NO " "Parameter \"adder3_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_aclr NONE " "Parameter \"addnsub1_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_aclr NONE " "Parameter \"addnsub1_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_register UNREGISTERED " "Parameter \"addnsub1_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_sclr NONE " "Parameter \"addnsub1_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_register UNREGISTERED " "Parameter \"addnsub1_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_sclr NONE " "Parameter \"addnsub1_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_aclr NONE " "Parameter \"addnsub3_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_aclr NONE " "Parameter \"addnsub3_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_register UNREGISTERED " "Parameter \"addnsub3_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_sclr NONE " "Parameter \"addnsub3_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_register UNREGISTERED " "Parameter \"addnsub3_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_sclr NONE " "Parameter \"addnsub3_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 NONE " "Parameter \"addnsub_multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr3 NONE " "Parameter \"addnsub_multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr1 NONE " "Parameter \"addnsub_multiplier_latency_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr3 NONE " "Parameter \"addnsub_multiplier_latency_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock1 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock3 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr1 NONE " "Parameter \"addnsub_multiplier_latency_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr3 NONE " "Parameter \"addnsub_multiplier_latency_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr1 NONE " "Parameter \"addnsub_multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr3 NONE " "Parameter \"addnsub_multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_aclr NONE " "Parameter \"chainout_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder NO " "Parameter \"chainout_adder\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder_direction ADD " "Parameter \"chainout_adder_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_register UNREGISTERED " "Parameter \"chainout_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_aclr NONE " "Parameter \"chainout_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_aclr NONE " "Parameter \"chainout_round_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_register UNREGISTERED " "Parameter \"chainout_round_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_sclr NONE " "Parameter \"chainout_round_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_aclr NONE " "Parameter \"chainout_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_register UNREGISTERED " "Parameter \"chainout_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_sclr NONE " "Parameter \"chainout_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_register UNREGISTERED " "Parameter \"chainout_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_sclr NONE " "Parameter \"chainout_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_rounding NO " "Parameter \"chainout_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_aclr NONE " "Parameter \"chainout_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_aclr NONE " "Parameter \"chainout_saturate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_register UNREGISTERED " "Parameter \"chainout_saturate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_sclr NONE " "Parameter \"chainout_saturate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_aclr NONE " "Parameter \"chainout_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_register UNREGISTERED " "Parameter \"chainout_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_sclr NONE " "Parameter \"chainout_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_register UNREGISTERED " "Parameter \"chainout_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_sclr NONE " "Parameter \"chainout_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturation NO " "Parameter \"chainout_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_sclr NONE " "Parameter \"chainout_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_0 0 " "Parameter \"coef0_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_1 0 " "Parameter \"coef0_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_2 0 " "Parameter \"coef0_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_3 0 " "Parameter \"coef0_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_4 0 " "Parameter \"coef0_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_5 0 " "Parameter \"coef0_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_6 0 " "Parameter \"coef0_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_7 0 " "Parameter \"coef0_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_0 0 " "Parameter \"coef1_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_1 0 " "Parameter \"coef1_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_2 0 " "Parameter \"coef1_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_3 0 " "Parameter \"coef1_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_4 0 " "Parameter \"coef1_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_5 0 " "Parameter \"coef1_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_6 0 " "Parameter \"coef1_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_7 0 " "Parameter \"coef1_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_0 0 " "Parameter \"coef2_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_1 0 " "Parameter \"coef2_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_2 0 " "Parameter \"coef2_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_3 0 " "Parameter \"coef2_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_4 0 " "Parameter \"coef2_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_5 0 " "Parameter \"coef2_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_6 0 " "Parameter \"coef2_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_7 0 " "Parameter \"coef2_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_0 0 " "Parameter \"coef3_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_1 0 " "Parameter \"coef3_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_2 0 " "Parameter \"coef3_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_3 0 " "Parameter \"coef3_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_4 0 " "Parameter \"coef3_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_5 0 " "Parameter \"coef3_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_6 0 " "Parameter \"coef3_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_7 0 " "Parameter \"coef3_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_aclr NONE " "Parameter \"coefsel0_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_aclr NONE " "Parameter \"coefsel0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_clock UNREGISTERED " "Parameter \"coefsel0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_sclr NONE " "Parameter \"coefsel0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_register UNREGISTERED " "Parameter \"coefsel0_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_sclr NONE " "Parameter \"coefsel0_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_aclr NONE " "Parameter \"coefsel1_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_aclr NONE " "Parameter \"coefsel1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_clock UNREGISTERED " "Parameter \"coefsel1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_sclr NONE " "Parameter \"coefsel1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_register UNREGISTERED " "Parameter \"coefsel1_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_sclr NONE " "Parameter \"coefsel1_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_aclr NONE " "Parameter \"coefsel2_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_aclr NONE " "Parameter \"coefsel2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_clock UNREGISTERED " "Parameter \"coefsel2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_sclr NONE " "Parameter \"coefsel2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_register UNREGISTERED " "Parameter \"coefsel2_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_sclr NONE " "Parameter \"coefsel2_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_aclr NONE " "Parameter \"coefsel3_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_aclr NONE " "Parameter \"coefsel3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_clock UNREGISTERED " "Parameter \"coefsel3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_sclr NONE " "Parameter \"coefsel3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_register UNREGISTERED " "Parameter \"coefsel3_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_sclr NONE " "Parameter \"coefsel3_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry AUTO " "Parameter \"dedicated_multiplier_circuitry\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "double_accum NO " "Parameter \"double_accum\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dsp_block_balancing Auto " "Parameter \"dsp_block_balancing\" = \"Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extra_latency 0 " "Parameter \"extra_latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_aclr ACLR0 " "Parameter \"input_a0_latency_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_clock CLOCK0 " "Parameter \"input_a0_latency_clock\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_sclr NONE " "Parameter \"input_a0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_aclr ACLR0 " "Parameter \"input_a1_latency_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_clock CLOCK0 " "Parameter \"input_a1_latency_clock\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_sclr NONE " "Parameter \"input_a1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_aclr NONE " "Parameter \"input_a2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_clock UNREGISTERED " "Parameter \"input_a2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_sclr NONE " "Parameter \"input_a2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_aclr NONE " "Parameter \"input_a3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_clock UNREGISTERED " "Parameter \"input_a3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_sclr NONE " "Parameter \"input_a3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 ACLR0 " "Parameter \"input_aclr_a0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 ACLR0 " "Parameter \"input_aclr_a1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 NONE " "Parameter \"input_aclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a3 NONE " "Parameter \"input_aclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 ACLR0 " "Parameter \"input_aclr_b0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 ACLR0 " "Parameter \"input_aclr_b1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 NONE " "Parameter \"input_aclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b3 NONE " "Parameter \"input_aclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c0 NONE " "Parameter \"input_aclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c1 NONE " "Parameter \"input_aclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c2 NONE " "Parameter \"input_aclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c3 NONE " "Parameter \"input_aclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_aclr ACLR0 " "Parameter \"input_b0_latency_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_clock CLOCK0 " "Parameter \"input_b0_latency_clock\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_sclr NONE " "Parameter \"input_b0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_aclr ACLR0 " "Parameter \"input_b1_latency_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_clock CLOCK0 " "Parameter \"input_b1_latency_clock\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_sclr NONE " "Parameter \"input_b1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_aclr NONE " "Parameter \"input_b2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_clock UNREGISTERED " "Parameter \"input_b2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_sclr NONE " "Parameter \"input_b2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_aclr NONE " "Parameter \"input_b3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_clock UNREGISTERED " "Parameter \"input_b3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_sclr NONE " "Parameter \"input_b3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_aclr NONE " "Parameter \"input_c0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_clock UNREGISTERED " "Parameter \"input_c0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_sclr NONE " "Parameter \"input_c0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_aclr NONE " "Parameter \"input_c1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_clock UNREGISTERED " "Parameter \"input_c1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_sclr NONE " "Parameter \"input_c1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_aclr NONE " "Parameter \"input_c2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_clock UNREGISTERED " "Parameter \"input_c2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_sclr NONE " "Parameter \"input_c2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_aclr NONE " "Parameter \"input_c3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_clock UNREGISTERED " "Parameter \"input_c3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_sclr NONE " "Parameter \"input_c3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 CLOCK0 " "Parameter \"input_register_a0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 CLOCK0 " "Parameter \"input_register_a1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 UNREGISTERED " "Parameter \"input_register_a2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a3 UNREGISTERED " "Parameter \"input_register_a3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 CLOCK0 " "Parameter \"input_register_b0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 CLOCK0 " "Parameter \"input_register_b1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 UNREGISTERED " "Parameter \"input_register_b2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b3 UNREGISTERED " "Parameter \"input_register_b3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c0 UNREGISTERED " "Parameter \"input_register_c0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c1 UNREGISTERED " "Parameter \"input_register_c1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c2 UNREGISTERED " "Parameter \"input_register_c2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c3 UNREGISTERED " "Parameter \"input_register_c3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a0 NONE " "Parameter \"input_sclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a1 NONE " "Parameter \"input_sclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a2 NONE " "Parameter \"input_sclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a3 NONE " "Parameter \"input_sclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b0 NONE " "Parameter \"input_sclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b1 NONE " "Parameter \"input_sclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b2 NONE " "Parameter \"input_sclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b3 NONE " "Parameter \"input_sclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c0 NONE " "Parameter \"input_sclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c1 NONE " "Parameter \"input_sclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c2 NONE " "Parameter \"input_sclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c3 NONE " "Parameter \"input_sclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a3 DATAA " "Parameter \"input_source_a3\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b3 DATAB " "Parameter \"input_source_b3\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "latency 1 " "Parameter \"latency\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_aclr NONE " "Parameter \"loadconst_control_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_register UNREGISTERED " "Parameter \"loadconst_control_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_sclr NONE " "Parameter \"loadconst_control_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_value 64 " "Parameter \"loadconst_value\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_aclr NONE " "Parameter \"mult01_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_register UNREGISTERED " "Parameter \"mult01_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_sclr NONE " "Parameter \"mult01_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_aclr NONE " "Parameter \"mult01_saturation_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_register UNREGISTERED " "Parameter \"mult01_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_sclr NONE " "Parameter \"mult01_saturation_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_aclr NONE " "Parameter \"mult23_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_register UNREGISTERED " "Parameter \"mult23_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_sclr NONE " "Parameter \"mult23_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_aclr NONE " "Parameter \"mult23_saturation_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_register UNREGISTERED " "Parameter \"mult23_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_sclr NONE " "Parameter \"mult23_saturation_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_rounding NO " "Parameter \"multiplier01_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_saturation NO " "Parameter \"multiplier01_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction SUB " "Parameter \"multiplier1_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_rounding NO " "Parameter \"multiplier23_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_saturation NO " "Parameter \"multiplier23_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier3_direction ADD " "Parameter \"multiplier3_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 NONE " "Parameter \"multiplier_aclr0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 NONE " "Parameter \"multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 NONE " "Parameter \"multiplier_aclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr3 NONE " "Parameter \"multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 UNREGISTERED " "Parameter \"multiplier_register0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 UNREGISTERED " "Parameter \"multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 UNREGISTERED " "Parameter \"multiplier_register2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register3 UNREGISTERED " "Parameter \"multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr0 NONE " "Parameter \"multiplier_sclr0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr1 NONE " "Parameter \"multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr2 NONE " "Parameter \"multiplier_sclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr3 NONE " "Parameter \"multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_aclr NONE " "Parameter \"negate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_aclr NONE " "Parameter \"negate_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_clock UNREGISTERED " "Parameter \"negate_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_sclr NONE " "Parameter \"negate_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_register UNREGISTERED " "Parameter \"negate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_sclr NONE " "Parameter \"negate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 2 " "Parameter \"number_of_multipliers\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr ACLR0 " "Parameter \"output_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register CLOCK0 " "Parameter \"output_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_aclr NONE " "Parameter \"output_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_aclr NONE " "Parameter \"output_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_register UNREGISTERED " "Parameter \"output_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_sclr NONE " "Parameter \"output_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_register UNREGISTERED " "Parameter \"output_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_sclr NONE " "Parameter \"output_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_type NEAREST_INTEGER " "Parameter \"output_round_type\" = \"NEAREST_INTEGER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_rounding NO " "Parameter \"output_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_aclr NONE " "Parameter \"output_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_aclr NONE " "Parameter \"output_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_register UNREGISTERED " "Parameter \"output_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_sclr NONE " "Parameter \"output_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_register UNREGISTERED " "Parameter \"output_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_sclr NONE " "Parameter \"output_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_type ASYMMETRIC " "Parameter \"output_saturate_type\" = \"ASYMMETRIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturation NO " "Parameter \"output_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_sclr NONE " "Parameter \"output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_chainout_sat_is_overflow PORT_UNUSED " "Parameter \"port_chainout_sat_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_negate PORT_UNUSED " "Parameter \"port_negate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_output_is_overflow PORT_UNUSED " "Parameter \"port_output_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_0 ADD " "Parameter \"preadder_direction_0\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_1 ADD " "Parameter \"preadder_direction_1\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_2 ADD " "Parameter \"preadder_direction_2\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_3 ADD " "Parameter \"preadder_direction_3\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_mode SIMPLE " "Parameter \"preadder_mode\" = \"SIMPLE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a SIGNED " "Parameter \"representation_a\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b SIGNED " "Parameter \"representation_b\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_aclr NONE " "Parameter \"rotate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_aclr NONE " "Parameter \"rotate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_register UNREGISTERED " "Parameter \"rotate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_sclr NONE " "Parameter \"rotate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_aclr NONE " "Parameter \"rotate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_register UNREGISTERED " "Parameter \"rotate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_sclr NONE " "Parameter \"rotate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_register UNREGISTERED " "Parameter \"rotate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_sclr NONE " "Parameter \"rotate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_aclr NONE " "Parameter \"scanouta_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_register UNREGISTERED " "Parameter \"scanouta_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_sclr NONE " "Parameter \"scanouta_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family Cyclone V " "Parameter \"selected_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_mode NO " "Parameter \"shift_mode\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_aclr NONE " "Parameter \"shift_right_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_aclr NONE " "Parameter \"shift_right_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_register UNREGISTERED " "Parameter \"shift_right_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_sclr NONE " "Parameter \"shift_right_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_aclr NONE " "Parameter \"shift_right_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_register UNREGISTERED " "Parameter \"shift_right_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_sclr NONE " "Parameter \"shift_right_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_register UNREGISTERED " "Parameter \"shift_right_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_sclr NONE " "Parameter \"shift_right_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a NONE " "Parameter \"signed_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b NONE " "Parameter \"signed_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_a NONE " "Parameter \"signed_latency_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_b NONE " "Parameter \"signed_latency_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_a UNREGISTERED " "Parameter \"signed_latency_clock_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_b UNREGISTERED " "Parameter \"signed_latency_clock_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_a NONE " "Parameter \"signed_latency_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_b NONE " "Parameter \"signed_latency_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_a NONE " "Parameter \"signed_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_b NONE " "Parameter \"signed_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr1 NONE " "Parameter \"systolic_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr3 NONE " "Parameter \"systolic_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr1 NONE " "Parameter \"systolic_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr3 NONE " "Parameter \"systolic_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_sload_accum_port NO " "Parameter \"use_sload_accum_port\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_subnadd NO " "Parameter \"use_subnadd\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 19 " "Parameter \"width_a\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 18 " "Parameter \"width_b\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_c 16 " "Parameter \"width_c\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_chainin 1 " "Parameter \"width_chainin\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_coef 18 " "Parameter \"width_coef\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_msb 17 " "Parameter \"width_msb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 38 " "Parameter \"width_result\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_saturate_sign 1 " "Parameter \"width_saturate_sign\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_aclr NONE " "Parameter \"zero_chainout_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_register UNREGISTERED " "Parameter \"zero_chainout_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_sclr NONE " "Parameter \"zero_chainout_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_aclr NONE " "Parameter \"zero_loopback_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_aclr NONE " "Parameter \"zero_loopback_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_register UNREGISTERED " "Parameter \"zero_loopback_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_sclr NONE " "Parameter \"zero_loopback_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_aclr NONE " "Parameter \"zero_loopback_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_register UNREGISTERED " "Parameter \"zero_loopback_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_sclr NONE " "Parameter \"zero_loopback_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_register UNREGISTERED " "Parameter \"zero_loopback_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_sclr NONE " "Parameter \"zero_loopback_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add_rtl " "Parameter \"lpm_type\" = \"altera_mult_add_rtl\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424649989 ""}  } { { "db/altera_mult_add_c9us.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altera_mult_add_c9us.v" 117 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670424649989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_c9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_c9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424650004 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_c9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_c9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_c9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\", which is child of megafunction instantiation \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_c9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } } { "db/altera_mult_add_c9us.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altera_mult_add_c9us.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424650020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_c9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_c9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424650035 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_c9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_c9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_c9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_c9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } } { "db/altera_mult_add_c9us.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altera_mult_add_c9us.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424650035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_c9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_2 " "Elaborating entity \"ama_register_function\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_c9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_2\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_2" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2017 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424650051 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_c9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_2 FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_c9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_c9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_2\", which is child of megafunction instantiation \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_c9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2017 0 0 } } { "db/altera_mult_add_c9us.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altera_mult_add_c9us.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424650067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_latency_function FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_c9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_latency_function:data0_pipeline_reg_block " "Elaborating entity \"ama_latency_function\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_c9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_latency_function:data0_pipeline_reg_block\"" {  } { { "altera_mult_add_rtl.v" "data0_pipeline_reg_block" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2052 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424650082 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_c9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_latency_function:data0_pipeline_reg_block FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_c9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_c9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_latency_function:data0_pipeline_reg_block\", which is child of megafunction instantiation \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_c9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2052 0 0 } } { "db/altera_mult_add_c9us.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altera_mult_add_c9us.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424650098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_c9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_c9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424650114 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_c9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_c9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_c9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_c9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } } { "db/altera_mult_add_c9us.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altera_mult_add_c9us.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424650129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_c9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_c9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424650336 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_c9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_c9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_c9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\", which is child of megafunction instantiation \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_c9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } } { "db/altera_mult_add_c9us.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altera_mult_add_c9us.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424650351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_c9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_c9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424650351 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_c9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_c9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_c9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\", which is child of megafunction instantiation \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_c9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } } { "db/altera_mult_add_c9us.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altera_mult_add_c9us.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424650382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_c9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_c9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424650414 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_c9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_c9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_c9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_c9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } } { "db/altera_mult_add_c9us.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altera_mult_add_c9us.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424650429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_c9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_c9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424650679 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_c9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_c9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_c9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\", which is child of megafunction instantiation \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_c9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } } { "db/altera_mult_add_c9us.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altera_mult_add_c9us.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424650695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_c9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_signed_extension_function:mult_input_a_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_c9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_signed_extension_function:mult_input_a_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "mult_input_a_ext_block_0" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2985 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424650695 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_c9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_signed_extension_function:mult_input_a_ext_block_0 FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_c9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_c9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_signed_extension_function:mult_input_a_ext_block_0\", which is child of megafunction instantiation \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_c9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2985 0 0 } } { "db/altera_mult_add_c9us.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altera_mult_add_c9us.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424650710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_c9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_c9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424650757 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_c9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_c9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_c9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\", which is child of megafunction instantiation \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_c9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } } { "db/altera_mult_add_c9us.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altera_mult_add_c9us.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424650775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_c9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_c9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424650807 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_c9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_c9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_c9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\", which is child of megafunction instantiation \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_c9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } } { "db/altera_mult_add_c9us.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altera_mult_add_c9us.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424650822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_c9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_c9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424650838 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_c9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_c9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_c9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_c9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } } { "db/altera_mult_add_c9us.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altera_mult_add_c9us.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424650838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_c9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_c9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424650885 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_c9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_c9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_c9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_c9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } } { "db/altera_mult_add_c9us.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altera_mult_add_c9us.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424650885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_c9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_c9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424650916 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_c9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_c9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_c9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\", which is child of megafunction instantiation \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_c9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } } { "db/altera_mult_add_c9us.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altera_mult_add_c9us.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424650932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_mult_add FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag " "Elaborating entity \"altera_fft_mult_add\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" "\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" 1408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424650979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_mult_add_new FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst " "Elaborating entity \"altera_fft_mult_add_new\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\"" {  } { { "FM_FFT/synthesis/submodules/altera_fft_mult_add.vhd" "\\use_new_mult_add_gen:mult_add_inst" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_mult_add.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424651044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst " "Elaborating entity \"altera_mult_add\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\"" {  } { { "FM_FFT/synthesis/submodules/altera_fft_mult_add.vhd" "mult_add_inst" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_mult_add.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424651455 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst " "Elaborated megafunction instantiation \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\"" {  } { { "FM_FFT/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_mult_add.vhd" 160 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424651471 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst " "Instantiated megafunction \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extra_latency 0 " "Parameter \"extra_latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry AUTO " "Parameter \"dedicated_multiplier_circuitry\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dsp_block_balancing AUTO " "Parameter \"dsp_block_balancing\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family Cyclone V " "Parameter \"selected_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add " "Parameter \"lpm_type\" = \"altera_mult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 19 " "Parameter \"width_a\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 CLOCK0 " "Parameter \"input_register_a0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 ACLR0 " "Parameter \"input_aclr_a0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a0 NONE " "Parameter \"input_sclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 CLOCK0 " "Parameter \"input_register_a1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 ACLR0 " "Parameter \"input_aclr_a1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a1 NONE " "Parameter \"input_sclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 UNREGISTERED " "Parameter \"input_register_a2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 NONE " "Parameter \"input_aclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a2 NONE " "Parameter \"input_sclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a3 UNREGISTERED " "Parameter \"input_register_a3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a3 NONE " "Parameter \"input_aclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a3 NONE " "Parameter \"input_sclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a3 DATAA " "Parameter \"input_source_a3\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 18 " "Parameter \"width_b\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 CLOCK0 " "Parameter \"input_register_b0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 ACLR0 " "Parameter \"input_aclr_b0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b0 NONE " "Parameter \"input_sclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 CLOCK0 " "Parameter \"input_register_b1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 ACLR0 " "Parameter \"input_aclr_b1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b1 NONE " "Parameter \"input_sclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 UNREGISTERED " "Parameter \"input_register_b2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 NONE " "Parameter \"input_aclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b2 NONE " "Parameter \"input_sclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b3 UNREGISTERED " "Parameter \"input_register_b3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b3 NONE " "Parameter \"input_aclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b3 NONE " "Parameter \"input_sclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b3 DATAB " "Parameter \"input_source_b3\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_c 16 " "Parameter \"width_c\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c0 UNREGISTERED " "Parameter \"input_register_c0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c0 NONE " "Parameter \"input_aclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c0 NONE " "Parameter \"input_sclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c1 UNREGISTERED " "Parameter \"input_register_c1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c1 NONE " "Parameter \"input_aclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c1 NONE " "Parameter \"input_sclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c2 UNREGISTERED " "Parameter \"input_register_c2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c2 NONE " "Parameter \"input_aclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c2 NONE " "Parameter \"input_sclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c3 UNREGISTERED " "Parameter \"input_register_c3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c3 NONE " "Parameter \"input_aclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c3 NONE " "Parameter \"input_sclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 38 " "Parameter \"width_result\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register CLOCK0 " "Parameter \"output_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr ACLR0 " "Parameter \"output_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_sclr NONE " "Parameter \"output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a SIGNED " "Parameter \"representation_a\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a NONE " "Parameter \"signed_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_a NONE " "Parameter \"signed_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a UNREGISTERED " "Parameter \"signed_pipeline_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a NONE " "Parameter \"signed_pipeline_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_sclr_a NONE " "Parameter \"signed_pipeline_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b SIGNED " "Parameter \"representation_b\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b NONE " "Parameter \"signed_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_b NONE " "Parameter \"signed_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b UNREGISTERED " "Parameter \"signed_pipeline_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b NONE " "Parameter \"signed_pipeline_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_sclr_b NONE " "Parameter \"signed_pipeline_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 2 " "Parameter \"number_of_multipliers\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier3_direction ADD " "Parameter \"multiplier3_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 UNREGISTERED " "Parameter \"multiplier_register0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 NONE " "Parameter \"multiplier_aclr0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr0 NONE " "Parameter \"multiplier_sclr0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 UNREGISTERED " "Parameter \"multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 NONE " "Parameter \"multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr1 NONE " "Parameter \"multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 UNREGISTERED " "Parameter \"multiplier_register2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 NONE " "Parameter \"multiplier_aclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr2 NONE " "Parameter \"multiplier_sclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register3 UNREGISTERED " "Parameter \"multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr3 NONE " "Parameter \"multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr3 NONE " "Parameter \"multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 NONE " "Parameter \"addnsub_multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr1 NONE " "Parameter \"addnsub_multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 NONE " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_subnadd NO " "Parameter \"use_subnadd\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr3 NONE " "Parameter \"addnsub_multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr3 NONE " "Parameter \"addnsub_multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_pipeline_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr3 NONE " "Parameter \"addnsub_multiplier_pipeline_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_sclr3 NONE " "Parameter \"addnsub_multiplier_pipeline_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder1_rounding NO " "Parameter \"adder1_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_register UNREGISTERED " "Parameter \"addnsub1_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_aclr NONE " "Parameter \"addnsub1_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_sclr NONE " "Parameter \"addnsub1_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_register UNREGISTERED " "Parameter \"addnsub1_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_aclr NONE " "Parameter \"addnsub1_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_sclr NONE " "Parameter \"addnsub1_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder3_rounding NO " "Parameter \"adder3_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_register UNREGISTERED " "Parameter \"addnsub3_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_aclr NONE " "Parameter \"addnsub3_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_sclr NONE " "Parameter \"addnsub3_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_register UNREGISTERED " "Parameter \"addnsub3_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_aclr NONE " "Parameter \"addnsub3_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_sclr NONE " "Parameter \"addnsub3_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_rounding NO " "Parameter \"multiplier01_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_register UNREGISTERED " "Parameter \"mult01_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_aclr NONE " "Parameter \"mult01_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_sclr NONE " "Parameter \"mult01_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_rounding NO " "Parameter \"multiplier23_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_register UNREGISTERED " "Parameter \"mult23_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_aclr NONE " "Parameter \"mult23_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_sclr NONE " "Parameter \"mult23_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_msb 17 " "Parameter \"width_msb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_rounding NO " "Parameter \"output_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_type NEAREST_INTEGER " "Parameter \"output_round_type\" = \"NEAREST_INTEGER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_register UNREGISTERED " "Parameter \"output_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_aclr NONE " "Parameter \"output_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_sclr NONE " "Parameter \"output_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_register UNREGISTERED " "Parameter \"output_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_aclr NONE " "Parameter \"output_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_sclr NONE " "Parameter \"output_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_rounding NO " "Parameter \"chainout_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_register UNREGISTERED " "Parameter \"chainout_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_aclr NONE " "Parameter \"chainout_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_sclr NONE " "Parameter \"chainout_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_register UNREGISTERED " "Parameter \"chainout_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_aclr NONE " "Parameter \"chainout_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_sclr NONE " "Parameter \"chainout_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_register UNREGISTERED " "Parameter \"chainout_round_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_aclr NONE " "Parameter \"chainout_round_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_sclr NONE " "Parameter \"chainout_round_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_saturation NO " "Parameter \"multiplier01_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_register UNREGISTERED " "Parameter \"mult01_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_aclr NONE " "Parameter \"mult01_saturation_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_sclr NONE " "Parameter \"mult01_saturation_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_saturation NO " "Parameter \"multiplier23_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_register UNREGISTERED " "Parameter \"mult23_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_aclr NONE " "Parameter \"mult23_saturation_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_sclr NONE " "Parameter \"mult23_saturation_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_mult0_is_saturated UNUSED " "Parameter \"port_mult0_is_saturated\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_mult1_is_saturated UNUSED " "Parameter \"port_mult1_is_saturated\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_mult2_is_saturated UNUSED " "Parameter \"port_mult2_is_saturated\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_mult3_is_saturated UNUSED " "Parameter \"port_mult3_is_saturated\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_saturate_sign 1 " "Parameter \"width_saturate_sign\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturation NO " "Parameter \"output_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_output_is_overflow PORT_UNUSED " "Parameter \"port_output_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_type ASYMMETRIC " "Parameter \"output_saturate_type\" = \"ASYMMETRIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_register UNREGISTERED " "Parameter \"output_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_aclr NONE " "Parameter \"output_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_sclr NONE " "Parameter \"output_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_register UNREGISTERED " "Parameter \"output_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_aclr NONE " "Parameter \"output_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_sclr NONE " "Parameter \"output_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturation NO " "Parameter \"chainout_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_chainout_sat_is_overflow PORT_UNUSED " "Parameter \"port_chainout_sat_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_register UNREGISTERED " "Parameter \"chainout_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_aclr NONE " "Parameter \"chainout_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_sclr NONE " "Parameter \"chainout_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_register UNREGISTERED " "Parameter \"chainout_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_aclr NONE " "Parameter \"chainout_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_sclr NONE " "Parameter \"chainout_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_register UNREGISTERED " "Parameter \"chainout_saturate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_aclr NONE " "Parameter \"chainout_saturate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chaionut_saturate_output_sclr NONE " "Parameter \"chaionut_saturate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_register UNREGISTERED " "Parameter \"scanouta_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_aclr NONE " "Parameter \"scanouta_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_sclr NONE " "Parameter \"scanouta_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_chainin 1 " "Parameter \"width_chainin\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder NO " "Parameter \"chainout_adder\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder_direction ADD " "Parameter \"chainout_adder_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_register UNREGISTERED " "Parameter \"chainout_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_aclr NONE " "Parameter \"chainout_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_sclr NONE " "Parameter \"chainout_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_negate PORT_UNUSED " "Parameter \"port_negate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_register UNREGISTERED " "Parameter \"negate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_aclr NONE " "Parameter \"negate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_sclr NONE " "Parameter \"negate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_clock UNREGISTERED " "Parameter \"negate_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_aclr NONE " "Parameter \"negate_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_sclr NONE " "Parameter \"negate_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_register UNREGISTERED " "Parameter \"zero_chainout_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_aclr NONE " "Parameter \"zero_chainout_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_sclr NONE " "Parameter \"zero_chainout_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_mode NO " "Parameter \"shift_mode\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_register UNREGISTERED " "Parameter \"rotate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_aclr NONE " "Parameter \"rotate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_sclr NONE " "Parameter \"rotate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_register UNREGISTERED " "Parameter \"rotate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_aclr NONE " "Parameter \"rotate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_sclr NONE " "Parameter \"rotate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_register UNREGISTERED " "Parameter \"rotate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_aclr NONE " "Parameter \"rotate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_sclr NONE " "Parameter \"rotate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_register UNREGISTERED " "Parameter \"shift_right_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_aclr NONE " "Parameter \"shift_right_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_sclr NONE " "Parameter \"shift_right_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_register UNREGISTERED " "Parameter \"shift_right_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_aclr NONE " "Parameter \"shift_right_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_sclr NONE " "Parameter \"shift_right_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_register UNREGISTERED " "Parameter \"shift_right_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_aclr NONE " "Parameter \"shift_right_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_outpur_sclr NONE " "Parameter \"shift_right_outpur_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_register UNREGISTERED " "Parameter \"zero_loopback_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_aclr NONE " "Parameter \"zero_loopback_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_sclr NONE " "Parameter \"zero_loopback_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_register UNREGISTERED " "Parameter \"zero_loopback_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_aclr NONE " "Parameter \"zero_loopback_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_sclr NONE " "Parameter \"zero_loopback_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_register UNREGISTERED " "Parameter \"zero_loopback_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_aclr NONE " "Parameter \"zero_loopback_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_sclr NONE " "Parameter \"zero_loopback_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accumulator NO " "Parameter \"accumulator\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_direction ADD " "Parameter \"accum_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "double_accum NO " "Parameter \"double_accum\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_value 64 " "Parameter \"loadconst_value\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_sload_accum_port NO " "Parameter \"use_sload_accum_port\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_register UNREGISTERED " "Parameter \"accum_sload_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_aclr NONE " "Parameter \"accum_sload_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_sclr NONE " "Parameter \"accum_sload_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_pipeline_register UNREGISTERED " "Parameter \"accum_sload_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_pipeline_aclr NONE " "Parameter \"accum_sload_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_pipeline_sclr NONE " "Parameter \"accum_sload_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_register UNREGISTERED " "Parameter \"loadconst_control_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_aclr NONE " "Parameter \"loadconst_control_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_sclr NONE " "Parameter \"loadconst_control_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr1 NONE " "Parameter \"systolic_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr1 NONE " "Parameter \"systolic_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr3 NONE " "Parameter \"systolic_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr3 NONE " "Parameter \"systolic_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_mode SIMPLE " "Parameter \"preadder_mode\" = \"SIMPLE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_0 ADD " "Parameter \"preadder_direction_0\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_1 ADD " "Parameter \"preadder_direction_1\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_2 ADD " "Parameter \"preadder_direction_2\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_3 ADD " "Parameter \"preadder_direction_3\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_coef 18 " "Parameter \"width_coef\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_register UNREGISTERED " "Parameter \"coefsel0_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_aclr NONE " "Parameter \"coefsel0_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_sclr NONE " "Parameter \"coefsel0_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_register UNREGISTERED " "Parameter \"coefsel1_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_aclr NONE " "Parameter \"coefsel1_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_sclr NONE " "Parameter \"coefsel1_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_register UNREGISTERED " "Parameter \"coefsel2_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_aclr NONE " "Parameter \"coefsel2_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_sclr NONE " "Parameter \"coefsel2_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_register UNREGISTERED " "Parameter \"coefsel3_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_aclr NONE " "Parameter \"coefsel3_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_sclr NONE " "Parameter \"coefsel3_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_0 0 " "Parameter \"coef0_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_1 0 " "Parameter \"coef0_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_2 0 " "Parameter \"coef0_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_3 0 " "Parameter \"coef0_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_4 0 " "Parameter \"coef0_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_5 0 " "Parameter \"coef0_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_6 0 " "Parameter \"coef0_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_7 0 " "Parameter \"coef0_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_0 0 " "Parameter \"coef1_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_1 0 " "Parameter \"coef1_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_2 0 " "Parameter \"coef1_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_3 0 " "Parameter \"coef1_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_4 0 " "Parameter \"coef1_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_5 0 " "Parameter \"coef1_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_6 0 " "Parameter \"coef1_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_7 0 " "Parameter \"coef1_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_0 0 " "Parameter \"coef2_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_1 0 " "Parameter \"coef2_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_2 0 " "Parameter \"coef2_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_3 0 " "Parameter \"coef2_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_4 0 " "Parameter \"coef2_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_5 0 " "Parameter \"coef2_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_6 0 " "Parameter \"coef2_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_7 0 " "Parameter \"coef2_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_0 0 " "Parameter \"coef3_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_1 0 " "Parameter \"coef3_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_2 0 " "Parameter \"coef3_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_3 0 " "Parameter \"coef3_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_4 0 " "Parameter \"coef3_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_5 0 " "Parameter \"coef3_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_6 0 " "Parameter \"coef3_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_7 0 " "Parameter \"coef3_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "latency 1 " "Parameter \"latency\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_clock CLOCK0 " "Parameter \"input_a0_latency_clock\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_aclr ACLR0 " "Parameter \"input_a0_latency_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_sclr NONE " "Parameter \"input_a0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_clock CLOCK0 " "Parameter \"input_a1_latency_clock\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_aclr ACLR0 " "Parameter \"input_a1_latency_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_sclr NONE " "Parameter \"input_a1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_clock UNREGISTERED " "Parameter \"input_a2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_aclr NONE " "Parameter \"input_a2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_sclr NONE " "Parameter \"input_a2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_clock UNREGISTERED " "Parameter \"input_a3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_aclr NONE " "Parameter \"input_a3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_sclr NONE " "Parameter \"input_a3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_clock CLOCK0 " "Parameter \"input_b0_latency_clock\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_aclr ACLR0 " "Parameter \"input_b0_latency_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_sclr NONE " "Parameter \"input_b0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_clock CLOCK0 " "Parameter \"input_b1_latency_clock\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_aclr ACLR0 " "Parameter \"input_b1_latency_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_sclr NONE " "Parameter \"input_b1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_clock UNREGISTERED " "Parameter \"input_b2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_aclr NONE " "Parameter \"input_b2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_sclr NONE " "Parameter \"input_b2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_clock UNREGISTERED " "Parameter \"input_b3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_aclr NONE " "Parameter \"input_b3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_sclr NONE " "Parameter \"input_b3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_clock UNREGISTERED " "Parameter \"input_c0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_aclr NONE " "Parameter \"input_c0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_sclr NONE " "Parameter \"input_c0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_clock UNREGISTERED " "Parameter \"input_c1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_aclr NONE " "Parameter \"input_c1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_sclr NONE " "Parameter \"input_c1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_clock UNREGISTERED " "Parameter \"input_c2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_aclr NONE " "Parameter \"input_c2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_sclr NONE " "Parameter \"input_c2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_clock UNREGISTERED " "Parameter \"input_c3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_aclr NONE " "Parameter \"input_c3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_sclr NONE " "Parameter \"input_c3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_clock UNREGISTERED " "Parameter \"coefsel0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_aclr NONE " "Parameter \"coefsel0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_sclr NONE " "Parameter \"coefsel0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_clock UNREGISTERED " "Parameter \"coefsel1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_aclr NONE " "Parameter \"coefsel1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_sclr NONE " "Parameter \"coefsel1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_clock UNREGISTERED " "Parameter \"coefsel2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_aclr NONE " "Parameter \"coefsel2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_sclr NONE " "Parameter \"coefsel2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_clock UNREGISTERED " "Parameter \"coefsel3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_aclr NONE " "Parameter \"coefsel3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_sclr NONE " "Parameter \"coefsel3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_a UNREGISTERED " "Parameter \"signed_latency_clock_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_a NONE " "Parameter \"signed_latency_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_a NONE " "Parameter \"signed_latency_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_b UNREGISTERED " "Parameter \"signed_latency_clock_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_b NONE " "Parameter \"signed_latency_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_b NONE " "Parameter \"signed_latency_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock1 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr1 NONE " "Parameter \"addnsub_multiplier_latency_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr1 NONE " "Parameter \"addnsub_multiplier_latency_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock3 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr3 NONE " "Parameter \"addnsub_multiplier_latency_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr3 NONE " "Parameter \"addnsub_multiplier_latency_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_clock UNREGISTERED " "Parameter \"accum_sload_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_aclr NONE " "Parameter \"accum_sload_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_sclr NONE " "Parameter \"accum_sload_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651471 ""}  } { { "FM_FFT/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_mult_add.vhd" 160 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670424651471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_d9us.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_d9us.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_d9us " "Found entity 1: altera_mult_add_d9us" {  } { { "db/altera_mult_add_d9us.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altera_mult_add_d9us.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424651536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424651536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_d9us FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_d9us:auto_generated " "Elaborating entity \"altera_mult_add_d9us\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_d9us:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424651536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_d9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_d9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_d9us.v" "altera_mult_add_rtl1" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altera_mult_add_d9us.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424651567 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_d9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_d9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_d9us.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altera_mult_add_d9us.v" 117 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424651632 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_d9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Instantiated megafunction \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_d9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_direction ADD " "Parameter \"accum_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_aclr NONE " "Parameter \"accum_sload_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_aclr NONE " "Parameter \"accum_sload_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_clock UNREGISTERED " "Parameter \"accum_sload_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_sclr NONE " "Parameter \"accum_sload_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_register UNREGISTERED " "Parameter \"accum_sload_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_sclr NONE " "Parameter \"accum_sload_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accumulator NO " "Parameter \"accumulator\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder1_rounding NO " "Parameter \"adder1_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder3_rounding NO " "Parameter \"adder3_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_aclr NONE " "Parameter \"addnsub1_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_aclr NONE " "Parameter \"addnsub1_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_register UNREGISTERED " "Parameter \"addnsub1_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_sclr NONE " "Parameter \"addnsub1_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_register UNREGISTERED " "Parameter \"addnsub1_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_sclr NONE " "Parameter \"addnsub1_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_aclr NONE " "Parameter \"addnsub3_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_aclr NONE " "Parameter \"addnsub3_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_register UNREGISTERED " "Parameter \"addnsub3_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_sclr NONE " "Parameter \"addnsub3_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_register UNREGISTERED " "Parameter \"addnsub3_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_sclr NONE " "Parameter \"addnsub3_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 NONE " "Parameter \"addnsub_multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr3 NONE " "Parameter \"addnsub_multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr1 NONE " "Parameter \"addnsub_multiplier_latency_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr3 NONE " "Parameter \"addnsub_multiplier_latency_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock1 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock3 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr1 NONE " "Parameter \"addnsub_multiplier_latency_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr3 NONE " "Parameter \"addnsub_multiplier_latency_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr1 NONE " "Parameter \"addnsub_multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr3 NONE " "Parameter \"addnsub_multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_aclr NONE " "Parameter \"chainout_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder NO " "Parameter \"chainout_adder\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder_direction ADD " "Parameter \"chainout_adder_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_register UNREGISTERED " "Parameter \"chainout_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_aclr NONE " "Parameter \"chainout_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_aclr NONE " "Parameter \"chainout_round_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_register UNREGISTERED " "Parameter \"chainout_round_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_sclr NONE " "Parameter \"chainout_round_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_aclr NONE " "Parameter \"chainout_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_register UNREGISTERED " "Parameter \"chainout_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_sclr NONE " "Parameter \"chainout_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_register UNREGISTERED " "Parameter \"chainout_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_sclr NONE " "Parameter \"chainout_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_rounding NO " "Parameter \"chainout_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_aclr NONE " "Parameter \"chainout_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_aclr NONE " "Parameter \"chainout_saturate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_register UNREGISTERED " "Parameter \"chainout_saturate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_sclr NONE " "Parameter \"chainout_saturate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_aclr NONE " "Parameter \"chainout_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_register UNREGISTERED " "Parameter \"chainout_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_sclr NONE " "Parameter \"chainout_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_register UNREGISTERED " "Parameter \"chainout_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_sclr NONE " "Parameter \"chainout_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturation NO " "Parameter \"chainout_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_sclr NONE " "Parameter \"chainout_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_0 0 " "Parameter \"coef0_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_1 0 " "Parameter \"coef0_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_2 0 " "Parameter \"coef0_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_3 0 " "Parameter \"coef0_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_4 0 " "Parameter \"coef0_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_5 0 " "Parameter \"coef0_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_6 0 " "Parameter \"coef0_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_7 0 " "Parameter \"coef0_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_0 0 " "Parameter \"coef1_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_1 0 " "Parameter \"coef1_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_2 0 " "Parameter \"coef1_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_3 0 " "Parameter \"coef1_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_4 0 " "Parameter \"coef1_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_5 0 " "Parameter \"coef1_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_6 0 " "Parameter \"coef1_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_7 0 " "Parameter \"coef1_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_0 0 " "Parameter \"coef2_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_1 0 " "Parameter \"coef2_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_2 0 " "Parameter \"coef2_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_3 0 " "Parameter \"coef2_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_4 0 " "Parameter \"coef2_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_5 0 " "Parameter \"coef2_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_6 0 " "Parameter \"coef2_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_7 0 " "Parameter \"coef2_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_0 0 " "Parameter \"coef3_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_1 0 " "Parameter \"coef3_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_2 0 " "Parameter \"coef3_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_3 0 " "Parameter \"coef3_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_4 0 " "Parameter \"coef3_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_5 0 " "Parameter \"coef3_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_6 0 " "Parameter \"coef3_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_7 0 " "Parameter \"coef3_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_aclr NONE " "Parameter \"coefsel0_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_aclr NONE " "Parameter \"coefsel0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_clock UNREGISTERED " "Parameter \"coefsel0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_sclr NONE " "Parameter \"coefsel0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_register UNREGISTERED " "Parameter \"coefsel0_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_sclr NONE " "Parameter \"coefsel0_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_aclr NONE " "Parameter \"coefsel1_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_aclr NONE " "Parameter \"coefsel1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_clock UNREGISTERED " "Parameter \"coefsel1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_sclr NONE " "Parameter \"coefsel1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_register UNREGISTERED " "Parameter \"coefsel1_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_sclr NONE " "Parameter \"coefsel1_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_aclr NONE " "Parameter \"coefsel2_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_aclr NONE " "Parameter \"coefsel2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_clock UNREGISTERED " "Parameter \"coefsel2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_sclr NONE " "Parameter \"coefsel2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_register UNREGISTERED " "Parameter \"coefsel2_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_sclr NONE " "Parameter \"coefsel2_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_aclr NONE " "Parameter \"coefsel3_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_aclr NONE " "Parameter \"coefsel3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_clock UNREGISTERED " "Parameter \"coefsel3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_sclr NONE " "Parameter \"coefsel3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_register UNREGISTERED " "Parameter \"coefsel3_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_sclr NONE " "Parameter \"coefsel3_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry AUTO " "Parameter \"dedicated_multiplier_circuitry\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "double_accum NO " "Parameter \"double_accum\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dsp_block_balancing Auto " "Parameter \"dsp_block_balancing\" = \"Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extra_latency 0 " "Parameter \"extra_latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_aclr ACLR0 " "Parameter \"input_a0_latency_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_clock CLOCK0 " "Parameter \"input_a0_latency_clock\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_sclr NONE " "Parameter \"input_a0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_aclr ACLR0 " "Parameter \"input_a1_latency_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_clock CLOCK0 " "Parameter \"input_a1_latency_clock\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_sclr NONE " "Parameter \"input_a1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_aclr NONE " "Parameter \"input_a2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_clock UNREGISTERED " "Parameter \"input_a2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_sclr NONE " "Parameter \"input_a2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_aclr NONE " "Parameter \"input_a3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_clock UNREGISTERED " "Parameter \"input_a3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_sclr NONE " "Parameter \"input_a3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 ACLR0 " "Parameter \"input_aclr_a0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 ACLR0 " "Parameter \"input_aclr_a1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 NONE " "Parameter \"input_aclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a3 NONE " "Parameter \"input_aclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 ACLR0 " "Parameter \"input_aclr_b0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 ACLR0 " "Parameter \"input_aclr_b1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 NONE " "Parameter \"input_aclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b3 NONE " "Parameter \"input_aclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c0 NONE " "Parameter \"input_aclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c1 NONE " "Parameter \"input_aclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c2 NONE " "Parameter \"input_aclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c3 NONE " "Parameter \"input_aclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_aclr ACLR0 " "Parameter \"input_b0_latency_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_clock CLOCK0 " "Parameter \"input_b0_latency_clock\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_sclr NONE " "Parameter \"input_b0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_aclr ACLR0 " "Parameter \"input_b1_latency_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_clock CLOCK0 " "Parameter \"input_b1_latency_clock\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_sclr NONE " "Parameter \"input_b1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_aclr NONE " "Parameter \"input_b2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_clock UNREGISTERED " "Parameter \"input_b2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_sclr NONE " "Parameter \"input_b2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_aclr NONE " "Parameter \"input_b3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_clock UNREGISTERED " "Parameter \"input_b3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_sclr NONE " "Parameter \"input_b3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_aclr NONE " "Parameter \"input_c0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_clock UNREGISTERED " "Parameter \"input_c0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_sclr NONE " "Parameter \"input_c0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_aclr NONE " "Parameter \"input_c1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_clock UNREGISTERED " "Parameter \"input_c1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_sclr NONE " "Parameter \"input_c1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_aclr NONE " "Parameter \"input_c2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_clock UNREGISTERED " "Parameter \"input_c2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_sclr NONE " "Parameter \"input_c2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_aclr NONE " "Parameter \"input_c3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_clock UNREGISTERED " "Parameter \"input_c3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_sclr NONE " "Parameter \"input_c3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 CLOCK0 " "Parameter \"input_register_a0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 CLOCK0 " "Parameter \"input_register_a1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 UNREGISTERED " "Parameter \"input_register_a2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a3 UNREGISTERED " "Parameter \"input_register_a3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 CLOCK0 " "Parameter \"input_register_b0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 CLOCK0 " "Parameter \"input_register_b1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 UNREGISTERED " "Parameter \"input_register_b2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b3 UNREGISTERED " "Parameter \"input_register_b3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c0 UNREGISTERED " "Parameter \"input_register_c0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c1 UNREGISTERED " "Parameter \"input_register_c1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c2 UNREGISTERED " "Parameter \"input_register_c2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c3 UNREGISTERED " "Parameter \"input_register_c3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a0 NONE " "Parameter \"input_sclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a1 NONE " "Parameter \"input_sclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a2 NONE " "Parameter \"input_sclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a3 NONE " "Parameter \"input_sclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b0 NONE " "Parameter \"input_sclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b1 NONE " "Parameter \"input_sclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b2 NONE " "Parameter \"input_sclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b3 NONE " "Parameter \"input_sclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c0 NONE " "Parameter \"input_sclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c1 NONE " "Parameter \"input_sclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c2 NONE " "Parameter \"input_sclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c3 NONE " "Parameter \"input_sclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a3 DATAA " "Parameter \"input_source_a3\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b3 DATAB " "Parameter \"input_source_b3\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "latency 1 " "Parameter \"latency\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_aclr NONE " "Parameter \"loadconst_control_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_register UNREGISTERED " "Parameter \"loadconst_control_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_sclr NONE " "Parameter \"loadconst_control_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_value 64 " "Parameter \"loadconst_value\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_aclr NONE " "Parameter \"mult01_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_register UNREGISTERED " "Parameter \"mult01_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_sclr NONE " "Parameter \"mult01_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_aclr NONE " "Parameter \"mult01_saturation_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_register UNREGISTERED " "Parameter \"mult01_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_sclr NONE " "Parameter \"mult01_saturation_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_aclr NONE " "Parameter \"mult23_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_register UNREGISTERED " "Parameter \"mult23_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_sclr NONE " "Parameter \"mult23_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_aclr NONE " "Parameter \"mult23_saturation_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_register UNREGISTERED " "Parameter \"mult23_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_sclr NONE " "Parameter \"mult23_saturation_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_rounding NO " "Parameter \"multiplier01_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_saturation NO " "Parameter \"multiplier01_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_rounding NO " "Parameter \"multiplier23_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_saturation NO " "Parameter \"multiplier23_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier3_direction ADD " "Parameter \"multiplier3_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 NONE " "Parameter \"multiplier_aclr0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 NONE " "Parameter \"multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 NONE " "Parameter \"multiplier_aclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr3 NONE " "Parameter \"multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 UNREGISTERED " "Parameter \"multiplier_register0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 UNREGISTERED " "Parameter \"multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 UNREGISTERED " "Parameter \"multiplier_register2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register3 UNREGISTERED " "Parameter \"multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr0 NONE " "Parameter \"multiplier_sclr0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr1 NONE " "Parameter \"multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr2 NONE " "Parameter \"multiplier_sclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr3 NONE " "Parameter \"multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_aclr NONE " "Parameter \"negate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_aclr NONE " "Parameter \"negate_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_clock UNREGISTERED " "Parameter \"negate_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_sclr NONE " "Parameter \"negate_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_register UNREGISTERED " "Parameter \"negate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_sclr NONE " "Parameter \"negate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 2 " "Parameter \"number_of_multipliers\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr ACLR0 " "Parameter \"output_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register CLOCK0 " "Parameter \"output_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_aclr NONE " "Parameter \"output_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_aclr NONE " "Parameter \"output_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_register UNREGISTERED " "Parameter \"output_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_sclr NONE " "Parameter \"output_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_register UNREGISTERED " "Parameter \"output_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_sclr NONE " "Parameter \"output_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_type NEAREST_INTEGER " "Parameter \"output_round_type\" = \"NEAREST_INTEGER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_rounding NO " "Parameter \"output_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_aclr NONE " "Parameter \"output_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_aclr NONE " "Parameter \"output_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_register UNREGISTERED " "Parameter \"output_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_sclr NONE " "Parameter \"output_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_register UNREGISTERED " "Parameter \"output_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_sclr NONE " "Parameter \"output_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_type ASYMMETRIC " "Parameter \"output_saturate_type\" = \"ASYMMETRIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturation NO " "Parameter \"output_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_sclr NONE " "Parameter \"output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_chainout_sat_is_overflow PORT_UNUSED " "Parameter \"port_chainout_sat_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_negate PORT_UNUSED " "Parameter \"port_negate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_output_is_overflow PORT_UNUSED " "Parameter \"port_output_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_0 ADD " "Parameter \"preadder_direction_0\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_1 ADD " "Parameter \"preadder_direction_1\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_2 ADD " "Parameter \"preadder_direction_2\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_3 ADD " "Parameter \"preadder_direction_3\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_mode SIMPLE " "Parameter \"preadder_mode\" = \"SIMPLE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a SIGNED " "Parameter \"representation_a\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b SIGNED " "Parameter \"representation_b\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_aclr NONE " "Parameter \"rotate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_aclr NONE " "Parameter \"rotate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_register UNREGISTERED " "Parameter \"rotate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_sclr NONE " "Parameter \"rotate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_aclr NONE " "Parameter \"rotate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_register UNREGISTERED " "Parameter \"rotate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_sclr NONE " "Parameter \"rotate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_register UNREGISTERED " "Parameter \"rotate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_sclr NONE " "Parameter \"rotate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_aclr NONE " "Parameter \"scanouta_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_register UNREGISTERED " "Parameter \"scanouta_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_sclr NONE " "Parameter \"scanouta_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family Cyclone V " "Parameter \"selected_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_mode NO " "Parameter \"shift_mode\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_aclr NONE " "Parameter \"shift_right_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_aclr NONE " "Parameter \"shift_right_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_register UNREGISTERED " "Parameter \"shift_right_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_sclr NONE " "Parameter \"shift_right_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_aclr NONE " "Parameter \"shift_right_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_register UNREGISTERED " "Parameter \"shift_right_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_sclr NONE " "Parameter \"shift_right_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_register UNREGISTERED " "Parameter \"shift_right_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_sclr NONE " "Parameter \"shift_right_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a NONE " "Parameter \"signed_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b NONE " "Parameter \"signed_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_a NONE " "Parameter \"signed_latency_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_b NONE " "Parameter \"signed_latency_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_a UNREGISTERED " "Parameter \"signed_latency_clock_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_b UNREGISTERED " "Parameter \"signed_latency_clock_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_a NONE " "Parameter \"signed_latency_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_b NONE " "Parameter \"signed_latency_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_a NONE " "Parameter \"signed_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_b NONE " "Parameter \"signed_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr1 NONE " "Parameter \"systolic_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr3 NONE " "Parameter \"systolic_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr1 NONE " "Parameter \"systolic_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr3 NONE " "Parameter \"systolic_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_sload_accum_port NO " "Parameter \"use_sload_accum_port\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_subnadd NO " "Parameter \"use_subnadd\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 19 " "Parameter \"width_a\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 18 " "Parameter \"width_b\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_c 16 " "Parameter \"width_c\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_chainin 1 " "Parameter \"width_chainin\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_coef 18 " "Parameter \"width_coef\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_msb 17 " "Parameter \"width_msb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 38 " "Parameter \"width_result\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_saturate_sign 1 " "Parameter \"width_saturate_sign\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_aclr NONE " "Parameter \"zero_chainout_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_register UNREGISTERED " "Parameter \"zero_chainout_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_sclr NONE " "Parameter \"zero_chainout_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_aclr NONE " "Parameter \"zero_loopback_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_aclr NONE " "Parameter \"zero_loopback_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_register UNREGISTERED " "Parameter \"zero_loopback_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_sclr NONE " "Parameter \"zero_loopback_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_aclr NONE " "Parameter \"zero_loopback_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_register UNREGISTERED " "Parameter \"zero_loopback_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_sclr NONE " "Parameter \"zero_loopback_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_register UNREGISTERED " "Parameter \"zero_loopback_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_sclr NONE " "Parameter \"zero_loopback_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add_rtl " "Parameter \"lpm_type\" = \"altera_mult_add_rtl\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424651632 ""}  } { { "db/altera_mult_add_d9us.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altera_mult_add_d9us.v" 117 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670424651632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_d9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_d9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424652288 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_d9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_d9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_d9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\", which is child of megafunction instantiation \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_d9us:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } } { "db/altera_mult_add_d9us.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altera_mult_add_d9us.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424652319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_roundsat FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|auk_dspip_roundsat:\\NONA10_C_Mult_Archs:gen_small_mult:round_real " "Elaborating entity \"auk_dspip_roundsat\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|auk_dspip_roundsat:\\NONA10_C_Mult_Archs:gen_small_mult:round_real\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" "\\NONA10_C_Mult_Archs:gen_small_mult:round_real" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" 1439 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424652384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_bfi FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst " "Elaborating entity \"auk_dspip_r22sdf_bfi\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "\\gen_bfi:bfi_inst" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 730 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424652462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_addsub FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst " "Elaborating entity \"auk_dspip_r22sdf_addsub\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" "del_in_real_comp_inst" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" 477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424652558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" "\\gen_fixed:lpm_add_sub_component" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424652558 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component " "Elaborated megafunction instantiation \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" 154 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424652574 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component " "Instantiated megafunction \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 20 " "Parameter \"LPM_WIDTH\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424652574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UNUSED " "Parameter \"LPM_DIRECTION\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424652574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424652574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424652574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424652574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT = NO, CIN_USED = YES " "Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT = NO, CIN_USED = YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424652574 ""}  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" 154 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670424652574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t6j " "Found entity 1: add_sub_t6j" {  } { { "db/add_sub_t6j.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/add_sub_t6j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424652620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424652620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_t6j FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component\|add_sub_t6j:auto_generated " "Elaborating entity \"add_sub_t6j\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component\|add_sub_t6j:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424652620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_bf_control FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_bf_control:bf_control_inst " "Elaborating entity \"auk_dspip_r22sdf_bf_control\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_bf_control:bf_control_inst\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" "bf_control_inst" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" 603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424652799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_delay FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real " "Elaborating entity \"auk_dspip_r22sdf_delay\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "\\gen_bfi:bfi_delblk_real" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424652899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_dual_port_ram FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component " "Elaborating entity \"altera_fft_dual_port_ram\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "\\gen_m4k_delay:ram_component" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424652995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "\\old_ram_gen:old_ram_component" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424653020 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborated megafunction instantiation \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424653022 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component " "Instantiated megafunction \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424653022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR0 " "Parameter \"address_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424653022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424653022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424653022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424653022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424653022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424653022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424653022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424653022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424653022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424653022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424653022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424653022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424653022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424653022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424653022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424653022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424653022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424653022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424653022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424653022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424653022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424653022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 254 " "Parameter \"numwords_a\" = \"254\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424653022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 254 " "Parameter \"numwords_b\" = \"254\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424653022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424653022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424653022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR0 " "Parameter \"outdata_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424653022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424653022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424653022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424653022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424653022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424653022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424653022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424653022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424653022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424653022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424653022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 40 " "Parameter \"width_a\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424653022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 40 " "Parameter \"width_b\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424653022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424653022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424653022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424653022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424653022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424653022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424653022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424653022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424653022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424653022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424653022 ""}  } { { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670424653022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_la04.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_la04.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_la04 " "Found entity 1: altsyncram_la04" {  } { { "db/altsyncram_la04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_la04.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424653087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424653087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_la04 FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_la04:auto_generated " "Elaborating entity \"altsyncram_la04\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_la04:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424653087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|counter_module:\\gen_m4k_delay:move_wrptr_inst " "Elaborating entity \"counter_module\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|counter_module:\\gen_m4k_delay:move_wrptr_inst\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "\\gen_m4k_delay:move_wrptr_inst" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424653150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_bfii FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst " "Elaborating entity \"auk_dspip_r22sdf_bfii\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "\\gen_bfii:bfii_inst" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424653232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_addsub FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst " "Elaborating entity \"auk_dspip_r22sdf_addsub\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" "del_in_real_comp_inst" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" 449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424653310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" "\\gen_fixed:lpm_add_sub_component" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424653325 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component " "Elaborated megafunction instantiation \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" 154 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424653341 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component " "Instantiated megafunction \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 21 " "Parameter \"LPM_WIDTH\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424653341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UNUSED " "Parameter \"LPM_DIRECTION\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424653341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424653341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424653341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424653341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT = NO, CIN_USED = YES " "Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT = NO, CIN_USED = YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424653341 ""}  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" 154 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670424653341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u6j " "Found entity 1: add_sub_u6j" {  } { { "db/add_sub_u6j.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/add_sub_u6j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424653388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424653388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_u6j FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component\|add_sub_u6j:auto_generated " "Elaborating entity \"add_sub_u6j\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component\|add_sub_u6j:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424653388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_bf_control FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_bf_control:bf_control_inst " "Elaborating entity \"auk_dspip_r22sdf_bf_control\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_bf_control:bf_control_inst\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" "bf_control_inst" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" 572 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424653603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_delay FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real " "Elaborating entity \"auk_dspip_r22sdf_delay\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "\\gen_bfii:bfii_delblk_real" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424653700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_dual_port_ram FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component " "Elaborating entity \"altera_fft_dual_port_ram\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "\\gen_m4k_delay:ram_component" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424653747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "\\old_ram_gen:old_ram_component" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424653762 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborated megafunction instantiation \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424653778 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component " "Instantiated megafunction \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424653778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR0 " "Parameter \"address_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424653778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424653778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424653778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424653778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424653778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424653778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424653778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424653778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424653778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424653778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424653778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424653778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424653778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424653778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424653778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424653778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424653778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424653778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424653778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424653778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424653778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424653778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 126 " "Parameter \"numwords_a\" = \"126\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424653778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 126 " "Parameter \"numwords_b\" = \"126\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424653778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424653778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424653778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR0 " "Parameter \"outdata_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424653778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424653778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424653778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424653778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424653778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424653778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424653778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424653778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424653778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424653778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424653778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 42 " "Parameter \"width_a\" = \"42\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424653778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 42 " "Parameter \"width_b\" = \"42\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424653778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424653778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424653778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424653778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424653778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424653778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424653778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424653778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424653778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424653778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424653778 ""}  } { { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670424653778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ia04.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ia04.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ia04 " "Found entity 1: altsyncram_ia04" {  } { { "db/altsyncram_ia04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_ia04.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424653840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424653840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ia04 FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ia04:auto_generated " "Elaborating entity \"altsyncram_ia04\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ia04:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424653840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|counter_module:\\gen_m4k_delay:move_wrptr_inst " "Elaborating entity \"counter_module\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|counter_module:\\gen_m4k_delay:move_wrptr_inst\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "\\gen_m4k_delay:move_wrptr_inst" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424653903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_twrom FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2 " "Elaborating entity \"auk_dspip_r22sdf_twrom\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424653985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst " "Elaborating entity \"counter_module\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424654048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst " "Elaborating entity \"counter_module\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424654141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst " "Elaborating entity \"counter_module\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424654203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_single_port_rom FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real " "Elaborating entity \"altera_fft_single_port_rom\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "\\gen_optimized_memory_delayed:single_port_rom_component_real" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424654254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "\\old_ram_gen:old_ram_component" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424654271 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborated megafunction instantiation \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424654271 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component " "Instantiated megafunction \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424654287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424654287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424654287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424654287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424654287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424654287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424654287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424654287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424654287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424654287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424654287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424654287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424654287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424654287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424654287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424654287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424654287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424654287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424654287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424654287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file FM_FFT_FM_FFT_opt_twr2.hex " "Parameter \"init_file\" = \"FM_FFT_FM_FFT_opt_twr2.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424654287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424654287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424654287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 513 " "Parameter \"numwords_a\" = \"513\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424654287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424654287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424654287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424654287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424654287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424654287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424654287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424654287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424654287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424654287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424654287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424654287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424654287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424654287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424654287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 18 " "Parameter \"width_a\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424654287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424654287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424654287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424654287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424654287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424654287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424654287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424654287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424654287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424654287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424654287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424654287 ""}  } { { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670424654287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2s34.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2s34.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2s34 " "Found entity 1: altsyncram_2s34" {  } { { "db/altsyncram_2s34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_2s34.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424654334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424654334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2s34 FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2s34:auto_generated " "Elaborating entity \"altsyncram_2s34\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2s34:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424654334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_stage FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage " "Elaborating entity \"auk_dspip_r22sdf_stage\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "\\gen_natural_order_core:gen_stages:3:r22_stage" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424654543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_cma FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst " "Elaborating entity \"auk_dspip_r22sdf_cma\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "\\gen_cma:cma_fixedpt:cma_inst" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424654605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "apn_fft_mult_can FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|apn_fft_mult_can:\\NONA10_C_Mult_Archs:gen_da:gen_da2:gen_infr_3cpx " "Elaborating entity \"apn_fft_mult_can\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|apn_fft_mult_can:\\NONA10_C_Mult_Archs:gen_da:gen_da2:gen_infr_3cpx\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" "\\NONA10_C_Mult_Archs:gen_da:gen_da2:gen_infr_3cpx" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" 2258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424654802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_roundsat FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|auk_dspip_roundsat:\\NONA10_C_Mult_Archs:gen_da:round_real " "Elaborating entity \"auk_dspip_roundsat\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|auk_dspip_roundsat:\\NONA10_C_Mult_Archs:gen_da:round_real\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" "\\NONA10_C_Mult_Archs:gen_da:round_real" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" 2289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424654881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_bfi FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst " "Elaborating entity \"auk_dspip_r22sdf_bfi\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "\\gen_bfi:bfi_inst" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 730 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424654943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_addsub FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst " "Elaborating entity \"auk_dspip_r22sdf_addsub\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" "del_in_real_comp_inst" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" 477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424655038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" "\\gen_fixed:lpm_add_sub_component" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424655053 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component " "Elaborated megafunction instantiation \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" 154 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424655069 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component " "Instantiated megafunction \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 22 " "Parameter \"LPM_WIDTH\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424655069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UNUSED " "Parameter \"LPM_DIRECTION\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424655069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424655069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424655069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424655069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT = NO, CIN_USED = YES " "Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT = NO, CIN_USED = YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424655069 ""}  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" 154 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670424655069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_v6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_v6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_v6j " "Found entity 1: add_sub_v6j" {  } { { "db/add_sub_v6j.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/add_sub_v6j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424655116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424655116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_v6j FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component\|add_sub_v6j:auto_generated " "Elaborating entity \"add_sub_v6j\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component\|add_sub_v6j:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424655116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_bf_control FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_bf_control:bf_control_inst " "Elaborating entity \"auk_dspip_r22sdf_bf_control\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_bf_control:bf_control_inst\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" "bf_control_inst" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" 603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424655308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_delay FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real " "Elaborating entity \"auk_dspip_r22sdf_delay\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "\\gen_bfi:bfi_delblk_real" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424655433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_dual_port_ram FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component " "Elaborating entity \"altera_fft_dual_port_ram\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "\\gen_m4k_delay:ram_component" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424655509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "\\old_ram_gen:old_ram_component" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424655544 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborated megafunction instantiation \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424655555 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component " "Instantiated megafunction \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424655555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR0 " "Parameter \"address_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424655555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424655555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424655555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424655555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424655555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424655555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424655555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424655555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424655555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424655555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424655555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424655555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424655555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424655555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424655555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424655555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424655555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424655555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424655555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424655555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424655555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424655555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 62 " "Parameter \"numwords_a\" = \"62\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424655555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 62 " "Parameter \"numwords_b\" = \"62\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424655555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424655555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424655555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR0 " "Parameter \"outdata_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424655555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424655555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424655555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424655555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424655555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424655555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424655555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424655555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424655555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424655555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424655555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 44 " "Parameter \"width_a\" = \"44\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424655555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 44 " "Parameter \"width_b\" = \"44\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424655555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424655555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424655555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424655555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424655555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424655555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424655555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424655555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424655555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424655555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424655555 ""}  } { { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670424655555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i704.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i704.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i704 " "Found entity 1: altsyncram_i704" {  } { { "db/altsyncram_i704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_i704.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424655621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424655621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i704 FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_i704:auto_generated " "Elaborating entity \"altsyncram_i704\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_i704:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424655621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|counter_module:\\gen_m4k_delay:move_wrptr_inst " "Elaborating entity \"counter_module\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|counter_module:\\gen_m4k_delay:move_wrptr_inst\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "\\gen_m4k_delay:move_wrptr_inst" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424655683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_bfii FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst " "Elaborating entity \"auk_dspip_r22sdf_bfii\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "\\gen_bfii:bfii_inst" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424655785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_addsub FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst " "Elaborating entity \"auk_dspip_r22sdf_addsub\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" "del_in_real_comp_inst" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" 449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424655879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" "\\gen_fixed:lpm_add_sub_component" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424655895 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component " "Elaborated megafunction instantiation \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" 154 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424655895 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component " "Instantiated megafunction \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 23 " "Parameter \"LPM_WIDTH\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424655895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UNUSED " "Parameter \"LPM_DIRECTION\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424655895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424655895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424655895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424655895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT = NO, CIN_USED = YES " "Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT = NO, CIN_USED = YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424655895 ""}  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" 154 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670424655895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_07j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_07j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_07j " "Found entity 1: add_sub_07j" {  } { { "db/add_sub_07j.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/add_sub_07j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424655942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424655942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_07j FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component\|add_sub_07j:auto_generated " "Elaborating entity \"add_sub_07j\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component\|add_sub_07j:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424655942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_bf_control FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_bf_control:bf_control_inst " "Elaborating entity \"auk_dspip_r22sdf_bf_control\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_bf_control:bf_control_inst\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" "bf_control_inst" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" 572 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424656152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_delay FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real " "Elaborating entity \"auk_dspip_r22sdf_delay\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "\\gen_bfii:bfii_delblk_real" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424656234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_dual_port_ram FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component " "Elaborating entity \"altera_fft_dual_port_ram\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "\\gen_m4k_delay:ram_component" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424656281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "\\old_ram_gen:old_ram_component" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424656312 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborated megafunction instantiation \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424656327 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component " "Instantiated megafunction \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424656327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR0 " "Parameter \"address_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424656327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424656327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424656327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424656327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424656327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424656327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424656327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424656327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424656327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424656327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424656327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424656327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424656327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424656327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424656327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424656327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424656327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424656327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424656327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424656327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424656327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424656327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 30 " "Parameter \"numwords_a\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424656327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 30 " "Parameter \"numwords_b\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424656327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424656327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424656327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR0 " "Parameter \"outdata_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424656327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424656327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424656327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424656327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424656327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424656327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424656327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424656327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424656327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424656327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424656327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 46 " "Parameter \"width_a\" = \"46\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424656327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 46 " "Parameter \"width_b\" = \"46\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424656327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424656327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424656327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424656327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424656327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424656327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424656327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424656327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424656327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424656327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424656327 ""}  } { { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670424656327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b704.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b704.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b704 " "Found entity 1: altsyncram_b704" {  } { { "db/altsyncram_b704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_b704.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424656380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424656380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b704 FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_b704:auto_generated " "Elaborating entity \"altsyncram_b704\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_b704:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424656380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|counter_module:\\gen_m4k_delay:move_wrptr_inst " "Elaborating entity \"counter_module\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|counter_module:\\gen_m4k_delay:move_wrptr_inst\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "\\gen_m4k_delay:move_wrptr_inst" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424656442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_twrom FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2 " "Elaborating entity \"auk_dspip_r22sdf_twrom\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424656555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst " "Elaborating entity \"counter_module\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424656618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst " "Elaborating entity \"counter_module\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424656702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst " "Elaborating entity \"counter_module\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424656760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_single_port_rom FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real " "Elaborating entity \"altera_fft_single_port_rom\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "\\gen_optimized_memory_delayed:single_port_rom_component_real" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424656805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "\\old_ram_gen:old_ram_component" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424656842 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborated megafunction instantiation \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424656858 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component " "Instantiated megafunction \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424656858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424656858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424656858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424656858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424656858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424656858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424656858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424656858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424656858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424656858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424656858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424656858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424656858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424656858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424656858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424656858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424656858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424656858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424656858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424656858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file FM_FFT_FM_FFT_opt_twr3.hex " "Parameter \"init_file\" = \"FM_FFT_FM_FFT_opt_twr3.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424656858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424656858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424656858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 129 " "Parameter \"numwords_a\" = \"129\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424656858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424656858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424656858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424656858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424656858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424656858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424656858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424656858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424656858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424656858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424656858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424656858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424656858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424656858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424656858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 18 " "Parameter \"width_a\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424656858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424656858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424656858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424656858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424656858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424656858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424656858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424656858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424656858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424656858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424656858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424656858 ""}  } { { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670424656858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tq34.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tq34.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tq34 " "Found entity 1: altsyncram_tq34" {  } { { "db/altsyncram_tq34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_tq34.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424656905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424656905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tq34 FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_tq34:auto_generated " "Elaborating entity \"altsyncram_tq34\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_tq34:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424656905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_stage FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage " "Elaborating entity \"auk_dspip_r22sdf_stage\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "\\gen_natural_order_core:gen_stages:4:r22_stage" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424657117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_cma FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst " "Elaborating entity \"auk_dspip_r22sdf_cma\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "\\gen_cma:cma_fixedpt:cma_inst" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424657195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "apn_fft_mult_can FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|apn_fft_mult_can:\\NONA10_C_Mult_Archs:gen_da:gen_da2:gen_infr_3cpx " "Elaborating entity \"apn_fft_mult_can\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|apn_fft_mult_can:\\NONA10_C_Mult_Archs:gen_da:gen_da2:gen_infr_3cpx\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" "\\NONA10_C_Mult_Archs:gen_da:gen_da2:gen_infr_3cpx" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" 2258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424657331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_roundsat FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|auk_dspip_roundsat:\\NONA10_C_Mult_Archs:gen_da:round_real " "Elaborating entity \"auk_dspip_roundsat\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|auk_dspip_roundsat:\\NONA10_C_Mult_Archs:gen_da:round_real\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" "\\NONA10_C_Mult_Archs:gen_da:round_real" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" 2289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424657372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_bfi FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst " "Elaborating entity \"auk_dspip_r22sdf_bfi\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "\\gen_bfi:bfi_inst" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 730 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424657420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_addsub FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst " "Elaborating entity \"auk_dspip_r22sdf_addsub\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" "del_in_real_comp_inst" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" 477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424657519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" "\\gen_fixed:lpm_add_sub_component" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424657535 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component " "Elaborated megafunction instantiation \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" 154 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424657551 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component " "Instantiated megafunction \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 24 " "Parameter \"LPM_WIDTH\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424657551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UNUSED " "Parameter \"LPM_DIRECTION\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424657551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424657551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424657551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424657551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT = NO, CIN_USED = YES " "Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT = NO, CIN_USED = YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424657551 ""}  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" 154 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670424657551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_17j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_17j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_17j " "Found entity 1: add_sub_17j" {  } { { "db/add_sub_17j.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/add_sub_17j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424657598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424657598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_17j FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component\|add_sub_17j:auto_generated " "Elaborating entity \"add_sub_17j\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component\|add_sub_17j:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424657598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_bf_control FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_bf_control:bf_control_inst " "Elaborating entity \"auk_dspip_r22sdf_bf_control\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_bf_control:bf_control_inst\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" "bf_control_inst" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" 603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424657804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_delay FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real " "Elaborating entity \"auk_dspip_r22sdf_delay\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "\\gen_bfi:bfi_delblk_real" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424657913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_dual_port_ram FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component " "Elaborating entity \"altera_fft_dual_port_ram\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "\\gen_m4k_delay:ram_component" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424657974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "\\old_ram_gen:old_ram_component" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424658003 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborated megafunction instantiation \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424658019 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component " "Instantiated megafunction \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424658019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR0 " "Parameter \"address_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424658019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424658019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424658019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424658019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424658019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424658019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424658019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424658019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424658019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424658019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424658019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424658019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424658019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424658019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424658019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424658019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424658019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424658019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424658019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424658019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424658019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424658019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 14 " "Parameter \"numwords_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424658019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 14 " "Parameter \"numwords_b\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424658019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424658019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424658019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR0 " "Parameter \"outdata_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424658019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424658019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424658019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424658019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424658019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424658019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424658019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424658019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424658019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424658019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424658019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 48 " "Parameter \"width_a\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424658019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 48 " "Parameter \"width_b\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424658019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424658019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424658019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424658019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424658019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 4 " "Parameter \"widthad_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424658019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424658019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424658019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424658019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424658019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424658019 ""}  } { { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670424658019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g704.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g704.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g704 " "Found entity 1: altsyncram_g704" {  } { { "db/altsyncram_g704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_g704.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424658075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424658075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g704 FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_g704:auto_generated " "Elaborating entity \"altsyncram_g704\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_g704:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424658090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|counter_module:\\gen_m4k_delay:move_wrptr_inst " "Elaborating entity \"counter_module\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|counter_module:\\gen_m4k_delay:move_wrptr_inst\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "\\gen_m4k_delay:move_wrptr_inst" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424658153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_bfii FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst " "Elaborating entity \"auk_dspip_r22sdf_bfii\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "\\gen_bfii:bfii_inst" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424658270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_addsub FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst " "Elaborating entity \"auk_dspip_r22sdf_addsub\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" "del_in_real_comp_inst" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" 449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424658395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" "\\gen_fixed:lpm_add_sub_component" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424658414 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component " "Elaborated megafunction instantiation \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" 154 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424658429 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component " "Instantiated megafunction \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 25 " "Parameter \"LPM_WIDTH\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424658429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UNUSED " "Parameter \"LPM_DIRECTION\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424658429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424658429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424658429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424658429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT = NO, CIN_USED = YES " "Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT = NO, CIN_USED = YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424658429 ""}  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" 154 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670424658429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_27j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_27j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_27j " "Found entity 1: add_sub_27j" {  } { { "db/add_sub_27j.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/add_sub_27j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424658496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424658496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_27j FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component\|add_sub_27j:auto_generated " "Elaborating entity \"add_sub_27j\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component\|add_sub_27j:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424658496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_bf_control FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_bf_control:bf_control_inst " "Elaborating entity \"auk_dspip_r22sdf_bf_control\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_bf_control:bf_control_inst\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" "bf_control_inst" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" 572 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424658734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_delay FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real " "Elaborating entity \"auk_dspip_r22sdf_delay\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "\\gen_bfii:bfii_delblk_real" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424658846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_twrom FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2 " "Elaborating entity \"auk_dspip_r22sdf_twrom\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424658975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst " "Elaborating entity \"counter_module\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424659069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst " "Elaborating entity \"counter_module\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424659173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst " "Elaborating entity \"counter_module\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424659236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_single_port_rom FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real " "Elaborating entity \"altera_fft_single_port_rom\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "\\gen_optimized_memory_delayed:single_port_rom_component_real" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424659306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "\\old_ram_gen:old_ram_component" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424659321 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborated megafunction instantiation \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424659337 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component " "Instantiated megafunction \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424659337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424659337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424659337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424659337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424659337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424659337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424659337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424659337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424659337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424659337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424659337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424659337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424659337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424659337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424659337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424659337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424659337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424659337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424659337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424659337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file FM_FFT_FM_FFT_opt_twr4.hex " "Parameter \"init_file\" = \"FM_FFT_FM_FFT_opt_twr4.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424659337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424659337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424659337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 33 " "Parameter \"numwords_a\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424659337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424659337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424659337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424659337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424659337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424659337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424659337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424659337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424659337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424659337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424659337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424659337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424659337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424659337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424659337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 18 " "Parameter \"width_a\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424659337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424659337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424659337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424659337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424659337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424659337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424659337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424659337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424659337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424659337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424659337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424659337 ""}  } { { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670424659337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6p34.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6p34.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6p34 " "Found entity 1: altsyncram_6p34" {  } { { "db/altsyncram_6p34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_6p34.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424659415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424659415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6p34 FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6p34:auto_generated " "Elaborating entity \"altsyncram_6p34\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6p34:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424659415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_stage FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:5:r22_stage " "Elaborating entity \"auk_dspip_r22sdf_stage\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:5:r22_stage\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "\\gen_natural_order_core:gen_stages:5:r22_stage" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424659643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_cma FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:5:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst " "Elaborating entity \"auk_dspip_r22sdf_cma\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:5:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "\\gen_cma:cma_fixedpt:cma_inst" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424659722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "apn_fft_mult_can FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:5:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|apn_fft_mult_can:\\NONA10_C_Mult_Archs:gen_da:gen_da2:gen_infr_3cpx " "Elaborating entity \"apn_fft_mult_can\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:5:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|apn_fft_mult_can:\\NONA10_C_Mult_Archs:gen_da:gen_da2:gen_infr_3cpx\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" "\\NONA10_C_Mult_Archs:gen_da:gen_da2:gen_infr_3cpx" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" 2258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424659850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_roundsat FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:5:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|auk_dspip_roundsat:\\NONA10_C_Mult_Archs:gen_da:round_real " "Elaborating entity \"auk_dspip_roundsat\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:5:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|auk_dspip_roundsat:\\NONA10_C_Mult_Archs:gen_da:round_real\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" "\\NONA10_C_Mult_Archs:gen_da:round_real" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" 2289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424659897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_bfi FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:5:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst " "Elaborating entity \"auk_dspip_r22sdf_bfi\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:5:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "\\gen_bfi:bfi_inst" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 730 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424659959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_addsub FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:5:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst " "Elaborating entity \"auk_dspip_r22sdf_addsub\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:5:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" "del_in_real_comp_inst" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" 477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424660073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:5:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:5:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" "\\gen_fixed:lpm_add_sub_component" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424660104 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:5:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component " "Elaborated megafunction instantiation \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:5:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" 154 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424660120 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:5:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component " "Instantiated megafunction \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:5:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 26 " "Parameter \"LPM_WIDTH\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424660120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UNUSED " "Parameter \"LPM_DIRECTION\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424660120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424660120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424660120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424660120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT = NO, CIN_USED = YES " "Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT = NO, CIN_USED = YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424660120 ""}  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" 154 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670424660120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_87j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_87j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_87j " "Found entity 1: add_sub_87j" {  } { { "db/add_sub_87j.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/add_sub_87j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424660198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424660198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_87j FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:5:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component\|add_sub_87j:auto_generated " "Elaborating entity \"add_sub_87j\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:5:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component\|add_sub_87j:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424660198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_bf_control FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:5:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_bf_control:bf_control_inst " "Elaborating entity \"auk_dspip_r22sdf_bf_control\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:5:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_bf_control:bf_control_inst\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" "bf_control_inst" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" 603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424660403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_delay FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:5:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real " "Elaborating entity \"auk_dspip_r22sdf_delay\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:5:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "\\gen_bfi:bfi_delblk_real" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424660515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_bfii FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:5:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst " "Elaborating entity \"auk_dspip_r22sdf_bfii\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:5:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "\\gen_bfii:bfii_inst" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424660578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_addsub FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:5:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst " "Elaborating entity \"auk_dspip_r22sdf_addsub\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:5:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" "del_in_real_comp_inst" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" 449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424660674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:5:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:5:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" "\\gen_fixed:lpm_add_sub_component" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424660689 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:5:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component " "Elaborated megafunction instantiation \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:5:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" 154 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424660705 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:5:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component " "Instantiated megafunction \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:5:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 27 " "Parameter \"LPM_WIDTH\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424660705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UNUSED " "Parameter \"LPM_DIRECTION\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424660705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424660705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424660705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424660705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT = NO, CIN_USED = YES " "Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT = NO, CIN_USED = YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424660705 ""}  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" 154 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670424660705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_97j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_97j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_97j " "Found entity 1: add_sub_97j" {  } { { "db/add_sub_97j.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/add_sub_97j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424660770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424660770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_97j FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:5:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component\|add_sub_97j:auto_generated " "Elaborating entity \"add_sub_97j\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:5:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component\|add_sub_97j:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424660770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_bf_control FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:5:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_bf_control:bf_control_inst " "Elaborating entity \"auk_dspip_r22sdf_bf_control\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:5:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_bf_control:bf_control_inst\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" "bf_control_inst" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" 572 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424660984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_delay FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:5:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real " "Elaborating entity \"auk_dspip_r22sdf_delay\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:5:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "\\gen_bfii:bfii_delblk_real" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424661081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_twrom FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2 " "Elaborating entity \"auk_dspip_r22sdf_twrom\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "\\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424661127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst " "Elaborating entity \"counter_module\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424661190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst " "Elaborating entity \"counter_module\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424661287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst " "Elaborating entity \"counter_module\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424661340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_single_port_rom FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real " "Elaborating entity \"altera_fft_single_port_rom\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "\\gen_optimized_memory_delayed:single_port_rom_component_real" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424661394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "\\old_ram_gen:old_ram_component" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424661419 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborated megafunction instantiation \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424661454 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component " "Instantiated megafunction \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424661454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424661454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424661454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424661454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424661454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424661454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424661454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424661454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424661454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424661454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424661454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424661454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424661454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424661454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424661454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424661454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424661454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424661454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424661454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424661454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file FM_FFT_FM_FFT_opt_twr5.hex " "Parameter \"init_file\" = \"FM_FFT_FM_FFT_opt_twr5.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424661454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424661454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424661454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 9 " "Parameter \"numwords_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424661454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424661454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424661454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424661454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424661454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424661454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424661454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424661454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424661454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424661454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424661454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424661454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424661454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424661454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424661454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 18 " "Parameter \"width_a\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424661454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424661454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424661454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424661454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424661454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424661454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424661454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424661454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424661454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424661454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424661454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424661454 ""}  } { { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670424661454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_on34.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_on34.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_on34 " "Found entity 1: altsyncram_on34" {  } { { "db/altsyncram_on34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_on34.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424661520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424661520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_on34 FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_on34:auto_generated " "Elaborating entity \"altsyncram_on34\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_on34:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424661520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_stage FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:6:r22_stage " "Elaborating entity \"auk_dspip_r22sdf_stage\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:6:r22_stage\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "\\gen_natural_order_core:gen_stages:6:r22_stage" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424661743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_cma FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:6:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst " "Elaborating entity \"auk_dspip_r22sdf_cma\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:6:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "\\gen_cma:cma_fixedpt:cma_inst" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424661856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "apn_fft_mult_can FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:6:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|apn_fft_mult_can:\\NONA10_C_Mult_Archs:gen_da:gen_da2:gen_infr_3cpx " "Elaborating entity \"apn_fft_mult_can\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:6:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|apn_fft_mult_can:\\NONA10_C_Mult_Archs:gen_da:gen_da2:gen_infr_3cpx\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" "\\NONA10_C_Mult_Archs:gen_da:gen_da2:gen_infr_3cpx" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" 2258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424662036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_roundsat FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:6:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|auk_dspip_roundsat:\\NONA10_C_Mult_Archs:gen_da:round_real " "Elaborating entity \"auk_dspip_roundsat\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:6:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|auk_dspip_roundsat:\\NONA10_C_Mult_Archs:gen_da:round_real\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" "\\NONA10_C_Mult_Archs:gen_da:round_real" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" 2289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424662071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_bfi FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:6:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst " "Elaborating entity \"auk_dspip_r22sdf_bfi\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:6:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "\\gen_bfi:bfi_inst" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 730 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424662133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_bf_control FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:6:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_bf_control:bf_control_inst " "Elaborating entity \"auk_dspip_r22sdf_bf_control\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:6:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_bf_control:bf_control_inst\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" "bf_control_inst" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" 603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424662522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_delay FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:6:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real " "Elaborating entity \"auk_dspip_r22sdf_delay\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:6:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "\\gen_bfi:bfi_delblk_real" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424662657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_twrom FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2 " "Elaborating entity \"auk_dspip_r22sdf_twrom\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "\\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424662719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst " "Elaborating entity \"counter_module\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424662784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst " "Elaborating entity \"counter_module\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424662846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst " "Elaborating entity \"counter_module\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424662893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst " "Elaborating entity \"counter_module\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424662956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_single_port_rom FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real " "Elaborating entity \"altera_fft_single_port_rom\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "\\gen_optimized_memory_delayed:single_port_rom_component_real" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424663003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "\\old_ram_gen:old_ram_component" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424663022 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborated megafunction instantiation \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424663038 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component " "Instantiated megafunction \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424663038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424663038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424663038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424663038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424663038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424663038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424663038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424663038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424663038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424663038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424663038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424663038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424663038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424663038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424663038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424663038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424663038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424663038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424663038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424663038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file FM_FFT_FM_FFT_opt_twr6.hex " "Parameter \"init_file\" = \"FM_FFT_FM_FFT_opt_twr6.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424663038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424663038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424663038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 3 " "Parameter \"numwords_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424663038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424663038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424663038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424663038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424663038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424663038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424663038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424663038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424663038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424663038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424663038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424663038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424663038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424663038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424663038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 18 " "Parameter \"width_a\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424663038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424663038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424663038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424663038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424663038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424663038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424663038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424663038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424663038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424663038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424663038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424663038 ""}  } { { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670424663038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hn34.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hn34.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hn34 " "Found entity 1: altsyncram_hn34" {  } { { "db/altsyncram_hn34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_hn34.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424663135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424663135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hn34 FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_hn34:auto_generated " "Elaborating entity \"altsyncram_hn34\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_hn34:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424663137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_block_source FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst " "Elaborating entity \"auk_dspip_avalon_streaming_block_source\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "source_control_inst" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424663316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "source_FIFO" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424663570 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO " "Elaborated megafunction instantiation \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\"" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424663585 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO " "Instantiated megafunction \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424663585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "allow_rwcycle_when_full OFF " "Parameter \"allow_rwcycle_when_full\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424663585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 0 " "Parameter \"almost_empty_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424663585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 9 " "Parameter \"almost_full_value\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424663585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32 " "Parameter \"lpm_numwords\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424663585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424663585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 52 " "Parameter \"lpm_width\" = \"52\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424663585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 5 " "Parameter \"lpm_widthu\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424663585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424663585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424663585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424663585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424663585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424663585 ""}  } { { "FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670424663585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ind1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_ind1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ind1 " "Found entity 1: scfifo_ind1" {  } { { "db/scfifo_ind1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/scfifo_ind1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424663632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424663632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ind1 FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_ind1:auto_generated " "Elaborating entity \"scfifo_ind1\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_ind1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424663632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q061.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q061.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q061 " "Found entity 1: a_dpfifo_q061" {  } { { "db/a_dpfifo_q061.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_q061.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424663663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424663663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q061 FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_ind1:auto_generated\|a_dpfifo_q061:dpfifo " "Elaborating entity \"a_dpfifo_q061\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_ind1:auto_generated\|a_dpfifo_q061:dpfifo\"" {  } { { "db/scfifo_ind1.tdf" "dpfifo" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/scfifo_ind1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424663663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vgn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vgn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vgn1 " "Found entity 1: altsyncram_vgn1" {  } { { "db/altsyncram_vgn1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_vgn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424663739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424663739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vgn1 FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_ind1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram " "Elaborating entity \"altsyncram_vgn1\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_ind1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\"" {  } { { "db/a_dpfifo_q061.tdf" "FIFOram" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_q061.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424663739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_4l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_4l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_4l8 " "Found entity 1: cmpr_4l8" {  } { { "db/cmpr_4l8.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/cmpr_4l8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424663817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424663817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_4l8 FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_ind1:auto_generated\|a_dpfifo_q061:dpfifo\|cmpr_4l8:almost_full_comparer " "Elaborating entity \"cmpr_4l8\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_ind1:auto_generated\|a_dpfifo_q061:dpfifo\|cmpr_4l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_q061.tdf" "almost_full_comparer" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_q061.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424663817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_4l8 FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_ind1:auto_generated\|a_dpfifo_q061:dpfifo\|cmpr_4l8:two_comparison " "Elaborating entity \"cmpr_4l8\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_ind1:auto_generated\|a_dpfifo_q061:dpfifo\|cmpr_4l8:two_comparison\"" {  } { { "db/a_dpfifo_q061.tdf" "two_comparison" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_q061.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424663832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_f2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_f2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_f2b " "Found entity 1: cntr_f2b" {  } { { "db/cntr_f2b.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/cntr_f2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424663879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424663879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_f2b FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_ind1:auto_generated\|a_dpfifo_q061:dpfifo\|cntr_f2b:rd_ptr_msb " "Elaborating entity \"cntr_f2b\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_ind1:auto_generated\|a_dpfifo_q061:dpfifo\|cntr_f2b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_q061.tdf" "rd_ptr_msb" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_q061.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424663879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_s27.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_s27.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_s27 " "Found entity 1: cntr_s27" {  } { { "db/cntr_s27.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/cntr_s27.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424663944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424663944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_s27 FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_ind1:auto_generated\|a_dpfifo_q061:dpfifo\|cntr_s27:usedw_counter " "Elaborating entity \"cntr_s27\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_ind1:auto_generated\|a_dpfifo_q061:dpfifo\|cntr_s27:usedw_counter\"" {  } { { "db/a_dpfifo_q061.tdf" "usedw_counter" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_q061.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424663944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_g2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g2b " "Found entity 1: cntr_g2b" {  } { { "db/cntr_g2b.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/cntr_g2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424664007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424664007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_g2b FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_ind1:auto_generated\|a_dpfifo_q061:dpfifo\|cntr_g2b:wr_ptr " "Elaborating entity \"cntr_g2b\" for hierarchy \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_ind1:auto_generated\|a_dpfifo_q061:dpfifo\|cntr_g2b:wr_ptr\"" {  } { { "db/a_dpfifo_q061.tdf" "wr_ptr" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_q061.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424664007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller FM_FFT:inst34\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"FM_FFT:inst34\|altera_reset_controller:rst_controller\"" {  } { { "FM_FFT/synthesis/FM_FFT.vhd" "rst_controller" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424664054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer FM_FFT:inst34\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"FM_FFT:inst34\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "FM_FFT/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424664073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer FM_FFT:inst34\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"FM_FFT:inst34\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "FM_FFT/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424664073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFT_Adapter FFT_Adapter:inst35 " "Elaborating entity \"FFT_Adapter\" for hierarchy \"FFT_Adapter:inst35\"" {  } { { "ProjectWithSignalGenerator.bdf" "inst35" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 704 1440 1656 848 "inst35" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424664088 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "image_sig FFT_Adapter.vhd(26) " "VHDL Process Statement warning at FFT_Adapter.vhd(26): inferring latch(es) for signal or variable \"image_sig\", which holds its previous value in one or more paths through the process" {  } { { "FFT_Adapter.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT_Adapter.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670424664088 "|ProjectWithSignalGenerator|FFT_Adapter:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "image_sig\[0\] FFT_Adapter.vhd(26) " "Inferred latch for \"image_sig\[0\]\" at FFT_Adapter.vhd(26)" {  } { { "FFT_Adapter.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT_Adapter.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424664088 "|ProjectWithSignalGenerator|FFT_Adapter:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "image_sig\[1\] FFT_Adapter.vhd(26) " "Inferred latch for \"image_sig\[1\]\" at FFT_Adapter.vhd(26)" {  } { { "FFT_Adapter.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT_Adapter.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424664088 "|ProjectWithSignalGenerator|FFT_Adapter:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "image_sig\[2\] FFT_Adapter.vhd(26) " "Inferred latch for \"image_sig\[2\]\" at FFT_Adapter.vhd(26)" {  } { { "FFT_Adapter.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT_Adapter.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424664088 "|ProjectWithSignalGenerator|FFT_Adapter:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "image_sig\[3\] FFT_Adapter.vhd(26) " "Inferred latch for \"image_sig\[3\]\" at FFT_Adapter.vhd(26)" {  } { { "FFT_Adapter.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT_Adapter.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424664088 "|ProjectWithSignalGenerator|FFT_Adapter:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "image_sig\[4\] FFT_Adapter.vhd(26) " "Inferred latch for \"image_sig\[4\]\" at FFT_Adapter.vhd(26)" {  } { { "FFT_Adapter.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT_Adapter.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424664088 "|ProjectWithSignalGenerator|FFT_Adapter:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "image_sig\[5\] FFT_Adapter.vhd(26) " "Inferred latch for \"image_sig\[5\]\" at FFT_Adapter.vhd(26)" {  } { { "FFT_Adapter.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT_Adapter.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424664088 "|ProjectWithSignalGenerator|FFT_Adapter:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "image_sig\[6\] FFT_Adapter.vhd(26) " "Inferred latch for \"image_sig\[6\]\" at FFT_Adapter.vhd(26)" {  } { { "FFT_Adapter.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT_Adapter.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424664088 "|ProjectWithSignalGenerator|FFT_Adapter:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "image_sig\[7\] FFT_Adapter.vhd(26) " "Inferred latch for \"image_sig\[7\]\" at FFT_Adapter.vhd(26)" {  } { { "FFT_Adapter.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT_Adapter.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424664088 "|ProjectWithSignalGenerator|FFT_Adapter:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "image_sig\[8\] FFT_Adapter.vhd(26) " "Inferred latch for \"image_sig\[8\]\" at FFT_Adapter.vhd(26)" {  } { { "FFT_Adapter.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT_Adapter.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424664088 "|ProjectWithSignalGenerator|FFT_Adapter:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "image_sig\[9\] FFT_Adapter.vhd(26) " "Inferred latch for \"image_sig\[9\]\" at FFT_Adapter.vhd(26)" {  } { { "FFT_Adapter.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT_Adapter.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424664088 "|ProjectWithSignalGenerator|FFT_Adapter:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "image_sig\[10\] FFT_Adapter.vhd(26) " "Inferred latch for \"image_sig\[10\]\" at FFT_Adapter.vhd(26)" {  } { { "FFT_Adapter.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT_Adapter.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424664088 "|ProjectWithSignalGenerator|FFT_Adapter:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "image_sig\[11\] FFT_Adapter.vhd(26) " "Inferred latch for \"image_sig\[11\]\" at FFT_Adapter.vhd(26)" {  } { { "FFT_Adapter.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT_Adapter.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424664088 "|ProjectWithSignalGenerator|FFT_Adapter:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "image_sig\[12\] FFT_Adapter.vhd(26) " "Inferred latch for \"image_sig\[12\]\" at FFT_Adapter.vhd(26)" {  } { { "FFT_Adapter.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT_Adapter.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424664088 "|ProjectWithSignalGenerator|FFT_Adapter:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "image_sig\[13\] FFT_Adapter.vhd(26) " "Inferred latch for \"image_sig\[13\]\" at FFT_Adapter.vhd(26)" {  } { { "FFT_Adapter.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT_Adapter.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424664088 "|ProjectWithSignalGenerator|FFT_Adapter:inst35"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "window_mult window_mult:inst28 " "Elaborating entity \"window_mult\" for hierarchy \"window_mult:inst28\"" {  } { { "ProjectWithSignalGenerator.bdf" "inst28" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 752 1120 1328 864 "inst28" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424664104 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ram_react window_mult.vhd(18) " "VHDL Signal Declaration warning at window_mult.vhd(18): used implicit default value for signal \"ram_react\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "window_mult.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/window_mult.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670424664120 "|ProjectWithSignalGenerator|window_mult:inst28"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reverse_bit reverse_bit:inst37 " "Elaborating entity \"reverse_bit\" for hierarchy \"reverse_bit:inst37\"" {  } { { "ProjectWithSignalGenerator.bdf" "inst37" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 704 2456 2664 816 "inst37" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424664151 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r_index reverse_bit.vhd(42) " "VHDL Process Statement warning at reverse_bit.vhd(42): signal \"r_index\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reverse_bit.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/reverse_bit.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670424664151 "|ProjectWithSignalGenerator|reverse_bit:inst37"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pow pow:inst36 " "Elaborating entity \"pow\" for hierarchy \"pow:inst36\"" {  } { { "ProjectWithSignalGenerator.bdf" "inst36" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 840 2456 2688 952 "inst36" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424664166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Phase_Frequency_Converter Phase_Frequency_Converter:inst13 " "Elaborating entity \"Phase_Frequency_Converter\" for hierarchy \"Phase_Frequency_Converter:inst13\"" {  } { { "ProjectWithSignalGenerator.bdf" "inst13" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 736 5904 6128 880 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424664182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_Divider Clock_Divider:inst14 " "Elaborating entity \"Clock_Divider\" for hierarchy \"Clock_Divider:inst14\"" {  } { { "ProjectWithSignalGenerator.bdf" "inst14" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 512 6272 6432 592 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424664213 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp Clock_Divider.vhd(29) " "VHDL Process Statement warning at Clock_Divider.vhd(29): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Clock_Divider.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Clock_Divider.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670424664213 "|ProjectWithSignalGenerator|Clock_Divider:inst14"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_decimation_2 fifo_decimation_2:inst20 " "Elaborating entity \"fifo_decimation_2\" for hierarchy \"fifo_decimation_2:inst20\"" {  } { { "ProjectWithSignalGenerator.bdf" "inst20" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 616 6472 6952 984 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424664213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_decimation_2_fifo_decimation_2 fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2 " "Elaborating entity \"fifo_decimation_2_fifo_decimation_2\" for hierarchy \"fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\"" {  } { { "fifo_decimation_2/synthesis/fifo_decimation_2.vhd" "fifo_decimation_2" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/fifo_decimation_2.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424664236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls " "Elaborating entity \"fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls\" for hierarchy \"fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\"" {  } { { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "the_dcfifo_with_controls" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424664251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_decimation_2_fifo_decimation_2_dual_clock_fifo fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo " "Elaborating entity \"fifo_decimation_2_fifo_decimation_2_dual_clock_fifo\" for hierarchy \"fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\"" {  } { { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "the_dcfifo" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424664269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo " "Elaborating entity \"dcfifo\" for hierarchy \"fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\"" {  } { { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "dual_clock_fifo" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424664606 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo " "Elaborated megafunction instantiation \"fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\"" {  } { { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424664606 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo " "Instantiated megafunction \"fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424664606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clocks_are_synchronized FALSE " "Parameter \"clocks_are_synchronized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424664606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEV " "Parameter \"intended_device_family\" = \"CYCLONEV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424664606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT " "Parameter \"lpm_hint\" = \"DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424664606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32 " "Parameter \"lpm_numwords\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424664606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424664606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424664606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424664606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 5 " "Parameter \"lpm_widthu\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424664606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424664606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424664606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424664606 ""}  } { { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670424664606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller fifo_decimation_2:inst20\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"fifo_decimation_2:inst20\|altera_reset_controller:rst_controller\"" {  } { { "fifo_decimation_2/synthesis/fifo_decimation_2.vhd" "rst_controller" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/fifo_decimation_2.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424664653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer fifo_decimation_2:inst20\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"fifo_decimation_2:inst20\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "fifo_decimation_2/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424664669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer fifo_decimation_2:inst20\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"fifo_decimation_2:inst20\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "fifo_decimation_2/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424664684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFT_clk FFT_clk:inst21 " "Elaborating entity \"FFT_clk\" for hierarchy \"FFT_clk:inst21\"" {  } { { "ProjectWithSignalGenerator.bdf" "inst21" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 488 8912 9072 568 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424664700 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp FFT_clk.vhd(29) " "VHDL Process Statement warning at FFT_clk.vhd(29): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FFT_clk.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT_clk.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670424664700 "|ProjectWithSignalGenerator|FFT_clk:inst21"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_decimation_3 fifo_decimation_3:inst23 " "Elaborating entity \"fifo_decimation_3\" for hierarchy \"fifo_decimation_3:inst23\"" {  } { { "ProjectWithSignalGenerator.bdf" "inst23" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 608 7728 8208 976 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424664716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_decimation_3_fifo_decimation_3 fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3 " "Elaborating entity \"fifo_decimation_3_fifo_decimation_3\" for hierarchy \"fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\"" {  } { { "fifo_decimation_3/synthesis/fifo_decimation_3.vhd" "fifo_decimation_3" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/fifo_decimation_3.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424664716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls " "Elaborating entity \"fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls\" for hierarchy \"fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\"" {  } { { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "the_dcfifo_with_controls" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424664731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_decimation_3_fifo_decimation_3_dual_clock_fifo fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo " "Elaborating entity \"fifo_decimation_3_fifo_decimation_3_dual_clock_fifo\" for hierarchy \"fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\"" {  } { { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "the_dcfifo" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424664731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo " "Elaborating entity \"dcfifo\" for hierarchy \"fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\"" {  } { { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "dual_clock_fifo" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424665079 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo " "Elaborated megafunction instantiation \"fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\"" {  } { { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424665079 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo " "Instantiated megafunction \"fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424665079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clocks_are_synchronized FALSE " "Parameter \"clocks_are_synchronized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424665079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEV " "Parameter \"intended_device_family\" = \"CYCLONEV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424665079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT " "Parameter \"lpm_hint\" = \"DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424665079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424665079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424665079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424665079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424665079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424665079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424665079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424665079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424665079 ""}  } { { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670424665079 ""}
{ "Warning" "WTDFX_ASSERTION" "Number of metastability protection registers is not specified. Based on the parameter value CLOCKS_ARE_SYNCHRONIZED=FALSE, the synchronization register chain length between read and write clock domains will be 2 " "Assertion warning: Number of metastability protection registers is not specified. Based on the parameter value CLOCKS_ARE_SYNCHRONIZED=FALSE, the synchronization register chain length between read and write clock domains will be 2" {  } { { "db/dcfifo_o7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf" 142 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424665126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_o7u1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_o7u1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_o7u1 " "Found entity 1: dcfifo_o7u1" {  } { { "db/dcfifo_o7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf" 41 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424665141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424665141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_o7u1 fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated " "Elaborating entity \"dcfifo_o7u1\" for hierarchy \"fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424665141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_c9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_c9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_c9b " "Found entity 1: a_gray2bin_c9b" {  } { { "db/a_gray2bin_c9b.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_gray2bin_c9b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424665157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424665157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_c9b fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|a_gray2bin_c9b:wrptr_g_gray2bin " "Elaborating entity \"a_gray2bin_c9b\" for hierarchy \"fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|a_gray2bin_c9b:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_o7u1.tdf" "wrptr_g_gray2bin" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424665157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_bu6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_bu6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_bu6 " "Found entity 1: a_graycounter_bu6" {  } { { "db/a_graycounter_bu6.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_graycounter_bu6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424665223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424665223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_bu6 fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|a_graycounter_bu6:rdptr_g1p " "Elaborating entity \"a_graycounter_bu6\" for hierarchy \"fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|a_graycounter_bu6:rdptr_g1p\"" {  } { { "db/dcfifo_o7u1.tdf" "rdptr_g1p" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424665239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_7cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_7cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_7cc " "Found entity 1: a_graycounter_7cc" {  } { { "db/a_graycounter_7cc.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_graycounter_7cc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424665321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424665321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_7cc fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|a_graycounter_7cc:wrptr_g1p " "Elaborating entity \"a_graycounter_7cc\" for hierarchy \"fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|a_graycounter_7cc:wrptr_g1p\"" {  } { { "db/dcfifo_o7u1.tdf" "wrptr_g1p" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424665321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q5d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q5d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q5d1 " "Found entity 1: altsyncram_q5d1" {  } { { "db/altsyncram_q5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424665399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424665399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q5d1 fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram " "Elaborating entity \"altsyncram_q5d1\" for hierarchy \"fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\"" {  } { { "db/dcfifo_o7u1.tdf" "fifo_ram" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424665399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_snl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_snl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_snl " "Found entity 1: alt_synch_pipe_snl" {  } { { "db/alt_synch_pipe_snl.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/alt_synch_pipe_snl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424665446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424665446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_snl fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|alt_synch_pipe_snl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_snl\" for hierarchy \"fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|alt_synch_pipe_snl:rs_dgwp\"" {  } { { "db/dcfifo_o7u1.tdf" "rs_dgwp" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424665446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_id9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_id9 " "Found entity 1: dffpipe_id9" {  } { { "db/dffpipe_id9.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dffpipe_id9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424665477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424665477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_id9 fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|alt_synch_pipe_snl:rs_dgwp\|dffpipe_id9:dffpipe10 " "Elaborating entity \"dffpipe_id9\" for hierarchy \"fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|alt_synch_pipe_snl:rs_dgwp\|dffpipe_id9:dffpipe10\"" {  } { { "db/alt_synch_pipe_snl.tdf" "dffpipe10" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/alt_synch_pipe_snl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424665477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_cd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_cd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_cd9 " "Found entity 1: dffpipe_cd9" {  } { { "db/dffpipe_cd9.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dffpipe_cd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424665508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424665508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_cd9 fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|dffpipe_cd9:ws_brp " "Elaborating entity \"dffpipe_cd9\" for hierarchy \"fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|dffpipe_cd9:ws_brp\"" {  } { { "db/dcfifo_o7u1.tdf" "ws_brp" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf" 67 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424665508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_1ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_1ol " "Found entity 1: alt_synch_pipe_1ol" {  } { { "db/alt_synch_pipe_1ol.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/alt_synch_pipe_1ol.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424665540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424665540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_1ol fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp " "Elaborating entity \"alt_synch_pipe_1ol\" for hierarchy \"fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\"" {  } { { "db/dcfifo_o7u1.tdf" "ws_dgrp" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf" 69 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424665540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_jd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_jd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_jd9 " "Found entity 1: dffpipe_jd9" {  } { { "db/dffpipe_jd9.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dffpipe_jd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424665555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424665555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_jd9 fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\|dffpipe_jd9:dffpipe14 " "Elaborating entity \"dffpipe_jd9\" for hierarchy \"fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\|dffpipe_jd9:dffpipe14\"" {  } { { "db/alt_synch_pipe_1ol.tdf" "dffpipe14" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/alt_synch_pipe_1ol.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424665571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tu5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_tu5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tu5 " "Found entity 1: cmpr_tu5" {  } { { "db/cmpr_tu5.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/cmpr_tu5.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424665637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424665637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_tu5 fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|cmpr_tu5:rdempty_eq_comp " "Elaborating entity \"cmpr_tu5\" for hierarchy \"fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|cmpr_tu5:rdempty_eq_comp\"" {  } { { "db/dcfifo_o7u1.tdf" "rdempty_eq_comp" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424665637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller fifo_decimation_3:inst23\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"fifo_decimation_3:inst23\|altera_reset_controller:rst_controller\"" {  } { { "fifo_decimation_3/synthesis/fifo_decimation_3.vhd" "rst_controller" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/fifo_decimation_3.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424665653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer fifo_decimation_3:inst23\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"fifo_decimation_3:inst23\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "fifo_decimation_3/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424665668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer fifo_decimation_3:inst23\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"fifo_decimation_3:inst23\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "fifo_decimation_3/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424665684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cic_clk cic_clk:inst24 " "Elaborating entity \"cic_clk\" for hierarchy \"cic_clk:inst24\"" {  } { { "ProjectWithSignalGenerator.bdf" "inst24" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 624 7424 7584 704 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424665700 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp cic_clk.vhd(29) " "VHDL Process Statement warning at cic_clk.vhd(29): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cic_clk.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/cic_clk.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670424665700 "|ProjectWithSignalGenerator|cic_clk:inst24"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CIC1 CIC1:inst32 " "Elaborating entity \"CIC1\" for hierarchy \"CIC1:inst32\"" {  } { { "ProjectWithSignalGenerator.bdf" "inst32" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 728 7104 7320 840 "inst32" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424665700 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tapsum1 CIC1.vhd(140) " "Verilog HDL or VHDL warning at CIC1.vhd(140): object \"tapsum1\" assigned a value but never read" {  } { { "Filters/CIC1.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/CIC1.vhd" 140 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670424665715 "|ProjectWithSignalGenerator|CIC1:inst32"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tapsum2 CIC1.vhd(141) " "Verilog HDL or VHDL warning at CIC1.vhd(141): object \"tapsum2\" assigned a value but never read" {  } { { "Filters/CIC1.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/CIC1.vhd" 141 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670424665715 "|ProjectWithSignalGenerator|CIC1:inst32"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Integral Integral:inst26 " "Elaborating entity \"Integral\" for hierarchy \"Integral:inst26\"" {  } { { "ProjectWithSignalGenerator.bdf" "inst26" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 704 10936 11224 816 "inst26" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424665868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HPF_FIR_2 HPF_FIR_2:inst44 " "Elaborating entity \"HPF_FIR_2\" for hierarchy \"HPF_FIR_2:inst44\"" {  } { { "ProjectWithSignalGenerator.bdf" "inst44" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 760 10344 10560 872 "inst44" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424665884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPF_FIR_2 LPF_FIR_2:inst41 " "Elaborating entity \"LPF_FIR_2\" for hierarchy \"LPF_FIR_2:inst41\"" {  } { { "ProjectWithSignalGenerator.bdf" "inst41" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 736 8880 9096 848 "inst41" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424665915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPF_FIR_2_CLK LPF_FIR_2_CLK:inst27 " "Elaborating entity \"LPF_FIR_2_CLK\" for hierarchy \"LPF_FIR_2_CLK:inst27\"" {  } { { "ProjectWithSignalGenerator.bdf" "inst27" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 600 8680 8840 680 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424666060 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp LPF_FIR_2_CLK.vhd(29) " "VHDL Process Statement warning at LPF_FIR_2_CLK.vhd(29): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LPF_FIR_2_CLK.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/LPF_FIR_2_CLK.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670424666060 "|ProjectWithSignalGenerator|LPF_FIR_2_CLK:inst27"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TESTCIC2 TESTCIC2:inst33 " "Elaborating entity \"TESTCIC2\" for hierarchy \"TESTCIC2:inst33\"" {  } { { "ProjectWithSignalGenerator.bdf" "inst33" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 736 8400 8616 848 "inst33" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424666075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avg_inc avg_inc:inst39 " "Elaborating entity \"avg_inc\" for hierarchy \"avg_inc:inst39\"" {  } { { "ProjectWithSignalGenerator.bdf" "inst39" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 896 3040 3240 1008 "inst39" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424666138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decimation Decimation:inst42 " "Elaborating entity \"Decimation\" for hierarchy \"Decimation:inst42\"" {  } { { "ProjectWithSignalGenerator.bdf" "inst42" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 736 9224 9496 848 "inst42" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424666153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_decimation_4 fifo_decimation_4:inst43 " "Elaborating entity \"fifo_decimation_4\" for hierarchy \"fifo_decimation_4:inst43\"" {  } { { "ProjectWithSignalGenerator.bdf" "inst43" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 656 9776 10128 1024 "inst43" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424666169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_decimation_4_fifo_decimation_4 fifo_decimation_4:inst43\|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4 " "Elaborating entity \"fifo_decimation_4_fifo_decimation_4\" for hierarchy \"fifo_decimation_4:inst43\|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4\"" {  } { { "fifo_decimation_4/synthesis/fifo_decimation_4.vhd" "fifo_decimation_4" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/fifo_decimation_4.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424666185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls fifo_decimation_4:inst43\|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4\|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls " "Elaborating entity \"fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls\" for hierarchy \"fifo_decimation_4:inst43\|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4\|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls\"" {  } { { "fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" "the_dcfifo_with_controls" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424666200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_decimation_4_fifo_decimation_4_dual_clock_fifo fifo_decimation_4:inst43\|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4\|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo " "Elaborating entity \"fifo_decimation_4_fifo_decimation_4_dual_clock_fifo\" for hierarchy \"fifo_decimation_4:inst43\|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4\|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo\"" {  } { { "fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" "the_dcfifo" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424666200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo fifo_decimation_4:inst43\|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4\|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo " "Elaborating entity \"dcfifo\" for hierarchy \"fifo_decimation_4:inst43\|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4\|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\"" {  } { { "fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" "dual_clock_fifo" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424666573 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo_decimation_4:inst43\|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4\|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo " "Elaborated megafunction instantiation \"fifo_decimation_4:inst43\|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4\|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\"" {  } { { "fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424666589 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo_decimation_4:inst43\|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4\|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo " "Instantiated megafunction \"fifo_decimation_4:inst43\|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4\|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424666589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clocks_are_synchronized FALSE " "Parameter \"clocks_are_synchronized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424666589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEV " "Parameter \"intended_device_family\" = \"CYCLONEV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424666589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT " "Parameter \"lpm_hint\" = \"DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424666589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424666589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424666589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424666589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424666589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424666589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424666589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424666589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670424666589 ""}  } { { "fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670424666589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller fifo_decimation_4:inst43\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"fifo_decimation_4:inst43\|altera_reset_controller:rst_controller\"" {  } { { "fifo_decimation_4/synthesis/fifo_decimation_4.vhd" "rst_controller" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/fifo_decimation_4.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424666620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer fifo_decimation_4:inst43\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"fifo_decimation_4:inst43\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "fifo_decimation_4/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424666636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer fifo_decimation_4:inst43\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"fifo_decimation_4:inst43\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "fifo_decimation_4/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424666636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ge84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ge84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ge84 " "Found entity 1: altsyncram_ge84" {  } { { "db/altsyncram_ge84.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_ge84.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424670969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424670969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_elc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_elc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_elc " "Found entity 1: mux_elc" {  } { { "db/mux_elc.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/mux_elc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424671245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424671245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424671340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424671340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3ci.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_3ci.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3ci " "Found entity 1: cntr_3ci" {  } { { "db/cntr_3ci.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/cntr_3ci.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424671465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424671465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_g9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_g9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_g9c " "Found entity 1: cmpr_g9c" {  } { { "db/cmpr_g9c.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/cmpr_g9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424671546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424671546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4vi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4vi " "Found entity 1: cntr_4vi" {  } { { "db/cntr_4vi.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/cntr_4vi.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424671640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424671640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_09i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_09i " "Found entity 1: cntr_09i" {  } { { "db/cntr_09i.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/cntr_09i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424671825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424671825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c9c " "Found entity 1: cmpr_c9c" {  } { { "db/cmpr_c9c.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/cmpr_c9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424671923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424671923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424672036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424672036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424672099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424672099 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "Integral " "Analysis and Synthesis generated SignalTap II or debug node instance \"Integral\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424673177 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1670424673557 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.12.07.16:51:19 Progress: Loading sldf2e8f864/alt_sld_fab_wrapper_hw.tcl " "2022.12.07.16:51:19 Progress: Loading sldf2e8f864/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424679236 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424683678 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424683850 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424687559 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424687813 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424688080 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424688364 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424688364 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424688364 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1670424689118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf2e8f864/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf2e8f864/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldf2e8f864/alt_sld_fab.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/ip/sldf2e8f864/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424689415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424689415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424689508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424689508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424689524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424689524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424689602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424689602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424689696 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424689696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424689696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670424689774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424689774 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation_4:inst43\|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4\|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[0\] " "Synthesized away node \"fifo_decimation_4:inst43\|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4\|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_q5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf" 42 2 0 } } { "db/dcfifo_o7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" 66 0 0 } } { "fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" 138 0 0 } } { "fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" 206 0 0 } } { "fifo_decimation_4/synthesis/fifo_decimation_4.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/fifo_decimation_4.vhd" 112 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 656 9776 10128 1024 "inst43" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|ram_block9a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation_4:inst43\|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4\|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[1\] " "Synthesized away node \"fifo_decimation_4:inst43\|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4\|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_q5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf" 74 2 0 } } { "db/dcfifo_o7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" 66 0 0 } } { "fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" 138 0 0 } } { "fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" 206 0 0 } } { "fifo_decimation_4/synthesis/fifo_decimation_4.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/fifo_decimation_4.vhd" 112 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 656 9776 10128 1024 "inst43" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|ram_block9a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation_4:inst43\|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4\|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[2\] " "Synthesized away node \"fifo_decimation_4:inst43\|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4\|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_q5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf" 106 2 0 } } { "db/dcfifo_o7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" 66 0 0 } } { "fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" 138 0 0 } } { "fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" 206 0 0 } } { "fifo_decimation_4/synthesis/fifo_decimation_4.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/fifo_decimation_4.vhd" 112 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 656 9776 10128 1024 "inst43" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|ram_block9a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation_4:inst43\|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4\|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[3\] " "Synthesized away node \"fifo_decimation_4:inst43\|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4\|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_q5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf" 138 2 0 } } { "db/dcfifo_o7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" 66 0 0 } } { "fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" 138 0 0 } } { "fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" 206 0 0 } } { "fifo_decimation_4/synthesis/fifo_decimation_4.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/fifo_decimation_4.vhd" 112 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 656 9776 10128 1024 "inst43" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|ram_block9a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation_4:inst43\|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4\|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[4\] " "Synthesized away node \"fifo_decimation_4:inst43\|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4\|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_q5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf" 170 2 0 } } { "db/dcfifo_o7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" 66 0 0 } } { "fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" 138 0 0 } } { "fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" 206 0 0 } } { "fifo_decimation_4/synthesis/fifo_decimation_4.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/fifo_decimation_4.vhd" 112 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 656 9776 10128 1024 "inst43" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|ram_block9a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation_4:inst43\|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4\|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[5\] " "Synthesized away node \"fifo_decimation_4:inst43\|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4\|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_q5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf" 202 2 0 } } { "db/dcfifo_o7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" 66 0 0 } } { "fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" 138 0 0 } } { "fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" 206 0 0 } } { "fifo_decimation_4/synthesis/fifo_decimation_4.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/fifo_decimation_4.vhd" 112 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 656 9776 10128 1024 "inst43" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|ram_block9a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation_4:inst43\|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4\|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[6\] " "Synthesized away node \"fifo_decimation_4:inst43\|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4\|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_q5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf" 234 2 0 } } { "db/dcfifo_o7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" 66 0 0 } } { "fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" 138 0 0 } } { "fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" 206 0 0 } } { "fifo_decimation_4/synthesis/fifo_decimation_4.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/fifo_decimation_4.vhd" 112 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 656 9776 10128 1024 "inst43" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|ram_block9a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation_4:inst43\|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4\|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[7\] " "Synthesized away node \"fifo_decimation_4:inst43\|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4\|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_q5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf" 266 2 0 } } { "db/dcfifo_o7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" 66 0 0 } } { "fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" 138 0 0 } } { "fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" 206 0 0 } } { "fifo_decimation_4/synthesis/fifo_decimation_4.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/fifo_decimation_4.vhd" 112 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 656 9776 10128 1024 "inst43" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|ram_block9a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation_4:inst43\|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4\|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[8\] " "Synthesized away node \"fifo_decimation_4:inst43\|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4\|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[8\]\"" {  } { { "db/altsyncram_q5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf" 298 2 0 } } { "db/dcfifo_o7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" 66 0 0 } } { "fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" 138 0 0 } } { "fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" 206 0 0 } } { "fifo_decimation_4/synthesis/fifo_decimation_4.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/fifo_decimation_4.vhd" 112 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 656 9776 10128 1024 "inst43" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|ram_block9a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation_4:inst43\|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4\|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[9\] " "Synthesized away node \"fifo_decimation_4:inst43\|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4\|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[9\]\"" {  } { { "db/altsyncram_q5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf" 330 2 0 } } { "db/dcfifo_o7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" 66 0 0 } } { "fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" 138 0 0 } } { "fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" 206 0 0 } } { "fifo_decimation_4/synthesis/fifo_decimation_4.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/fifo_decimation_4.vhd" 112 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 656 9776 10128 1024 "inst43" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|ram_block9a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation_4:inst43\|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4\|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[10\] " "Synthesized away node \"fifo_decimation_4:inst43\|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4\|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[10\]\"" {  } { { "db/altsyncram_q5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf" 362 2 0 } } { "db/dcfifo_o7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" 66 0 0 } } { "fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" 138 0 0 } } { "fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" 206 0 0 } } { "fifo_decimation_4/synthesis/fifo_decimation_4.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/fifo_decimation_4.vhd" 112 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 656 9776 10128 1024 "inst43" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|ram_block9a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation_4:inst43\|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4\|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[11\] " "Synthesized away node \"fifo_decimation_4:inst43\|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4\|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_q5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf" 394 2 0 } } { "db/dcfifo_o7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" 66 0 0 } } { "fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" 138 0 0 } } { "fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" 206 0 0 } } { "fifo_decimation_4/synthesis/fifo_decimation_4.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/fifo_decimation_4.vhd" 112 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 656 9776 10128 1024 "inst43" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|ram_block9a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation_4:inst43\|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4\|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[12\] " "Synthesized away node \"fifo_decimation_4:inst43\|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4\|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_q5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf" 426 2 0 } } { "db/dcfifo_o7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" 66 0 0 } } { "fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" 138 0 0 } } { "fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" 206 0 0 } } { "fifo_decimation_4/synthesis/fifo_decimation_4.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/fifo_decimation_4.vhd" 112 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 656 9776 10128 1024 "inst43" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|ram_block9a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation_4:inst43\|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4\|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[13\] " "Synthesized away node \"fifo_decimation_4:inst43\|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4\|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_q5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf" 458 2 0 } } { "db/dcfifo_o7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" 66 0 0 } } { "fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" 138 0 0 } } { "fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" 206 0 0 } } { "fifo_decimation_4/synthesis/fifo_decimation_4.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/fifo_decimation_4.vhd" 112 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 656 9776 10128 1024 "inst43" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|ram_block9a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation_4:inst43\|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4\|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[14\] " "Synthesized away node \"fifo_decimation_4:inst43\|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4\|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[14\]\"" {  } { { "db/altsyncram_q5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf" 490 2 0 } } { "db/dcfifo_o7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" 66 0 0 } } { "fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" 138 0 0 } } { "fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" 206 0 0 } } { "fifo_decimation_4/synthesis/fifo_decimation_4.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/fifo_decimation_4.vhd" 112 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 656 9776 10128 1024 "inst43" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|ram_block9a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation_4:inst43\|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4\|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[15\] " "Synthesized away node \"fifo_decimation_4:inst43\|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4\|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_q5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf" 522 2 0 } } { "db/dcfifo_o7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" 66 0 0 } } { "fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" 138 0 0 } } { "fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" 206 0 0 } } { "fifo_decimation_4/synthesis/fifo_decimation_4.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/fifo_decimation_4.vhd" 112 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 656 9776 10128 1024 "inst43" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|ram_block9a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation_4:inst43\|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4\|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[16\] " "Synthesized away node \"fifo_decimation_4:inst43\|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4\|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[16\]\"" {  } { { "db/altsyncram_q5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf" 554 2 0 } } { "db/dcfifo_o7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" 66 0 0 } } { "fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" 138 0 0 } } { "fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" 206 0 0 } } { "fifo_decimation_4/synthesis/fifo_decimation_4.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/fifo_decimation_4.vhd" 112 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 656 9776 10128 1024 "inst43" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|ram_block9a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation_4:inst43\|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4\|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[17\] " "Synthesized away node \"fifo_decimation_4:inst43\|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4\|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[17\]\"" {  } { { "db/altsyncram_q5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf" 586 2 0 } } { "db/dcfifo_o7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" 66 0 0 } } { "fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" 138 0 0 } } { "fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" 206 0 0 } } { "fifo_decimation_4/synthesis/fifo_decimation_4.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/fifo_decimation_4.vhd" 112 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 656 9776 10128 1024 "inst43" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|ram_block9a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation_4:inst43\|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4\|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[18\] " "Synthesized away node \"fifo_decimation_4:inst43\|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4\|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[18\]\"" {  } { { "db/altsyncram_q5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf" 618 2 0 } } { "db/dcfifo_o7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" 66 0 0 } } { "fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" 138 0 0 } } { "fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" 206 0 0 } } { "fifo_decimation_4/synthesis/fifo_decimation_4.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/fifo_decimation_4.vhd" 112 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 656 9776 10128 1024 "inst43" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|ram_block9a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation_4:inst43\|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4\|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[19\] " "Synthesized away node \"fifo_decimation_4:inst43\|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4\|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[19\]\"" {  } { { "db/altsyncram_q5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf" 650 2 0 } } { "db/dcfifo_o7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" 66 0 0 } } { "fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" 138 0 0 } } { "fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" 206 0 0 } } { "fifo_decimation_4/synthesis/fifo_decimation_4.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/fifo_decimation_4.vhd" 112 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 656 9776 10128 1024 "inst43" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|ram_block9a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation_4:inst43\|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4\|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[20\] " "Synthesized away node \"fifo_decimation_4:inst43\|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4\|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[20\]\"" {  } { { "db/altsyncram_q5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf" 682 2 0 } } { "db/dcfifo_o7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" 66 0 0 } } { "fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" 138 0 0 } } { "fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" 206 0 0 } } { "fifo_decimation_4/synthesis/fifo_decimation_4.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/fifo_decimation_4.vhd" 112 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 656 9776 10128 1024 "inst43" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|ram_block9a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation_4:inst43\|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4\|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[21\] " "Synthesized away node \"fifo_decimation_4:inst43\|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4\|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[21\]\"" {  } { { "db/altsyncram_q5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf" 714 2 0 } } { "db/dcfifo_o7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" 66 0 0 } } { "fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" 138 0 0 } } { "fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" 206 0 0 } } { "fifo_decimation_4/synthesis/fifo_decimation_4.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/fifo_decimation_4.vhd" 112 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 656 9776 10128 1024 "inst43" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|ram_block9a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation_4:inst43\|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4\|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[22\] " "Synthesized away node \"fifo_decimation_4:inst43\|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4\|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_q5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf" 746 2 0 } } { "db/dcfifo_o7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" 66 0 0 } } { "fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" 138 0 0 } } { "fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" 206 0 0 } } { "fifo_decimation_4/synthesis/fifo_decimation_4.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/fifo_decimation_4.vhd" 112 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 656 9776 10128 1024 "inst43" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|ram_block9a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation_4:inst43\|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4\|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[23\] " "Synthesized away node \"fifo_decimation_4:inst43\|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4\|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_q5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf" 778 2 0 } } { "db/dcfifo_o7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" 66 0 0 } } { "fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" 138 0 0 } } { "fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" 206 0 0 } } { "fifo_decimation_4/synthesis/fifo_decimation_4.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/fifo_decimation_4.vhd" 112 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 656 9776 10128 1024 "inst43" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|ram_block9a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation_4:inst43\|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4\|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[24\] " "Synthesized away node \"fifo_decimation_4:inst43\|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4\|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[24\]\"" {  } { { "db/altsyncram_q5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf" 810 2 0 } } { "db/dcfifo_o7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" 66 0 0 } } { "fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" 138 0 0 } } { "fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" 206 0 0 } } { "fifo_decimation_4/synthesis/fifo_decimation_4.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/fifo_decimation_4.vhd" 112 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 656 9776 10128 1024 "inst43" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|ram_block9a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation_4:inst43\|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4\|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[25\] " "Synthesized away node \"fifo_decimation_4:inst43\|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4\|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[25\]\"" {  } { { "db/altsyncram_q5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf" 842 2 0 } } { "db/dcfifo_o7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" 66 0 0 } } { "fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" 138 0 0 } } { "fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" 206 0 0 } } { "fifo_decimation_4/synthesis/fifo_decimation_4.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/fifo_decimation_4.vhd" 112 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 656 9776 10128 1024 "inst43" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|ram_block9a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation_4:inst43\|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4\|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[26\] " "Synthesized away node \"fifo_decimation_4:inst43\|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4\|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[26\]\"" {  } { { "db/altsyncram_q5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf" 874 2 0 } } { "db/dcfifo_o7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" 66 0 0 } } { "fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" 138 0 0 } } { "fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" 206 0 0 } } { "fifo_decimation_4/synthesis/fifo_decimation_4.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/fifo_decimation_4.vhd" 112 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 656 9776 10128 1024 "inst43" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|ram_block9a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation_4:inst43\|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4\|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[27\] " "Synthesized away node \"fifo_decimation_4:inst43\|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4\|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[27\]\"" {  } { { "db/altsyncram_q5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf" 906 2 0 } } { "db/dcfifo_o7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" 66 0 0 } } { "fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" 138 0 0 } } { "fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" 206 0 0 } } { "fifo_decimation_4/synthesis/fifo_decimation_4.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/fifo_decimation_4.vhd" 112 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 656 9776 10128 1024 "inst43" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|ram_block9a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation_4:inst43\|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4\|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[28\] " "Synthesized away node \"fifo_decimation_4:inst43\|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4\|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[28\]\"" {  } { { "db/altsyncram_q5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf" 938 2 0 } } { "db/dcfifo_o7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" 66 0 0 } } { "fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" 138 0 0 } } { "fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" 206 0 0 } } { "fifo_decimation_4/synthesis/fifo_decimation_4.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/fifo_decimation_4.vhd" 112 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 656 9776 10128 1024 "inst43" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|ram_block9a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation_4:inst43\|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4\|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[29\] " "Synthesized away node \"fifo_decimation_4:inst43\|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4\|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[29\]\"" {  } { { "db/altsyncram_q5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf" 970 2 0 } } { "db/dcfifo_o7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" 66 0 0 } } { "fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" 138 0 0 } } { "fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" 206 0 0 } } { "fifo_decimation_4/synthesis/fifo_decimation_4.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/fifo_decimation_4.vhd" 112 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 656 9776 10128 1024 "inst43" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|ram_block9a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation_4:inst43\|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4\|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[30\] " "Synthesized away node \"fifo_decimation_4:inst43\|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4\|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[30\]\"" {  } { { "db/altsyncram_q5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf" 1002 2 0 } } { "db/dcfifo_o7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" 66 0 0 } } { "fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" 138 0 0 } } { "fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" 206 0 0 } } { "fifo_decimation_4/synthesis/fifo_decimation_4.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/fifo_decimation_4.vhd" 112 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 656 9776 10128 1024 "inst43" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|ram_block9a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation_4:inst43\|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4\|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[31\] " "Synthesized away node \"fifo_decimation_4:inst43\|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4\|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[31\]\"" {  } { { "db/altsyncram_q5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf" 1034 2 0 } } { "db/dcfifo_o7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" 66 0 0 } } { "fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" 138 0 0 } } { "fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" 206 0 0 } } { "fifo_decimation_4/synthesis/fifo_decimation_4.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/fifo_decimation_4.vhd" 112 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 656 9776 10128 1024 "inst43" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|ram_block9a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[0\] " "Synthesized away node \"fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_q5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf" 42 2 0 } } { "db/dcfifo_o7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 66 0 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 138 0 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 206 0 0 } } { "fifo_decimation_3/synthesis/fifo_decimation_3.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/fifo_decimation_3.vhd" 112 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 608 7728 8208 976 "inst23" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|ram_block9a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[1\] " "Synthesized away node \"fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_q5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf" 74 2 0 } } { "db/dcfifo_o7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 66 0 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 138 0 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 206 0 0 } } { "fifo_decimation_3/synthesis/fifo_decimation_3.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/fifo_decimation_3.vhd" 112 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 608 7728 8208 976 "inst23" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|ram_block9a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[2\] " "Synthesized away node \"fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_q5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf" 106 2 0 } } { "db/dcfifo_o7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 66 0 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 138 0 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 206 0 0 } } { "fifo_decimation_3/synthesis/fifo_decimation_3.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/fifo_decimation_3.vhd" 112 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 608 7728 8208 976 "inst23" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|ram_block9a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[3\] " "Synthesized away node \"fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_q5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf" 138 2 0 } } { "db/dcfifo_o7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 66 0 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 138 0 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 206 0 0 } } { "fifo_decimation_3/synthesis/fifo_decimation_3.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/fifo_decimation_3.vhd" 112 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 608 7728 8208 976 "inst23" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|ram_block9a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[4\] " "Synthesized away node \"fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_q5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf" 170 2 0 } } { "db/dcfifo_o7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 66 0 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 138 0 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 206 0 0 } } { "fifo_decimation_3/synthesis/fifo_decimation_3.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/fifo_decimation_3.vhd" 112 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 608 7728 8208 976 "inst23" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|ram_block9a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[5\] " "Synthesized away node \"fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_q5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf" 202 2 0 } } { "db/dcfifo_o7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 66 0 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 138 0 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 206 0 0 } } { "fifo_decimation_3/synthesis/fifo_decimation_3.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/fifo_decimation_3.vhd" 112 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 608 7728 8208 976 "inst23" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|ram_block9a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[6\] " "Synthesized away node \"fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_q5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf" 234 2 0 } } { "db/dcfifo_o7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 66 0 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 138 0 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 206 0 0 } } { "fifo_decimation_3/synthesis/fifo_decimation_3.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/fifo_decimation_3.vhd" 112 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 608 7728 8208 976 "inst23" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|ram_block9a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[7\] " "Synthesized away node \"fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_q5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf" 266 2 0 } } { "db/dcfifo_o7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 66 0 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 138 0 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 206 0 0 } } { "fifo_decimation_3/synthesis/fifo_decimation_3.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/fifo_decimation_3.vhd" 112 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 608 7728 8208 976 "inst23" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|ram_block9a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[8\] " "Synthesized away node \"fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[8\]\"" {  } { { "db/altsyncram_q5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf" 298 2 0 } } { "db/dcfifo_o7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 66 0 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 138 0 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 206 0 0 } } { "fifo_decimation_3/synthesis/fifo_decimation_3.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/fifo_decimation_3.vhd" 112 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 608 7728 8208 976 "inst23" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|ram_block9a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[9\] " "Synthesized away node \"fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[9\]\"" {  } { { "db/altsyncram_q5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf" 330 2 0 } } { "db/dcfifo_o7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 66 0 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 138 0 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 206 0 0 } } { "fifo_decimation_3/synthesis/fifo_decimation_3.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/fifo_decimation_3.vhd" 112 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 608 7728 8208 976 "inst23" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|ram_block9a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[10\] " "Synthesized away node \"fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[10\]\"" {  } { { "db/altsyncram_q5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf" 362 2 0 } } { "db/dcfifo_o7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 66 0 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 138 0 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 206 0 0 } } { "fifo_decimation_3/synthesis/fifo_decimation_3.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/fifo_decimation_3.vhd" 112 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 608 7728 8208 976 "inst23" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|ram_block9a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[11\] " "Synthesized away node \"fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_q5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf" 394 2 0 } } { "db/dcfifo_o7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 66 0 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 138 0 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 206 0 0 } } { "fifo_decimation_3/synthesis/fifo_decimation_3.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/fifo_decimation_3.vhd" 112 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 608 7728 8208 976 "inst23" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|ram_block9a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[12\] " "Synthesized away node \"fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_q5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf" 426 2 0 } } { "db/dcfifo_o7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 66 0 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 138 0 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 206 0 0 } } { "fifo_decimation_3/synthesis/fifo_decimation_3.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/fifo_decimation_3.vhd" 112 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 608 7728 8208 976 "inst23" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|ram_block9a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[13\] " "Synthesized away node \"fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_q5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf" 458 2 0 } } { "db/dcfifo_o7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 66 0 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 138 0 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 206 0 0 } } { "fifo_decimation_3/synthesis/fifo_decimation_3.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/fifo_decimation_3.vhd" 112 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 608 7728 8208 976 "inst23" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|ram_block9a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[17\] " "Synthesized away node \"fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[17\]\"" {  } { { "db/altsyncram_s5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf" 586 2 0 } } { "db/dcfifo_n7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 66 0 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 138 0 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 206 0 0 } } { "fifo_decimation_2/synthesis/fifo_decimation_2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/fifo_decimation_2.vhd" 112 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 616 6472 6952 984 "inst20" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|ram_block9a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[18\] " "Synthesized away node \"fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[18\]\"" {  } { { "db/altsyncram_s5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf" 618 2 0 } } { "db/dcfifo_n7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 66 0 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 138 0 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 206 0 0 } } { "fifo_decimation_2/synthesis/fifo_decimation_2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/fifo_decimation_2.vhd" 112 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 616 6472 6952 984 "inst20" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|ram_block9a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[19\] " "Synthesized away node \"fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[19\]\"" {  } { { "db/altsyncram_s5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf" 650 2 0 } } { "db/dcfifo_n7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 66 0 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 138 0 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 206 0 0 } } { "fifo_decimation_2/synthesis/fifo_decimation_2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/fifo_decimation_2.vhd" 112 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 616 6472 6952 984 "inst20" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|ram_block9a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[20\] " "Synthesized away node \"fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[20\]\"" {  } { { "db/altsyncram_s5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf" 682 2 0 } } { "db/dcfifo_n7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 66 0 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 138 0 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 206 0 0 } } { "fifo_decimation_2/synthesis/fifo_decimation_2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/fifo_decimation_2.vhd" 112 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 616 6472 6952 984 "inst20" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|ram_block9a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[21\] " "Synthesized away node \"fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[21\]\"" {  } { { "db/altsyncram_s5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf" 714 2 0 } } { "db/dcfifo_n7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 66 0 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 138 0 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 206 0 0 } } { "fifo_decimation_2/synthesis/fifo_decimation_2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/fifo_decimation_2.vhd" 112 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 616 6472 6952 984 "inst20" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|ram_block9a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[22\] " "Synthesized away node \"fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_s5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf" 746 2 0 } } { "db/dcfifo_n7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 66 0 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 138 0 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 206 0 0 } } { "fifo_decimation_2/synthesis/fifo_decimation_2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/fifo_decimation_2.vhd" 112 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 616 6472 6952 984 "inst20" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|ram_block9a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[23\] " "Synthesized away node \"fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_s5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf" 778 2 0 } } { "db/dcfifo_n7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 66 0 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 138 0 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 206 0 0 } } { "fifo_decimation_2/synthesis/fifo_decimation_2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/fifo_decimation_2.vhd" 112 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 616 6472 6952 984 "inst20" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|ram_block9a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[24\] " "Synthesized away node \"fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[24\]\"" {  } { { "db/altsyncram_s5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf" 810 2 0 } } { "db/dcfifo_n7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 66 0 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 138 0 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 206 0 0 } } { "fifo_decimation_2/synthesis/fifo_decimation_2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/fifo_decimation_2.vhd" 112 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 616 6472 6952 984 "inst20" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|ram_block9a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[25\] " "Synthesized away node \"fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[25\]\"" {  } { { "db/altsyncram_s5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf" 842 2 0 } } { "db/dcfifo_n7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 66 0 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 138 0 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 206 0 0 } } { "fifo_decimation_2/synthesis/fifo_decimation_2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/fifo_decimation_2.vhd" 112 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 616 6472 6952 984 "inst20" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|ram_block9a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[26\] " "Synthesized away node \"fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[26\]\"" {  } { { "db/altsyncram_s5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf" 874 2 0 } } { "db/dcfifo_n7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 66 0 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 138 0 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 206 0 0 } } { "fifo_decimation_2/synthesis/fifo_decimation_2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/fifo_decimation_2.vhd" 112 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 616 6472 6952 984 "inst20" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|ram_block9a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[27\] " "Synthesized away node \"fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[27\]\"" {  } { { "db/altsyncram_s5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf" 906 2 0 } } { "db/dcfifo_n7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 66 0 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 138 0 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 206 0 0 } } { "fifo_decimation_2/synthesis/fifo_decimation_2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/fifo_decimation_2.vhd" 112 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 616 6472 6952 984 "inst20" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|ram_block9a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[28\] " "Synthesized away node \"fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[28\]\"" {  } { { "db/altsyncram_s5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf" 938 2 0 } } { "db/dcfifo_n7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 66 0 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 138 0 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 206 0 0 } } { "fifo_decimation_2/synthesis/fifo_decimation_2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/fifo_decimation_2.vhd" 112 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 616 6472 6952 984 "inst20" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|ram_block9a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[29\] " "Synthesized away node \"fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[29\]\"" {  } { { "db/altsyncram_s5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf" 970 2 0 } } { "db/dcfifo_n7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 66 0 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 138 0 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 206 0 0 } } { "fifo_decimation_2/synthesis/fifo_decimation_2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/fifo_decimation_2.vhd" 112 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 616 6472 6952 984 "inst20" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|ram_block9a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[30\] " "Synthesized away node \"fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[30\]\"" {  } { { "db/altsyncram_s5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf" 1002 2 0 } } { "db/dcfifo_n7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 66 0 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 138 0 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 206 0 0 } } { "fifo_decimation_2/synthesis/fifo_decimation_2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/fifo_decimation_2.vhd" 112 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 616 6472 6952 984 "inst20" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|ram_block9a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[31\] " "Synthesized away node \"fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[31\]\"" {  } { { "db/altsyncram_s5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf" 1034 2 0 } } { "db/dcfifo_n7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 66 0 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 138 0 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 206 0 0 } } { "fifo_decimation_2/synthesis/fifo_decimation_2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/fifo_decimation_2.vhd" 112 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 616 6472 6952 984 "inst20" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|ram_block9a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_ind1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[0\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_ind1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_vgn1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_vgn1.tdf" 40 2 0 } } { "db/a_dpfifo_q061.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_q061.tdf" 45 2 0 } } { "db/scfifo_ind1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/scfifo_ind1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 139 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 495 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_ind1:auto_generated|a_dpfifo_q061:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_ind1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[1\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_ind1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_vgn1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_vgn1.tdf" 72 2 0 } } { "db/a_dpfifo_q061.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_q061.tdf" 45 2 0 } } { "db/scfifo_ind1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/scfifo_ind1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 139 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 495 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_ind1:auto_generated|a_dpfifo_q061:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_ind1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[2\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_ind1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_vgn1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_vgn1.tdf" 104 2 0 } } { "db/a_dpfifo_q061.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_q061.tdf" 45 2 0 } } { "db/scfifo_ind1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/scfifo_ind1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 139 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 495 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_ind1:auto_generated|a_dpfifo_q061:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_ind1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[3\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_ind1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_vgn1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_vgn1.tdf" 136 2 0 } } { "db/a_dpfifo_q061.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_q061.tdf" 45 2 0 } } { "db/scfifo_ind1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/scfifo_ind1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 139 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 495 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_ind1:auto_generated|a_dpfifo_q061:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_ind1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[4\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_ind1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_vgn1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_vgn1.tdf" 168 2 0 } } { "db/a_dpfifo_q061.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_q061.tdf" 45 2 0 } } { "db/scfifo_ind1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/scfifo_ind1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 139 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 495 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_ind1:auto_generated|a_dpfifo_q061:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_ind1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[5\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_ind1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_vgn1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_vgn1.tdf" 200 2 0 } } { "db/a_dpfifo_q061.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_q061.tdf" 45 2 0 } } { "db/scfifo_ind1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/scfifo_ind1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 139 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 495 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_ind1:auto_generated|a_dpfifo_q061:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_ind1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[6\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_ind1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_vgn1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_vgn1.tdf" 232 2 0 } } { "db/a_dpfifo_q061.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_q061.tdf" 45 2 0 } } { "db/scfifo_ind1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/scfifo_ind1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 139 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 495 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_ind1:auto_generated|a_dpfifo_q061:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_ind1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[7\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_ind1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_vgn1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_vgn1.tdf" 264 2 0 } } { "db/a_dpfifo_q061.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_q061.tdf" 45 2 0 } } { "db/scfifo_ind1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/scfifo_ind1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 139 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 495 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_ind1:auto_generated|a_dpfifo_q061:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_ind1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[8\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_ind1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_vgn1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_vgn1.tdf" 296 2 0 } } { "db/a_dpfifo_q061.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_q061.tdf" 45 2 0 } } { "db/scfifo_ind1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/scfifo_ind1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 139 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 495 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_ind1:auto_generated|a_dpfifo_q061:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_ind1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[9\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_ind1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_vgn1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_vgn1.tdf" 328 2 0 } } { "db/a_dpfifo_q061.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_q061.tdf" 45 2 0 } } { "db/scfifo_ind1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/scfifo_ind1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 139 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 495 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_ind1:auto_generated|a_dpfifo_q061:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_ind1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[10\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_ind1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_vgn1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_vgn1.tdf" 360 2 0 } } { "db/a_dpfifo_q061.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_q061.tdf" 45 2 0 } } { "db/scfifo_ind1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/scfifo_ind1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 139 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 495 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_ind1:auto_generated|a_dpfifo_q061:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_ind1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[11\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_ind1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_vgn1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_vgn1.tdf" 392 2 0 } } { "db/a_dpfifo_q061.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_q061.tdf" 45 2 0 } } { "db/scfifo_ind1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/scfifo_ind1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 139 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 495 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_ind1:auto_generated|a_dpfifo_q061:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_ind1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[12\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_ind1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_vgn1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_vgn1.tdf" 424 2 0 } } { "db/a_dpfifo_q061.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_q061.tdf" 45 2 0 } } { "db/scfifo_ind1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/scfifo_ind1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 139 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 495 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_ind1:auto_generated|a_dpfifo_q061:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_ind1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[13\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_ind1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_vgn1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_vgn1.tdf" 456 2 0 } } { "db/a_dpfifo_q061.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_q061.tdf" 45 2 0 } } { "db/scfifo_ind1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/scfifo_ind1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 139 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 495 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_ind1:auto_generated|a_dpfifo_q061:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_ind1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[14\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_ind1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_vgn1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_vgn1.tdf" 488 2 0 } } { "db/a_dpfifo_q061.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_q061.tdf" 45 2 0 } } { "db/scfifo_ind1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/scfifo_ind1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 139 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 495 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_ind1:auto_generated|a_dpfifo_q061:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_ind1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[15\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_ind1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_vgn1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_vgn1.tdf" 520 2 0 } } { "db/a_dpfifo_q061.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_q061.tdf" 45 2 0 } } { "db/scfifo_ind1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/scfifo_ind1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 139 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 495 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_ind1:auto_generated|a_dpfifo_q061:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_ind1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[16\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_ind1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_vgn1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_vgn1.tdf" 552 2 0 } } { "db/a_dpfifo_q061.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_q061.tdf" 45 2 0 } } { "db/scfifo_ind1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/scfifo_ind1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 139 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 495 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_ind1:auto_generated|a_dpfifo_q061:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_ind1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[17\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_ind1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_vgn1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_vgn1.tdf" 584 2 0 } } { "db/a_dpfifo_q061.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_q061.tdf" 45 2 0 } } { "db/scfifo_ind1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/scfifo_ind1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 139 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 495 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_ind1:auto_generated|a_dpfifo_q061:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_ind1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[18\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_ind1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_vgn1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_vgn1.tdf" 616 2 0 } } { "db/a_dpfifo_q061.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_q061.tdf" 45 2 0 } } { "db/scfifo_ind1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/scfifo_ind1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 139 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 495 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_ind1:auto_generated|a_dpfifo_q061:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_ind1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[19\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_ind1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_vgn1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_vgn1.tdf" 648 2 0 } } { "db/a_dpfifo_q061.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_q061.tdf" 45 2 0 } } { "db/scfifo_ind1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/scfifo_ind1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 139 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 495 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_ind1:auto_generated|a_dpfifo_q061:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_ind1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[20\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_ind1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_vgn1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_vgn1.tdf" 680 2 0 } } { "db/a_dpfifo_q061.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_q061.tdf" 45 2 0 } } { "db/scfifo_ind1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/scfifo_ind1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 139 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 495 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_ind1:auto_generated|a_dpfifo_q061:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_ind1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[21\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_ind1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_vgn1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_vgn1.tdf" 712 2 0 } } { "db/a_dpfifo_q061.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_q061.tdf" 45 2 0 } } { "db/scfifo_ind1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/scfifo_ind1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 139 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 495 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_ind1:auto_generated|a_dpfifo_q061:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_ind1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[22\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_ind1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_vgn1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_vgn1.tdf" 744 2 0 } } { "db/a_dpfifo_q061.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_q061.tdf" 45 2 0 } } { "db/scfifo_ind1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/scfifo_ind1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 139 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 495 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_ind1:auto_generated|a_dpfifo_q061:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_ind1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[23\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_ind1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_vgn1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_vgn1.tdf" 776 2 0 } } { "db/a_dpfifo_q061.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_q061.tdf" 45 2 0 } } { "db/scfifo_ind1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/scfifo_ind1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 139 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 495 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_ind1:auto_generated|a_dpfifo_q061:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_ind1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[24\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_ind1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_vgn1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_vgn1.tdf" 808 2 0 } } { "db/a_dpfifo_q061.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_q061.tdf" 45 2 0 } } { "db/scfifo_ind1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/scfifo_ind1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 139 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 495 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_ind1:auto_generated|a_dpfifo_q061:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_ind1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[25\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_ind1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_vgn1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_vgn1.tdf" 840 2 0 } } { "db/a_dpfifo_q061.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_q061.tdf" 45 2 0 } } { "db/scfifo_ind1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/scfifo_ind1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 139 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 495 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_ind1:auto_generated|a_dpfifo_q061:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_ind1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[26\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_ind1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_vgn1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_vgn1.tdf" 872 2 0 } } { "db/a_dpfifo_q061.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_q061.tdf" 45 2 0 } } { "db/scfifo_ind1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/scfifo_ind1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 139 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 495 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_ind1:auto_generated|a_dpfifo_q061:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_ind1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[27\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_ind1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_vgn1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_vgn1.tdf" 904 2 0 } } { "db/a_dpfifo_q061.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_q061.tdf" 45 2 0 } } { "db/scfifo_ind1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/scfifo_ind1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 139 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 495 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_ind1:auto_generated|a_dpfifo_q061:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_ind1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[28\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_ind1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_vgn1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_vgn1.tdf" 936 2 0 } } { "db/a_dpfifo_q061.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_q061.tdf" 45 2 0 } } { "db/scfifo_ind1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/scfifo_ind1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 139 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 495 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_ind1:auto_generated|a_dpfifo_q061:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_ind1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[29\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_ind1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_vgn1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_vgn1.tdf" 968 2 0 } } { "db/a_dpfifo_q061.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_q061.tdf" 45 2 0 } } { "db/scfifo_ind1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/scfifo_ind1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 139 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 495 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_ind1:auto_generated|a_dpfifo_q061:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_ind1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[30\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_ind1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_vgn1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_vgn1.tdf" 1000 2 0 } } { "db/a_dpfifo_q061.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_q061.tdf" 45 2 0 } } { "db/scfifo_ind1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/scfifo_ind1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 139 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 495 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_ind1:auto_generated|a_dpfifo_q061:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_ind1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[31\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_ind1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_vgn1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_vgn1.tdf" 1032 2 0 } } { "db/a_dpfifo_q061.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_q061.tdf" 45 2 0 } } { "db/scfifo_ind1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/scfifo_ind1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 139 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 495 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_ind1:auto_generated|a_dpfifo_q061:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_ind1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[32\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_ind1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_vgn1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_vgn1.tdf" 1064 2 0 } } { "db/a_dpfifo_q061.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_q061.tdf" 45 2 0 } } { "db/scfifo_ind1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/scfifo_ind1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 139 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 495 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_ind1:auto_generated|a_dpfifo_q061:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_ind1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[33\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_ind1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_vgn1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_vgn1.tdf" 1096 2 0 } } { "db/a_dpfifo_q061.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_q061.tdf" 45 2 0 } } { "db/scfifo_ind1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/scfifo_ind1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 139 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 495 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_ind1:auto_generated|a_dpfifo_q061:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_ind1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[34\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_ind1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_vgn1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_vgn1.tdf" 1128 2 0 } } { "db/a_dpfifo_q061.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_q061.tdf" 45 2 0 } } { "db/scfifo_ind1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/scfifo_ind1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 139 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 495 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_ind1:auto_generated|a_dpfifo_q061:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_ind1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[35\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_ind1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_vgn1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_vgn1.tdf" 1160 2 0 } } { "db/a_dpfifo_q061.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_q061.tdf" 45 2 0 } } { "db/scfifo_ind1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/scfifo_ind1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 139 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 495 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_ind1:auto_generated|a_dpfifo_q061:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_ind1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[36\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_ind1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[36\]\"" {  } { { "db/altsyncram_vgn1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_vgn1.tdf" 1192 2 0 } } { "db/a_dpfifo_q061.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_q061.tdf" 45 2 0 } } { "db/scfifo_ind1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/scfifo_ind1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 139 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 495 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_ind1:auto_generated|a_dpfifo_q061:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_ind1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[37\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_ind1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[37\]\"" {  } { { "db/altsyncram_vgn1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_vgn1.tdf" 1224 2 0 } } { "db/a_dpfifo_q061.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_q061.tdf" 45 2 0 } } { "db/scfifo_ind1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/scfifo_ind1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 139 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 495 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_ind1:auto_generated|a_dpfifo_q061:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_ind1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[38\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_ind1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[38\]\"" {  } { { "db/altsyncram_vgn1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_vgn1.tdf" 1256 2 0 } } { "db/a_dpfifo_q061.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_q061.tdf" 45 2 0 } } { "db/scfifo_ind1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/scfifo_ind1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 139 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 495 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_ind1:auto_generated|a_dpfifo_q061:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_ind1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[39\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_ind1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[39\]\"" {  } { { "db/altsyncram_vgn1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_vgn1.tdf" 1288 2 0 } } { "db/a_dpfifo_q061.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_q061.tdf" 45 2 0 } } { "db/scfifo_ind1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/scfifo_ind1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 139 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 495 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_ind1:auto_generated|a_dpfifo_q061:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_ind1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[40\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_ind1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[40\]\"" {  } { { "db/altsyncram_vgn1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_vgn1.tdf" 1320 2 0 } } { "db/a_dpfifo_q061.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_q061.tdf" 45 2 0 } } { "db/scfifo_ind1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/scfifo_ind1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 139 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 495 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_ind1:auto_generated|a_dpfifo_q061:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_ind1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[41\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_ind1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[41\]\"" {  } { { "db/altsyncram_vgn1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_vgn1.tdf" 1352 2 0 } } { "db/a_dpfifo_q061.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_q061.tdf" 45 2 0 } } { "db/scfifo_ind1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/scfifo_ind1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 139 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 495 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_ind1:auto_generated|a_dpfifo_q061:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_ind1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[42\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_ind1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[42\]\"" {  } { { "db/altsyncram_vgn1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_vgn1.tdf" 1384 2 0 } } { "db/a_dpfifo_q061.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_q061.tdf" 45 2 0 } } { "db/scfifo_ind1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/scfifo_ind1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 139 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 495 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_ind1:auto_generated|a_dpfifo_q061:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_ind1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[43\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_ind1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[43\]\"" {  } { { "db/altsyncram_vgn1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_vgn1.tdf" 1416 2 0 } } { "db/a_dpfifo_q061.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_q061.tdf" 45 2 0 } } { "db/scfifo_ind1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/scfifo_ind1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 139 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 495 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_ind1:auto_generated|a_dpfifo_q061:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_ind1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[44\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_ind1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[44\]\"" {  } { { "db/altsyncram_vgn1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_vgn1.tdf" 1448 2 0 } } { "db/a_dpfifo_q061.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_q061.tdf" 45 2 0 } } { "db/scfifo_ind1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/scfifo_ind1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 139 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 495 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_ind1:auto_generated|a_dpfifo_q061:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_ind1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[45\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_ind1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[45\]\"" {  } { { "db/altsyncram_vgn1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_vgn1.tdf" 1480 2 0 } } { "db/a_dpfifo_q061.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_q061.tdf" 45 2 0 } } { "db/scfifo_ind1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/scfifo_ind1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 139 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 495 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_ind1:auto_generated|a_dpfifo_q061:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_ind1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[46\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_ind1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[46\]\"" {  } { { "db/altsyncram_vgn1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_vgn1.tdf" 1512 2 0 } } { "db/a_dpfifo_q061.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_q061.tdf" 45 2 0 } } { "db/scfifo_ind1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/scfifo_ind1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 139 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 495 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_ind1:auto_generated|a_dpfifo_q061:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_ind1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[47\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_ind1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[47\]\"" {  } { { "db/altsyncram_vgn1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_vgn1.tdf" 1544 2 0 } } { "db/a_dpfifo_q061.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_q061.tdf" 45 2 0 } } { "db/scfifo_ind1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/scfifo_ind1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 139 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 495 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_ind1:auto_generated|a_dpfifo_q061:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_ind1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[48\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_ind1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[48\]\"" {  } { { "db/altsyncram_vgn1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_vgn1.tdf" 1576 2 0 } } { "db/a_dpfifo_q061.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_q061.tdf" 45 2 0 } } { "db/scfifo_ind1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/scfifo_ind1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 139 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 495 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_ind1:auto_generated|a_dpfifo_q061:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_ind1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[49\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_ind1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[49\]\"" {  } { { "db/altsyncram_vgn1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_vgn1.tdf" 1608 2 0 } } { "db/a_dpfifo_q061.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_q061.tdf" 45 2 0 } } { "db/scfifo_ind1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/scfifo_ind1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 139 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 495 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_ind1:auto_generated|a_dpfifo_q061:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_ind1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[50\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_ind1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[50\]\"" {  } { { "db/altsyncram_vgn1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_vgn1.tdf" 1640 2 0 } } { "db/a_dpfifo_q061.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_q061.tdf" 45 2 0 } } { "db/scfifo_ind1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/scfifo_ind1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 139 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 495 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_ind1:auto_generated|a_dpfifo_q061:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_ind1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[51\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_ind1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[51\]\"" {  } { { "db/altsyncram_vgn1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_vgn1.tdf" 1672 2 0 } } { "db/a_dpfifo_q061.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_q061.tdf" 45 2 0 } } { "db/scfifo_ind1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/scfifo_ind1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 139 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 495 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_ind1:auto_generated|a_dpfifo_q061:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[19\] " "Synthesized away node \"fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[19\]\"" {  } { { "db/altsyncram_s5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf" 650 2 0 } } { "db/dcfifo_n7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 66 0 0 } } { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 138 0 0 } } { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 206 0 0 } } { "fifo_decimation/synthesis/fifo_decimation.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/fifo_decimation.vhd" 112 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 616 5256 5704 984 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|ram_block9a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[20\] " "Synthesized away node \"fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[20\]\"" {  } { { "db/altsyncram_s5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf" 682 2 0 } } { "db/dcfifo_n7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 66 0 0 } } { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 138 0 0 } } { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 206 0 0 } } { "fifo_decimation/synthesis/fifo_decimation.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/fifo_decimation.vhd" 112 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 616 5256 5704 984 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|ram_block9a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[21\] " "Synthesized away node \"fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[21\]\"" {  } { { "db/altsyncram_s5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf" 714 2 0 } } { "db/dcfifo_n7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 66 0 0 } } { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 138 0 0 } } { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 206 0 0 } } { "fifo_decimation/synthesis/fifo_decimation.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/fifo_decimation.vhd" 112 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 616 5256 5704 984 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|ram_block9a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[22\] " "Synthesized away node \"fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_s5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf" 746 2 0 } } { "db/dcfifo_n7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 66 0 0 } } { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 138 0 0 } } { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 206 0 0 } } { "fifo_decimation/synthesis/fifo_decimation.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/fifo_decimation.vhd" 112 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 616 5256 5704 984 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|ram_block9a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[23\] " "Synthesized away node \"fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_s5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf" 778 2 0 } } { "db/dcfifo_n7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 66 0 0 } } { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 138 0 0 } } { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 206 0 0 } } { "fifo_decimation/synthesis/fifo_decimation.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/fifo_decimation.vhd" 112 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 616 5256 5704 984 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|ram_block9a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[24\] " "Synthesized away node \"fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[24\]\"" {  } { { "db/altsyncram_s5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf" 810 2 0 } } { "db/dcfifo_n7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 66 0 0 } } { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 138 0 0 } } { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 206 0 0 } } { "fifo_decimation/synthesis/fifo_decimation.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/fifo_decimation.vhd" 112 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 616 5256 5704 984 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|ram_block9a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[25\] " "Synthesized away node \"fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[25\]\"" {  } { { "db/altsyncram_s5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf" 842 2 0 } } { "db/dcfifo_n7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 66 0 0 } } { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 138 0 0 } } { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 206 0 0 } } { "fifo_decimation/synthesis/fifo_decimation.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/fifo_decimation.vhd" 112 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 616 5256 5704 984 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|ram_block9a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[26\] " "Synthesized away node \"fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[26\]\"" {  } { { "db/altsyncram_s5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf" 874 2 0 } } { "db/dcfifo_n7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 66 0 0 } } { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 138 0 0 } } { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 206 0 0 } } { "fifo_decimation/synthesis/fifo_decimation.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/fifo_decimation.vhd" 112 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 616 5256 5704 984 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|ram_block9a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[27\] " "Synthesized away node \"fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[27\]\"" {  } { { "db/altsyncram_s5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf" 906 2 0 } } { "db/dcfifo_n7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 66 0 0 } } { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 138 0 0 } } { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 206 0 0 } } { "fifo_decimation/synthesis/fifo_decimation.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/fifo_decimation.vhd" 112 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 616 5256 5704 984 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|ram_block9a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[28\] " "Synthesized away node \"fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[28\]\"" {  } { { "db/altsyncram_s5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf" 938 2 0 } } { "db/dcfifo_n7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 66 0 0 } } { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 138 0 0 } } { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 206 0 0 } } { "fifo_decimation/synthesis/fifo_decimation.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/fifo_decimation.vhd" 112 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 616 5256 5704 984 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|ram_block9a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[29\] " "Synthesized away node \"fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[29\]\"" {  } { { "db/altsyncram_s5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf" 970 2 0 } } { "db/dcfifo_n7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 66 0 0 } } { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 138 0 0 } } { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 206 0 0 } } { "fifo_decimation/synthesis/fifo_decimation.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/fifo_decimation.vhd" 112 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 616 5256 5704 984 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|ram_block9a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[30\] " "Synthesized away node \"fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[30\]\"" {  } { { "db/altsyncram_s5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf" 1002 2 0 } } { "db/dcfifo_n7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 66 0 0 } } { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 138 0 0 } } { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 206 0 0 } } { "fifo_decimation/synthesis/fifo_decimation.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/fifo_decimation.vhd" 112 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 616 5256 5704 984 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|ram_block9a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[31\] " "Synthesized away node \"fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[31\]\"" {  } { { "db/altsyncram_s5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf" 1034 2 0 } } { "db/dcfifo_n7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 66 0 0 } } { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 138 0 0 } } { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 206 0 0 } } { "fifo_decimation/synthesis/fifo_decimation.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/fifo_decimation.vhd" 112 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 616 5256 5704 984 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424692880 "|ProjectWithSignalGenerator|fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|ram_block9a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1670424692880 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1670424692880 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_hn34:auto_generated\|q_a\[0\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_hn34:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_hn34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_hn34.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 413 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_hn34:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_hn34:auto_generated\|q_a\[1\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_hn34:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_hn34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_hn34.tdf" 59 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 413 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_hn34:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_hn34:auto_generated\|q_a\[2\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_hn34:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_hn34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_hn34.tdf" 82 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 413 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_hn34:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_hn34:auto_generated\|q_a\[3\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_hn34:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_hn34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_hn34.tdf" 105 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 413 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_hn34:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_hn34:auto_generated\|q_a\[4\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_hn34:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_hn34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_hn34.tdf" 128 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 413 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_hn34:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_hn34:auto_generated\|q_a\[5\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_hn34:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_hn34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_hn34.tdf" 151 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 413 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_hn34:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_hn34:auto_generated\|q_a\[6\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_hn34:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_hn34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_hn34.tdf" 174 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 413 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_hn34:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_hn34:auto_generated\|q_a\[7\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_hn34:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_hn34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_hn34.tdf" 197 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 413 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_hn34:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_hn34:auto_generated\|q_a\[8\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_hn34:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_hn34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_hn34.tdf" 220 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 413 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_hn34:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_hn34:auto_generated\|q_a\[9\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_hn34:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_hn34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_hn34.tdf" 243 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 413 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_hn34:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_hn34:auto_generated\|q_a\[10\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_hn34:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_hn34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_hn34.tdf" 266 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 413 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_hn34:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_hn34:auto_generated\|q_a\[11\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_hn34:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_hn34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_hn34.tdf" 289 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 413 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_hn34:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_hn34:auto_generated\|q_a\[12\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_hn34:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_hn34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_hn34.tdf" 312 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 413 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_hn34:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_hn34:auto_generated\|q_a\[13\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_hn34:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_hn34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_hn34.tdf" 335 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 413 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_hn34:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_hn34:auto_generated\|q_a\[14\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_hn34:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_hn34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_hn34.tdf" 358 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 413 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_hn34:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_hn34:auto_generated\|q_a\[15\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_hn34:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_hn34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_hn34.tdf" 381 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 413 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_hn34:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_hn34:auto_generated\|q_a\[16\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_hn34:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_hn34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_hn34.tdf" 404 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 413 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_hn34:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_hn34:auto_generated\|q_a\[17\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_hn34:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_hn34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_hn34.tdf" 427 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 413 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_hn34:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_hn34:auto_generated\|q_a\[0\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_hn34:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_hn34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_hn34.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_hn34:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_hn34:auto_generated\|q_a\[1\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_hn34:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_hn34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_hn34.tdf" 59 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_hn34:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_hn34:auto_generated\|q_a\[2\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_hn34:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_hn34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_hn34.tdf" 82 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_hn34:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_hn34:auto_generated\|q_a\[3\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_hn34:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_hn34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_hn34.tdf" 105 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_hn34:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_hn34:auto_generated\|q_a\[4\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_hn34:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_hn34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_hn34.tdf" 128 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_hn34:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_hn34:auto_generated\|q_a\[5\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_hn34:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_hn34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_hn34.tdf" 151 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_hn34:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_hn34:auto_generated\|q_a\[6\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_hn34:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_hn34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_hn34.tdf" 174 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_hn34:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_hn34:auto_generated\|q_a\[7\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_hn34:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_hn34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_hn34.tdf" 197 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_hn34:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_hn34:auto_generated\|q_a\[8\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_hn34:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_hn34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_hn34.tdf" 220 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_hn34:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_hn34:auto_generated\|q_a\[9\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_hn34:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_hn34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_hn34.tdf" 243 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_hn34:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_hn34:auto_generated\|q_a\[10\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_hn34:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_hn34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_hn34.tdf" 266 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_hn34:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_hn34:auto_generated\|q_a\[11\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_hn34:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_hn34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_hn34.tdf" 289 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_hn34:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_hn34:auto_generated\|q_a\[12\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_hn34:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_hn34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_hn34.tdf" 312 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_hn34:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_hn34:auto_generated\|q_a\[13\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_hn34:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_hn34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_hn34.tdf" 335 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_hn34:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_hn34:auto_generated\|q_a\[14\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_hn34:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_hn34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_hn34.tdf" 358 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_hn34:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_hn34:auto_generated\|q_a\[15\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_hn34:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_hn34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_hn34.tdf" 381 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_hn34:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_hn34:auto_generated\|q_a\[16\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_hn34:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_hn34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_hn34.tdf" 404 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_hn34:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_hn34:auto_generated\|q_a\[17\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_hn34:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_hn34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_hn34.tdf" 427 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_hn34:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_on34:auto_generated\|q_a\[0\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_on34:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_on34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_on34.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 413 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_on34:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_on34:auto_generated\|q_a\[1\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_on34:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_on34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_on34.tdf" 59 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 413 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_on34:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_on34:auto_generated\|q_a\[2\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_on34:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_on34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_on34.tdf" 82 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 413 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_on34:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_on34:auto_generated\|q_a\[3\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_on34:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_on34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_on34.tdf" 105 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 413 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_on34:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_on34:auto_generated\|q_a\[4\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_on34:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_on34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_on34.tdf" 128 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 413 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_on34:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_on34:auto_generated\|q_a\[5\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_on34:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_on34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_on34.tdf" 151 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 413 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_on34:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_on34:auto_generated\|q_a\[6\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_on34:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_on34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_on34.tdf" 174 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 413 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_on34:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_on34:auto_generated\|q_a\[7\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_on34:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_on34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_on34.tdf" 197 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 413 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_on34:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_on34:auto_generated\|q_a\[8\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_on34:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_on34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_on34.tdf" 220 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 413 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_on34:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_on34:auto_generated\|q_a\[9\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_on34:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_on34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_on34.tdf" 243 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 413 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_on34:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_on34:auto_generated\|q_a\[10\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_on34:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_on34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_on34.tdf" 266 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 413 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_on34:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_on34:auto_generated\|q_a\[11\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_on34:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_on34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_on34.tdf" 289 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 413 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_on34:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_on34:auto_generated\|q_a\[12\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_on34:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_on34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_on34.tdf" 312 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 413 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_on34:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_on34:auto_generated\|q_a\[13\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_on34:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_on34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_on34.tdf" 335 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 413 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_on34:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_on34:auto_generated\|q_a\[14\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_on34:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_on34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_on34.tdf" 358 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 413 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_on34:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_on34:auto_generated\|q_a\[15\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_on34:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_on34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_on34.tdf" 381 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 413 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_on34:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_on34:auto_generated\|q_a\[16\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_on34:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_on34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_on34.tdf" 404 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 413 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_on34:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_on34:auto_generated\|q_a\[17\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_on34:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_on34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_on34.tdf" 427 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 413 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_on34:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_on34:auto_generated\|q_a\[0\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_on34:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_on34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_on34.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_on34:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_on34:auto_generated\|q_a\[1\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_on34:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_on34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_on34.tdf" 59 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_on34:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_on34:auto_generated\|q_a\[2\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_on34:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_on34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_on34.tdf" 82 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_on34:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_on34:auto_generated\|q_a\[3\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_on34:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_on34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_on34.tdf" 105 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_on34:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_on34:auto_generated\|q_a\[4\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_on34:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_on34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_on34.tdf" 128 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_on34:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_on34:auto_generated\|q_a\[5\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_on34:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_on34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_on34.tdf" 151 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_on34:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_on34:auto_generated\|q_a\[6\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_on34:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_on34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_on34.tdf" 174 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_on34:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_on34:auto_generated\|q_a\[7\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_on34:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_on34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_on34.tdf" 197 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_on34:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_on34:auto_generated\|q_a\[8\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_on34:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_on34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_on34.tdf" 220 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_on34:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_on34:auto_generated\|q_a\[9\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_on34:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_on34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_on34.tdf" 243 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_on34:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_on34:auto_generated\|q_a\[10\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_on34:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_on34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_on34.tdf" 266 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_on34:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_on34:auto_generated\|q_a\[11\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_on34:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_on34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_on34.tdf" 289 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_on34:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_on34:auto_generated\|q_a\[12\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_on34:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_on34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_on34.tdf" 312 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_on34:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_on34:auto_generated\|q_a\[13\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_on34:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_on34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_on34.tdf" 335 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_on34:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_on34:auto_generated\|q_a\[14\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_on34:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_on34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_on34.tdf" 358 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_on34:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_on34:auto_generated\|q_a\[15\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_on34:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_on34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_on34.tdf" 381 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_on34:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_on34:auto_generated\|q_a\[16\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_on34:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_on34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_on34.tdf" 404 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_on34:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_on34:auto_generated\|q_a\[17\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_on34:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_on34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_on34.tdf" 427 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_on34:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6p34:auto_generated\|q_a\[0\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6p34:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_6p34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_6p34.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 413 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6p34:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6p34:auto_generated\|q_a\[1\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6p34:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_6p34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_6p34.tdf" 59 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 413 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6p34:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6p34:auto_generated\|q_a\[2\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6p34:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_6p34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_6p34.tdf" 82 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 413 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6p34:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6p34:auto_generated\|q_a\[3\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6p34:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_6p34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_6p34.tdf" 105 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 413 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6p34:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6p34:auto_generated\|q_a\[4\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6p34:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_6p34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_6p34.tdf" 128 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 413 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6p34:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6p34:auto_generated\|q_a\[5\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6p34:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_6p34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_6p34.tdf" 151 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 413 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6p34:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6p34:auto_generated\|q_a\[6\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6p34:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_6p34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_6p34.tdf" 174 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 413 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6p34:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6p34:auto_generated\|q_a\[7\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6p34:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_6p34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_6p34.tdf" 197 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 413 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6p34:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6p34:auto_generated\|q_a\[8\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6p34:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_6p34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_6p34.tdf" 220 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 413 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6p34:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6p34:auto_generated\|q_a\[9\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6p34:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_6p34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_6p34.tdf" 243 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 413 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6p34:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6p34:auto_generated\|q_a\[10\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6p34:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_6p34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_6p34.tdf" 266 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 413 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6p34:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6p34:auto_generated\|q_a\[11\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6p34:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_6p34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_6p34.tdf" 289 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 413 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6p34:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6p34:auto_generated\|q_a\[12\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6p34:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_6p34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_6p34.tdf" 312 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 413 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6p34:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6p34:auto_generated\|q_a\[13\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6p34:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_6p34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_6p34.tdf" 335 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 413 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6p34:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6p34:auto_generated\|q_a\[14\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6p34:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_6p34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_6p34.tdf" 358 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 413 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6p34:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6p34:auto_generated\|q_a\[15\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6p34:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_6p34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_6p34.tdf" 381 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 413 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6p34:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6p34:auto_generated\|q_a\[16\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6p34:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_6p34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_6p34.tdf" 404 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 413 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6p34:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6p34:auto_generated\|q_a\[17\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6p34:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_6p34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_6p34.tdf" 427 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 413 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6p34:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6p34:auto_generated\|q_a\[0\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6p34:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_6p34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_6p34.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6p34:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6p34:auto_generated\|q_a\[1\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6p34:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_6p34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_6p34.tdf" 59 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6p34:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6p34:auto_generated\|q_a\[2\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6p34:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_6p34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_6p34.tdf" 82 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6p34:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6p34:auto_generated\|q_a\[3\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6p34:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_6p34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_6p34.tdf" 105 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6p34:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6p34:auto_generated\|q_a\[4\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6p34:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_6p34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_6p34.tdf" 128 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6p34:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6p34:auto_generated\|q_a\[5\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6p34:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_6p34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_6p34.tdf" 151 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6p34:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6p34:auto_generated\|q_a\[6\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6p34:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_6p34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_6p34.tdf" 174 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6p34:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6p34:auto_generated\|q_a\[7\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6p34:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_6p34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_6p34.tdf" 197 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6p34:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6p34:auto_generated\|q_a\[8\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6p34:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_6p34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_6p34.tdf" 220 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6p34:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6p34:auto_generated\|q_a\[9\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6p34:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_6p34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_6p34.tdf" 243 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6p34:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6p34:auto_generated\|q_a\[10\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6p34:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_6p34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_6p34.tdf" 266 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6p34:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6p34:auto_generated\|q_a\[11\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6p34:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_6p34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_6p34.tdf" 289 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6p34:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6p34:auto_generated\|q_a\[12\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6p34:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_6p34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_6p34.tdf" 312 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6p34:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6p34:auto_generated\|q_a\[13\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6p34:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_6p34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_6p34.tdf" 335 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6p34:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6p34:auto_generated\|q_a\[14\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6p34:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_6p34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_6p34.tdf" 358 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6p34:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6p34:auto_generated\|q_a\[15\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6p34:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_6p34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_6p34.tdf" 381 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6p34:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6p34:auto_generated\|q_a\[16\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6p34:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_6p34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_6p34.tdf" 404 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6p34:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6p34:auto_generated\|q_a\[17\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6p34:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_6p34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_6p34.tdf" 427 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6p34:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_g704:auto_generated\|q_b\[0\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_g704:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_g704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_g704.tdf" 41 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_g704:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_g704:auto_generated\|q_b\[1\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_g704:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_g704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_g704.tdf" 72 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_g704:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_g704:auto_generated\|q_b\[2\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_g704:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_g704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_g704.tdf" 103 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_g704:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_g704:auto_generated\|q_b\[3\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_g704:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_g704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_g704.tdf" 134 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_g704:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_g704:auto_generated\|q_b\[4\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_g704:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_g704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_g704.tdf" 165 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_g704:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_g704:auto_generated\|q_b\[5\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_g704:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_g704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_g704.tdf" 196 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_g704:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_g704:auto_generated\|q_b\[6\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_g704:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_g704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_g704.tdf" 227 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_g704:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_g704:auto_generated\|q_b\[7\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_g704:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_g704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_g704.tdf" 258 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_g704:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_g704:auto_generated\|q_b\[8\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_g704:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_g704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_g704.tdf" 289 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_g704:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_g704:auto_generated\|q_b\[9\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_g704:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_g704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_g704.tdf" 320 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_g704:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_g704:auto_generated\|q_b\[10\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_g704:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_g704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_g704.tdf" 351 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_g704:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_g704:auto_generated\|q_b\[11\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_g704:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_g704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_g704.tdf" 382 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_g704:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_g704:auto_generated\|q_b\[12\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_g704:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_g704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_g704.tdf" 413 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_g704:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_g704:auto_generated\|q_b\[13\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_g704:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_g704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_g704.tdf" 444 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_g704:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_g704:auto_generated\|q_b\[14\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_g704:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_g704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_g704.tdf" 475 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_g704:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_g704:auto_generated\|q_b\[15\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_g704:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_g704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_g704.tdf" 506 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_g704:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_g704:auto_generated\|q_b\[16\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_g704:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_g704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_g704.tdf" 537 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_g704:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_g704:auto_generated\|q_b\[17\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_g704:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_g704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_g704.tdf" 568 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_g704:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_g704:auto_generated\|q_b\[18\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_g704:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_g704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_g704.tdf" 599 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_g704:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_g704:auto_generated\|q_b\[19\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_g704:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_g704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_g704.tdf" 630 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_g704:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_g704:auto_generated\|q_b\[20\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_g704:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_g704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_g704.tdf" 661 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_g704:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_g704:auto_generated\|q_b\[21\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_g704:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_g704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_g704.tdf" 692 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_g704:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_g704:auto_generated\|q_b\[22\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_g704:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_g704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_g704.tdf" 723 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_g704:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_g704:auto_generated\|q_b\[23\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_g704:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_g704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_g704.tdf" 754 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_g704:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_g704:auto_generated\|q_b\[24\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_g704:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_g704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_g704.tdf" 785 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_g704:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_g704:auto_generated\|q_b\[25\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_g704:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_g704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_g704.tdf" 816 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_g704:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_g704:auto_generated\|q_b\[26\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_g704:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_g704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_g704.tdf" 847 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_g704:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_g704:auto_generated\|q_b\[27\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_g704:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_g704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_g704.tdf" 878 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_g704:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_g704:auto_generated\|q_b\[28\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_g704:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_g704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_g704.tdf" 909 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_g704:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_g704:auto_generated\|q_b\[29\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_g704:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_g704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_g704.tdf" 940 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_g704:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_g704:auto_generated\|q_b\[30\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_g704:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_g704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_g704.tdf" 971 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_g704:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_g704:auto_generated\|q_b\[31\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_g704:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_g704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_g704.tdf" 1002 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_g704:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_g704:auto_generated\|q_b\[32\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_g704:auto_generated\|q_b\[32\]\"" {  } { { "db/altsyncram_g704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_g704.tdf" 1033 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_g704:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_g704:auto_generated\|q_b\[33\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_g704:auto_generated\|q_b\[33\]\"" {  } { { "db/altsyncram_g704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_g704.tdf" 1064 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_g704:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_g704:auto_generated\|q_b\[34\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_g704:auto_generated\|q_b\[34\]\"" {  } { { "db/altsyncram_g704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_g704.tdf" 1095 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_g704:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_g704:auto_generated\|q_b\[35\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_g704:auto_generated\|q_b\[35\]\"" {  } { { "db/altsyncram_g704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_g704.tdf" 1126 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_g704:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_g704:auto_generated\|q_b\[36\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_g704:auto_generated\|q_b\[36\]\"" {  } { { "db/altsyncram_g704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_g704.tdf" 1157 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_g704:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_g704:auto_generated\|q_b\[37\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_g704:auto_generated\|q_b\[37\]\"" {  } { { "db/altsyncram_g704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_g704.tdf" 1188 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_g704:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_g704:auto_generated\|q_b\[38\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_g704:auto_generated\|q_b\[38\]\"" {  } { { "db/altsyncram_g704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_g704.tdf" 1219 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_g704:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_g704:auto_generated\|q_b\[39\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_g704:auto_generated\|q_b\[39\]\"" {  } { { "db/altsyncram_g704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_g704.tdf" 1250 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_g704:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_g704:auto_generated\|q_b\[40\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_g704:auto_generated\|q_b\[40\]\"" {  } { { "db/altsyncram_g704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_g704.tdf" 1281 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_g704:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_g704:auto_generated\|q_b\[41\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_g704:auto_generated\|q_b\[41\]\"" {  } { { "db/altsyncram_g704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_g704.tdf" 1312 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_g704:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_g704:auto_generated\|q_b\[42\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_g704:auto_generated\|q_b\[42\]\"" {  } { { "db/altsyncram_g704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_g704.tdf" 1343 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_g704:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_g704:auto_generated\|q_b\[43\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_g704:auto_generated\|q_b\[43\]\"" {  } { { "db/altsyncram_g704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_g704.tdf" 1374 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_g704:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_g704:auto_generated\|q_b\[44\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_g704:auto_generated\|q_b\[44\]\"" {  } { { "db/altsyncram_g704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_g704.tdf" 1405 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_g704:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_g704:auto_generated\|q_b\[45\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_g704:auto_generated\|q_b\[45\]\"" {  } { { "db/altsyncram_g704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_g704.tdf" 1436 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_g704:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_g704:auto_generated\|q_b\[46\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_g704:auto_generated\|q_b\[46\]\"" {  } { { "db/altsyncram_g704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_g704.tdf" 1467 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_g704:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_g704:auto_generated\|q_b\[47\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_g704:auto_generated\|q_b\[47\]\"" {  } { { "db/altsyncram_g704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_g704.tdf" 1498 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_g704:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_tq34:auto_generated\|q_a\[0\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_tq34:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_tq34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_tq34.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 413 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_tq34:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_tq34:auto_generated\|q_a\[1\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_tq34:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_tq34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_tq34.tdf" 59 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 413 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_tq34:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_tq34:auto_generated\|q_a\[2\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_tq34:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_tq34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_tq34.tdf" 82 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 413 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_tq34:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_tq34:auto_generated\|q_a\[3\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_tq34:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_tq34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_tq34.tdf" 105 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 413 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_tq34:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_tq34:auto_generated\|q_a\[4\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_tq34:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_tq34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_tq34.tdf" 128 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 413 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_tq34:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_tq34:auto_generated\|q_a\[5\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_tq34:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_tq34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_tq34.tdf" 151 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 413 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_tq34:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_tq34:auto_generated\|q_a\[6\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_tq34:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_tq34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_tq34.tdf" 174 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 413 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_tq34:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_tq34:auto_generated\|q_a\[7\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_tq34:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_tq34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_tq34.tdf" 197 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 413 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_tq34:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_tq34:auto_generated\|q_a\[8\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_tq34:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_tq34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_tq34.tdf" 220 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 413 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_tq34:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_tq34:auto_generated\|q_a\[9\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_tq34:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_tq34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_tq34.tdf" 243 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 413 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_tq34:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_tq34:auto_generated\|q_a\[10\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_tq34:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_tq34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_tq34.tdf" 266 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 413 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_tq34:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_tq34:auto_generated\|q_a\[11\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_tq34:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_tq34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_tq34.tdf" 289 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 413 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_tq34:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_tq34:auto_generated\|q_a\[12\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_tq34:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_tq34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_tq34.tdf" 312 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 413 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_tq34:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_tq34:auto_generated\|q_a\[13\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_tq34:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_tq34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_tq34.tdf" 335 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 413 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_tq34:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_tq34:auto_generated\|q_a\[14\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_tq34:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_tq34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_tq34.tdf" 358 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 413 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_tq34:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_tq34:auto_generated\|q_a\[15\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_tq34:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_tq34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_tq34.tdf" 381 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 413 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_tq34:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_tq34:auto_generated\|q_a\[16\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_tq34:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_tq34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_tq34.tdf" 404 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 413 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_tq34:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_tq34:auto_generated\|q_a\[17\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_tq34:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_tq34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_tq34.tdf" 427 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 413 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_tq34:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_tq34:auto_generated\|q_a\[0\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_tq34:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_tq34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_tq34.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_tq34:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_tq34:auto_generated\|q_a\[1\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_tq34:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_tq34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_tq34.tdf" 59 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_tq34:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_tq34:auto_generated\|q_a\[2\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_tq34:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_tq34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_tq34.tdf" 82 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_tq34:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_tq34:auto_generated\|q_a\[3\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_tq34:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_tq34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_tq34.tdf" 105 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_tq34:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_tq34:auto_generated\|q_a\[4\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_tq34:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_tq34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_tq34.tdf" 128 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_tq34:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_tq34:auto_generated\|q_a\[5\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_tq34:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_tq34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_tq34.tdf" 151 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_tq34:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_tq34:auto_generated\|q_a\[6\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_tq34:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_tq34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_tq34.tdf" 174 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_tq34:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_tq34:auto_generated\|q_a\[7\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_tq34:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_tq34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_tq34.tdf" 197 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_tq34:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_tq34:auto_generated\|q_a\[8\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_tq34:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_tq34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_tq34.tdf" 220 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_tq34:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_tq34:auto_generated\|q_a\[9\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_tq34:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_tq34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_tq34.tdf" 243 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_tq34:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_tq34:auto_generated\|q_a\[10\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_tq34:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_tq34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_tq34.tdf" 266 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_tq34:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_tq34:auto_generated\|q_a\[11\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_tq34:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_tq34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_tq34.tdf" 289 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_tq34:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_tq34:auto_generated\|q_a\[12\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_tq34:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_tq34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_tq34.tdf" 312 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_tq34:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_tq34:auto_generated\|q_a\[13\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_tq34:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_tq34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_tq34.tdf" 335 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_tq34:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_tq34:auto_generated\|q_a\[14\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_tq34:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_tq34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_tq34.tdf" 358 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_tq34:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_tq34:auto_generated\|q_a\[15\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_tq34:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_tq34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_tq34.tdf" 381 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_tq34:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_tq34:auto_generated\|q_a\[16\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_tq34:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_tq34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_tq34.tdf" 404 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_tq34:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_tq34:auto_generated\|q_a\[17\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_tq34:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_tq34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_tq34.tdf" 427 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_tq34:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_b704:auto_generated\|q_b\[0\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_b704:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_b704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_b704.tdf" 41 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_b704:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_b704:auto_generated\|q_b\[1\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_b704:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_b704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_b704.tdf" 72 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_b704:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_b704:auto_generated\|q_b\[2\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_b704:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_b704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_b704.tdf" 103 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_b704:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_b704:auto_generated\|q_b\[3\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_b704:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_b704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_b704.tdf" 134 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_b704:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_b704:auto_generated\|q_b\[4\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_b704:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_b704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_b704.tdf" 165 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_b704:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_b704:auto_generated\|q_b\[5\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_b704:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_b704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_b704.tdf" 196 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_b704:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_b704:auto_generated\|q_b\[6\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_b704:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_b704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_b704.tdf" 227 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_b704:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_b704:auto_generated\|q_b\[7\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_b704:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_b704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_b704.tdf" 258 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_b704:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_b704:auto_generated\|q_b\[8\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_b704:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_b704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_b704.tdf" 289 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_b704:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_b704:auto_generated\|q_b\[9\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_b704:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_b704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_b704.tdf" 320 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_b704:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_b704:auto_generated\|q_b\[10\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_b704:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_b704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_b704.tdf" 351 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_b704:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_b704:auto_generated\|q_b\[11\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_b704:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_b704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_b704.tdf" 382 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_b704:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_b704:auto_generated\|q_b\[12\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_b704:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_b704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_b704.tdf" 413 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_b704:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_b704:auto_generated\|q_b\[13\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_b704:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_b704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_b704.tdf" 444 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_b704:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_b704:auto_generated\|q_b\[14\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_b704:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_b704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_b704.tdf" 475 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_b704:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_b704:auto_generated\|q_b\[15\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_b704:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_b704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_b704.tdf" 506 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_b704:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_b704:auto_generated\|q_b\[16\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_b704:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_b704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_b704.tdf" 537 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_b704:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_b704:auto_generated\|q_b\[17\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_b704:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_b704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_b704.tdf" 568 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_b704:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_b704:auto_generated\|q_b\[18\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_b704:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_b704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_b704.tdf" 599 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_b704:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_b704:auto_generated\|q_b\[19\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_b704:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_b704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_b704.tdf" 630 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_b704:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_b704:auto_generated\|q_b\[20\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_b704:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_b704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_b704.tdf" 661 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_b704:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_b704:auto_generated\|q_b\[21\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_b704:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_b704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_b704.tdf" 692 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_b704:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_b704:auto_generated\|q_b\[22\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_b704:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_b704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_b704.tdf" 723 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_b704:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_b704:auto_generated\|q_b\[23\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_b704:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_b704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_b704.tdf" 754 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_b704:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_b704:auto_generated\|q_b\[24\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_b704:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_b704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_b704.tdf" 785 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_b704:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_b704:auto_generated\|q_b\[25\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_b704:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_b704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_b704.tdf" 816 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_b704:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_b704:auto_generated\|q_b\[26\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_b704:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_b704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_b704.tdf" 847 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_b704:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_b704:auto_generated\|q_b\[27\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_b704:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_b704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_b704.tdf" 878 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_b704:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_b704:auto_generated\|q_b\[28\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_b704:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_b704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_b704.tdf" 909 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_b704:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_b704:auto_generated\|q_b\[29\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_b704:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_b704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_b704.tdf" 940 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_b704:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_b704:auto_generated\|q_b\[30\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_b704:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_b704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_b704.tdf" 971 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_b704:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_b704:auto_generated\|q_b\[31\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_b704:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_b704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_b704.tdf" 1002 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_b704:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_b704:auto_generated\|q_b\[32\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_b704:auto_generated\|q_b\[32\]\"" {  } { { "db/altsyncram_b704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_b704.tdf" 1033 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_b704:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_b704:auto_generated\|q_b\[33\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_b704:auto_generated\|q_b\[33\]\"" {  } { { "db/altsyncram_b704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_b704.tdf" 1064 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_b704:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_b704:auto_generated\|q_b\[34\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_b704:auto_generated\|q_b\[34\]\"" {  } { { "db/altsyncram_b704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_b704.tdf" 1095 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_b704:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_b704:auto_generated\|q_b\[35\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_b704:auto_generated\|q_b\[35\]\"" {  } { { "db/altsyncram_b704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_b704.tdf" 1126 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_b704:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_b704:auto_generated\|q_b\[36\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_b704:auto_generated\|q_b\[36\]\"" {  } { { "db/altsyncram_b704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_b704.tdf" 1157 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_b704:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_b704:auto_generated\|q_b\[37\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_b704:auto_generated\|q_b\[37\]\"" {  } { { "db/altsyncram_b704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_b704.tdf" 1188 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_b704:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_b704:auto_generated\|q_b\[38\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_b704:auto_generated\|q_b\[38\]\"" {  } { { "db/altsyncram_b704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_b704.tdf" 1219 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_b704:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_b704:auto_generated\|q_b\[39\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_b704:auto_generated\|q_b\[39\]\"" {  } { { "db/altsyncram_b704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_b704.tdf" 1250 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_b704:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_b704:auto_generated\|q_b\[40\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_b704:auto_generated\|q_b\[40\]\"" {  } { { "db/altsyncram_b704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_b704.tdf" 1281 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_b704:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_b704:auto_generated\|q_b\[41\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_b704:auto_generated\|q_b\[41\]\"" {  } { { "db/altsyncram_b704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_b704.tdf" 1312 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_b704:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_b704:auto_generated\|q_b\[42\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_b704:auto_generated\|q_b\[42\]\"" {  } { { "db/altsyncram_b704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_b704.tdf" 1343 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_b704:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_b704:auto_generated\|q_b\[43\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_b704:auto_generated\|q_b\[43\]\"" {  } { { "db/altsyncram_b704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_b704.tdf" 1374 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_b704:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_b704:auto_generated\|q_b\[44\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_b704:auto_generated\|q_b\[44\]\"" {  } { { "db/altsyncram_b704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_b704.tdf" 1405 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_b704:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_b704:auto_generated\|q_b\[45\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_b704:auto_generated\|q_b\[45\]\"" {  } { { "db/altsyncram_b704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_b704.tdf" 1436 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_b704:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_i704:auto_generated\|q_b\[0\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_i704:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_i704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_i704.tdf" 41 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_i704:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_i704:auto_generated\|q_b\[1\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_i704:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_i704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_i704.tdf" 72 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_i704:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_i704:auto_generated\|q_b\[2\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_i704:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_i704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_i704.tdf" 103 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_i704:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_i704:auto_generated\|q_b\[3\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_i704:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_i704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_i704.tdf" 134 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_i704:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_i704:auto_generated\|q_b\[4\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_i704:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_i704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_i704.tdf" 165 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_i704:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_i704:auto_generated\|q_b\[5\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_i704:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_i704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_i704.tdf" 196 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_i704:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_i704:auto_generated\|q_b\[6\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_i704:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_i704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_i704.tdf" 227 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_i704:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_i704:auto_generated\|q_b\[7\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_i704:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_i704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_i704.tdf" 258 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_i704:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_i704:auto_generated\|q_b\[8\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_i704:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_i704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_i704.tdf" 289 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_i704:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_i704:auto_generated\|q_b\[9\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_i704:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_i704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_i704.tdf" 320 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_i704:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_i704:auto_generated\|q_b\[10\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_i704:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_i704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_i704.tdf" 351 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_i704:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_i704:auto_generated\|q_b\[11\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_i704:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_i704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_i704.tdf" 382 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_i704:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_i704:auto_generated\|q_b\[12\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_i704:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_i704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_i704.tdf" 413 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_i704:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_i704:auto_generated\|q_b\[13\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_i704:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_i704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_i704.tdf" 444 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_i704:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_i704:auto_generated\|q_b\[14\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_i704:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_i704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_i704.tdf" 475 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_i704:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_i704:auto_generated\|q_b\[15\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_i704:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_i704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_i704.tdf" 506 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_i704:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_i704:auto_generated\|q_b\[16\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_i704:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_i704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_i704.tdf" 537 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_i704:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_i704:auto_generated\|q_b\[17\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_i704:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_i704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_i704.tdf" 568 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_i704:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_i704:auto_generated\|q_b\[18\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_i704:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_i704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_i704.tdf" 599 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_i704:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_i704:auto_generated\|q_b\[19\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_i704:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_i704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_i704.tdf" 630 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_i704:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_i704:auto_generated\|q_b\[20\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_i704:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_i704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_i704.tdf" 661 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_i704:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_i704:auto_generated\|q_b\[21\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_i704:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_i704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_i704.tdf" 692 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_i704:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_i704:auto_generated\|q_b\[22\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_i704:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_i704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_i704.tdf" 723 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_i704:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_i704:auto_generated\|q_b\[23\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_i704:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_i704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_i704.tdf" 754 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_i704:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_i704:auto_generated\|q_b\[24\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_i704:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_i704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_i704.tdf" 785 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_i704:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_i704:auto_generated\|q_b\[25\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_i704:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_i704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_i704.tdf" 816 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_i704:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_i704:auto_generated\|q_b\[26\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_i704:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_i704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_i704.tdf" 847 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_i704:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_i704:auto_generated\|q_b\[27\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_i704:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_i704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_i704.tdf" 878 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_i704:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_i704:auto_generated\|q_b\[28\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_i704:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_i704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_i704.tdf" 909 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_i704:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_i704:auto_generated\|q_b\[29\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_i704:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_i704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_i704.tdf" 940 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_i704:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_i704:auto_generated\|q_b\[30\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_i704:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_i704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_i704.tdf" 971 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_i704:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_i704:auto_generated\|q_b\[31\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_i704:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_i704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_i704.tdf" 1002 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_i704:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_i704:auto_generated\|q_b\[32\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_i704:auto_generated\|q_b\[32\]\"" {  } { { "db/altsyncram_i704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_i704.tdf" 1033 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_i704:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_i704:auto_generated\|q_b\[33\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_i704:auto_generated\|q_b\[33\]\"" {  } { { "db/altsyncram_i704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_i704.tdf" 1064 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_i704:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_i704:auto_generated\|q_b\[34\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_i704:auto_generated\|q_b\[34\]\"" {  } { { "db/altsyncram_i704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_i704.tdf" 1095 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_i704:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_i704:auto_generated\|q_b\[35\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_i704:auto_generated\|q_b\[35\]\"" {  } { { "db/altsyncram_i704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_i704.tdf" 1126 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_i704:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_i704:auto_generated\|q_b\[36\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_i704:auto_generated\|q_b\[36\]\"" {  } { { "db/altsyncram_i704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_i704.tdf" 1157 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_i704:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_i704:auto_generated\|q_b\[37\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_i704:auto_generated\|q_b\[37\]\"" {  } { { "db/altsyncram_i704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_i704.tdf" 1188 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_i704:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_i704:auto_generated\|q_b\[38\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_i704:auto_generated\|q_b\[38\]\"" {  } { { "db/altsyncram_i704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_i704.tdf" 1219 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_i704:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_i704:auto_generated\|q_b\[39\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_i704:auto_generated\|q_b\[39\]\"" {  } { { "db/altsyncram_i704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_i704.tdf" 1250 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_i704:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_i704:auto_generated\|q_b\[40\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_i704:auto_generated\|q_b\[40\]\"" {  } { { "db/altsyncram_i704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_i704.tdf" 1281 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_i704:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_i704:auto_generated\|q_b\[41\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_i704:auto_generated\|q_b\[41\]\"" {  } { { "db/altsyncram_i704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_i704.tdf" 1312 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_i704:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_i704:auto_generated\|q_b\[42\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_i704:auto_generated\|q_b\[42\]\"" {  } { { "db/altsyncram_i704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_i704.tdf" 1343 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_i704:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_i704:auto_generated\|q_b\[43\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_i704:auto_generated\|q_b\[43\]\"" {  } { { "db/altsyncram_i704.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_i704.tdf" 1374 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_i704:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2s34:auto_generated\|q_a\[0\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2s34:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_2s34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_2s34.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 413 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_2s34:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2s34:auto_generated\|q_a\[1\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2s34:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_2s34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_2s34.tdf" 59 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 413 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_2s34:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2s34:auto_generated\|q_a\[2\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2s34:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_2s34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_2s34.tdf" 82 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 413 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_2s34:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2s34:auto_generated\|q_a\[3\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2s34:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_2s34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_2s34.tdf" 105 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 413 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_2s34:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2s34:auto_generated\|q_a\[4\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2s34:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_2s34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_2s34.tdf" 128 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 413 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_2s34:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2s34:auto_generated\|q_a\[5\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2s34:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_2s34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_2s34.tdf" 151 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 413 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_2s34:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2s34:auto_generated\|q_a\[6\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2s34:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_2s34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_2s34.tdf" 174 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 413 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_2s34:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2s34:auto_generated\|q_a\[7\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2s34:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_2s34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_2s34.tdf" 197 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 413 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_2s34:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2s34:auto_generated\|q_a\[8\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2s34:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_2s34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_2s34.tdf" 220 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 413 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_2s34:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2s34:auto_generated\|q_a\[9\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2s34:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_2s34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_2s34.tdf" 243 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 413 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_2s34:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2s34:auto_generated\|q_a\[10\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2s34:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_2s34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_2s34.tdf" 266 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 413 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_2s34:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2s34:auto_generated\|q_a\[11\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2s34:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_2s34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_2s34.tdf" 289 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 413 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_2s34:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2s34:auto_generated\|q_a\[12\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2s34:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_2s34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_2s34.tdf" 312 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 413 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_2s34:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2s34:auto_generated\|q_a\[13\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2s34:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_2s34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_2s34.tdf" 335 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 413 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_2s34:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2s34:auto_generated\|q_a\[14\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2s34:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_2s34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_2s34.tdf" 358 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 413 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_2s34:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2s34:auto_generated\|q_a\[15\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2s34:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_2s34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_2s34.tdf" 381 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 413 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_2s34:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2s34:auto_generated\|q_a\[16\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2s34:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_2s34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_2s34.tdf" 404 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 413 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_2s34:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2s34:auto_generated\|q_a\[17\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2s34:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_2s34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_2s34.tdf" 427 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 413 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_2s34:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2s34:auto_generated\|q_a\[0\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2s34:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_2s34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_2s34.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_2s34:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2s34:auto_generated\|q_a\[1\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2s34:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_2s34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_2s34.tdf" 59 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_2s34:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2s34:auto_generated\|q_a\[2\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2s34:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_2s34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_2s34.tdf" 82 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_2s34:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2s34:auto_generated\|q_a\[3\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2s34:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_2s34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_2s34.tdf" 105 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_2s34:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2s34:auto_generated\|q_a\[4\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2s34:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_2s34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_2s34.tdf" 128 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_2s34:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2s34:auto_generated\|q_a\[5\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2s34:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_2s34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_2s34.tdf" 151 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_2s34:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2s34:auto_generated\|q_a\[6\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2s34:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_2s34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_2s34.tdf" 174 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_2s34:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2s34:auto_generated\|q_a\[7\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2s34:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_2s34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_2s34.tdf" 197 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_2s34:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2s34:auto_generated\|q_a\[8\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2s34:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_2s34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_2s34.tdf" 220 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_2s34:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2s34:auto_generated\|q_a\[9\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2s34:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_2s34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_2s34.tdf" 243 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_2s34:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2s34:auto_generated\|q_a\[10\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2s34:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_2s34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_2s34.tdf" 266 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_2s34:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2s34:auto_generated\|q_a\[11\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2s34:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_2s34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_2s34.tdf" 289 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_2s34:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2s34:auto_generated\|q_a\[12\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2s34:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_2s34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_2s34.tdf" 312 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_2s34:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2s34:auto_generated\|q_a\[13\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2s34:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_2s34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_2s34.tdf" 335 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_2s34:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2s34:auto_generated\|q_a\[14\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2s34:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_2s34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_2s34.tdf" 358 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_2s34:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2s34:auto_generated\|q_a\[15\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2s34:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_2s34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_2s34.tdf" 381 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_2s34:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2s34:auto_generated\|q_a\[16\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2s34:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_2s34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_2s34.tdf" 404 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_2s34:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2s34:auto_generated\|q_a\[17\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2s34:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_2s34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_2s34.tdf" 427 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_2s34:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ia04:auto_generated\|q_b\[0\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ia04:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_ia04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_ia04.tdf" 41 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_ia04:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ia04:auto_generated\|q_b\[1\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ia04:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_ia04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_ia04.tdf" 72 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_ia04:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ia04:auto_generated\|q_b\[2\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ia04:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_ia04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_ia04.tdf" 103 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_ia04:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ia04:auto_generated\|q_b\[3\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ia04:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_ia04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_ia04.tdf" 134 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_ia04:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ia04:auto_generated\|q_b\[4\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ia04:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_ia04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_ia04.tdf" 165 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_ia04:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ia04:auto_generated\|q_b\[5\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ia04:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_ia04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_ia04.tdf" 196 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_ia04:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ia04:auto_generated\|q_b\[6\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ia04:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_ia04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_ia04.tdf" 227 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_ia04:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ia04:auto_generated\|q_b\[7\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ia04:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_ia04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_ia04.tdf" 258 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_ia04:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ia04:auto_generated\|q_b\[8\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ia04:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_ia04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_ia04.tdf" 289 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_ia04:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ia04:auto_generated\|q_b\[9\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ia04:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_ia04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_ia04.tdf" 320 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_ia04:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ia04:auto_generated\|q_b\[10\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ia04:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_ia04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_ia04.tdf" 351 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_ia04:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ia04:auto_generated\|q_b\[11\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ia04:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_ia04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_ia04.tdf" 382 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_ia04:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ia04:auto_generated\|q_b\[12\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ia04:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_ia04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_ia04.tdf" 413 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_ia04:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ia04:auto_generated\|q_b\[13\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ia04:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_ia04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_ia04.tdf" 444 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_ia04:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ia04:auto_generated\|q_b\[14\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ia04:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_ia04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_ia04.tdf" 475 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_ia04:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ia04:auto_generated\|q_b\[15\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ia04:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_ia04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_ia04.tdf" 506 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_ia04:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ia04:auto_generated\|q_b\[16\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ia04:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_ia04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_ia04.tdf" 537 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_ia04:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ia04:auto_generated\|q_b\[17\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ia04:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_ia04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_ia04.tdf" 568 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_ia04:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ia04:auto_generated\|q_b\[18\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ia04:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_ia04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_ia04.tdf" 599 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_ia04:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ia04:auto_generated\|q_b\[19\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ia04:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_ia04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_ia04.tdf" 630 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_ia04:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ia04:auto_generated\|q_b\[20\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ia04:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_ia04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_ia04.tdf" 661 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_ia04:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ia04:auto_generated\|q_b\[21\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ia04:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_ia04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_ia04.tdf" 692 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_ia04:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ia04:auto_generated\|q_b\[22\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ia04:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_ia04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_ia04.tdf" 723 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_ia04:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ia04:auto_generated\|q_b\[23\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ia04:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_ia04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_ia04.tdf" 754 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_ia04:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ia04:auto_generated\|q_b\[24\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ia04:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_ia04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_ia04.tdf" 785 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_ia04:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ia04:auto_generated\|q_b\[25\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ia04:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_ia04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_ia04.tdf" 816 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_ia04:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ia04:auto_generated\|q_b\[26\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ia04:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_ia04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_ia04.tdf" 847 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_ia04:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ia04:auto_generated\|q_b\[27\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ia04:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_ia04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_ia04.tdf" 878 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_ia04:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ia04:auto_generated\|q_b\[28\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ia04:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_ia04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_ia04.tdf" 909 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_ia04:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ia04:auto_generated\|q_b\[29\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ia04:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_ia04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_ia04.tdf" 940 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_ia04:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ia04:auto_generated\|q_b\[30\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ia04:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_ia04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_ia04.tdf" 971 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_ia04:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ia04:auto_generated\|q_b\[31\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ia04:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_ia04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_ia04.tdf" 1002 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_ia04:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ia04:auto_generated\|q_b\[32\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ia04:auto_generated\|q_b\[32\]\"" {  } { { "db/altsyncram_ia04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_ia04.tdf" 1033 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_ia04:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ia04:auto_generated\|q_b\[33\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ia04:auto_generated\|q_b\[33\]\"" {  } { { "db/altsyncram_ia04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_ia04.tdf" 1064 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_ia04:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ia04:auto_generated\|q_b\[34\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ia04:auto_generated\|q_b\[34\]\"" {  } { { "db/altsyncram_ia04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_ia04.tdf" 1095 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_ia04:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ia04:auto_generated\|q_b\[35\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ia04:auto_generated\|q_b\[35\]\"" {  } { { "db/altsyncram_ia04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_ia04.tdf" 1126 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_ia04:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ia04:auto_generated\|q_b\[36\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ia04:auto_generated\|q_b\[36\]\"" {  } { { "db/altsyncram_ia04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_ia04.tdf" 1157 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_ia04:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ia04:auto_generated\|q_b\[37\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ia04:auto_generated\|q_b\[37\]\"" {  } { { "db/altsyncram_ia04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_ia04.tdf" 1188 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_ia04:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ia04:auto_generated\|q_b\[38\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ia04:auto_generated\|q_b\[38\]\"" {  } { { "db/altsyncram_ia04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_ia04.tdf" 1219 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_ia04:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ia04:auto_generated\|q_b\[39\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ia04:auto_generated\|q_b\[39\]\"" {  } { { "db/altsyncram_ia04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_ia04.tdf" 1250 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_ia04:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ia04:auto_generated\|q_b\[40\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ia04:auto_generated\|q_b\[40\]\"" {  } { { "db/altsyncram_ia04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_ia04.tdf" 1281 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_ia04:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ia04:auto_generated\|q_b\[41\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ia04:auto_generated\|q_b\[41\]\"" {  } { { "db/altsyncram_ia04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_ia04.tdf" 1312 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_ia04:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_la04:auto_generated\|q_b\[0\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_la04:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_la04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_la04.tdf" 41 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_la04:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_la04:auto_generated\|q_b\[1\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_la04:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_la04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_la04.tdf" 72 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_la04:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_la04:auto_generated\|q_b\[2\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_la04:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_la04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_la04.tdf" 103 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_la04:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_la04:auto_generated\|q_b\[3\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_la04:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_la04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_la04.tdf" 134 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_la04:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_la04:auto_generated\|q_b\[4\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_la04:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_la04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_la04.tdf" 165 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_la04:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_la04:auto_generated\|q_b\[5\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_la04:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_la04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_la04.tdf" 196 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_la04:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_la04:auto_generated\|q_b\[6\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_la04:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_la04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_la04.tdf" 227 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_la04:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_la04:auto_generated\|q_b\[7\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_la04:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_la04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_la04.tdf" 258 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_la04:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_la04:auto_generated\|q_b\[8\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_la04:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_la04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_la04.tdf" 289 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_la04:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_la04:auto_generated\|q_b\[9\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_la04:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_la04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_la04.tdf" 320 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_la04:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_la04:auto_generated\|q_b\[10\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_la04:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_la04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_la04.tdf" 351 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_la04:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_la04:auto_generated\|q_b\[11\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_la04:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_la04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_la04.tdf" 382 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_la04:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_la04:auto_generated\|q_b\[12\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_la04:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_la04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_la04.tdf" 413 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_la04:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_la04:auto_generated\|q_b\[13\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_la04:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_la04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_la04.tdf" 444 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_la04:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_la04:auto_generated\|q_b\[14\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_la04:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_la04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_la04.tdf" 475 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_la04:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_la04:auto_generated\|q_b\[15\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_la04:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_la04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_la04.tdf" 506 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_la04:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_la04:auto_generated\|q_b\[16\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_la04:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_la04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_la04.tdf" 537 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_la04:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_la04:auto_generated\|q_b\[17\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_la04:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_la04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_la04.tdf" 568 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_la04:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_la04:auto_generated\|q_b\[18\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_la04:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_la04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_la04.tdf" 599 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_la04:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_la04:auto_generated\|q_b\[19\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_la04:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_la04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_la04.tdf" 630 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_la04:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_la04:auto_generated\|q_b\[20\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_la04:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_la04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_la04.tdf" 661 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_la04:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_la04:auto_generated\|q_b\[21\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_la04:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_la04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_la04.tdf" 692 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_la04:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_la04:auto_generated\|q_b\[22\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_la04:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_la04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_la04.tdf" 723 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_la04:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_la04:auto_generated\|q_b\[23\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_la04:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_la04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_la04.tdf" 754 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_la04:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_la04:auto_generated\|q_b\[24\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_la04:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_la04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_la04.tdf" 785 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_la04:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_la04:auto_generated\|q_b\[25\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_la04:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_la04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_la04.tdf" 816 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_la04:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_la04:auto_generated\|q_b\[26\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_la04:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_la04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_la04.tdf" 847 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_la04:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_la04:auto_generated\|q_b\[27\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_la04:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_la04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_la04.tdf" 878 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_la04:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_la04:auto_generated\|q_b\[28\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_la04:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_la04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_la04.tdf" 909 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_la04:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_la04:auto_generated\|q_b\[29\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_la04:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_la04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_la04.tdf" 940 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_la04:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_la04:auto_generated\|q_b\[30\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_la04:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_la04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_la04.tdf" 971 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_la04:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_la04:auto_generated\|q_b\[31\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_la04:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_la04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_la04.tdf" 1002 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_la04:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_la04:auto_generated\|q_b\[32\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_la04:auto_generated\|q_b\[32\]\"" {  } { { "db/altsyncram_la04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_la04.tdf" 1033 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_la04:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_la04:auto_generated\|q_b\[33\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_la04:auto_generated\|q_b\[33\]\"" {  } { { "db/altsyncram_la04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_la04.tdf" 1064 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_la04:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_la04:auto_generated\|q_b\[34\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_la04:auto_generated\|q_b\[34\]\"" {  } { { "db/altsyncram_la04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_la04.tdf" 1095 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_la04:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_la04:auto_generated\|q_b\[35\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_la04:auto_generated\|q_b\[35\]\"" {  } { { "db/altsyncram_la04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_la04.tdf" 1126 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_la04:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_la04:auto_generated\|q_b\[36\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_la04:auto_generated\|q_b\[36\]\"" {  } { { "db/altsyncram_la04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_la04.tdf" 1157 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_la04:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_la04:auto_generated\|q_b\[37\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_la04:auto_generated\|q_b\[37\]\"" {  } { { "db/altsyncram_la04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_la04.tdf" 1188 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_la04:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_la04:auto_generated\|q_b\[38\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_la04:auto_generated\|q_b\[38\]\"" {  } { { "db/altsyncram_la04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_la04.tdf" 1219 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_la04:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_la04:auto_generated\|q_b\[39\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_la04:auto_generated\|q_b\[39\]\"" {  } { { "db/altsyncram_la04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_la04.tdf" 1250 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_la04:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_pt34:auto_generated\|q_a\[0\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_pt34:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_pt34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_pt34.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 413 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_pt34:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_pt34:auto_generated\|q_a\[1\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_pt34:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_pt34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_pt34.tdf" 59 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 413 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_pt34:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_pt34:auto_generated\|q_a\[2\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_pt34:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_pt34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_pt34.tdf" 82 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 413 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_pt34:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_pt34:auto_generated\|q_a\[3\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_pt34:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_pt34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_pt34.tdf" 105 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 413 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_pt34:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_pt34:auto_generated\|q_a\[4\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_pt34:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_pt34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_pt34.tdf" 128 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 413 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_pt34:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_pt34:auto_generated\|q_a\[5\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_pt34:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_pt34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_pt34.tdf" 151 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 413 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_pt34:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_pt34:auto_generated\|q_a\[6\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_pt34:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_pt34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_pt34.tdf" 174 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 413 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_pt34:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_pt34:auto_generated\|q_a\[7\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_pt34:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_pt34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_pt34.tdf" 197 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 413 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_pt34:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_pt34:auto_generated\|q_a\[8\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_pt34:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_pt34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_pt34.tdf" 220 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 413 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_pt34:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_pt34:auto_generated\|q_a\[9\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_pt34:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_pt34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_pt34.tdf" 243 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 413 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_pt34:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_pt34:auto_generated\|q_a\[10\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_pt34:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_pt34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_pt34.tdf" 266 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 413 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_pt34:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_pt34:auto_generated\|q_a\[11\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_pt34:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_pt34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_pt34.tdf" 289 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 413 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_pt34:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_pt34:auto_generated\|q_a\[12\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_pt34:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_pt34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_pt34.tdf" 312 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 413 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_pt34:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_pt34:auto_generated\|q_a\[13\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_pt34:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_pt34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_pt34.tdf" 335 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 413 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_pt34:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_pt34:auto_generated\|q_a\[14\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_pt34:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_pt34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_pt34.tdf" 358 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 413 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_pt34:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_pt34:auto_generated\|q_a\[15\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_pt34:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_pt34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_pt34.tdf" 381 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 413 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_pt34:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_pt34:auto_generated\|q_a\[16\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_pt34:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_pt34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_pt34.tdf" 404 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 413 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_pt34:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_pt34:auto_generated\|q_a\[17\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_pt34:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_pt34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_pt34.tdf" 427 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 413 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_pt34:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_pt34:auto_generated\|q_a\[0\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_pt34:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_pt34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_pt34.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_pt34:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_pt34:auto_generated\|q_a\[1\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_pt34:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_pt34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_pt34.tdf" 59 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_pt34:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_pt34:auto_generated\|q_a\[2\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_pt34:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_pt34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_pt34.tdf" 82 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_pt34:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_pt34:auto_generated\|q_a\[3\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_pt34:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_pt34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_pt34.tdf" 105 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_pt34:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_pt34:auto_generated\|q_a\[4\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_pt34:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_pt34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_pt34.tdf" 128 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_pt34:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_pt34:auto_generated\|q_a\[5\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_pt34:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_pt34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_pt34.tdf" 151 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_pt34:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_pt34:auto_generated\|q_a\[6\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_pt34:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_pt34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_pt34.tdf" 174 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_pt34:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_pt34:auto_generated\|q_a\[7\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_pt34:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_pt34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_pt34.tdf" 197 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_pt34:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_pt34:auto_generated\|q_a\[8\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_pt34:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_pt34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_pt34.tdf" 220 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_pt34:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_pt34:auto_generated\|q_a\[9\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_pt34:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_pt34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_pt34.tdf" 243 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_pt34:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_pt34:auto_generated\|q_a\[10\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_pt34:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_pt34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_pt34.tdf" 266 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_pt34:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_pt34:auto_generated\|q_a\[11\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_pt34:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_pt34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_pt34.tdf" 289 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_pt34:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_pt34:auto_generated\|q_a\[12\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_pt34:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_pt34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_pt34.tdf" 312 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_pt34:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_pt34:auto_generated\|q_a\[13\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_pt34:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_pt34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_pt34.tdf" 335 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_pt34:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_pt34:auto_generated\|q_a\[14\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_pt34:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_pt34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_pt34.tdf" 358 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_pt34:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_pt34:auto_generated\|q_a\[15\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_pt34:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_pt34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_pt34.tdf" 381 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_pt34:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_pt34:auto_generated\|q_a\[16\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_pt34:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_pt34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_pt34.tdf" 404 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_pt34:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_pt34:auto_generated\|q_a\[17\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_pt34:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_pt34.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_pt34.tdf" 427 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_pt34:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_qa04:auto_generated\|q_b\[0\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_qa04:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_qa04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_qa04.tdf" 41 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_qa04:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_qa04:auto_generated\|q_b\[1\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_qa04:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_qa04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_qa04.tdf" 72 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_qa04:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_qa04:auto_generated\|q_b\[2\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_qa04:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_qa04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_qa04.tdf" 103 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_qa04:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_qa04:auto_generated\|q_b\[3\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_qa04:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_qa04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_qa04.tdf" 134 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_qa04:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_qa04:auto_generated\|q_b\[4\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_qa04:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_qa04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_qa04.tdf" 165 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_qa04:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_qa04:auto_generated\|q_b\[5\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_qa04:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_qa04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_qa04.tdf" 196 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_qa04:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_qa04:auto_generated\|q_b\[6\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_qa04:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_qa04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_qa04.tdf" 227 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_qa04:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_qa04:auto_generated\|q_b\[7\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_qa04:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_qa04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_qa04.tdf" 258 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_qa04:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_qa04:auto_generated\|q_b\[8\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_qa04:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_qa04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_qa04.tdf" 289 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_qa04:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_qa04:auto_generated\|q_b\[9\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_qa04:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_qa04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_qa04.tdf" 320 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_qa04:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_qa04:auto_generated\|q_b\[10\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_qa04:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_qa04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_qa04.tdf" 351 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_qa04:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_qa04:auto_generated\|q_b\[11\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_qa04:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_qa04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_qa04.tdf" 382 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_qa04:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_qa04:auto_generated\|q_b\[12\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_qa04:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_qa04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_qa04.tdf" 413 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_qa04:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_qa04:auto_generated\|q_b\[13\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_qa04:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_qa04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_qa04.tdf" 444 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_qa04:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_qa04:auto_generated\|q_b\[14\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_qa04:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_qa04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_qa04.tdf" 475 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_qa04:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_qa04:auto_generated\|q_b\[15\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_qa04:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_qa04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_qa04.tdf" 506 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_qa04:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_qa04:auto_generated\|q_b\[16\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_qa04:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_qa04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_qa04.tdf" 537 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_qa04:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_qa04:auto_generated\|q_b\[17\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_qa04:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_qa04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_qa04.tdf" 568 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_qa04:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_qa04:auto_generated\|q_b\[18\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_qa04:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_qa04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_qa04.tdf" 599 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_qa04:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_qa04:auto_generated\|q_b\[19\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_qa04:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_qa04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_qa04.tdf" 630 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_qa04:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_qa04:auto_generated\|q_b\[20\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_qa04:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_qa04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_qa04.tdf" 661 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_qa04:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_qa04:auto_generated\|q_b\[21\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_qa04:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_qa04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_qa04.tdf" 692 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_qa04:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_qa04:auto_generated\|q_b\[22\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_qa04:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_qa04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_qa04.tdf" 723 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_qa04:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_qa04:auto_generated\|q_b\[23\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_qa04:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_qa04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_qa04.tdf" 754 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_qa04:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_qa04:auto_generated\|q_b\[24\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_qa04:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_qa04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_qa04.tdf" 785 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_qa04:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_qa04:auto_generated\|q_b\[25\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_qa04:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_qa04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_qa04.tdf" 816 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_qa04:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_qa04:auto_generated\|q_b\[26\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_qa04:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_qa04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_qa04.tdf" 847 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_qa04:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_qa04:auto_generated\|q_b\[27\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_qa04:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_qa04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_qa04.tdf" 878 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_qa04:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_qa04:auto_generated\|q_b\[28\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_qa04:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_qa04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_qa04.tdf" 909 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_qa04:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_qa04:auto_generated\|q_b\[29\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_qa04:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_qa04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_qa04.tdf" 940 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_qa04:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_qa04:auto_generated\|q_b\[30\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_qa04:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_qa04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_qa04.tdf" 971 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_qa04:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_qa04:auto_generated\|q_b\[31\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_qa04:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_qa04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_qa04.tdf" 1002 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_qa04:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_qa04:auto_generated\|q_b\[32\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_qa04:auto_generated\|q_b\[32\]\"" {  } { { "db/altsyncram_qa04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_qa04.tdf" 1033 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_qa04:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_qa04:auto_generated\|q_b\[33\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_qa04:auto_generated\|q_b\[33\]\"" {  } { { "db/altsyncram_qa04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_qa04.tdf" 1064 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_qa04:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_qa04:auto_generated\|q_b\[34\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_qa04:auto_generated\|q_b\[34\]\"" {  } { { "db/altsyncram_qa04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_qa04.tdf" 1095 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_qa04:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_qa04:auto_generated\|q_b\[35\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_qa04:auto_generated\|q_b\[35\]\"" {  } { { "db/altsyncram_qa04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_qa04.tdf" 1126 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_qa04:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_qa04:auto_generated\|q_b\[36\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_qa04:auto_generated\|q_b\[36\]\"" {  } { { "db/altsyncram_qa04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_qa04.tdf" 1157 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_qa04:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_qa04:auto_generated\|q_b\[37\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_qa04:auto_generated\|q_b\[37\]\"" {  } { { "db/altsyncram_qa04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_qa04.tdf" 1188 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_qa04:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_4g04:auto_generated\|q_b\[0\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_4g04:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_4g04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_4g04.tdf" 41 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_4g04:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_4g04:auto_generated\|q_b\[1\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_4g04:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_4g04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_4g04.tdf" 72 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_4g04:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_4g04:auto_generated\|q_b\[2\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_4g04:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_4g04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_4g04.tdf" 103 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_4g04:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_4g04:auto_generated\|q_b\[3\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_4g04:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_4g04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_4g04.tdf" 134 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_4g04:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_4g04:auto_generated\|q_b\[4\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_4g04:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_4g04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_4g04.tdf" 165 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_4g04:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_4g04:auto_generated\|q_b\[5\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_4g04:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_4g04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_4g04.tdf" 196 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_4g04:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_4g04:auto_generated\|q_b\[6\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_4g04:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_4g04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_4g04.tdf" 227 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_4g04:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_4g04:auto_generated\|q_b\[7\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_4g04:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_4g04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_4g04.tdf" 258 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_4g04:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_4g04:auto_generated\|q_b\[8\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_4g04:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_4g04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_4g04.tdf" 289 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_4g04:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_4g04:auto_generated\|q_b\[9\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_4g04:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_4g04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_4g04.tdf" 320 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_4g04:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_4g04:auto_generated\|q_b\[10\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_4g04:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_4g04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_4g04.tdf" 351 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_4g04:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_4g04:auto_generated\|q_b\[11\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_4g04:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_4g04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_4g04.tdf" 382 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_4g04:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_4g04:auto_generated\|q_b\[12\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_4g04:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_4g04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_4g04.tdf" 413 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_4g04:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_4g04:auto_generated\|q_b\[13\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_4g04:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_4g04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_4g04.tdf" 444 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_4g04:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_4g04:auto_generated\|q_b\[14\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_4g04:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_4g04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_4g04.tdf" 475 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_4g04:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_4g04:auto_generated\|q_b\[15\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_4g04:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_4g04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_4g04.tdf" 506 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_4g04:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_4g04:auto_generated\|q_b\[16\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_4g04:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_4g04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_4g04.tdf" 537 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_4g04:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_4g04:auto_generated\|q_b\[17\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_4g04:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_4g04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_4g04.tdf" 568 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_4g04:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_4g04:auto_generated\|q_b\[18\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_4g04:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_4g04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_4g04.tdf" 599 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_4g04:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_4g04:auto_generated\|q_b\[19\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_4g04:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_4g04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_4g04.tdf" 630 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_4g04:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_4g04:auto_generated\|q_b\[20\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_4g04:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_4g04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_4g04.tdf" 661 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_4g04:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_4g04:auto_generated\|q_b\[21\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_4g04:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_4g04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_4g04.tdf" 692 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_4g04:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_4g04:auto_generated\|q_b\[22\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_4g04:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_4g04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_4g04.tdf" 723 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_4g04:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_4g04:auto_generated\|q_b\[23\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_4g04:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_4g04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_4g04.tdf" 754 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_4g04:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_4g04:auto_generated\|q_b\[24\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_4g04:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_4g04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_4g04.tdf" 785 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_4g04:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_4g04:auto_generated\|q_b\[25\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_4g04:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_4g04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_4g04.tdf" 816 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_4g04:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_4g04:auto_generated\|q_b\[26\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_4g04:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_4g04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_4g04.tdf" 847 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_4g04:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_4g04:auto_generated\|q_b\[27\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_4g04:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_4g04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_4g04.tdf" 878 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_4g04:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_4g04:auto_generated\|q_b\[28\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_4g04:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_4g04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_4g04.tdf" 909 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_4g04:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_4g04:auto_generated\|q_b\[29\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_4g04:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_4g04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_4g04.tdf" 940 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_4g04:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_4g04:auto_generated\|q_b\[30\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_4g04:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_4g04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_4g04.tdf" 971 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_4g04:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_4g04:auto_generated\|q_b\[31\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_4g04:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_4g04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_4g04.tdf" 1002 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_4g04:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_4g04:auto_generated\|q_b\[32\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_4g04:auto_generated\|q_b\[32\]\"" {  } { { "db/altsyncram_4g04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_4g04.tdf" 1033 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_4g04:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_4g04:auto_generated\|q_b\[33\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_4g04:auto_generated\|q_b\[33\]\"" {  } { { "db/altsyncram_4g04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_4g04.tdf" 1064 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_4g04:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_4g04:auto_generated\|q_b\[34\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_4g04:auto_generated\|q_b\[34\]\"" {  } { { "db/altsyncram_4g04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_4g04.tdf" 1095 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_4g04:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_4g04:auto_generated\|q_b\[35\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_4g04:auto_generated\|q_b\[35\]\"" {  } { { "db/altsyncram_4g04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_4g04.tdf" 1126 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_4g04:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_cg04:auto_generated\|q_b\[0\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_cg04:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_cg04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_cg04.tdf" 41 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_cg04:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_cg04:auto_generated\|q_b\[1\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_cg04:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_cg04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_cg04.tdf" 72 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_cg04:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_cg04:auto_generated\|q_b\[2\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_cg04:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_cg04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_cg04.tdf" 103 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_cg04:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_cg04:auto_generated\|q_b\[3\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_cg04:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_cg04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_cg04.tdf" 134 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_cg04:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_cg04:auto_generated\|q_b\[4\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_cg04:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_cg04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_cg04.tdf" 165 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_cg04:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_cg04:auto_generated\|q_b\[5\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_cg04:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_cg04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_cg04.tdf" 196 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_cg04:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_cg04:auto_generated\|q_b\[6\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_cg04:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_cg04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_cg04.tdf" 227 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_cg04:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_cg04:auto_generated\|q_b\[7\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_cg04:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_cg04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_cg04.tdf" 258 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_cg04:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_cg04:auto_generated\|q_b\[8\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_cg04:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_cg04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_cg04.tdf" 289 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_cg04:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_cg04:auto_generated\|q_b\[9\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_cg04:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_cg04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_cg04.tdf" 320 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_cg04:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_cg04:auto_generated\|q_b\[10\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_cg04:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_cg04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_cg04.tdf" 351 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_cg04:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_cg04:auto_generated\|q_b\[11\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_cg04:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_cg04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_cg04.tdf" 382 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_cg04:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_cg04:auto_generated\|q_b\[12\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_cg04:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_cg04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_cg04.tdf" 413 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_cg04:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_cg04:auto_generated\|q_b\[13\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_cg04:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_cg04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_cg04.tdf" 444 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_cg04:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_cg04:auto_generated\|q_b\[14\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_cg04:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_cg04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_cg04.tdf" 475 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_cg04:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_cg04:auto_generated\|q_b\[15\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_cg04:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_cg04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_cg04.tdf" 506 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_cg04:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_cg04:auto_generated\|q_b\[16\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_cg04:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_cg04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_cg04.tdf" 537 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_cg04:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_cg04:auto_generated\|q_b\[17\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_cg04:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_cg04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_cg04.tdf" 568 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_cg04:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_cg04:auto_generated\|q_b\[18\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_cg04:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_cg04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_cg04.tdf" 599 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_cg04:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_cg04:auto_generated\|q_b\[19\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_cg04:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_cg04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_cg04.tdf" 630 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_cg04:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_cg04:auto_generated\|q_b\[20\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_cg04:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_cg04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_cg04.tdf" 661 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_cg04:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_cg04:auto_generated\|q_b\[21\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_cg04:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_cg04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_cg04.tdf" 692 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_cg04:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_cg04:auto_generated\|q_b\[22\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_cg04:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_cg04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_cg04.tdf" 723 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_cg04:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_cg04:auto_generated\|q_b\[23\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_cg04:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_cg04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_cg04.tdf" 754 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_cg04:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_cg04:auto_generated\|q_b\[24\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_cg04:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_cg04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_cg04.tdf" 785 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_cg04:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_cg04:auto_generated\|q_b\[25\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_cg04:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_cg04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_cg04.tdf" 816 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_cg04:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_cg04:auto_generated\|q_b\[26\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_cg04:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_cg04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_cg04.tdf" 847 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_cg04:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_cg04:auto_generated\|q_b\[27\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_cg04:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_cg04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_cg04.tdf" 878 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_cg04:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_cg04:auto_generated\|q_b\[28\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_cg04:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_cg04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_cg04.tdf" 909 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_cg04:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_cg04:auto_generated\|q_b\[29\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_cg04:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_cg04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_cg04.tdf" 940 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_cg04:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_cg04:auto_generated\|q_b\[30\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_cg04:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_cg04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_cg04.tdf" 971 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_cg04:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_cg04:auto_generated\|q_b\[31\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_cg04:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_cg04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_cg04.tdf" 1002 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_cg04:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_lg04:auto_generated\|q_b\[0\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_lg04:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_lg04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_lg04.tdf" 41 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_lg04:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_lg04:auto_generated\|q_b\[1\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_lg04:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_lg04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_lg04.tdf" 72 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_lg04:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_lg04:auto_generated\|q_b\[2\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_lg04:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_lg04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_lg04.tdf" 103 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_lg04:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_lg04:auto_generated\|q_b\[3\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_lg04:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_lg04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_lg04.tdf" 134 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_lg04:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_lg04:auto_generated\|q_b\[4\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_lg04:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_lg04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_lg04.tdf" 165 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_lg04:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_lg04:auto_generated\|q_b\[5\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_lg04:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_lg04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_lg04.tdf" 196 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_lg04:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_lg04:auto_generated\|q_b\[6\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_lg04:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_lg04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_lg04.tdf" 227 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_lg04:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_lg04:auto_generated\|q_b\[7\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_lg04:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_lg04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_lg04.tdf" 258 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_lg04:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_lg04:auto_generated\|q_b\[8\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_lg04:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_lg04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_lg04.tdf" 289 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_lg04:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_lg04:auto_generated\|q_b\[9\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_lg04:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_lg04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_lg04.tdf" 320 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_lg04:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_lg04:auto_generated\|q_b\[10\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_lg04:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_lg04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_lg04.tdf" 351 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_lg04:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_lg04:auto_generated\|q_b\[11\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_lg04:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_lg04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_lg04.tdf" 382 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_lg04:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_lg04:auto_generated\|q_b\[12\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_lg04:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_lg04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_lg04.tdf" 413 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_lg04:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_lg04:auto_generated\|q_b\[13\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_lg04:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_lg04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_lg04.tdf" 444 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_lg04:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_lg04:auto_generated\|q_b\[14\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_lg04:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_lg04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_lg04.tdf" 475 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_lg04:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_lg04:auto_generated\|q_b\[15\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_lg04:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_lg04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_lg04.tdf" 506 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_lg04:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_lg04:auto_generated\|q_b\[16\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_lg04:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_lg04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_lg04.tdf" 537 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_lg04:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_lg04:auto_generated\|q_b\[17\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_lg04:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_lg04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_lg04.tdf" 568 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_lg04:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_lg04:auto_generated\|q_b\[18\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_lg04:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_lg04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_lg04.tdf" 599 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_lg04:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_lg04:auto_generated\|q_b\[19\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_lg04:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_lg04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_lg04.tdf" 630 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_lg04:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_lg04:auto_generated\|q_b\[20\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_lg04:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_lg04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_lg04.tdf" 661 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_lg04:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_lg04:auto_generated\|q_b\[21\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_lg04:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_lg04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_lg04.tdf" 692 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_lg04:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_lg04:auto_generated\|q_b\[22\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_lg04:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_lg04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_lg04.tdf" 723 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_lg04:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_lg04:auto_generated\|q_b\[23\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_lg04:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_lg04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_lg04.tdf" 754 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_lg04:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_lg04:auto_generated\|q_b\[24\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_lg04:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_lg04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_lg04.tdf" 785 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_lg04:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_lg04:auto_generated\|q_b\[25\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_lg04:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_lg04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_lg04.tdf" 816 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_lg04:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_lg04:auto_generated\|q_b\[26\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_lg04:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_lg04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_lg04.tdf" 847 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_lg04:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_lg04:auto_generated\|q_b\[27\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_lg04:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_lg04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_lg04.tdf" 878 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_lg04:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_lg04:auto_generated\|q_b\[28\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_lg04:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_lg04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_lg04.tdf" 909 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_lg04:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_lg04:auto_generated\|q_b\[29\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_lg04:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_lg04.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_lg04.tdf" 940 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_lg04:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo\|altsyncram_5en1:FIFOram\|q_b\[0\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo\|altsyncram_5en1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_5en1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_5en1.tdf" 40 2 0 } } { "db/a_dpfifo_cv51.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_cv51.tdf" 45 2 0 } } { "db/scfifo_vld1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/scfifo_vld1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 163 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 299 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_vld1:auto_generated|a_dpfifo_cv51:dpfifo|altsyncram_5en1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo\|altsyncram_5en1:FIFOram\|q_b\[1\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo\|altsyncram_5en1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_5en1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_5en1.tdf" 72 2 0 } } { "db/a_dpfifo_cv51.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_cv51.tdf" 45 2 0 } } { "db/scfifo_vld1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/scfifo_vld1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 163 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 299 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_vld1:auto_generated|a_dpfifo_cv51:dpfifo|altsyncram_5en1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo\|altsyncram_5en1:FIFOram\|q_b\[2\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo\|altsyncram_5en1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_5en1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_5en1.tdf" 104 2 0 } } { "db/a_dpfifo_cv51.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_cv51.tdf" 45 2 0 } } { "db/scfifo_vld1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/scfifo_vld1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 163 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 299 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_vld1:auto_generated|a_dpfifo_cv51:dpfifo|altsyncram_5en1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo\|altsyncram_5en1:FIFOram\|q_b\[3\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo\|altsyncram_5en1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_5en1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_5en1.tdf" 136 2 0 } } { "db/a_dpfifo_cv51.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_cv51.tdf" 45 2 0 } } { "db/scfifo_vld1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/scfifo_vld1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 163 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 299 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_vld1:auto_generated|a_dpfifo_cv51:dpfifo|altsyncram_5en1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo\|altsyncram_5en1:FIFOram\|q_b\[4\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo\|altsyncram_5en1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_5en1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_5en1.tdf" 168 2 0 } } { "db/a_dpfifo_cv51.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_cv51.tdf" 45 2 0 } } { "db/scfifo_vld1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/scfifo_vld1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 163 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 299 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_vld1:auto_generated|a_dpfifo_cv51:dpfifo|altsyncram_5en1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo\|altsyncram_5en1:FIFOram\|q_b\[5\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo\|altsyncram_5en1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_5en1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_5en1.tdf" 200 2 0 } } { "db/a_dpfifo_cv51.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_cv51.tdf" 45 2 0 } } { "db/scfifo_vld1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/scfifo_vld1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 163 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 299 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_vld1:auto_generated|a_dpfifo_cv51:dpfifo|altsyncram_5en1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo\|altsyncram_5en1:FIFOram\|q_b\[6\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo\|altsyncram_5en1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_5en1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_5en1.tdf" 232 2 0 } } { "db/a_dpfifo_cv51.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_cv51.tdf" 45 2 0 } } { "db/scfifo_vld1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/scfifo_vld1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 163 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 299 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_vld1:auto_generated|a_dpfifo_cv51:dpfifo|altsyncram_5en1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo\|altsyncram_5en1:FIFOram\|q_b\[7\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo\|altsyncram_5en1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_5en1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_5en1.tdf" 264 2 0 } } { "db/a_dpfifo_cv51.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_cv51.tdf" 45 2 0 } } { "db/scfifo_vld1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/scfifo_vld1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 163 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 299 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_vld1:auto_generated|a_dpfifo_cv51:dpfifo|altsyncram_5en1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo\|altsyncram_5en1:FIFOram\|q_b\[8\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo\|altsyncram_5en1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_5en1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_5en1.tdf" 296 2 0 } } { "db/a_dpfifo_cv51.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_cv51.tdf" 45 2 0 } } { "db/scfifo_vld1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/scfifo_vld1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 163 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 299 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_vld1:auto_generated|a_dpfifo_cv51:dpfifo|altsyncram_5en1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo\|altsyncram_5en1:FIFOram\|q_b\[9\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo\|altsyncram_5en1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_5en1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_5en1.tdf" 328 2 0 } } { "db/a_dpfifo_cv51.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_cv51.tdf" 45 2 0 } } { "db/scfifo_vld1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/scfifo_vld1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 163 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 299 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_vld1:auto_generated|a_dpfifo_cv51:dpfifo|altsyncram_5en1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo\|altsyncram_5en1:FIFOram\|q_b\[10\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo\|altsyncram_5en1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_5en1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_5en1.tdf" 360 2 0 } } { "db/a_dpfifo_cv51.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_cv51.tdf" 45 2 0 } } { "db/scfifo_vld1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/scfifo_vld1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 163 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 299 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_vld1:auto_generated|a_dpfifo_cv51:dpfifo|altsyncram_5en1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo\|altsyncram_5en1:FIFOram\|q_b\[11\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo\|altsyncram_5en1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_5en1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_5en1.tdf" 392 2 0 } } { "db/a_dpfifo_cv51.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_cv51.tdf" 45 2 0 } } { "db/scfifo_vld1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/scfifo_vld1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 163 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 299 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_vld1:auto_generated|a_dpfifo_cv51:dpfifo|altsyncram_5en1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo\|altsyncram_5en1:FIFOram\|q_b\[12\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo\|altsyncram_5en1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_5en1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_5en1.tdf" 424 2 0 } } { "db/a_dpfifo_cv51.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_cv51.tdf" 45 2 0 } } { "db/scfifo_vld1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/scfifo_vld1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 163 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 299 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_vld1:auto_generated|a_dpfifo_cv51:dpfifo|altsyncram_5en1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo\|altsyncram_5en1:FIFOram\|q_b\[13\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo\|altsyncram_5en1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_5en1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_5en1.tdf" 456 2 0 } } { "db/a_dpfifo_cv51.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_cv51.tdf" 45 2 0 } } { "db/scfifo_vld1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/scfifo_vld1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 163 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 299 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_vld1:auto_generated|a_dpfifo_cv51:dpfifo|altsyncram_5en1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo\|altsyncram_5en1:FIFOram\|q_b\[14\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo\|altsyncram_5en1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_5en1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_5en1.tdf" 488 2 0 } } { "db/a_dpfifo_cv51.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_cv51.tdf" 45 2 0 } } { "db/scfifo_vld1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/scfifo_vld1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 163 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 299 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_vld1:auto_generated|a_dpfifo_cv51:dpfifo|altsyncram_5en1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo\|altsyncram_5en1:FIFOram\|q_b\[15\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo\|altsyncram_5en1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_5en1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_5en1.tdf" 520 2 0 } } { "db/a_dpfifo_cv51.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_cv51.tdf" 45 2 0 } } { "db/scfifo_vld1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/scfifo_vld1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 163 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 299 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_vld1:auto_generated|a_dpfifo_cv51:dpfifo|altsyncram_5en1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo\|altsyncram_5en1:FIFOram\|q_b\[16\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo\|altsyncram_5en1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_5en1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_5en1.tdf" 552 2 0 } } { "db/a_dpfifo_cv51.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_cv51.tdf" 45 2 0 } } { "db/scfifo_vld1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/scfifo_vld1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 163 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 299 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_vld1:auto_generated|a_dpfifo_cv51:dpfifo|altsyncram_5en1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo\|altsyncram_5en1:FIFOram\|q_b\[17\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo\|altsyncram_5en1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_5en1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_5en1.tdf" 584 2 0 } } { "db/a_dpfifo_cv51.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_cv51.tdf" 45 2 0 } } { "db/scfifo_vld1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/scfifo_vld1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 163 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 299 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_vld1:auto_generated|a_dpfifo_cv51:dpfifo|altsyncram_5en1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo\|altsyncram_5en1:FIFOram\|q_b\[18\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo\|altsyncram_5en1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_5en1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_5en1.tdf" 616 2 0 } } { "db/a_dpfifo_cv51.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_cv51.tdf" 45 2 0 } } { "db/scfifo_vld1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/scfifo_vld1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 163 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 299 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_vld1:auto_generated|a_dpfifo_cv51:dpfifo|altsyncram_5en1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo\|altsyncram_5en1:FIFOram\|q_b\[19\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo\|altsyncram_5en1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_5en1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_5en1.tdf" 648 2 0 } } { "db/a_dpfifo_cv51.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_cv51.tdf" 45 2 0 } } { "db/scfifo_vld1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/scfifo_vld1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 163 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 299 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_vld1:auto_generated|a_dpfifo_cv51:dpfifo|altsyncram_5en1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo\|altsyncram_5en1:FIFOram\|q_b\[20\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo\|altsyncram_5en1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_5en1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_5en1.tdf" 680 2 0 } } { "db/a_dpfifo_cv51.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_cv51.tdf" 45 2 0 } } { "db/scfifo_vld1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/scfifo_vld1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 163 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 299 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_vld1:auto_generated|a_dpfifo_cv51:dpfifo|altsyncram_5en1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo\|altsyncram_5en1:FIFOram\|q_b\[21\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo\|altsyncram_5en1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_5en1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_5en1.tdf" 712 2 0 } } { "db/a_dpfifo_cv51.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_cv51.tdf" 45 2 0 } } { "db/scfifo_vld1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/scfifo_vld1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 163 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 299 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_vld1:auto_generated|a_dpfifo_cv51:dpfifo|altsyncram_5en1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo\|altsyncram_5en1:FIFOram\|q_b\[22\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo\|altsyncram_5en1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_5en1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_5en1.tdf" 744 2 0 } } { "db/a_dpfifo_cv51.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_cv51.tdf" 45 2 0 } } { "db/scfifo_vld1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/scfifo_vld1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 163 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 299 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_vld1:auto_generated|a_dpfifo_cv51:dpfifo|altsyncram_5en1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo\|altsyncram_5en1:FIFOram\|q_b\[23\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo\|altsyncram_5en1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_5en1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_5en1.tdf" 776 2 0 } } { "db/a_dpfifo_cv51.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_cv51.tdf" 45 2 0 } } { "db/scfifo_vld1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/scfifo_vld1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 163 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 299 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_vld1:auto_generated|a_dpfifo_cv51:dpfifo|altsyncram_5en1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo\|altsyncram_5en1:FIFOram\|q_b\[24\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo\|altsyncram_5en1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_5en1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_5en1.tdf" 808 2 0 } } { "db/a_dpfifo_cv51.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_cv51.tdf" 45 2 0 } } { "db/scfifo_vld1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/scfifo_vld1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 163 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 299 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_vld1:auto_generated|a_dpfifo_cv51:dpfifo|altsyncram_5en1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo\|altsyncram_5en1:FIFOram\|q_b\[25\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo\|altsyncram_5en1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_5en1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_5en1.tdf" 840 2 0 } } { "db/a_dpfifo_cv51.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_cv51.tdf" 45 2 0 } } { "db/scfifo_vld1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/scfifo_vld1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 163 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 299 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_vld1:auto_generated|a_dpfifo_cv51:dpfifo|altsyncram_5en1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo\|altsyncram_5en1:FIFOram\|q_b\[26\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo\|altsyncram_5en1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_5en1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_5en1.tdf" 872 2 0 } } { "db/a_dpfifo_cv51.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_cv51.tdf" 45 2 0 } } { "db/scfifo_vld1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/scfifo_vld1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 163 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 299 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_vld1:auto_generated|a_dpfifo_cv51:dpfifo|altsyncram_5en1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo\|altsyncram_5en1:FIFOram\|q_b\[27\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo\|altsyncram_5en1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_5en1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_5en1.tdf" 904 2 0 } } { "db/a_dpfifo_cv51.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_cv51.tdf" 45 2 0 } } { "db/scfifo_vld1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/scfifo_vld1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 163 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 299 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_vld1:auto_generated|a_dpfifo_cv51:dpfifo|altsyncram_5en1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo\|altsyncram_5en1:FIFOram\|q_b\[28\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo\|altsyncram_5en1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_5en1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_5en1.tdf" 936 2 0 } } { "db/a_dpfifo_cv51.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_cv51.tdf" 45 2 0 } } { "db/scfifo_vld1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/scfifo_vld1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 163 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 299 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_vld1:auto_generated|a_dpfifo_cv51:dpfifo|altsyncram_5en1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo\|altsyncram_5en1:FIFOram\|q_b\[29\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo\|altsyncram_5en1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_5en1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_5en1.tdf" 968 2 0 } } { "db/a_dpfifo_cv51.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_cv51.tdf" 45 2 0 } } { "db/scfifo_vld1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/scfifo_vld1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 163 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 299 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_vld1:auto_generated|a_dpfifo_cv51:dpfifo|altsyncram_5en1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo\|altsyncram_5en1:FIFOram\|q_b\[30\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo\|altsyncram_5en1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_5en1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_5en1.tdf" 1000 2 0 } } { "db/a_dpfifo_cv51.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_cv51.tdf" 45 2 0 } } { "db/scfifo_vld1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/scfifo_vld1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 163 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 299 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_vld1:auto_generated|a_dpfifo_cv51:dpfifo|altsyncram_5en1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo\|altsyncram_5en1:FIFOram\|q_b\[31\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo\|altsyncram_5en1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_5en1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_5en1.tdf" 1032 2 0 } } { "db/a_dpfifo_cv51.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_cv51.tdf" 45 2 0 } } { "db/scfifo_vld1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/scfifo_vld1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 163 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 299 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_vld1:auto_generated|a_dpfifo_cv51:dpfifo|altsyncram_5en1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo\|altsyncram_5en1:FIFOram\|q_b\[32\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo\|altsyncram_5en1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_5en1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_5en1.tdf" 1064 2 0 } } { "db/a_dpfifo_cv51.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_cv51.tdf" 45 2 0 } } { "db/scfifo_vld1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/scfifo_vld1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 163 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 299 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_vld1:auto_generated|a_dpfifo_cv51:dpfifo|altsyncram_5en1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo\|altsyncram_5en1:FIFOram\|q_b\[33\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo\|altsyncram_5en1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_5en1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_5en1.tdf" 1096 2 0 } } { "db/a_dpfifo_cv51.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_cv51.tdf" 45 2 0 } } { "db/scfifo_vld1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/scfifo_vld1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 163 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 299 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_vld1:auto_generated|a_dpfifo_cv51:dpfifo|altsyncram_5en1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo\|altsyncram_5en1:FIFOram\|q_b\[34\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo\|altsyncram_5en1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_5en1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_5en1.tdf" 1128 2 0 } } { "db/a_dpfifo_cv51.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_cv51.tdf" 45 2 0 } } { "db/scfifo_vld1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/scfifo_vld1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 163 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 299 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_vld1:auto_generated|a_dpfifo_cv51:dpfifo|altsyncram_5en1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo\|altsyncram_5en1:FIFOram\|q_b\[35\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo\|altsyncram_5en1:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_5en1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_5en1.tdf" 1160 2 0 } } { "db/a_dpfifo_cv51.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_cv51.tdf" 45 2 0 } } { "db/scfifo_vld1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/scfifo_vld1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 163 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 299 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_vld1:auto_generated|a_dpfifo_cv51:dpfifo|altsyncram_5en1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo\|altsyncram_5en1:FIFOram\|q_b\[36\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo\|altsyncram_5en1:FIFOram\|q_b\[36\]\"" {  } { { "db/altsyncram_5en1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_5en1.tdf" 1192 2 0 } } { "db/a_dpfifo_cv51.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_cv51.tdf" 45 2 0 } } { "db/scfifo_vld1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/scfifo_vld1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 163 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 299 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_vld1:auto_generated|a_dpfifo_cv51:dpfifo|altsyncram_5en1:FIFOram|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo\|altsyncram_5en1:FIFOram\|q_b\[37\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo\|altsyncram_5en1:FIFOram\|q_b\[37\]\"" {  } { { "db/altsyncram_5en1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_5en1.tdf" 1224 2 0 } } { "db/a_dpfifo_cv51.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_cv51.tdf" 45 2 0 } } { "db/scfifo_vld1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/scfifo_vld1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 163 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 299 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_vld1:auto_generated|a_dpfifo_cv51:dpfifo|altsyncram_5en1:FIFOram|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo\|altsyncram_5en1:FIFOram\|q_b\[38\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo\|altsyncram_5en1:FIFOram\|q_b\[38\]\"" {  } { { "db/altsyncram_5en1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_5en1.tdf" 1256 2 0 } } { "db/a_dpfifo_cv51.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_cv51.tdf" 45 2 0 } } { "db/scfifo_vld1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/scfifo_vld1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 163 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 299 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_vld1:auto_generated|a_dpfifo_cv51:dpfifo|altsyncram_5en1:FIFOram|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo\|altsyncram_5en1:FIFOram\|q_b\[39\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo\|altsyncram_5en1:FIFOram\|q_b\[39\]\"" {  } { { "db/altsyncram_5en1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_5en1.tdf" 1288 2 0 } } { "db/a_dpfifo_cv51.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_cv51.tdf" 45 2 0 } } { "db/scfifo_vld1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/scfifo_vld1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 163 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 299 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_vld1:auto_generated|a_dpfifo_cv51:dpfifo|altsyncram_5en1:FIFOram|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo\|altsyncram_5en1:FIFOram\|q_b\[40\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo\|altsyncram_5en1:FIFOram\|q_b\[40\]\"" {  } { { "db/altsyncram_5en1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_5en1.tdf" 1320 2 0 } } { "db/a_dpfifo_cv51.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_cv51.tdf" 45 2 0 } } { "db/scfifo_vld1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/scfifo_vld1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 163 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 299 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_vld1:auto_generated|a_dpfifo_cv51:dpfifo|altsyncram_5en1:FIFOram|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo\|altsyncram_5en1:FIFOram\|q_b\[41\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo\|altsyncram_5en1:FIFOram\|q_b\[41\]\"" {  } { { "db/altsyncram_5en1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_5en1.tdf" 1352 2 0 } } { "db/a_dpfifo_cv51.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_cv51.tdf" 45 2 0 } } { "db/scfifo_vld1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/scfifo_vld1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 163 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 299 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_vld1:auto_generated|a_dpfifo_cv51:dpfifo|altsyncram_5en1:FIFOram|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo\|altsyncram_5en1:FIFOram\|q_b\[42\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo\|altsyncram_5en1:FIFOram\|q_b\[42\]\"" {  } { { "db/altsyncram_5en1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_5en1.tdf" 1384 2 0 } } { "db/a_dpfifo_cv51.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_cv51.tdf" 45 2 0 } } { "db/scfifo_vld1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/scfifo_vld1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 163 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 299 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_vld1:auto_generated|a_dpfifo_cv51:dpfifo|altsyncram_5en1:FIFOram|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo\|altsyncram_5en1:FIFOram\|q_b\[43\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo\|altsyncram_5en1:FIFOram\|q_b\[43\]\"" {  } { { "db/altsyncram_5en1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_5en1.tdf" 1416 2 0 } } { "db/a_dpfifo_cv51.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_cv51.tdf" 45 2 0 } } { "db/scfifo_vld1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/scfifo_vld1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 163 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 299 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_vld1:auto_generated|a_dpfifo_cv51:dpfifo|altsyncram_5en1:FIFOram|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo\|altsyncram_5en1:FIFOram\|q_b\[44\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo\|altsyncram_5en1:FIFOram\|q_b\[44\]\"" {  } { { "db/altsyncram_5en1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_5en1.tdf" 1448 2 0 } } { "db/a_dpfifo_cv51.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_cv51.tdf" 45 2 0 } } { "db/scfifo_vld1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/scfifo_vld1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 163 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 299 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_vld1:auto_generated|a_dpfifo_cv51:dpfifo|altsyncram_5en1:FIFOram|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo\|altsyncram_5en1:FIFOram\|q_b\[45\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo\|altsyncram_5en1:FIFOram\|q_b\[45\]\"" {  } { { "db/altsyncram_5en1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_5en1.tdf" 1480 2 0 } } { "db/a_dpfifo_cv51.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_cv51.tdf" 45 2 0 } } { "db/scfifo_vld1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/scfifo_vld1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 163 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 299 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_vld1:auto_generated|a_dpfifo_cv51:dpfifo|altsyncram_5en1:FIFOram|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo\|altsyncram_5en1:FIFOram\|q_b\[46\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo\|altsyncram_5en1:FIFOram\|q_b\[46\]\"" {  } { { "db/altsyncram_5en1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_5en1.tdf" 1512 2 0 } } { "db/a_dpfifo_cv51.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_cv51.tdf" 45 2 0 } } { "db/scfifo_vld1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/scfifo_vld1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 163 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 299 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_vld1:auto_generated|a_dpfifo_cv51:dpfifo|altsyncram_5en1:FIFOram|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo\|altsyncram_5en1:FIFOram\|q_b\[47\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo\|altsyncram_5en1:FIFOram\|q_b\[47\]\"" {  } { { "db/altsyncram_5en1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_5en1.tdf" 1544 2 0 } } { "db/a_dpfifo_cv51.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_cv51.tdf" 45 2 0 } } { "db/scfifo_vld1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/scfifo_vld1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 163 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 299 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_vld1:auto_generated|a_dpfifo_cv51:dpfifo|altsyncram_5en1:FIFOram|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo\|altsyncram_5en1:FIFOram\|q_b\[48\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo\|altsyncram_5en1:FIFOram\|q_b\[48\]\"" {  } { { "db/altsyncram_5en1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_5en1.tdf" 1576 2 0 } } { "db/a_dpfifo_cv51.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_cv51.tdf" 45 2 0 } } { "db/scfifo_vld1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/scfifo_vld1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 163 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 299 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_vld1:auto_generated|a_dpfifo_cv51:dpfifo|altsyncram_5en1:FIFOram|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo\|altsyncram_5en1:FIFOram\|q_b\[49\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo\|altsyncram_5en1:FIFOram\|q_b\[49\]\"" {  } { { "db/altsyncram_5en1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_5en1.tdf" 1608 2 0 } } { "db/a_dpfifo_cv51.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_cv51.tdf" 45 2 0 } } { "db/scfifo_vld1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/scfifo_vld1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 163 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 299 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_vld1:auto_generated|a_dpfifo_cv51:dpfifo|altsyncram_5en1:FIFOram|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo\|altsyncram_5en1:FIFOram\|q_b\[50\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo\|altsyncram_5en1:FIFOram\|q_b\[50\]\"" {  } { { "db/altsyncram_5en1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_5en1.tdf" 1640 2 0 } } { "db/a_dpfifo_cv51.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_cv51.tdf" 45 2 0 } } { "db/scfifo_vld1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/scfifo_vld1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 163 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 299 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_vld1:auto_generated|a_dpfifo_cv51:dpfifo|altsyncram_5en1:FIFOram|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo\|altsyncram_5en1:FIFOram\|q_b\[51\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo\|altsyncram_5en1:FIFOram\|q_b\[51\]\"" {  } { { "db/altsyncram_5en1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_5en1.tdf" 1672 2 0 } } { "db/a_dpfifo_cv51.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_cv51.tdf" 45 2 0 } } { "db/scfifo_vld1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/scfifo_vld1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 163 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 299 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_vld1:auto_generated|a_dpfifo_cv51:dpfifo|altsyncram_5en1:FIFOram|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo\|altsyncram_5en1:FIFOram\|q_b\[52\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo\|altsyncram_5en1:FIFOram\|q_b\[52\]\"" {  } { { "db/altsyncram_5en1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_5en1.tdf" 1704 2 0 } } { "db/a_dpfifo_cv51.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_cv51.tdf" 45 2 0 } } { "db/scfifo_vld1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/scfifo_vld1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 163 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 299 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_vld1:auto_generated|a_dpfifo_cv51:dpfifo|altsyncram_5en1:FIFOram|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo\|altsyncram_5en1:FIFOram\|q_b\[53\] " "Synthesized away node \"FM_FFT:inst34\|FM_FFT_FM_FFT:fm_fft\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_vld1:auto_generated\|a_dpfifo_cv51:dpfifo\|altsyncram_5en1:FIFOram\|q_b\[53\]\"" {  } { { "db/altsyncram_5en1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_5en1.tdf" 1736 2 0 } } { "db/a_dpfifo_cv51.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_cv51.tdf" 45 2 0 } } { "db/scfifo_vld1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/scfifo_vld1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 163 0 0 } } { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 299 0 0 } } { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 73 0 0 } } { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 128 0 0 } } { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 648 1824 2272 912 "inst34" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424693192 "|ProjectWithSignalGenerator|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_vld1:auto_generated|a_dpfifo_cv51:dpfifo|altsyncram_5en1:FIFOram|ram_block1a53"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1670424693192 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1670424693192 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "cordic_v3:inst18\|ram_2i " "RAM logic \"cordic_v3:inst18\|ram_2i\" is uninferred due to inappropriate RAM size" {  } { { "cordic_v3.vhd" "ram_2i" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/cordic_v3.vhd" 26 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1670424694354 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "cordic_v3:inst18\|ram_tan " "RAM logic \"cordic_v3:inst18\|ram_tan\" is uninferred due to inappropriate RAM size" {  } { { "cordic_v3.vhd" "ram_tan" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/cordic_v3.vhd" 33 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1670424694354 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1670424694354 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1670424695812 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "AD_SCLK VCC " "Pin \"AD_SCLK\" is stuck at VCC" {  } { { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 624 912 1088 640 "AD_SCLK" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670424697053 "|ProjectWithSignalGenerator|AD_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AD_SDIO GND " "Pin \"AD_SDIO\" is stuck at GND" {  } { { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 640 920 1096 656 "AD_SDIO" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670424697053 "|ProjectWithSignalGenerator|AD_SDIO"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADA_OE GND " "Pin \"ADA_OE\" is stuck at GND" {  } { { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 656 928 1104 672 "ADA_OE" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670424697053 "|ProjectWithSignalGenerator|ADA_OE"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADA_OR GND " "Pin \"ADA_OR\" is stuck at GND" {  } { { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 672 936 1112 688 "ADA_OR" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670424697053 "|ProjectWithSignalGenerator|ADA_OR"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADA_SPI_CS VCC " "Pin \"ADA_SPI_CS\" is stuck at VCC" {  } { { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 688 944 1120 704 "ADA_SPI_CS" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670424697053 "|ProjectWithSignalGenerator|ADA_SPI_CS"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1670424697053 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Integral:inst26\|sum\[0\] Low " "Register Integral:inst26\|sum\[0\] will power up to Low" {  } { { "Integral.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Integral.vhd" 30 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1670424697303 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Integral:inst26\|sum\[31\] Low " "Register Integral:inst26\|sum\[31\] will power up to Low" {  } { { "Integral.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Integral.vhd" 30 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1670424697303 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Integral:inst26\|holder\[31\] Low " "Register Integral:inst26\|holder\[31\] will power up to Low" {  } { { "Integral.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Integral.vhd" 30 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1670424697303 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Integral:inst26\|holder\[0\] Low " "Register Integral:inst26\|holder\[0\] will power up to Low" {  } { { "Integral.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Integral.vhd" 30 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1670424697303 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Phase_Frequency_Converter:inst13\|stage_1\[0\] Low " "Register Phase_Frequency_Converter:inst13\|stage_1\[0\] will power up to Low" {  } { { "Phase_Frequency_Converter.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Phase_Frequency_Converter.vhd" 36 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1670424697303 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "cordic_v3:inst18\|angle\[0\] Low " "Register cordic_v3:inst18\|angle\[0\] will power up to Low" {  } { { "cordic_v3.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/cordic_v3.vhd" 63 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1670424697303 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1670424697303 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "11493 " "11493 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670424698267 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "FFT 19 " "Ignored 19 assignments for entity \"FFT\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1670424699092 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "FFT_FFT_Comp 33 " "Ignored 33 assignments for entity \"FFT_FFT_Comp\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1670424699092 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "NCO_150 19 " "Ignored 19 assignments for entity \"NCO_150\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1670424699092 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "NCO_150_NCO_150 32 " "Ignored 32 assignments for entity \"NCO_150_NCO_150\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1670424699092 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "NCO_Data 19 " "Ignored 19 assignments for entity \"NCO_Data\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1670424699092 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "NCO_Data_NCO_Data 32 " "Ignored 32 assignments for entity \"NCO_Data_NCO_Data\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1670424699092 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "NCO_FM 19 " "Ignored 19 assignments for entity \"NCO_FM\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1670424699092 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "NCO_FM_NCO_FM 34 " "Ignored 34 assignments for entity \"NCO_FM_NCO_FM\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1670424699092 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "NCO_TEST 19 " "Ignored 19 assignments for entity \"NCO_TEST\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1670424699092 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "NCO_TEST_nco_iq 32 " "Ignored 32 assignments for entity \"NCO_TEST_nco_iq\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1670424699092 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "Integral 313 " "Successfully connected in-system debug instance \"Integral\" to all 313 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1670424705101 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "15 0 2 0 0 " "Adding 15 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1670424705433 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670424705433 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_OUTCLK" "OUTCLK PLL:inst6\|PLL_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll " "OUTCLK port on the PLL is not properly connected on instance PLL:inst6\|PLL_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll. The output clock port on the PLL must be connected." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1670424706406 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The output clock port on the PLL must be connected." 0 0 "Analysis & Synthesis" 0 -1 1670424706406 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADA_DCO " "No output dependent on input pin \"ADA_DCO\"" {  } { { "ProjectWithSignalGenerator.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ProjectWithSignalGenerator.bdf" { { 800 280 448 816 "ADA_DCO" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670424706852 "|ProjectWithSignalGenerator|ADA_DCO"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1670424706852 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6152 " "Implemented 6152 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1670424706868 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1670424706868 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5750 " "Implemented 5750 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1670424706868 ""} { "Info" "ICUT_CUT_TM_RAMS" "306 " "Implemented 306 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1670424706868 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1670424706868 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "65 " "Implemented 65 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1670424706868 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1670424706868 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 808 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 808 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5212 " "Peak virtual memory: 5212 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670424707374 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 07 16:51:47 2022 " "Processing ended: Wed Dec 07 16:51:47 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670424707375 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:35 " "Elapsed time: 00:01:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670424707375 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:06 " "Total CPU time (on all processors): 00:02:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670424707375 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670424707374 ""}
