// Seed: 365290681
module module_0 (
    output tri1 id_0,
    output wand id_1,
    output tri0 id_2
);
  assign id_1 = 1;
endmodule
module module_1 (
    input  uwire id_0,
    input  wire  id_1,
    input  tri   id_2,
    output wor   id_3,
    input  wor   id_4,
    output tri   id_5,
    output uwire id_6,
    input  tri0  id_7,
    input  tri   id_8,
    output wand  id_9,
    output wire  id_10,
    output tri1  id_11,
    output tri0  id_12,
    output wire  id_13,
    input  tri   id_14,
    output tri0  id_15,
    output tri   id_16,
    output uwire id_17
);
  wor id_19 = 1;
  module_0(
      id_9, id_10, id_6
  );
endmodule
