$date
	Sun Oct  7 18:26:33 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module boothmult_tb $end
$var wire 16 ! Y [15:0] $end
$var reg 8 " A [7:0] $end
$var reg 8 # B [7:0] $end
$var reg 1 $ clk $end
$var reg 1 % load $end
$var reg 1 & rst $end
$scope module dut $end
$var wire 8 ' A [7:0] $end
$var wire 8 ( B [7:0] $end
$var wire 1 ) clk $end
$var wire 1 * load $end
$var wire 1 + rst $end
$var reg 8 , A_reg [7:0] $end
$var reg 16 - B_reg [15:0] $end
$var reg 16 . Y [15:0] $end
$var reg 16 / Y_reg [15:0] $end
$var reg 4 0 count [3:0] $end
$var reg 1 1 load_lock $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
01
bx 0
bx /
bx .
bx -
bx ,
1+
x*
0)
bx (
bx '
1&
x%
0$
bx #
bx "
bx !
$end
#2
b0 /
b0 0
b0 .
b0 !
b0 -
b0 ,
1$
1)
#4
0$
0)
#6
1$
1)
#8
0$
0)
#10
1$
1)
0&
0+
#12
0$
0)
#14
b11110 -
b10100 ,
1$
1)
1%
1*
b11110 #
b11110 (
b10100 "
b10100 '
#16
0$
0)
#18
b11110 -
1$
1)
#20
0$
0)
#22
b11110 -
1$
1)
#24
0$
0)
0%
0*
#26
b1 0
b111100 -
11
1$
1)
#28
0$
0)
#30
b10 0
b1111000 -
1$
1)
#32
0$
0)
#34
b11 0
b11110000 -
b1111000 /
1$
1)
#36
0$
0)
#38
b100 0
b111100000 -
1$
1)
#40
0$
0)
#42
b101 0
b1111000000 -
b1001011000 /
1$
1)
#44
0$
0)
#46
b110 0
b11110000000 -
1$
1)
#48
0$
0)
#50
b111 0
b111100000000 -
1$
1)
#52
0$
0)
#54
b1000 0
b1111000000000 -
1$
1)
#56
0$
0)
#58
01
b1001011000 .
b1001011000 !
1$
1)
#60
0$
0)
#62
1$
1)
#64
0$
0)
#66
1$
1)
#68
0$
0)
#70
1$
1)
#72
0$
0)
#74
1$
1)
