{
    "code": "```verilog\nmodule TopModule (\n    input logic clk,             // Clock signal\n    input logic reset,           // Active high, synchronous reset\n    input logic [7:0] d,         // 8-bit input data bus\n    output logic [7:0] q          // 8-bit output data bus\n);\n\nalways @(negedge clk) begin\n    if (reset) begin\n        q <= 8'b00110100;       // Set to reset value on reset\n    end else begin\n        q <= d;                 // Capture input data on falling edge\n    end\nend\n\nendmodule\n```",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "S"
    }
}