/*******************************************************************************
 *
 *                Copyright (C), NXP Semiconductors
 *
 *                   (C) NXP Semiconductors
 *     All rights are reserved. Reproduction in whole or in part is
 *    prohibited without the written consent of the copyright owner.
 * NXP reserves the right to make changes without notice at any time.
 * NXP makes no warranty, expressed, implied or statutory, including but
 * not limited to any implied warranty of merchantability or fitness for any
 * particular purpose, or that the use will not infringe any third party patent,
 * copyright or trademark. NXP must not be liable for any loss or damage
 *                        arising from its use.
 *
 * *//**
 *
 * \file <FileName>
 *
 * $Author: Purnank G (ing05193) $
 * $Revision: 16865 $
 * $Date: 2015-12-07 19:37:32 +0530 (Mon, 07 Dec 2015) $
 *
 *******************************************************************************/
#ifndef ID_REG_RO_RW_H
#define ID_REG_RO_RW_H

#define EE_CTRL_R (0UL)
#define EE_CTRL_W (0UL)
#define EE_DYN_WO (0UL)
#define EE_DYN_W (0UL)
#define EE_STAT_DAT_R (0UL)
#define EE_STAT_COD_R (0UL)
#define EE_CRC_DAT_R (0UL)
#define EE_CRC_DAT_ADDR_R (0UL)
#define EE_CRC_DAT_ADDR_W (0UL)
#define EE_CRC_1_COD_INIT_R (0UL)
#define EE_CRC_1_COD_INIT_W (0UL)
#define EE_CRC_1_COD_R (0UL)
#define EE_CRC_1_COD_ADDR_R (0UL)
#define EE_CRC_1_COD_ADDR_W (0UL)
#define EE_CRC_0_COD_INIT_R (0UL)
#define EE_CRC_0_COD_INIT_W (0UL)
#define EE_CRC_0_COD_R (0UL)
#define EE_CRC_0_COD_ADDR_R (0UL)
#define EE_CRC_0_COD_ADDR_W (0UL)
#define EE_TST_DAT_R (0UL)
#define EE_TST_DAT_W (0UL)
#define EE_TST_1_COD_R (0UL)
#define EE_TST_1_COD_W (0UL)
#define EE_TST_0_COD_R (0UL)
#define EE_TST_0_COD_W (0UL)
#define EE_TRIMM_R (0UL)
#define EE_TRIMM_W (0UL)
#define EE_SECROW_R (0UL)
#define EE_ECC_PF_AHB_ERROR_ADDR_R (0UL)
#define EE_ECC_PF_AHB_ERROR_ADDR_W (0UL)
#define EE_INT_CLR_ENABLE_WO (0UL)
#define EE_INT_CLR_ENABLE_W (0UL)
#define EE_INT_SET_ENABLE_WO (0UL)
#define EE_INT_SET_ENABLE_W (0UL)
#define EE_INT_STATUS_R (0UL)
#define EE_INT_ENABLE_R (0UL)
#define EE_INT_CLR_STATUS_WO (0UL)
#define EE_INT_CLR_STATUS_W (0UL)
#define EE_INT_SET_STATUS_WO (0UL)
#define EE_INT_SET_STATUS_W (0UL)

#endif /* ID_REG_RO_RW_H */
