#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x563f85f3ed10 .scope module, "tb" "tb" 2 5;
 .timescale -9 -10;
v0x563f85f75f60_0 .var "clk", 0 0;
v0x563f85f76040_0 .net "cout", 0 0, L_0x563f85f7a680;  1 drivers
v0x563f85f76150_0 .var/i "i", 31 0;
v0x563f85f761f0_0 .var "i0", 7 0;
v0x563f85f762b0_0 .var "i1", 7 0;
v0x563f85f763a0_0 .net "o", 7 0, L_0x563f85f7ac20;  1 drivers
v0x563f85f76470_0 .var "reset", 0 0;
v0x563f85f76510 .array "test_vecs", 7 0, 31 0;
S_0x563f85f50a20 .scope module, "RCA_0" "RippleCarryAdder" 2 28, 3 5 0, S_0x563f85f3ed10;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /OUTPUT 8 "sum"
    .port_info 3 /OUTPUT 1 "c_out"
v0x563f85f75ab0_0 .net "a", 7 0, v0x563f85f761f0_0;  1 drivers
v0x563f85f75bb0_0 .net "b", 7 0, v0x563f85f762b0_0;  1 drivers
v0x563f85f75c90_0 .net "c", 6 0, L_0x563f85f79da0;  1 drivers
v0x563f85f75d50_0 .net "c_out", 0 0, L_0x563f85f7a680;  alias, 1 drivers
v0x563f85f75e20_0 .net "sum", 7 0, L_0x563f85f7ac20;  alias, 1 drivers
L_0x563f85f76750 .part v0x563f85f761f0_0, 0, 1;
L_0x563f85f76840 .part v0x563f85f762b0_0, 0, 1;
L_0x563f85f76da0 .part v0x563f85f761f0_0, 1, 1;
L_0x563f85f76ed0 .part v0x563f85f762b0_0, 1, 1;
L_0x563f85f77030 .part L_0x563f85f79da0, 0, 1;
L_0x563f85f776d0 .part v0x563f85f761f0_0, 2, 1;
L_0x563f85f778d0 .part v0x563f85f762b0_0, 2, 1;
L_0x563f85f77a90 .part L_0x563f85f79da0, 1, 1;
L_0x563f85f780d0 .part v0x563f85f761f0_0, 3, 1;
L_0x563f85f78200 .part v0x563f85f762b0_0, 3, 1;
L_0x563f85f78390 .part L_0x563f85f79da0, 2, 1;
L_0x563f85f78980 .part v0x563f85f761f0_0, 4, 1;
L_0x563f85f78b20 .part v0x563f85f762b0_0, 4, 1;
L_0x563f85f78c50 .part L_0x563f85f79da0, 3, 1;
L_0x563f85f79310 .part v0x563f85f761f0_0, 5, 1;
L_0x563f85f79440 .part v0x563f85f762b0_0, 5, 1;
L_0x563f85f79600 .part L_0x563f85f79da0, 4, 1;
L_0x563f85f79c70 .part v0x563f85f761f0_0, 6, 1;
L_0x563f85f79e40 .part v0x563f85f762b0_0, 6, 1;
L_0x563f85f79ee0 .part L_0x563f85f79da0, 5, 1;
LS_0x563f85f79da0_0_0 .concat8 [ 1 1 1 1], L_0x563f85f44fb0, L_0x563f85f76c90, L_0x563f85f775c0, L_0x563f85f77fc0;
LS_0x563f85f79da0_0_4 .concat8 [ 1 1 1 0], L_0x563f85f78870, L_0x563f85f79200, L_0x563f85f79b60;
L_0x563f85f79da0 .concat8 [ 4 3 0 0], LS_0x563f85f79da0_0_0, LS_0x563f85f79da0_0_4;
L_0x563f85f7a790 .part v0x563f85f761f0_0, 7, 1;
L_0x563f85f7a8f0 .part v0x563f85f762b0_0, 7, 1;
L_0x563f85f7aa20 .part L_0x563f85f79da0, 6, 1;
LS_0x563f85f7ac20_0_0 .concat8 [ 1 1 1 1], L_0x563f85f42060, L_0x563f85f4ae50, L_0x563f85f771d0, L_0x563f85f77c80;
LS_0x563f85f7ac20_0_4 .concat8 [ 1 1 1 1], L_0x563f85f78530, L_0x563f85f78e90, L_0x563f85f797a0, L_0x563f85f7a230;
L_0x563f85f7ac20 .concat8 [ 4 4 0 0], LS_0x563f85f7ac20_0_0, LS_0x563f85f7ac20_0_4;
S_0x563f85f50630 .scope module, "rca0" "half_adder" 3 12, 4 2 0, S_0x563f85f50a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "s"
    .port_info 3 /OUTPUT 1 "c_out"
L_0x563f85f42060 .functor XOR 1, L_0x563f85f76750, L_0x563f85f76840, C4<0>, C4<0>;
L_0x563f85f44fb0 .functor AND 1, L_0x563f85f76750, L_0x563f85f76840, C4<1>, C4<1>;
v0x563f85f4e3d0_0 .net "a", 0 0, L_0x563f85f76750;  1 drivers
v0x563f85f4b480_0 .net "b", 0 0, L_0x563f85f76840;  1 drivers
v0x563f85f48530_0 .net "c_out", 0 0, L_0x563f85f44fb0;  1 drivers
v0x563f85f455e0_0 .net "s", 0 0, L_0x563f85f42060;  1 drivers
S_0x563f85f70ab0 .scope module, "rca1" "full_adder" 3 13, 5 2 0, S_0x563f85f50a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c_in"
    .port_info 3 /OUTPUT 1 "s"
    .port_info 4 /OUTPUT 1 "c_out"
L_0x563f85f47f00 .functor XOR 1, L_0x563f85f76da0, L_0x563f85f76ed0, C4<0>, C4<0>;
L_0x563f85f4ae50 .functor XOR 1, L_0x563f85f47f00, L_0x563f85f77030, C4<0>, C4<0>;
L_0x563f85f3c7a0 .functor AND 1, L_0x563f85f76da0, L_0x563f85f76ed0, C4<1>, C4<1>;
L_0x563f85f4dda0 .functor AND 1, L_0x563f85f76ed0, L_0x563f85f77030, C4<1>, C4<1>;
L_0x563f85f76ad0 .functor OR 1, L_0x563f85f3c7a0, L_0x563f85f4dda0, C4<0>, C4<0>;
L_0x563f85f76be0 .functor AND 1, L_0x563f85f76da0, L_0x563f85f77030, C4<1>, C4<1>;
L_0x563f85f76c90 .functor OR 1, L_0x563f85f76ad0, L_0x563f85f76be0, C4<0>, C4<0>;
v0x563f85f42690_0 .net *"_s0", 0 0, L_0x563f85f47f00;  1 drivers
v0x563f85f3f740_0 .net *"_s10", 0 0, L_0x563f85f76be0;  1 drivers
v0x563f85f3c960_0 .net *"_s4", 0 0, L_0x563f85f3c7a0;  1 drivers
v0x563f85f70dc0_0 .net *"_s6", 0 0, L_0x563f85f4dda0;  1 drivers
v0x563f85f70ea0_0 .net *"_s8", 0 0, L_0x563f85f76ad0;  1 drivers
v0x563f85f70fd0_0 .net "a", 0 0, L_0x563f85f76da0;  1 drivers
v0x563f85f71090_0 .net "b", 0 0, L_0x563f85f76ed0;  1 drivers
v0x563f85f71150_0 .net "c_in", 0 0, L_0x563f85f77030;  1 drivers
v0x563f85f71210_0 .net "c_out", 0 0, L_0x563f85f76c90;  1 drivers
v0x563f85f712d0_0 .net "s", 0 0, L_0x563f85f4ae50;  1 drivers
S_0x563f85f71430 .scope module, "rca2" "full_adder" 3 14, 5 2 0, S_0x563f85f50a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c_in"
    .port_info 3 /OUTPUT 1 "s"
    .port_info 4 /OUTPUT 1 "c_out"
L_0x563f85f77160 .functor XOR 1, L_0x563f85f776d0, L_0x563f85f778d0, C4<0>, C4<0>;
L_0x563f85f771d0 .functor XOR 1, L_0x563f85f77160, L_0x563f85f77a90, C4<0>, C4<0>;
L_0x563f85f77270 .functor AND 1, L_0x563f85f776d0, L_0x563f85f778d0, C4<1>, C4<1>;
L_0x563f85f77310 .functor AND 1, L_0x563f85f778d0, L_0x563f85f77a90, C4<1>, C4<1>;
L_0x563f85f77400 .functor OR 1, L_0x563f85f77270, L_0x563f85f77310, C4<0>, C4<0>;
L_0x563f85f77510 .functor AND 1, L_0x563f85f776d0, L_0x563f85f77a90, C4<1>, C4<1>;
L_0x563f85f775c0 .functor OR 1, L_0x563f85f77400, L_0x563f85f77510, C4<0>, C4<0>;
v0x563f85f71660_0 .net *"_s0", 0 0, L_0x563f85f77160;  1 drivers
v0x563f85f71740_0 .net *"_s10", 0 0, L_0x563f85f77510;  1 drivers
v0x563f85f71820_0 .net *"_s4", 0 0, L_0x563f85f77270;  1 drivers
v0x563f85f71910_0 .net *"_s6", 0 0, L_0x563f85f77310;  1 drivers
v0x563f85f719f0_0 .net *"_s8", 0 0, L_0x563f85f77400;  1 drivers
v0x563f85f71b20_0 .net "a", 0 0, L_0x563f85f776d0;  1 drivers
v0x563f85f71be0_0 .net "b", 0 0, L_0x563f85f778d0;  1 drivers
v0x563f85f71ca0_0 .net "c_in", 0 0, L_0x563f85f77a90;  1 drivers
v0x563f85f71d60_0 .net "c_out", 0 0, L_0x563f85f775c0;  1 drivers
v0x563f85f71e20_0 .net "s", 0 0, L_0x563f85f771d0;  1 drivers
S_0x563f85f71f80 .scope module, "rca3" "full_adder" 3 15, 5 2 0, S_0x563f85f50a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c_in"
    .port_info 3 /OUTPUT 1 "s"
    .port_info 4 /OUTPUT 1 "c_out"
L_0x563f85f77c10 .functor XOR 1, L_0x563f85f780d0, L_0x563f85f78200, C4<0>, C4<0>;
L_0x563f85f77c80 .functor XOR 1, L_0x563f85f77c10, L_0x563f85f78390, C4<0>, C4<0>;
L_0x563f85f77cf0 .functor AND 1, L_0x563f85f780d0, L_0x563f85f78200, C4<1>, C4<1>;
L_0x563f85f77d60 .functor AND 1, L_0x563f85f78200, L_0x563f85f78390, C4<1>, C4<1>;
L_0x563f85f77e00 .functor OR 1, L_0x563f85f77cf0, L_0x563f85f77d60, C4<0>, C4<0>;
L_0x563f85f77f10 .functor AND 1, L_0x563f85f780d0, L_0x563f85f78390, C4<1>, C4<1>;
L_0x563f85f77fc0 .functor OR 1, L_0x563f85f77e00, L_0x563f85f77f10, C4<0>, C4<0>;
v0x563f85f72180_0 .net *"_s0", 0 0, L_0x563f85f77c10;  1 drivers
v0x563f85f72280_0 .net *"_s10", 0 0, L_0x563f85f77f10;  1 drivers
v0x563f85f72360_0 .net *"_s4", 0 0, L_0x563f85f77cf0;  1 drivers
v0x563f85f72450_0 .net *"_s6", 0 0, L_0x563f85f77d60;  1 drivers
v0x563f85f72530_0 .net *"_s8", 0 0, L_0x563f85f77e00;  1 drivers
v0x563f85f72660_0 .net "a", 0 0, L_0x563f85f780d0;  1 drivers
v0x563f85f72720_0 .net "b", 0 0, L_0x563f85f78200;  1 drivers
v0x563f85f727e0_0 .net "c_in", 0 0, L_0x563f85f78390;  1 drivers
v0x563f85f728a0_0 .net "c_out", 0 0, L_0x563f85f77fc0;  1 drivers
v0x563f85f729f0_0 .net "s", 0 0, L_0x563f85f77c80;  1 drivers
S_0x563f85f72b50 .scope module, "rca4" "full_adder" 3 16, 5 2 0, S_0x563f85f50a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c_in"
    .port_info 3 /OUTPUT 1 "s"
    .port_info 4 /OUTPUT 1 "c_out"
L_0x563f85f784c0 .functor XOR 1, L_0x563f85f78980, L_0x563f85f78b20, C4<0>, C4<0>;
L_0x563f85f78530 .functor XOR 1, L_0x563f85f784c0, L_0x563f85f78c50, C4<0>, C4<0>;
L_0x563f85f785a0 .functor AND 1, L_0x563f85f78980, L_0x563f85f78b20, C4<1>, C4<1>;
L_0x563f85f78610 .functor AND 1, L_0x563f85f78b20, L_0x563f85f78c50, C4<1>, C4<1>;
L_0x563f85f786b0 .functor OR 1, L_0x563f85f785a0, L_0x563f85f78610, C4<0>, C4<0>;
L_0x563f85f787c0 .functor AND 1, L_0x563f85f78980, L_0x563f85f78c50, C4<1>, C4<1>;
L_0x563f85f78870 .functor OR 1, L_0x563f85f786b0, L_0x563f85f787c0, C4<0>, C4<0>;
v0x563f85f72da0_0 .net *"_s0", 0 0, L_0x563f85f784c0;  1 drivers
v0x563f85f72ea0_0 .net *"_s10", 0 0, L_0x563f85f787c0;  1 drivers
v0x563f85f72f80_0 .net *"_s4", 0 0, L_0x563f85f785a0;  1 drivers
v0x563f85f73040_0 .net *"_s6", 0 0, L_0x563f85f78610;  1 drivers
v0x563f85f73120_0 .net *"_s8", 0 0, L_0x563f85f786b0;  1 drivers
v0x563f85f73250_0 .net "a", 0 0, L_0x563f85f78980;  1 drivers
v0x563f85f73310_0 .net "b", 0 0, L_0x563f85f78b20;  1 drivers
v0x563f85f733d0_0 .net "c_in", 0 0, L_0x563f85f78c50;  1 drivers
v0x563f85f73490_0 .net "c_out", 0 0, L_0x563f85f78870;  1 drivers
v0x563f85f735e0_0 .net "s", 0 0, L_0x563f85f78530;  1 drivers
S_0x563f85f73740 .scope module, "rca5" "full_adder" 3 17, 5 2 0, S_0x563f85f50a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c_in"
    .port_info 3 /OUTPUT 1 "s"
    .port_info 4 /OUTPUT 1 "c_out"
L_0x563f85f78ab0 .functor XOR 1, L_0x563f85f79310, L_0x563f85f79440, C4<0>, C4<0>;
L_0x563f85f78e90 .functor XOR 1, L_0x563f85f78ab0, L_0x563f85f79600, C4<0>, C4<0>;
L_0x563f85f78f00 .functor AND 1, L_0x563f85f79310, L_0x563f85f79440, C4<1>, C4<1>;
L_0x563f85f78fa0 .functor AND 1, L_0x563f85f79440, L_0x563f85f79600, C4<1>, C4<1>;
L_0x563f85f79040 .functor OR 1, L_0x563f85f78f00, L_0x563f85f78fa0, C4<0>, C4<0>;
L_0x563f85f79150 .functor AND 1, L_0x563f85f79310, L_0x563f85f79600, C4<1>, C4<1>;
L_0x563f85f79200 .functor OR 1, L_0x563f85f79040, L_0x563f85f79150, C4<0>, C4<0>;
v0x563f85f73940_0 .net *"_s0", 0 0, L_0x563f85f78ab0;  1 drivers
v0x563f85f73a40_0 .net *"_s10", 0 0, L_0x563f85f79150;  1 drivers
v0x563f85f73b20_0 .net *"_s4", 0 0, L_0x563f85f78f00;  1 drivers
v0x563f85f73c10_0 .net *"_s6", 0 0, L_0x563f85f78fa0;  1 drivers
v0x563f85f73cf0_0 .net *"_s8", 0 0, L_0x563f85f79040;  1 drivers
v0x563f85f73e20_0 .net "a", 0 0, L_0x563f85f79310;  1 drivers
v0x563f85f73ee0_0 .net "b", 0 0, L_0x563f85f79440;  1 drivers
v0x563f85f73fa0_0 .net "c_in", 0 0, L_0x563f85f79600;  1 drivers
v0x563f85f74060_0 .net "c_out", 0 0, L_0x563f85f79200;  1 drivers
v0x563f85f741b0_0 .net "s", 0 0, L_0x563f85f78e90;  1 drivers
S_0x563f85f74310 .scope module, "rca6" "full_adder" 3 18, 5 2 0, S_0x563f85f50a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c_in"
    .port_info 3 /OUTPUT 1 "s"
    .port_info 4 /OUTPUT 1 "c_out"
L_0x563f85f79730 .functor XOR 1, L_0x563f85f79c70, L_0x563f85f79e40, C4<0>, C4<0>;
L_0x563f85f797a0 .functor XOR 1, L_0x563f85f79730, L_0x563f85f79ee0, C4<0>, C4<0>;
L_0x563f85f79810 .functor AND 1, L_0x563f85f79c70, L_0x563f85f79e40, C4<1>, C4<1>;
L_0x563f85f798b0 .functor AND 1, L_0x563f85f79e40, L_0x563f85f79ee0, C4<1>, C4<1>;
L_0x563f85f799a0 .functor OR 1, L_0x563f85f79810, L_0x563f85f798b0, C4<0>, C4<0>;
L_0x563f85f79ab0 .functor AND 1, L_0x563f85f79c70, L_0x563f85f79ee0, C4<1>, C4<1>;
L_0x563f85f79b60 .functor OR 1, L_0x563f85f799a0, L_0x563f85f79ab0, C4<0>, C4<0>;
v0x563f85f74510_0 .net *"_s0", 0 0, L_0x563f85f79730;  1 drivers
v0x563f85f74610_0 .net *"_s10", 0 0, L_0x563f85f79ab0;  1 drivers
v0x563f85f746f0_0 .net *"_s4", 0 0, L_0x563f85f79810;  1 drivers
v0x563f85f747e0_0 .net *"_s6", 0 0, L_0x563f85f798b0;  1 drivers
v0x563f85f748c0_0 .net *"_s8", 0 0, L_0x563f85f799a0;  1 drivers
v0x563f85f749f0_0 .net "a", 0 0, L_0x563f85f79c70;  1 drivers
v0x563f85f74ab0_0 .net "b", 0 0, L_0x563f85f79e40;  1 drivers
v0x563f85f74b70_0 .net "c_in", 0 0, L_0x563f85f79ee0;  1 drivers
v0x563f85f74c30_0 .net "c_out", 0 0, L_0x563f85f79b60;  1 drivers
v0x563f85f74d80_0 .net "s", 0 0, L_0x563f85f797a0;  1 drivers
S_0x563f85f74ee0 .scope module, "rca7" "full_adder" 3 19, 5 2 0, S_0x563f85f50a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c_in"
    .port_info 3 /OUTPUT 1 "s"
    .port_info 4 /OUTPUT 1 "c_out"
L_0x563f85f7a1c0 .functor XOR 1, L_0x563f85f7a790, L_0x563f85f7a8f0, C4<0>, C4<0>;
L_0x563f85f7a230 .functor XOR 1, L_0x563f85f7a1c0, L_0x563f85f7aa20, C4<0>, C4<0>;
L_0x563f85f7a2f0 .functor AND 1, L_0x563f85f7a790, L_0x563f85f7a8f0, C4<1>, C4<1>;
L_0x563f85f7a400 .functor AND 1, L_0x563f85f7a8f0, L_0x563f85f7aa20, C4<1>, C4<1>;
L_0x563f85f7a4c0 .functor OR 1, L_0x563f85f7a2f0, L_0x563f85f7a400, C4<0>, C4<0>;
L_0x563f85f7a5d0 .functor AND 1, L_0x563f85f7a790, L_0x563f85f7aa20, C4<1>, C4<1>;
L_0x563f85f7a680 .functor OR 1, L_0x563f85f7a4c0, L_0x563f85f7a5d0, C4<0>, C4<0>;
v0x563f85f750e0_0 .net *"_s0", 0 0, L_0x563f85f7a1c0;  1 drivers
v0x563f85f751e0_0 .net *"_s10", 0 0, L_0x563f85f7a5d0;  1 drivers
v0x563f85f752c0_0 .net *"_s4", 0 0, L_0x563f85f7a2f0;  1 drivers
v0x563f85f753b0_0 .net *"_s6", 0 0, L_0x563f85f7a400;  1 drivers
v0x563f85f75490_0 .net *"_s8", 0 0, L_0x563f85f7a4c0;  1 drivers
v0x563f85f755c0_0 .net "a", 0 0, L_0x563f85f7a790;  1 drivers
v0x563f85f75680_0 .net "b", 0 0, L_0x563f85f7a8f0;  1 drivers
v0x563f85f75740_0 .net "c_in", 0 0, L_0x563f85f7aa20;  1 drivers
v0x563f85f75800_0 .net "c_out", 0 0, L_0x563f85f7a680;  alias, 1 drivers
v0x563f85f75950_0 .net "s", 0 0, L_0x563f85f7a230;  1 drivers
    .scope S_0x563f85f3ed10;
T_0 ;
    %vpi_call 2 11 "$dumpfile", "RippleCarryAdder.vcd" {0 0 0};
    %vpi_call 2 11 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x563f85f3ed10 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x563f85f3ed10;
T_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563f85f76470_0, 0, 1;
    %delay 125, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563f85f76470_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x563f85f3ed10;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563f85f75f60_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x563f85f3ed10;
T_3 ;
    %delay 50, 0;
    %load/vec4 v0x563f85f75f60_0;
    %inv;
    %store/vec4 v0x563f85f75f60_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x563f85f3ed10;
T_4 ;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 8, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x563f85f76510, 4, 5;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x563f85f76510, 4, 5;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 8, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x563f85f76510, 4, 5;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x563f85f76510, 4, 5;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 8, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x563f85f76510, 4, 5;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x563f85f76510, 4, 5;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 8, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x563f85f76510, 4, 5;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x563f85f76510, 4, 5;
    %pushi/vec4 175, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 8, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x563f85f76510, 4, 5;
    %pushi/vec4 250, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x563f85f76510, 4, 5;
    %pushi/vec4 241, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 8, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x563f85f76510, 4, 5;
    %pushi/vec4 249, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x563f85f76510, 4, 5;
    %pushi/vec4 204, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 8, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x563f85f76510, 4, 5;
    %pushi/vec4 187, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x563f85f76510, 4, 5;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 8, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x563f85f76510, 4, 5;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x563f85f76510, 4, 5;
    %end;
    .thread T_4;
    .scope S_0x563f85f3ed10;
T_5 ;
    %pushi/vec4 0, 0, 16;
    %split/vec4 8;
    %store/vec4 v0x563f85f762b0_0, 0, 8;
    %store/vec4 v0x563f85f761f0_0, 0, 8;
    %end;
    .thread T_5;
    .scope S_0x563f85f3ed10;
T_6 ;
    %delay 60, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563f85f76150_0, 0, 32;
T_6.0 ;
    %load/vec4 v0x563f85f76150_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_6.1, 5;
    %delay 100, 0;
    %ix/getv/s 4, v0x563f85f76150_0;
    %load/vec4a v0x563f85f76510, 4;
    %pad/u 16;
    %split/vec4 8;
    %store/vec4 v0x563f85f762b0_0, 0, 8;
    %store/vec4 v0x563f85f761f0_0, 0, 8;
    %load/vec4 v0x563f85f76150_0;
    %addi 1, 0, 32;
    %store/vec4 v0x563f85f76150_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %delay 1000, 0;
    %vpi_call 2 32 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "/home/aditya/VSProjects/RippleCarryAdder/testbench.v";
    "./RippleCarryAdder.v";
    ".vpackage/repos//BasicModules/half_adder.v";
    ".vpackage/repos//BasicModules/full_adder.v";
