<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable>
  <columns>
   <connections preferredWidth="255" />
   <irq preferredWidth="34" />
   <export preferredWidth="185" />
   <name preferredWidth="206" />
   <inputclock preferredWidth="155" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="327" />
   <clocksource preferredWidth="326" />
   <frequency preferredWidth="310" />
  </columns>
 </clocktable>
 <library expandedCategories="Library,Project" />
 <window width="1440" height="855" x="-9" y="20" />
 <hdlexample language="VHDL" />
</preferences>
