initSidebarItems({"mod":[["ahbenr","AHB peripheral clock enable register"],["ahbrstr","AHB peripheral reset register"],["ahbsmenr","AHB peripheral clock enable in sleep mode register"],["apb1enr","APB1 peripheral clock enable register"],["apb1rstr","APB1 peripheral reset register"],["apb1smenr","APB1 peripheral clock enable in sleep mode register"],["apb2enr","APB2 peripheral clock enable register"],["apb2rstr","APB2 peripheral reset register"],["apb2smenr","APB2 peripheral clock enable in sleep mode register"],["ccipr","Clock configuration register"],["cfgr","Clock configuration register"],["cicr","Clock interrupt clear register"],["cier","Clock interrupt enable register"],["cifr","Clock interrupt flag register"],["cr","Clock control register"],["csr","Control and status register"],["icscr","Internal clock sources calibration register"],["iopenr","GPIO clock enable register"],["ioprstr","GPIO reset register"],["iopsmen","GPIO clock enable in sleep mode register"]],"struct":[["AHBENR","AHB peripheral clock enable register"],["AHBRSTR","AHB peripheral reset register"],["AHBSMENR","AHB peripheral clock enable in sleep mode register"],["APB1ENR","APB1 peripheral clock enable register"],["APB1RSTR","APB1 peripheral reset register"],["APB1SMENR","APB1 peripheral clock enable in sleep mode register"],["APB2ENR","APB2 peripheral clock enable register"],["APB2RSTR","APB2 peripheral reset register"],["APB2SMENR","APB2 peripheral clock enable in sleep mode register"],["CCIPR","Clock configuration register"],["CFGR","Clock configuration register"],["CICR","Clock interrupt clear register"],["CIER","Clock interrupt enable register"],["CIFR","Clock interrupt flag register"],["CR","Clock control register"],["CSR","Control and status register"],["ICSCR","Internal clock sources calibration register"],["IOPENR","GPIO clock enable register"],["IOPRSTR","GPIO reset register"],["IOPSMEN","GPIO clock enable in sleep mode register"],["RegisterBlock","Register block"]]});