
`timescale 1ns / 1ns

module test;


wire  carry, sum;

reg  a, b, c;



full_adder top(carry, sum, a, b, c); 
 
