#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Mon Nov 27 12:44:35 2017
# Process ID: 15755
# Current directory: /mnt/windows/Users/ricky/Seafile/Library/School/F17/EEL4720/prj/dijkstra_fpga/src/hw/dijkstra_fpga/dijkstra_fpga.runs/impl_1
# Command line: vivado -log dijkstra_hw_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source dijkstra_hw_wrapper.tcl -notrace
# Log file: /mnt/windows/Users/ricky/Seafile/Library/School/F17/EEL4720/prj/dijkstra_fpga/src/hw/dijkstra_fpga/dijkstra_fpga.runs/impl_1/dijkstra_hw_wrapper.vdi
# Journal file: /mnt/windows/Users/ricky/Seafile/Library/School/F17/EEL4720/prj/dijkstra_fpga/src/hw/dijkstra_fpga/dijkstra_fpga.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source dijkstra_hw_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/windows/Users/ricky/Seafile/Library/School/F17/EEL4720/prj/dijkstra_fpga/src/hw/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.2/data/ip'.
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/mnt/windows/Users/ricky/Seafile/Library/School/F17/EEL4720/prj/dijkstra_fpga/src/hw/dijkstra_fpga/dijkstra_fpga.srcs/sources_1/bd/dijkstra_hw/ip/dijkstra_hw_accelerator_0_0/dijkstra_hw_accelerator_0_0.dcp' for cell 'dijkstra_hw_i/accelerator_0'
INFO: [Project 1-454] Reading design checkpoint '/mnt/windows/Users/ricky/Seafile/Library/School/F17/EEL4720/prj/dijkstra_fpga/src/hw/dijkstra_fpga/dijkstra_fpga.srcs/sources_1/bd/dijkstra_hw/ip/dijkstra_hw_processing_system7_0_0/dijkstra_hw_processing_system7_0_0.dcp' for cell 'dijkstra_hw_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/mnt/windows/Users/ricky/Seafile/Library/School/F17/EEL4720/prj/dijkstra_fpga/src/hw/dijkstra_fpga/dijkstra_fpga.srcs/sources_1/bd/dijkstra_hw/ip/dijkstra_hw_rst_ps7_0_100M_0/dijkstra_hw_rst_ps7_0_100M_0.dcp' for cell 'dijkstra_hw_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/mnt/windows/Users/ricky/Seafile/Library/School/F17/EEL4720/prj/dijkstra_fpga/src/hw/dijkstra_fpga/dijkstra_fpga.srcs/sources_1/bd/dijkstra_hw/ip/dijkstra_hw_auto_pc_0/dijkstra_hw_auto_pc_0.dcp' for cell 'dijkstra_hw_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 256 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/mnt/windows/Users/ricky/Seafile/Library/School/F17/EEL4720/prj/dijkstra_fpga/src/hw/dijkstra_fpga/dijkstra_fpga.srcs/sources_1/bd/dijkstra_hw/ip/dijkstra_hw_processing_system7_0_0/dijkstra_hw_processing_system7_0_0.xdc] for cell 'dijkstra_hw_i/processing_system7_0/inst'
Finished Parsing XDC File [/mnt/windows/Users/ricky/Seafile/Library/School/F17/EEL4720/prj/dijkstra_fpga/src/hw/dijkstra_fpga/dijkstra_fpga.srcs/sources_1/bd/dijkstra_hw/ip/dijkstra_hw_processing_system7_0_0/dijkstra_hw_processing_system7_0_0.xdc] for cell 'dijkstra_hw_i/processing_system7_0/inst'
Parsing XDC File [/mnt/windows/Users/ricky/Seafile/Library/School/F17/EEL4720/prj/dijkstra_fpga/src/hw/dijkstra_fpga/dijkstra_fpga.srcs/sources_1/bd/dijkstra_hw/ip/dijkstra_hw_rst_ps7_0_100M_0/dijkstra_hw_rst_ps7_0_100M_0_board.xdc] for cell 'dijkstra_hw_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/mnt/windows/Users/ricky/Seafile/Library/School/F17/EEL4720/prj/dijkstra_fpga/src/hw/dijkstra_fpga/dijkstra_fpga.srcs/sources_1/bd/dijkstra_hw/ip/dijkstra_hw_rst_ps7_0_100M_0/dijkstra_hw_rst_ps7_0_100M_0_board.xdc] for cell 'dijkstra_hw_i/rst_ps7_0_100M/U0'
Parsing XDC File [/mnt/windows/Users/ricky/Seafile/Library/School/F17/EEL4720/prj/dijkstra_fpga/src/hw/dijkstra_fpga/dijkstra_fpga.srcs/sources_1/bd/dijkstra_hw/ip/dijkstra_hw_rst_ps7_0_100M_0/dijkstra_hw_rst_ps7_0_100M_0.xdc] for cell 'dijkstra_hw_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/mnt/windows/Users/ricky/Seafile/Library/School/F17/EEL4720/prj/dijkstra_fpga/src/hw/dijkstra_fpga/dijkstra_fpga.srcs/sources_1/bd/dijkstra_hw/ip/dijkstra_hw_rst_ps7_0_100M_0/dijkstra_hw_rst_ps7_0_100M_0.xdc] for cell 'dijkstra_hw_i/rst_ps7_0_100M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 48 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 48 instances

link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1473.660 ; gain = 361.531 ; free physical = 879 ; free virtual = 12475
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.78 . Memory (MB): peak = 1522.668 ; gain = 49.008 ; free physical = 870 ; free virtual = 12466
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 153b6648b

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.30 . Memory (MB): peak = 1983.160 ; gain = 0.000 ; free physical = 481 ; free virtual = 12087
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 60 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 183b34dba

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.54 . Memory (MB): peak = 1983.160 ; gain = 0.000 ; free physical = 480 ; free virtual = 12086
INFO: [Opt 31-389] Phase Constant propagation created 7 cells and removed 15 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 15d7397dd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1983.160 ; gain = 0.000 ; free physical = 480 ; free virtual = 12086
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 195 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 15d7397dd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1983.160 ; gain = 0.000 ; free physical = 480 ; free virtual = 12086
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 15d7397dd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1983.160 ; gain = 0.000 ; free physical = 480 ; free virtual = 12086
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1983.160 ; gain = 0.000 ; free physical = 480 ; free virtual = 12086
Ending Logic Optimization Task | Checksum: 15d7397dd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1983.160 ; gain = 0.000 ; free physical = 480 ; free virtual = 12086

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: ffba2aaa

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1983.160 ; gain = 0.000 ; free physical = 479 ; free virtual = 12085
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1983.160 ; gain = 509.500 ; free physical = 479 ; free virtual = 12085
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2007.172 ; gain = 0.000 ; free physical = 471 ; free virtual = 12082
INFO: [Common 17-1381] The checkpoint '/mnt/windows/Users/ricky/Seafile/Library/School/F17/EEL4720/prj/dijkstra_fpga/src/hw/dijkstra_fpga/dijkstra_fpga.runs/impl_1/dijkstra_hw_wrapper_opt.dcp' has been generated.
Command: report_drc -file dijkstra_hw_wrapper_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /mnt/windows/Users/ricky/Seafile/Library/School/F17/EEL4720/prj/dijkstra_fpga/src/hw/dijkstra_fpga/dijkstra_fpga.runs/impl_1/dijkstra_hw_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2015.176 ; gain = 0.000 ; free physical = 460 ; free virtual = 12076
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: dbdade80

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2015.176 ; gain = 0.000 ; free physical = 459 ; free virtual = 12076
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2015.176 ; gain = 0.000 ; free physical = 459 ; free virtual = 12077

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 7ba1844a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2015.176 ; gain = 0.000 ; free physical = 452 ; free virtual = 12070

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1798713b2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2018.188 ; gain = 3.012 ; free physical = 442 ; free virtual = 12061

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1798713b2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2018.188 ; gain = 3.012 ; free physical = 442 ; free virtual = 12061
Phase 1 Placer Initialization | Checksum: 1798713b2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2018.188 ; gain = 3.012 ; free physical = 442 ; free virtual = 12061

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 202614619

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2042.199 ; gain = 27.023 ; free physical = 433 ; free virtual = 12048

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 202614619

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2042.199 ; gain = 27.023 ; free physical = 433 ; free virtual = 12048

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2304bbcf6

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2042.199 ; gain = 27.023 ; free physical = 431 ; free virtual = 12046

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1a72ae1bb

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 2042.199 ; gain = 27.023 ; free physical = 431 ; free virtual = 12046

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1a72ae1bb

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 2042.199 ; gain = 27.023 ; free physical = 431 ; free virtual = 12046

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1b7624c5a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 2042.199 ; gain = 27.023 ; free physical = 431 ; free virtual = 12046

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1e35e695b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 2042.199 ; gain = 27.023 ; free physical = 425 ; free virtual = 12046

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 18c62d5f6

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 2042.199 ; gain = 27.023 ; free physical = 422 ; free virtual = 12043

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1606a037f

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2042.199 ; gain = 27.023 ; free physical = 422 ; free virtual = 12043

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1606a037f

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2042.199 ; gain = 27.023 ; free physical = 422 ; free virtual = 12043

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1c947d262

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2042.199 ; gain = 27.023 ; free physical = 423 ; free virtual = 12044
Phase 3 Detail Placement | Checksum: 1c947d262

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2042.199 ; gain = 27.023 ; free physical = 423 ; free virtual = 12044

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1b7b51813

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Place 46-41] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1b7b51813

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 2042.199 ; gain = 27.023 ; free physical = 423 ; free virtual = 12044
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.153. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 249e303f3

Time (s): cpu = 00:00:36 ; elapsed = 00:00:26 . Memory (MB): peak = 2042.199 ; gain = 27.023 ; free physical = 423 ; free virtual = 12041
Phase 4.1 Post Commit Optimization | Checksum: 249e303f3

Time (s): cpu = 00:00:36 ; elapsed = 00:00:26 . Memory (MB): peak = 2042.199 ; gain = 27.023 ; free physical = 423 ; free virtual = 12041

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 249e303f3

Time (s): cpu = 00:00:36 ; elapsed = 00:00:26 . Memory (MB): peak = 2042.199 ; gain = 27.023 ; free physical = 425 ; free virtual = 12042

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 249e303f3

Time (s): cpu = 00:00:36 ; elapsed = 00:00:26 . Memory (MB): peak = 2042.199 ; gain = 27.023 ; free physical = 425 ; free virtual = 12042

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1f7f439dc

Time (s): cpu = 00:00:36 ; elapsed = 00:00:26 . Memory (MB): peak = 2042.199 ; gain = 27.023 ; free physical = 425 ; free virtual = 12042
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1f7f439dc

Time (s): cpu = 00:00:36 ; elapsed = 00:00:26 . Memory (MB): peak = 2042.199 ; gain = 27.023 ; free physical = 425 ; free virtual = 12042
Ending Placer Task | Checksum: 1192f3d52

Time (s): cpu = 00:00:36 ; elapsed = 00:00:26 . Memory (MB): peak = 2042.199 ; gain = 27.023 ; free physical = 434 ; free virtual = 12052
47 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:28 . Memory (MB): peak = 2042.199 ; gain = 27.023 ; free physical = 434 ; free virtual = 12052
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2042.199 ; gain = 0.000 ; free physical = 421 ; free virtual = 12052
INFO: [Common 17-1381] The checkpoint '/mnt/windows/Users/ricky/Seafile/Library/School/F17/EEL4720/prj/dijkstra_fpga/src/hw/dijkstra_fpga/dijkstra_fpga.runs/impl_1/dijkstra_hw_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2042.199 ; gain = 0.000 ; free physical = 416 ; free virtual = 12042
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2042.199 ; gain = 0.000 ; free physical = 418 ; free virtual = 12050
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2042.199 ; gain = 0.000 ; free physical = 418 ; free virtual = 12050
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: d87ec043 ConstDB: 0 ShapeSum: 40b07d0f RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 71ac976f

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2158.863 ; gain = 116.664 ; free physical = 268 ; free virtual = 11912

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 71ac976f

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2158.863 ; gain = 116.664 ; free physical = 268 ; free virtual = 11912

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 71ac976f

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2158.863 ; gain = 116.664 ; free physical = 252 ; free virtual = 11897

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 71ac976f

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2158.863 ; gain = 116.664 ; free physical = 252 ; free virtual = 11897
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 16a5ac6f2

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 2180.863 ; gain = 138.664 ; free physical = 236 ; free virtual = 11886
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.877 | TNS=-37.885| WHS=-0.195 | THS=-27.262|

Phase 2 Router Initialization | Checksum: 1b3d2e02c

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 2180.863 ; gain = 138.664 ; free physical = 234 ; free virtual = 11884

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1e2ee7d67

Time (s): cpu = 00:00:31 ; elapsed = 00:00:23 . Memory (MB): peak = 2180.863 ; gain = 138.664 ; free physical = 241 ; free virtual = 11886

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 969
 Number of Nodes with overlaps = 454
 Number of Nodes with overlaps = 116
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.239 | TNS=-119.395| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: aaa55132

Time (s): cpu = 00:00:50 ; elapsed = 00:00:30 . Memory (MB): peak = 2180.863 ; gain = 138.664 ; free physical = 237 ; free virtual = 11882

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 371
 Number of Nodes with overlaps = 179
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.226 | TNS=-118.350| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 14584fc2f

Time (s): cpu = 00:00:59 ; elapsed = 00:00:35 . Memory (MB): peak = 2180.863 ; gain = 138.664 ; free physical = 237 ; free virtual = 11882
Phase 4 Rip-up And Reroute | Checksum: 14584fc2f

Time (s): cpu = 00:00:59 ; elapsed = 00:00:35 . Memory (MB): peak = 2180.863 ; gain = 138.664 ; free physical = 237 ; free virtual = 11882

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1a2e40d15

Time (s): cpu = 00:01:00 ; elapsed = 00:00:35 . Memory (MB): peak = 2180.863 ; gain = 138.664 ; free physical = 237 ; free virtual = 11882
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.095 | TNS=-113.634| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1b7481121

Time (s): cpu = 00:01:00 ; elapsed = 00:00:35 . Memory (MB): peak = 2180.863 ; gain = 138.664 ; free physical = 236 ; free virtual = 11881

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1b7481121

Time (s): cpu = 00:01:00 ; elapsed = 00:00:35 . Memory (MB): peak = 2180.863 ; gain = 138.664 ; free physical = 236 ; free virtual = 11881
Phase 5 Delay and Skew Optimization | Checksum: 1b7481121

Time (s): cpu = 00:01:00 ; elapsed = 00:00:35 . Memory (MB): peak = 2180.863 ; gain = 138.664 ; free physical = 236 ; free virtual = 11881

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1debc7578

Time (s): cpu = 00:01:00 ; elapsed = 00:00:35 . Memory (MB): peak = 2180.863 ; gain = 138.664 ; free physical = 236 ; free virtual = 11881
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.094 | TNS=-113.586| WHS=0.102  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1cc404966

Time (s): cpu = 00:01:00 ; elapsed = 00:00:35 . Memory (MB): peak = 2180.863 ; gain = 138.664 ; free physical = 236 ; free virtual = 11881
Phase 6 Post Hold Fix | Checksum: 1cc404966

Time (s): cpu = 00:01:00 ; elapsed = 00:00:35 . Memory (MB): peak = 2180.863 ; gain = 138.664 ; free physical = 236 ; free virtual = 11881

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.02972 %
  Global Horizontal Routing Utilization  = 0.908976 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 60.3604%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 60.3604%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 58.8235%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 64.7059%, No Congested Regions.
Phase 7 Route finalize | Checksum: 1b708851d

Time (s): cpu = 00:01:01 ; elapsed = 00:00:35 . Memory (MB): peak = 2180.863 ; gain = 138.664 ; free physical = 236 ; free virtual = 11881

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1b708851d

Time (s): cpu = 00:01:01 ; elapsed = 00:00:35 . Memory (MB): peak = 2180.863 ; gain = 138.664 ; free physical = 236 ; free virtual = 11881

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2629ea9f4

Time (s): cpu = 00:01:01 ; elapsed = 00:00:35 . Memory (MB): peak = 2180.863 ; gain = 138.664 ; free physical = 236 ; free virtual = 11881

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.094 | TNS=-113.586| WHS=0.102  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 2629ea9f4

Time (s): cpu = 00:01:01 ; elapsed = 00:00:35 . Memory (MB): peak = 2180.863 ; gain = 138.664 ; free physical = 236 ; free virtual = 11881
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:01 ; elapsed = 00:00:35 . Memory (MB): peak = 2180.863 ; gain = 138.664 ; free physical = 258 ; free virtual = 11903

Routing Is Done.
60 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:05 ; elapsed = 00:00:37 . Memory (MB): peak = 2180.863 ; gain = 138.664 ; free physical = 258 ; free virtual = 11903
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2180.863 ; gain = 0.000 ; free physical = 235 ; free virtual = 11902
INFO: [Common 17-1381] The checkpoint '/mnt/windows/Users/ricky/Seafile/Library/School/F17/EEL4720/prj/dijkstra_fpga/src/hw/dijkstra_fpga/dijkstra_fpga.runs/impl_1/dijkstra_hw_wrapper_routed.dcp' has been generated.
Command: report_drc -file dijkstra_hw_wrapper_drc_routed.rpt -pb dijkstra_hw_wrapper_drc_routed.pb -rpx dijkstra_hw_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /mnt/windows/Users/ricky/Seafile/Library/School/F17/EEL4720/prj/dijkstra_fpga/src/hw/dijkstra_fpga/dijkstra_fpga.runs/impl_1/dijkstra_hw_wrapper_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file dijkstra_hw_wrapper_methodology_drc_routed.rpt -rpx dijkstra_hw_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /mnt/windows/Users/ricky/Seafile/Library/School/F17/EEL4720/prj/dijkstra_fpga/src/hw/dijkstra_fpga/dijkstra_fpga.runs/impl_1/dijkstra_hw_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
Command: report_power -file dijkstra_hw_wrapper_power_routed.rpt -pb dijkstra_hw_wrapper_power_summary_routed.pb -rpx dijkstra_hw_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
67 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
Command: write_bitstream -force dijkstra_hw_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Running DRC as a precondition to command write_bitstream
Command: report_drc (run_mandatory_drcs) for: bitstream_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./dijkstra_hw_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/mnt/windows/Users/ricky/Seafile/Library/School/F17/EEL4720/prj/dijkstra_fpga/src/hw/dijkstra_fpga/dijkstra_fpga.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Mon Nov 27 12:46:47 2017. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
78 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2548.207 ; gain = 306.270 ; free physical = 485 ; free virtual = 11853
INFO: [Common 17-206] Exiting Vivado at Mon Nov 27 12:46:47 2017...
