.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* UART_rx */
.set UART_rx__0__DR, CYREG_GPIO_PRT7_DR
.set UART_rx__0__DR_CLR, CYREG_GPIO_PRT7_DR_CLR
.set UART_rx__0__DR_INV, CYREG_GPIO_PRT7_DR_INV
.set UART_rx__0__DR_SET, CYREG_GPIO_PRT7_DR_SET
.set UART_rx__0__HSIOM, CYREG_HSIOM_PORT_SEL7
.set UART_rx__0__HSIOM_GPIO, 0
.set UART_rx__0__HSIOM_I2C, 14
.set UART_rx__0__HSIOM_I2C_SCL, 14
.set UART_rx__0__HSIOM_MASK, 0x0000000F
.set UART_rx__0__HSIOM_SHIFT, 0
.set UART_rx__0__HSIOM_SPI, 15
.set UART_rx__0__HSIOM_SPI_MOSI, 15
.set UART_rx__0__HSIOM_UART, 9
.set UART_rx__0__HSIOM_UART_RX, 9
.set UART_rx__0__INTCFG, CYREG_GPIO_PRT7_INTR_CFG
.set UART_rx__0__INTR, CYREG_GPIO_PRT7_INTR
.set UART_rx__0__INTR_CFG, CYREG_GPIO_PRT7_INTR_CFG
.set UART_rx__0__INTSTAT, CYREG_GPIO_PRT7_INTR
.set UART_rx__0__MASK, 0x01
.set UART_rx__0__PC, CYREG_GPIO_PRT7_PC
.set UART_rx__0__PC2, CYREG_GPIO_PRT7_PC2
.set UART_rx__0__PORT, 7
.set UART_rx__0__PS, CYREG_GPIO_PRT7_PS
.set UART_rx__0__SHIFT, 0
.set UART_rx__DR, CYREG_GPIO_PRT7_DR
.set UART_rx__DR_CLR, CYREG_GPIO_PRT7_DR_CLR
.set UART_rx__DR_INV, CYREG_GPIO_PRT7_DR_INV
.set UART_rx__DR_SET, CYREG_GPIO_PRT7_DR_SET
.set UART_rx__INTCFG, CYREG_GPIO_PRT7_INTR_CFG
.set UART_rx__INTR, CYREG_GPIO_PRT7_INTR
.set UART_rx__INTR_CFG, CYREG_GPIO_PRT7_INTR_CFG
.set UART_rx__INTSTAT, CYREG_GPIO_PRT7_INTR
.set UART_rx__MASK, 0x01
.set UART_rx__PC, CYREG_GPIO_PRT7_PC
.set UART_rx__PC2, CYREG_GPIO_PRT7_PC2
.set UART_rx__PORT, 7
.set UART_rx__PS, CYREG_GPIO_PRT7_PS
.set UART_rx__SHIFT, 0

/* UART_SCB */
.set UART_SCB__CTRL, CYREG_SCB3_CTRL
.set UART_SCB__EZ_DATA0, CYREG_SCB3_EZ_DATA0
.set UART_SCB__EZ_DATA1, CYREG_SCB3_EZ_DATA1
.set UART_SCB__EZ_DATA10, CYREG_SCB3_EZ_DATA10
.set UART_SCB__EZ_DATA11, CYREG_SCB3_EZ_DATA11
.set UART_SCB__EZ_DATA12, CYREG_SCB3_EZ_DATA12
.set UART_SCB__EZ_DATA13, CYREG_SCB3_EZ_DATA13
.set UART_SCB__EZ_DATA14, CYREG_SCB3_EZ_DATA14
.set UART_SCB__EZ_DATA15, CYREG_SCB3_EZ_DATA15
.set UART_SCB__EZ_DATA16, CYREG_SCB3_EZ_DATA16
.set UART_SCB__EZ_DATA17, CYREG_SCB3_EZ_DATA17
.set UART_SCB__EZ_DATA18, CYREG_SCB3_EZ_DATA18
.set UART_SCB__EZ_DATA19, CYREG_SCB3_EZ_DATA19
.set UART_SCB__EZ_DATA2, CYREG_SCB3_EZ_DATA2
.set UART_SCB__EZ_DATA20, CYREG_SCB3_EZ_DATA20
.set UART_SCB__EZ_DATA21, CYREG_SCB3_EZ_DATA21
.set UART_SCB__EZ_DATA22, CYREG_SCB3_EZ_DATA22
.set UART_SCB__EZ_DATA23, CYREG_SCB3_EZ_DATA23
.set UART_SCB__EZ_DATA24, CYREG_SCB3_EZ_DATA24
.set UART_SCB__EZ_DATA25, CYREG_SCB3_EZ_DATA25
.set UART_SCB__EZ_DATA26, CYREG_SCB3_EZ_DATA26
.set UART_SCB__EZ_DATA27, CYREG_SCB3_EZ_DATA27
.set UART_SCB__EZ_DATA28, CYREG_SCB3_EZ_DATA28
.set UART_SCB__EZ_DATA29, CYREG_SCB3_EZ_DATA29
.set UART_SCB__EZ_DATA3, CYREG_SCB3_EZ_DATA3
.set UART_SCB__EZ_DATA30, CYREG_SCB3_EZ_DATA30
.set UART_SCB__EZ_DATA31, CYREG_SCB3_EZ_DATA31
.set UART_SCB__EZ_DATA4, CYREG_SCB3_EZ_DATA4
.set UART_SCB__EZ_DATA5, CYREG_SCB3_EZ_DATA5
.set UART_SCB__EZ_DATA6, CYREG_SCB3_EZ_DATA6
.set UART_SCB__EZ_DATA7, CYREG_SCB3_EZ_DATA7
.set UART_SCB__EZ_DATA8, CYREG_SCB3_EZ_DATA8
.set UART_SCB__EZ_DATA9, CYREG_SCB3_EZ_DATA9
.set UART_SCB__I2C_CFG, CYREG_SCB3_I2C_CFG
.set UART_SCB__I2C_CTRL, CYREG_SCB3_I2C_CTRL
.set UART_SCB__I2C_M_CMD, CYREG_SCB3_I2C_M_CMD
.set UART_SCB__I2C_S_CMD, CYREG_SCB3_I2C_S_CMD
.set UART_SCB__I2C_STATUS, CYREG_SCB3_I2C_STATUS
.set UART_SCB__INTR_CAUSE, CYREG_SCB3_INTR_CAUSE
.set UART_SCB__INTR_I2C_EC, CYREG_SCB3_INTR_I2C_EC
.set UART_SCB__INTR_I2C_EC_MASK, CYREG_SCB3_INTR_I2C_EC_MASK
.set UART_SCB__INTR_I2C_EC_MASKED, CYREG_SCB3_INTR_I2C_EC_MASKED
.set UART_SCB__INTR_M, CYREG_SCB3_INTR_M
.set UART_SCB__INTR_M_MASK, CYREG_SCB3_INTR_M_MASK
.set UART_SCB__INTR_M_MASKED, CYREG_SCB3_INTR_M_MASKED
.set UART_SCB__INTR_M_SET, CYREG_SCB3_INTR_M_SET
.set UART_SCB__INTR_RX, CYREG_SCB3_INTR_RX
.set UART_SCB__INTR_RX_MASK, CYREG_SCB3_INTR_RX_MASK
.set UART_SCB__INTR_RX_MASKED, CYREG_SCB3_INTR_RX_MASKED
.set UART_SCB__INTR_RX_SET, CYREG_SCB3_INTR_RX_SET
.set UART_SCB__INTR_S, CYREG_SCB3_INTR_S
.set UART_SCB__INTR_S_MASK, CYREG_SCB3_INTR_S_MASK
.set UART_SCB__INTR_S_MASKED, CYREG_SCB3_INTR_S_MASKED
.set UART_SCB__INTR_S_SET, CYREG_SCB3_INTR_S_SET
.set UART_SCB__INTR_SPI_EC, CYREG_SCB3_INTR_SPI_EC
.set UART_SCB__INTR_SPI_EC_MASK, CYREG_SCB3_INTR_SPI_EC_MASK
.set UART_SCB__INTR_SPI_EC_MASKED, CYREG_SCB3_INTR_SPI_EC_MASKED
.set UART_SCB__INTR_TX, CYREG_SCB3_INTR_TX
.set UART_SCB__INTR_TX_MASK, CYREG_SCB3_INTR_TX_MASK
.set UART_SCB__INTR_TX_MASKED, CYREG_SCB3_INTR_TX_MASKED
.set UART_SCB__INTR_TX_SET, CYREG_SCB3_INTR_TX_SET
.set UART_SCB__RX_CTRL, CYREG_SCB3_RX_CTRL
.set UART_SCB__RX_FIFO_CTRL, CYREG_SCB3_RX_FIFO_CTRL
.set UART_SCB__RX_FIFO_RD, CYREG_SCB3_RX_FIFO_RD
.set UART_SCB__RX_FIFO_RD_SILENT, CYREG_SCB3_RX_FIFO_RD_SILENT
.set UART_SCB__RX_FIFO_STATUS, CYREG_SCB3_RX_FIFO_STATUS
.set UART_SCB__RX_MATCH, CYREG_SCB3_RX_MATCH
.set UART_SCB__SPI_CTRL, CYREG_SCB3_SPI_CTRL
.set UART_SCB__SPI_STATUS, CYREG_SCB3_SPI_STATUS
.set UART_SCB__SS0_POSISTION, 0
.set UART_SCB__SS1_POSISTION, 1
.set UART_SCB__SS2_POSISTION, 2
.set UART_SCB__SS3_POSISTION, 3
.set UART_SCB__STATUS, CYREG_SCB3_STATUS
.set UART_SCB__TX_CTRL, CYREG_SCB3_TX_CTRL
.set UART_SCB__TX_FIFO_CTRL, CYREG_SCB3_TX_FIFO_CTRL
.set UART_SCB__TX_FIFO_STATUS, CYREG_SCB3_TX_FIFO_STATUS
.set UART_SCB__TX_FIFO_WR, CYREG_SCB3_TX_FIFO_WR
.set UART_SCB__UART_CTRL, CYREG_SCB3_UART_CTRL
.set UART_SCB__UART_FLOW_CTRL, CYREG_SCB3_UART_FLOW_CTRL
.set UART_SCB__UART_RX_CTRL, CYREG_SCB3_UART_RX_CTRL
.set UART_SCB__UART_RX_STATUS, CYREG_SCB3_UART_RX_STATUS
.set UART_SCB__UART_TX_CTRL, CYREG_SCB3_UART_TX_CTRL

/* UART_SCBCLK */
.set UART_SCBCLK__CTRL_REGISTER, CYREG_PERI_PCLK_CTL5
.set UART_SCBCLK__DIV_ID, 0x00000042
.set UART_SCBCLK__DIV_REGISTER, CYREG_PERI_DIV_16_CTL2
.set UART_SCBCLK__PA_DIV_ID, 0x000000FF

/* UART_tx */
.set UART_tx__0__DR, CYREG_GPIO_PRT7_DR
.set UART_tx__0__DR_CLR, CYREG_GPIO_PRT7_DR_CLR
.set UART_tx__0__DR_INV, CYREG_GPIO_PRT7_DR_INV
.set UART_tx__0__DR_SET, CYREG_GPIO_PRT7_DR_SET
.set UART_tx__0__HSIOM, CYREG_HSIOM_PORT_SEL7
.set UART_tx__0__HSIOM_GPIO, 0
.set UART_tx__0__HSIOM_I2C, 14
.set UART_tx__0__HSIOM_I2C_SDA, 14
.set UART_tx__0__HSIOM_MASK, 0x000000F0
.set UART_tx__0__HSIOM_SHIFT, 4
.set UART_tx__0__HSIOM_SPI, 15
.set UART_tx__0__HSIOM_SPI_MISO, 15
.set UART_tx__0__HSIOM_UART, 9
.set UART_tx__0__HSIOM_UART_TX, 9
.set UART_tx__0__INTCFG, CYREG_GPIO_PRT7_INTR_CFG
.set UART_tx__0__INTR, CYREG_GPIO_PRT7_INTR
.set UART_tx__0__INTR_CFG, CYREG_GPIO_PRT7_INTR_CFG
.set UART_tx__0__INTSTAT, CYREG_GPIO_PRT7_INTR
.set UART_tx__0__MASK, 0x02
.set UART_tx__0__PC, CYREG_GPIO_PRT7_PC
.set UART_tx__0__PC2, CYREG_GPIO_PRT7_PC2
.set UART_tx__0__PORT, 7
.set UART_tx__0__PS, CYREG_GPIO_PRT7_PS
.set UART_tx__0__SHIFT, 1
.set UART_tx__DR, CYREG_GPIO_PRT7_DR
.set UART_tx__DR_CLR, CYREG_GPIO_PRT7_DR_CLR
.set UART_tx__DR_INV, CYREG_GPIO_PRT7_DR_INV
.set UART_tx__DR_SET, CYREG_GPIO_PRT7_DR_SET
.set UART_tx__INTCFG, CYREG_GPIO_PRT7_INTR_CFG
.set UART_tx__INTR, CYREG_GPIO_PRT7_INTR
.set UART_tx__INTR_CFG, CYREG_GPIO_PRT7_INTR_CFG
.set UART_tx__INTSTAT, CYREG_GPIO_PRT7_INTR
.set UART_tx__MASK, 0x02
.set UART_tx__PC, CYREG_GPIO_PRT7_PC
.set UART_tx__PC2, CYREG_GPIO_PRT7_PC2
.set UART_tx__PORT, 7
.set UART_tx__PS, CYREG_GPIO_PRT7_PS
.set UART_tx__SHIFT, 1

/* CapSense_1_Cmod */
.set CapSense_1_Cmod__0__DR, CYREG_GPIO_PRT5_DR
.set CapSense_1_Cmod__0__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set CapSense_1_Cmod__0__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set CapSense_1_Cmod__0__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set CapSense_1_Cmod__0__HSIOM, CYREG_HSIOM_PORT_SEL5
.set CapSense_1_Cmod__0__HSIOM_MASK, 0x0000000F
.set CapSense_1_Cmod__0__HSIOM_SHIFT, 0
.set CapSense_1_Cmod__0__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set CapSense_1_Cmod__0__INTR, CYREG_GPIO_PRT5_INTR
.set CapSense_1_Cmod__0__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set CapSense_1_Cmod__0__INTSTAT, CYREG_GPIO_PRT5_INTR
.set CapSense_1_Cmod__0__MASK, 0x01
.set CapSense_1_Cmod__0__PC, CYREG_GPIO_PRT5_PC
.set CapSense_1_Cmod__0__PC2, CYREG_GPIO_PRT5_PC2
.set CapSense_1_Cmod__0__PORT, 5
.set CapSense_1_Cmod__0__PS, CYREG_GPIO_PRT5_PS
.set CapSense_1_Cmod__0__SHIFT, 0
.set CapSense_1_Cmod__Cmod__DR, CYREG_GPIO_PRT5_DR
.set CapSense_1_Cmod__Cmod__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set CapSense_1_Cmod__Cmod__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set CapSense_1_Cmod__Cmod__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set CapSense_1_Cmod__Cmod__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set CapSense_1_Cmod__Cmod__INTR, CYREG_GPIO_PRT5_INTR
.set CapSense_1_Cmod__Cmod__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set CapSense_1_Cmod__Cmod__INTSTAT, CYREG_GPIO_PRT5_INTR
.set CapSense_1_Cmod__Cmod__MASK, 0x01
.set CapSense_1_Cmod__Cmod__PC, CYREG_GPIO_PRT5_PC
.set CapSense_1_Cmod__Cmod__PC2, CYREG_GPIO_PRT5_PC2
.set CapSense_1_Cmod__Cmod__PORT, 5
.set CapSense_1_Cmod__Cmod__PS, CYREG_GPIO_PRT5_PS
.set CapSense_1_Cmod__Cmod__SHIFT, 0
.set CapSense_1_Cmod__DR, CYREG_GPIO_PRT5_DR
.set CapSense_1_Cmod__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set CapSense_1_Cmod__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set CapSense_1_Cmod__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set CapSense_1_Cmod__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set CapSense_1_Cmod__INTR, CYREG_GPIO_PRT5_INTR
.set CapSense_1_Cmod__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set CapSense_1_Cmod__INTSTAT, CYREG_GPIO_PRT5_INTR
.set CapSense_1_Cmod__MASK, 0x01
.set CapSense_1_Cmod__PC, CYREG_GPIO_PRT5_PC
.set CapSense_1_Cmod__PC2, CYREG_GPIO_PRT5_PC2
.set CapSense_1_Cmod__PORT, 5
.set CapSense_1_Cmod__PS, CYREG_GPIO_PRT5_PS
.set CapSense_1_Cmod__SHIFT, 0

/* CapSense_1_CSD_FFB */
.set CapSense_1_CSD_FFB__CSD_CONFIG, CYREG_CSD1_CONFIG
.set CapSense_1_CSD_FFB__CSD_COUNTER, CYREG_CSD1_COUNTER
.set CapSense_1_CSD_FFB__CSD_ID, CYREG_CSD1_ID
.set CapSense_1_CSD_FFB__CSD_INTR, CYREG_CSD1_INTR
.set CapSense_1_CSD_FFB__CSD_INTR_SET, CYREG_CSD1_INTR_SET
.set CapSense_1_CSD_FFB__CSD_NUMBER, 1
.set CapSense_1_CSD_FFB__CSD_PWM, CYREG_CSD1_PWM
.set CapSense_1_CSD_FFB__CSD_STATUS, CYREG_CSD1_STATUS

/* CapSense_1_IDAC1_cy_psoc4_idac */
.set CapSense_1_IDAC1_cy_psoc4_idac__CONTROL, CYREG_CSD1_CONFIG
.set CapSense_1_IDAC1_cy_psoc4_idac__CSD_IDAC, CYREG_CSD1_IDAC
.set CapSense_1_IDAC1_cy_psoc4_idac__CSD_IDAC_SHIFT, 0
.set CapSense_1_IDAC1_cy_psoc4_idac__CSD_TRIM1, CYREG_CSD1_TRIM1
.set CapSense_1_IDAC1_cy_psoc4_idac__CSD_TRIM1_SHIFT, 0
.set CapSense_1_IDAC1_cy_psoc4_idac__CSD_TRIM2, CYREG_CSD1_TRIM2
.set CapSense_1_IDAC1_cy_psoc4_idac__CSD_TRIM2_SHIFT, 0
.set CapSense_1_IDAC1_cy_psoc4_idac__IDAC_NUMBER, 3
.set CapSense_1_IDAC1_cy_psoc4_idac__POLARITY, CYREG_CSD1_CONFIG
.set CapSense_1_IDAC1_cy_psoc4_idac__POLARITY_SHIFT, 16

/* CapSense_1_IDAC2_cy_psoc4_idac */
.set CapSense_1_IDAC2_cy_psoc4_idac__CONTROL, CYREG_CSD1_CONFIG
.set CapSense_1_IDAC2_cy_psoc4_idac__CSD_IDAC, CYREG_CSD1_IDAC
.set CapSense_1_IDAC2_cy_psoc4_idac__CSD_IDAC_SHIFT, 16
.set CapSense_1_IDAC2_cy_psoc4_idac__CSD_TRIM1, CYREG_CSD1_TRIM1
.set CapSense_1_IDAC2_cy_psoc4_idac__CSD_TRIM1_SHIFT, 4
.set CapSense_1_IDAC2_cy_psoc4_idac__CSD_TRIM2, CYREG_CSD1_TRIM2
.set CapSense_1_IDAC2_cy_psoc4_idac__CSD_TRIM2_SHIFT, 4
.set CapSense_1_IDAC2_cy_psoc4_idac__IDAC_NUMBER, 4
.set CapSense_1_IDAC2_cy_psoc4_idac__POLARITY, CYREG_CSD1_CONFIG
.set CapSense_1_IDAC2_cy_psoc4_idac__POLARITY_SHIFT, 17

/* CapSense_1_ISR */
.set CapSense_1_ISR__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set CapSense_1_ISR__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set CapSense_1_ISR__INTC_MASK, 0x40000
.set CapSense_1_ISR__INTC_NUMBER, 18
.set CapSense_1_ISR__INTC_PRIOR_MASK, 0xC00000
.set CapSense_1_ISR__INTC_PRIOR_NUM, 3
.set CapSense_1_ISR__INTC_PRIOR_REG, CYREG_CM0_IPR4
.set CapSense_1_ISR__INTC_SET_EN_REG, CYREG_CM0_ISER
.set CapSense_1_ISR__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* CapSense_1_SampleClk */
.set CapSense_1_SampleClk__CTRL_REGISTER, CYREG_PERI_PCLK_CTL9
.set CapSense_1_SampleClk__DIV_ID, 0x00000040
.set CapSense_1_SampleClk__DIV_REGISTER, CYREG_PERI_DIV_16_CTL0
.set CapSense_1_SampleClk__PA_DIV_ID, 0x000000FF

/* CapSense_1_SenseClk */
.set CapSense_1_SenseClk__CTRL_REGISTER, CYREG_PERI_PCLK_CTL8
.set CapSense_1_SenseClk__DIV_ID, 0x00000041
.set CapSense_1_SenseClk__DIV_REGISTER, CYREG_PERI_DIV_16_CTL1
.set CapSense_1_SenseClk__PA_DIV_ID, 0x000000FF

/* CapSense_1_Sns */
.set CapSense_1_Sns__0__DR, CYREG_GPIO_PRT5_DR
.set CapSense_1_Sns__0__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set CapSense_1_Sns__0__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set CapSense_1_Sns__0__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set CapSense_1_Sns__0__HSIOM, CYREG_HSIOM_PORT_SEL5
.set CapSense_1_Sns__0__HSIOM_MASK, 0x00000F00
.set CapSense_1_Sns__0__HSIOM_SHIFT, 8
.set CapSense_1_Sns__0__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set CapSense_1_Sns__0__INTR, CYREG_GPIO_PRT5_INTR
.set CapSense_1_Sns__0__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set CapSense_1_Sns__0__INTSTAT, CYREG_GPIO_PRT5_INTR
.set CapSense_1_Sns__0__MASK, 0x04
.set CapSense_1_Sns__0__PC, CYREG_GPIO_PRT5_PC
.set CapSense_1_Sns__0__PC2, CYREG_GPIO_PRT5_PC2
.set CapSense_1_Sns__0__PORT, 5
.set CapSense_1_Sns__0__PS, CYREG_GPIO_PRT5_PS
.set CapSense_1_Sns__0__SHIFT, 2
.set CapSense_1_Sns__DR, CYREG_GPIO_PRT5_DR
.set CapSense_1_Sns__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set CapSense_1_Sns__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set CapSense_1_Sns__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set CapSense_1_Sns__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set CapSense_1_Sns__INTR, CYREG_GPIO_PRT5_INTR
.set CapSense_1_Sns__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set CapSense_1_Sns__INTSTAT, CYREG_GPIO_PRT5_INTR
.set CapSense_1_Sns__MASK, 0x04
.set CapSense_1_Sns__PC, CYREG_GPIO_PRT5_PC
.set CapSense_1_Sns__PC2, CYREG_GPIO_PRT5_PC2
.set CapSense_1_Sns__pin1_ch0__DR, CYREG_GPIO_PRT5_DR
.set CapSense_1_Sns__pin1_ch0__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set CapSense_1_Sns__pin1_ch0__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set CapSense_1_Sns__pin1_ch0__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set CapSense_1_Sns__pin1_ch0__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set CapSense_1_Sns__pin1_ch0__INTR, CYREG_GPIO_PRT5_INTR
.set CapSense_1_Sns__pin1_ch0__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set CapSense_1_Sns__pin1_ch0__INTSTAT, CYREG_GPIO_PRT5_INTR
.set CapSense_1_Sns__pin1_ch0__MASK, 0x04
.set CapSense_1_Sns__pin1_ch0__PC, CYREG_GPIO_PRT5_PC
.set CapSense_1_Sns__pin1_ch0__PC2, CYREG_GPIO_PRT5_PC2
.set CapSense_1_Sns__pin1_ch0__PORT, 5
.set CapSense_1_Sns__pin1_ch0__PS, CYREG_GPIO_PRT5_PS
.set CapSense_1_Sns__pin1_ch0__SHIFT, 2
.set CapSense_1_Sns__PORT, 5
.set CapSense_1_Sns__PS, CYREG_GPIO_PRT5_PS
.set CapSense_1_Sns__SHIFT, 2

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 24000000
.set CYDEV_BCLK__HFCLK__KHZ, 24000
.set CYDEV_BCLK__HFCLK__MHZ, 24
.set CYDEV_BCLK__SYSCLK__HZ, 24000000
.set CYDEV_BCLK__SYSCLK__KHZ, 24000
.set CYDEV_BCLK__SYSCLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 12
.set CYDEV_CHIP_DIE_PSOC5LP, 19
.set CYDEV_CHIP_DIE_PSOC5TM, 20
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 4
.set CYDEV_CHIP_FAMILY_FM3, 5
.set CYDEV_CHIP_FAMILY_FM4, 6
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x112D11A1
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 12
.set CYDEV_CHIP_MEMBER_4C, 18
.set CYDEV_CHIP_MEMBER_4D, 8
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 13
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 11
.set CYDEV_CHIP_MEMBER_4I, 17
.set CYDEV_CHIP_MEMBER_4J, 9
.set CYDEV_CHIP_MEMBER_4K, 10
.set CYDEV_CHIP_MEMBER_4L, 16
.set CYDEV_CHIP_MEMBER_4M, 15
.set CYDEV_CHIP_MEMBER_4N, 6
.set CYDEV_CHIP_MEMBER_4O, 5
.set CYDEV_CHIP_MEMBER_4P, 14
.set CYDEV_CHIP_MEMBER_4Q, 7
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 20
.set CYDEV_CHIP_MEMBER_5B, 19
.set CYDEV_CHIP_MEMBER_FM3, 24
.set CYDEV_CHIP_MEMBER_FM4, 25
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 21
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 22
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 23
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4M
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4M_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DFT_SELECT_CLK0, 10
.set CYDEV_DFT_SELECT_CLK1, 11
.set CYDEV_DMA_CHANNELS_AVAILABLE, 8
.set CYDEV_HEAP_SIZE, 0x0100
.set CYDEV_IMO_TRIMMED_BY_USB, 0
.set CYDEV_IMO_TRIMMED_BY_WCO, 0
.set CYDEV_INTR_NUMBER_DMA, 13
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0400
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO_MV, 3300
.set CYDEV_WDT_GENERATE_ISR, 0
.set CYIPBLOCK_m0s8can_VERSION, 1
.set CYIPBLOCK_m0s8cpussv2_VERSION, 1
.set CYIPBLOCK_m0s8csd_VERSION, 1
.set CYIPBLOCK_m0s8ioss_VERSION, 1
.set CYIPBLOCK_m0s8lcd_VERSION, 2
.set CYIPBLOCK_m0s8lpcomp_VERSION, 2
.set CYIPBLOCK_m0s8peri_VERSION, 1
.set CYIPBLOCK_m0s8scb_VERSION, 2
.set CYIPBLOCK_m0s8srssv2_VERSION, 1
.set CYIPBLOCK_m0s8tcpwm_VERSION, 2
.set CYIPBLOCK_m0s8udbif_VERSION, 1
.set CYIPBLOCK_m0s8wco_VERSION, 1
.set CYIPBLOCK_s8pass4al_VERSION, 1
.set DMA_CHANNELS_USED__MASK, 0
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
