Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Apr 26 17:12:34 2023
| Host         : PC-464 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file UART_timing_summary_routed.rpt -pb UART_timing_summary_routed.pb -rpx UART_timing_summary_routed.rpx -warn_on_violation
| Design       : UART
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (16)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (16)
-------------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.636        0.000                      0                  279        0.165        0.000                      0                  279        4.500        0.000                       0                   144  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.636        0.000                      0                  279        0.165        0.000                      0                  279        4.500        0.000                       0                   144  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.636ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.636ns  (required time - arrival time)
  Source:                 reciever/baud_en0/baud_gen_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/baud_en0/sig_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.671ns  (logic 2.932ns (43.950%)  route 3.739ns (56.050%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.181ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.629     5.181    reciever/baud_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  reciever/baud_en0/baud_gen_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.419     5.600 f  reciever/baud_en0/baud_gen_reg[2]/Q
                         net (fo=2, routed)           0.673     6.272    reciever/baud_en0/baud_gen_reg_n_0_[2]
    SLICE_X1Y17          LUT1 (Prop_lut1_I0_O)        0.299     6.571 r  reciever/baud_en0/sig_cnt1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.571    reciever/baud_en0/sig_cnt1_carry_i_4_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.103 r  reciever/baud_en0/sig_cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.103    reciever/baud_en0/sig_cnt1_carry_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.217 r  reciever/baud_en0/sig_cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.217    reciever/baud_en0/sig_cnt1_carry__0_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.551 r  reciever/baud_en0/sig_cnt1_carry__1/O[1]
                         net (fo=4, routed)           0.953     8.504    transmitter/baud_en0/sig_cnt1[9]
    SLICE_X1Y22          LUT4 (Prop_lut4_I1_O)        0.303     8.807 r  transmitter/baud_en0/sig_cnt0_carry__0_i_7__0/O
                         net (fo=1, routed)           0.000     8.807    transmitter/baud_en0/sig_cnt0_carry__0_i_7__0_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.357 r  transmitter/baud_en0/sig_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.357    transmitter/baud_en0/sig_cnt0_carry__0_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.471 r  transmitter/baud_en0/sig_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.471    transmitter/baud_en0/sig_cnt0_carry__1_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.585 r  transmitter/baud_en0/sig_cnt0_carry__2/CO[3]
                         net (fo=2, routed)           1.086    10.671    transmitter/baud_en0/sig_cnt0_carry__2_n_0
    SLICE_X4Y25          LUT2 (Prop_lut2_I1_O)        0.153    10.824 r  transmitter/baud_en0/sig_cnt[0]_i_1__0/O
                         net (fo=31, routed)          1.028    11.852    transmitter/baud_en0/sig_cnt[0]_i_1__0_n_0
    SLICE_X0Y20          FDRE                                         r  transmitter/baud_en0/sig_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.511    14.883    transmitter/baud_en0/CLK
    SLICE_X0Y20          FDRE                                         r  transmitter/baud_en0/sig_cnt_reg[4]/C
                         clock pessimism              0.273    15.156    
                         clock uncertainty           -0.035    15.120    
    SLICE_X0Y20          FDRE (Setup_fdre_C_R)       -0.632    14.488    transmitter/baud_en0/sig_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         14.488    
                         arrival time                         -11.852    
  -------------------------------------------------------------------
                         slack                                  2.636    

Slack (MET) :             2.636ns  (required time - arrival time)
  Source:                 reciever/baud_en0/baud_gen_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/baud_en0/sig_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.671ns  (logic 2.932ns (43.950%)  route 3.739ns (56.050%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.181ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.629     5.181    reciever/baud_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  reciever/baud_en0/baud_gen_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.419     5.600 f  reciever/baud_en0/baud_gen_reg[2]/Q
                         net (fo=2, routed)           0.673     6.272    reciever/baud_en0/baud_gen_reg_n_0_[2]
    SLICE_X1Y17          LUT1 (Prop_lut1_I0_O)        0.299     6.571 r  reciever/baud_en0/sig_cnt1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.571    reciever/baud_en0/sig_cnt1_carry_i_4_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.103 r  reciever/baud_en0/sig_cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.103    reciever/baud_en0/sig_cnt1_carry_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.217 r  reciever/baud_en0/sig_cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.217    reciever/baud_en0/sig_cnt1_carry__0_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.551 r  reciever/baud_en0/sig_cnt1_carry__1/O[1]
                         net (fo=4, routed)           0.953     8.504    transmitter/baud_en0/sig_cnt1[9]
    SLICE_X1Y22          LUT4 (Prop_lut4_I1_O)        0.303     8.807 r  transmitter/baud_en0/sig_cnt0_carry__0_i_7__0/O
                         net (fo=1, routed)           0.000     8.807    transmitter/baud_en0/sig_cnt0_carry__0_i_7__0_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.357 r  transmitter/baud_en0/sig_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.357    transmitter/baud_en0/sig_cnt0_carry__0_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.471 r  transmitter/baud_en0/sig_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.471    transmitter/baud_en0/sig_cnt0_carry__1_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.585 r  transmitter/baud_en0/sig_cnt0_carry__2/CO[3]
                         net (fo=2, routed)           1.086    10.671    transmitter/baud_en0/sig_cnt0_carry__2_n_0
    SLICE_X4Y25          LUT2 (Prop_lut2_I1_O)        0.153    10.824 r  transmitter/baud_en0/sig_cnt[0]_i_1__0/O
                         net (fo=31, routed)          1.028    11.852    transmitter/baud_en0/sig_cnt[0]_i_1__0_n_0
    SLICE_X0Y20          FDRE                                         r  transmitter/baud_en0/sig_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.511    14.883    transmitter/baud_en0/CLK
    SLICE_X0Y20          FDRE                                         r  transmitter/baud_en0/sig_cnt_reg[5]/C
                         clock pessimism              0.273    15.156    
                         clock uncertainty           -0.035    15.120    
    SLICE_X0Y20          FDRE (Setup_fdre_C_R)       -0.632    14.488    transmitter/baud_en0/sig_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         14.488    
                         arrival time                         -11.852    
  -------------------------------------------------------------------
                         slack                                  2.636    

Slack (MET) :             2.636ns  (required time - arrival time)
  Source:                 reciever/baud_en0/baud_gen_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/baud_en0/sig_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.671ns  (logic 2.932ns (43.950%)  route 3.739ns (56.050%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.181ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.629     5.181    reciever/baud_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  reciever/baud_en0/baud_gen_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.419     5.600 f  reciever/baud_en0/baud_gen_reg[2]/Q
                         net (fo=2, routed)           0.673     6.272    reciever/baud_en0/baud_gen_reg_n_0_[2]
    SLICE_X1Y17          LUT1 (Prop_lut1_I0_O)        0.299     6.571 r  reciever/baud_en0/sig_cnt1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.571    reciever/baud_en0/sig_cnt1_carry_i_4_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.103 r  reciever/baud_en0/sig_cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.103    reciever/baud_en0/sig_cnt1_carry_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.217 r  reciever/baud_en0/sig_cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.217    reciever/baud_en0/sig_cnt1_carry__0_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.551 r  reciever/baud_en0/sig_cnt1_carry__1/O[1]
                         net (fo=4, routed)           0.953     8.504    transmitter/baud_en0/sig_cnt1[9]
    SLICE_X1Y22          LUT4 (Prop_lut4_I1_O)        0.303     8.807 r  transmitter/baud_en0/sig_cnt0_carry__0_i_7__0/O
                         net (fo=1, routed)           0.000     8.807    transmitter/baud_en0/sig_cnt0_carry__0_i_7__0_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.357 r  transmitter/baud_en0/sig_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.357    transmitter/baud_en0/sig_cnt0_carry__0_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.471 r  transmitter/baud_en0/sig_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.471    transmitter/baud_en0/sig_cnt0_carry__1_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.585 r  transmitter/baud_en0/sig_cnt0_carry__2/CO[3]
                         net (fo=2, routed)           1.086    10.671    transmitter/baud_en0/sig_cnt0_carry__2_n_0
    SLICE_X4Y25          LUT2 (Prop_lut2_I1_O)        0.153    10.824 r  transmitter/baud_en0/sig_cnt[0]_i_1__0/O
                         net (fo=31, routed)          1.028    11.852    transmitter/baud_en0/sig_cnt[0]_i_1__0_n_0
    SLICE_X0Y20          FDRE                                         r  transmitter/baud_en0/sig_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.511    14.883    transmitter/baud_en0/CLK
    SLICE_X0Y20          FDRE                                         r  transmitter/baud_en0/sig_cnt_reg[6]/C
                         clock pessimism              0.273    15.156    
                         clock uncertainty           -0.035    15.120    
    SLICE_X0Y20          FDRE (Setup_fdre_C_R)       -0.632    14.488    transmitter/baud_en0/sig_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         14.488    
                         arrival time                         -11.852    
  -------------------------------------------------------------------
                         slack                                  2.636    

Slack (MET) :             2.636ns  (required time - arrival time)
  Source:                 reciever/baud_en0/baud_gen_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/baud_en0/sig_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.671ns  (logic 2.932ns (43.950%)  route 3.739ns (56.050%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.181ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.629     5.181    reciever/baud_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  reciever/baud_en0/baud_gen_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.419     5.600 f  reciever/baud_en0/baud_gen_reg[2]/Q
                         net (fo=2, routed)           0.673     6.272    reciever/baud_en0/baud_gen_reg_n_0_[2]
    SLICE_X1Y17          LUT1 (Prop_lut1_I0_O)        0.299     6.571 r  reciever/baud_en0/sig_cnt1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.571    reciever/baud_en0/sig_cnt1_carry_i_4_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.103 r  reciever/baud_en0/sig_cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.103    reciever/baud_en0/sig_cnt1_carry_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.217 r  reciever/baud_en0/sig_cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.217    reciever/baud_en0/sig_cnt1_carry__0_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.551 r  reciever/baud_en0/sig_cnt1_carry__1/O[1]
                         net (fo=4, routed)           0.953     8.504    transmitter/baud_en0/sig_cnt1[9]
    SLICE_X1Y22          LUT4 (Prop_lut4_I1_O)        0.303     8.807 r  transmitter/baud_en0/sig_cnt0_carry__0_i_7__0/O
                         net (fo=1, routed)           0.000     8.807    transmitter/baud_en0/sig_cnt0_carry__0_i_7__0_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.357 r  transmitter/baud_en0/sig_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.357    transmitter/baud_en0/sig_cnt0_carry__0_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.471 r  transmitter/baud_en0/sig_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.471    transmitter/baud_en0/sig_cnt0_carry__1_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.585 r  transmitter/baud_en0/sig_cnt0_carry__2/CO[3]
                         net (fo=2, routed)           1.086    10.671    transmitter/baud_en0/sig_cnt0_carry__2_n_0
    SLICE_X4Y25          LUT2 (Prop_lut2_I1_O)        0.153    10.824 r  transmitter/baud_en0/sig_cnt[0]_i_1__0/O
                         net (fo=31, routed)          1.028    11.852    transmitter/baud_en0/sig_cnt[0]_i_1__0_n_0
    SLICE_X0Y20          FDRE                                         r  transmitter/baud_en0/sig_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.511    14.883    transmitter/baud_en0/CLK
    SLICE_X0Y20          FDRE                                         r  transmitter/baud_en0/sig_cnt_reg[7]/C
                         clock pessimism              0.273    15.156    
                         clock uncertainty           -0.035    15.120    
    SLICE_X0Y20          FDRE (Setup_fdre_C_R)       -0.632    14.488    transmitter/baud_en0/sig_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         14.488    
                         arrival time                         -11.852    
  -------------------------------------------------------------------
                         slack                                  2.636    

Slack (MET) :             2.639ns  (required time - arrival time)
  Source:                 reciever/baud_en0/baud_gen_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/baud_en0/sig_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.668ns  (logic 2.932ns (43.971%)  route 3.736ns (56.029%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 14.882 - 10.000 ) 
    Source Clock Delay      (SCD):    5.181ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.629     5.181    reciever/baud_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  reciever/baud_en0/baud_gen_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.419     5.600 f  reciever/baud_en0/baud_gen_reg[2]/Q
                         net (fo=2, routed)           0.673     6.272    reciever/baud_en0/baud_gen_reg_n_0_[2]
    SLICE_X1Y17          LUT1 (Prop_lut1_I0_O)        0.299     6.571 r  reciever/baud_en0/sig_cnt1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.571    reciever/baud_en0/sig_cnt1_carry_i_4_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.103 r  reciever/baud_en0/sig_cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.103    reciever/baud_en0/sig_cnt1_carry_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.217 r  reciever/baud_en0/sig_cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.217    reciever/baud_en0/sig_cnt1_carry__0_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.551 r  reciever/baud_en0/sig_cnt1_carry__1/O[1]
                         net (fo=4, routed)           0.953     8.504    transmitter/baud_en0/sig_cnt1[9]
    SLICE_X1Y22          LUT4 (Prop_lut4_I1_O)        0.303     8.807 r  transmitter/baud_en0/sig_cnt0_carry__0_i_7__0/O
                         net (fo=1, routed)           0.000     8.807    transmitter/baud_en0/sig_cnt0_carry__0_i_7__0_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.357 r  transmitter/baud_en0/sig_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.357    transmitter/baud_en0/sig_cnt0_carry__0_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.471 r  transmitter/baud_en0/sig_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.471    transmitter/baud_en0/sig_cnt0_carry__1_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.585 r  transmitter/baud_en0/sig_cnt0_carry__2/CO[3]
                         net (fo=2, routed)           1.086    10.671    transmitter/baud_en0/sig_cnt0_carry__2_n_0
    SLICE_X4Y25          LUT2 (Prop_lut2_I1_O)        0.153    10.824 r  transmitter/baud_en0/sig_cnt[0]_i_1__0/O
                         net (fo=31, routed)          1.025    11.849    transmitter/baud_en0/sig_cnt[0]_i_1__0_n_0
    SLICE_X0Y21          FDRE                                         r  transmitter/baud_en0/sig_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.510    14.882    transmitter/baud_en0/CLK
    SLICE_X0Y21          FDRE                                         r  transmitter/baud_en0/sig_cnt_reg[10]/C
                         clock pessimism              0.273    15.155    
                         clock uncertainty           -0.035    15.119    
    SLICE_X0Y21          FDRE (Setup_fdre_C_R)       -0.632    14.487    transmitter/baud_en0/sig_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         14.487    
                         arrival time                         -11.849    
  -------------------------------------------------------------------
                         slack                                  2.639    

Slack (MET) :             2.639ns  (required time - arrival time)
  Source:                 reciever/baud_en0/baud_gen_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/baud_en0/sig_cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.668ns  (logic 2.932ns (43.971%)  route 3.736ns (56.029%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 14.882 - 10.000 ) 
    Source Clock Delay      (SCD):    5.181ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.629     5.181    reciever/baud_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  reciever/baud_en0/baud_gen_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.419     5.600 f  reciever/baud_en0/baud_gen_reg[2]/Q
                         net (fo=2, routed)           0.673     6.272    reciever/baud_en0/baud_gen_reg_n_0_[2]
    SLICE_X1Y17          LUT1 (Prop_lut1_I0_O)        0.299     6.571 r  reciever/baud_en0/sig_cnt1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.571    reciever/baud_en0/sig_cnt1_carry_i_4_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.103 r  reciever/baud_en0/sig_cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.103    reciever/baud_en0/sig_cnt1_carry_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.217 r  reciever/baud_en0/sig_cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.217    reciever/baud_en0/sig_cnt1_carry__0_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.551 r  reciever/baud_en0/sig_cnt1_carry__1/O[1]
                         net (fo=4, routed)           0.953     8.504    transmitter/baud_en0/sig_cnt1[9]
    SLICE_X1Y22          LUT4 (Prop_lut4_I1_O)        0.303     8.807 r  transmitter/baud_en0/sig_cnt0_carry__0_i_7__0/O
                         net (fo=1, routed)           0.000     8.807    transmitter/baud_en0/sig_cnt0_carry__0_i_7__0_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.357 r  transmitter/baud_en0/sig_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.357    transmitter/baud_en0/sig_cnt0_carry__0_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.471 r  transmitter/baud_en0/sig_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.471    transmitter/baud_en0/sig_cnt0_carry__1_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.585 r  transmitter/baud_en0/sig_cnt0_carry__2/CO[3]
                         net (fo=2, routed)           1.086    10.671    transmitter/baud_en0/sig_cnt0_carry__2_n_0
    SLICE_X4Y25          LUT2 (Prop_lut2_I1_O)        0.153    10.824 r  transmitter/baud_en0/sig_cnt[0]_i_1__0/O
                         net (fo=31, routed)          1.025    11.849    transmitter/baud_en0/sig_cnt[0]_i_1__0_n_0
    SLICE_X0Y21          FDRE                                         r  transmitter/baud_en0/sig_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.510    14.882    transmitter/baud_en0/CLK
    SLICE_X0Y21          FDRE                                         r  transmitter/baud_en0/sig_cnt_reg[11]/C
                         clock pessimism              0.273    15.155    
                         clock uncertainty           -0.035    15.119    
    SLICE_X0Y21          FDRE (Setup_fdre_C_R)       -0.632    14.487    transmitter/baud_en0/sig_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         14.487    
                         arrival time                         -11.849    
  -------------------------------------------------------------------
                         slack                                  2.639    

Slack (MET) :             2.639ns  (required time - arrival time)
  Source:                 reciever/baud_en0/baud_gen_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/baud_en0/sig_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.668ns  (logic 2.932ns (43.971%)  route 3.736ns (56.029%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 14.882 - 10.000 ) 
    Source Clock Delay      (SCD):    5.181ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.629     5.181    reciever/baud_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  reciever/baud_en0/baud_gen_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.419     5.600 f  reciever/baud_en0/baud_gen_reg[2]/Q
                         net (fo=2, routed)           0.673     6.272    reciever/baud_en0/baud_gen_reg_n_0_[2]
    SLICE_X1Y17          LUT1 (Prop_lut1_I0_O)        0.299     6.571 r  reciever/baud_en0/sig_cnt1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.571    reciever/baud_en0/sig_cnt1_carry_i_4_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.103 r  reciever/baud_en0/sig_cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.103    reciever/baud_en0/sig_cnt1_carry_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.217 r  reciever/baud_en0/sig_cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.217    reciever/baud_en0/sig_cnt1_carry__0_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.551 r  reciever/baud_en0/sig_cnt1_carry__1/O[1]
                         net (fo=4, routed)           0.953     8.504    transmitter/baud_en0/sig_cnt1[9]
    SLICE_X1Y22          LUT4 (Prop_lut4_I1_O)        0.303     8.807 r  transmitter/baud_en0/sig_cnt0_carry__0_i_7__0/O
                         net (fo=1, routed)           0.000     8.807    transmitter/baud_en0/sig_cnt0_carry__0_i_7__0_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.357 r  transmitter/baud_en0/sig_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.357    transmitter/baud_en0/sig_cnt0_carry__0_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.471 r  transmitter/baud_en0/sig_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.471    transmitter/baud_en0/sig_cnt0_carry__1_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.585 r  transmitter/baud_en0/sig_cnt0_carry__2/CO[3]
                         net (fo=2, routed)           1.086    10.671    transmitter/baud_en0/sig_cnt0_carry__2_n_0
    SLICE_X4Y25          LUT2 (Prop_lut2_I1_O)        0.153    10.824 r  transmitter/baud_en0/sig_cnt[0]_i_1__0/O
                         net (fo=31, routed)          1.025    11.849    transmitter/baud_en0/sig_cnt[0]_i_1__0_n_0
    SLICE_X0Y21          FDRE                                         r  transmitter/baud_en0/sig_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.510    14.882    transmitter/baud_en0/CLK
    SLICE_X0Y21          FDRE                                         r  transmitter/baud_en0/sig_cnt_reg[8]/C
                         clock pessimism              0.273    15.155    
                         clock uncertainty           -0.035    15.119    
    SLICE_X0Y21          FDRE (Setup_fdre_C_R)       -0.632    14.487    transmitter/baud_en0/sig_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         14.487    
                         arrival time                         -11.849    
  -------------------------------------------------------------------
                         slack                                  2.639    

Slack (MET) :             2.639ns  (required time - arrival time)
  Source:                 reciever/baud_en0/baud_gen_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/baud_en0/sig_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.668ns  (logic 2.932ns (43.971%)  route 3.736ns (56.029%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 14.882 - 10.000 ) 
    Source Clock Delay      (SCD):    5.181ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.629     5.181    reciever/baud_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  reciever/baud_en0/baud_gen_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.419     5.600 f  reciever/baud_en0/baud_gen_reg[2]/Q
                         net (fo=2, routed)           0.673     6.272    reciever/baud_en0/baud_gen_reg_n_0_[2]
    SLICE_X1Y17          LUT1 (Prop_lut1_I0_O)        0.299     6.571 r  reciever/baud_en0/sig_cnt1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.571    reciever/baud_en0/sig_cnt1_carry_i_4_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.103 r  reciever/baud_en0/sig_cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.103    reciever/baud_en0/sig_cnt1_carry_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.217 r  reciever/baud_en0/sig_cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.217    reciever/baud_en0/sig_cnt1_carry__0_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.551 r  reciever/baud_en0/sig_cnt1_carry__1/O[1]
                         net (fo=4, routed)           0.953     8.504    transmitter/baud_en0/sig_cnt1[9]
    SLICE_X1Y22          LUT4 (Prop_lut4_I1_O)        0.303     8.807 r  transmitter/baud_en0/sig_cnt0_carry__0_i_7__0/O
                         net (fo=1, routed)           0.000     8.807    transmitter/baud_en0/sig_cnt0_carry__0_i_7__0_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.357 r  transmitter/baud_en0/sig_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.357    transmitter/baud_en0/sig_cnt0_carry__0_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.471 r  transmitter/baud_en0/sig_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.471    transmitter/baud_en0/sig_cnt0_carry__1_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.585 r  transmitter/baud_en0/sig_cnt0_carry__2/CO[3]
                         net (fo=2, routed)           1.086    10.671    transmitter/baud_en0/sig_cnt0_carry__2_n_0
    SLICE_X4Y25          LUT2 (Prop_lut2_I1_O)        0.153    10.824 r  transmitter/baud_en0/sig_cnt[0]_i_1__0/O
                         net (fo=31, routed)          1.025    11.849    transmitter/baud_en0/sig_cnt[0]_i_1__0_n_0
    SLICE_X0Y21          FDRE                                         r  transmitter/baud_en0/sig_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.510    14.882    transmitter/baud_en0/CLK
    SLICE_X0Y21          FDRE                                         r  transmitter/baud_en0/sig_cnt_reg[9]/C
                         clock pessimism              0.273    15.155    
                         clock uncertainty           -0.035    15.119    
    SLICE_X0Y21          FDRE (Setup_fdre_C_R)       -0.632    14.487    transmitter/baud_en0/sig_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         14.487    
                         arrival time                         -11.849    
  -------------------------------------------------------------------
                         slack                                  2.639    

Slack (MET) :             2.777ns  (required time - arrival time)
  Source:                 reciever/baud_en0/baud_gen_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/baud_en0/sig_cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.527ns  (logic 2.932ns (44.920%)  route 3.595ns (55.080%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 14.880 - 10.000 ) 
    Source Clock Delay      (SCD):    5.181ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.629     5.181    reciever/baud_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  reciever/baud_en0/baud_gen_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.419     5.600 f  reciever/baud_en0/baud_gen_reg[2]/Q
                         net (fo=2, routed)           0.673     6.272    reciever/baud_en0/baud_gen_reg_n_0_[2]
    SLICE_X1Y17          LUT1 (Prop_lut1_I0_O)        0.299     6.571 r  reciever/baud_en0/sig_cnt1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.571    reciever/baud_en0/sig_cnt1_carry_i_4_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.103 r  reciever/baud_en0/sig_cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.103    reciever/baud_en0/sig_cnt1_carry_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.217 r  reciever/baud_en0/sig_cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.217    reciever/baud_en0/sig_cnt1_carry__0_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.551 r  reciever/baud_en0/sig_cnt1_carry__1/O[1]
                         net (fo=4, routed)           0.953     8.504    transmitter/baud_en0/sig_cnt1[9]
    SLICE_X1Y22          LUT4 (Prop_lut4_I1_O)        0.303     8.807 r  transmitter/baud_en0/sig_cnt0_carry__0_i_7__0/O
                         net (fo=1, routed)           0.000     8.807    transmitter/baud_en0/sig_cnt0_carry__0_i_7__0_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.357 r  transmitter/baud_en0/sig_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.357    transmitter/baud_en0/sig_cnt0_carry__0_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.471 r  transmitter/baud_en0/sig_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.471    transmitter/baud_en0/sig_cnt0_carry__1_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.585 r  transmitter/baud_en0/sig_cnt0_carry__2/CO[3]
                         net (fo=2, routed)           1.086    10.671    transmitter/baud_en0/sig_cnt0_carry__2_n_0
    SLICE_X4Y25          LUT2 (Prop_lut2_I1_O)        0.153    10.824 r  transmitter/baud_en0/sig_cnt[0]_i_1__0/O
                         net (fo=31, routed)          0.884    11.708    transmitter/baud_en0/sig_cnt[0]_i_1__0_n_0
    SLICE_X0Y22          FDRE                                         r  transmitter/baud_en0/sig_cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.508    14.880    transmitter/baud_en0/CLK
    SLICE_X0Y22          FDRE                                         r  transmitter/baud_en0/sig_cnt_reg[12]/C
                         clock pessimism              0.273    15.153    
                         clock uncertainty           -0.035    15.117    
    SLICE_X0Y22          FDRE (Setup_fdre_C_R)       -0.632    14.485    transmitter/baud_en0/sig_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         14.485    
                         arrival time                         -11.708    
  -------------------------------------------------------------------
                         slack                                  2.777    

Slack (MET) :             2.777ns  (required time - arrival time)
  Source:                 reciever/baud_en0/baud_gen_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/baud_en0/sig_cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.527ns  (logic 2.932ns (44.920%)  route 3.595ns (55.080%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 14.880 - 10.000 ) 
    Source Clock Delay      (SCD):    5.181ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.629     5.181    reciever/baud_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  reciever/baud_en0/baud_gen_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.419     5.600 f  reciever/baud_en0/baud_gen_reg[2]/Q
                         net (fo=2, routed)           0.673     6.272    reciever/baud_en0/baud_gen_reg_n_0_[2]
    SLICE_X1Y17          LUT1 (Prop_lut1_I0_O)        0.299     6.571 r  reciever/baud_en0/sig_cnt1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.571    reciever/baud_en0/sig_cnt1_carry_i_4_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.103 r  reciever/baud_en0/sig_cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.103    reciever/baud_en0/sig_cnt1_carry_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.217 r  reciever/baud_en0/sig_cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.217    reciever/baud_en0/sig_cnt1_carry__0_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.551 r  reciever/baud_en0/sig_cnt1_carry__1/O[1]
                         net (fo=4, routed)           0.953     8.504    transmitter/baud_en0/sig_cnt1[9]
    SLICE_X1Y22          LUT4 (Prop_lut4_I1_O)        0.303     8.807 r  transmitter/baud_en0/sig_cnt0_carry__0_i_7__0/O
                         net (fo=1, routed)           0.000     8.807    transmitter/baud_en0/sig_cnt0_carry__0_i_7__0_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.357 r  transmitter/baud_en0/sig_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.357    transmitter/baud_en0/sig_cnt0_carry__0_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.471 r  transmitter/baud_en0/sig_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.471    transmitter/baud_en0/sig_cnt0_carry__1_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.585 r  transmitter/baud_en0/sig_cnt0_carry__2/CO[3]
                         net (fo=2, routed)           1.086    10.671    transmitter/baud_en0/sig_cnt0_carry__2_n_0
    SLICE_X4Y25          LUT2 (Prop_lut2_I1_O)        0.153    10.824 r  transmitter/baud_en0/sig_cnt[0]_i_1__0/O
                         net (fo=31, routed)          0.884    11.708    transmitter/baud_en0/sig_cnt[0]_i_1__0_n_0
    SLICE_X0Y22          FDRE                                         r  transmitter/baud_en0/sig_cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.508    14.880    transmitter/baud_en0/CLK
    SLICE_X0Y22          FDRE                                         r  transmitter/baud_en0/sig_cnt_reg[13]/C
                         clock pessimism              0.273    15.153    
                         clock uncertainty           -0.035    15.117    
    SLICE_X0Y22          FDRE (Setup_fdre_C_R)       -0.632    14.485    transmitter/baud_en0/sig_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         14.485    
                         arrival time                         -11.708    
  -------------------------------------------------------------------
                         slack                                  2.777    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 transmitter/d_byte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/led_bytes_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.034%)  route 0.120ns (45.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.586     1.499    transmitter/CLK
    SLICE_X4Y29          FDRE                                         r  transmitter/d_byte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.141     1.640 r  transmitter/d_byte_reg[0]/Q
                         net (fo=1, routed)           0.120     1.760    transmitter/d_byte[0]
    SLICE_X2Y29          FDRE                                         r  transmitter/led_bytes_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.857     2.015    transmitter/CLK
    SLICE_X2Y29          FDRE                                         r  transmitter/led_bytes_reg[0]/C
                         clock pessimism             -0.479     1.536    
    SLICE_X2Y29          FDRE (Hold_fdre_C_D)         0.059     1.595    transmitter/led_bytes_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 transmitter/d_byte_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/led_bytes_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.589     1.502    transmitter/CLK
    SLICE_X3Y30          FDRE                                         r  transmitter/d_byte_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.141     1.643 r  transmitter/d_byte_reg[6]/Q
                         net (fo=1, routed)           0.112     1.755    transmitter/d_byte[6]
    SLICE_X3Y29          FDRE                                         r  transmitter/led_bytes_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.857     2.015    transmitter/CLK
    SLICE_X3Y29          FDRE                                         r  transmitter/led_bytes_reg[6]/C
                         clock pessimism             -0.500     1.515    
    SLICE_X3Y29          FDRE (Hold_fdre_C_D)         0.070     1.585    transmitter/led_bytes_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 transmitter/d_byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/led_bytes_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.028%)  route 0.172ns (54.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.585     1.498    transmitter/CLK
    SLICE_X7Y28          FDRE                                         r  transmitter/d_byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  transmitter/d_byte_reg[3]/Q
                         net (fo=1, routed)           0.172     1.812    transmitter/d_byte[3]
    SLICE_X3Y29          FDRE                                         r  transmitter/led_bytes_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.857     2.015    transmitter/CLK
    SLICE_X3Y29          FDRE                                         r  transmitter/led_bytes_reg[3]/C
                         clock pessimism             -0.479     1.536    
    SLICE_X3Y29          FDRE (Hold_fdre_C_D)         0.070     1.606    transmitter/led_bytes_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 transmitter/d_byte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/led_bytes_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.960%)  route 0.173ns (55.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.585     1.498    transmitter/CLK
    SLICE_X4Y27          FDRE                                         r  transmitter/d_byte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  transmitter/d_byte_reg[5]/Q
                         net (fo=1, routed)           0.173     1.812    transmitter/d_byte[5]
    SLICE_X3Y27          FDRE                                         r  transmitter/led_bytes_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.855     2.013    transmitter/CLK
    SLICE_X3Y27          FDRE                                         r  transmitter/led_bytes_reg[5]/C
                         clock pessimism             -0.479     1.534    
    SLICE_X3Y27          FDRE (Hold_fdre_C_D)         0.070     1.604    transmitter/led_bytes_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 reciever/parity_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reciever/parity_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.417%)  route 0.122ns (39.583%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.583     1.496    reciever/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y26          FDRE                                         r  reciever/parity_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDRE (Prop_fdre_C_Q)         0.141     1.637 r  reciever/parity_reg/Q
                         net (fo=2, routed)           0.122     1.759    reciever/baud_en0/parity
    SLICE_X5Y26          LUT4 (Prop_lut4_I3_O)        0.045     1.804 r  reciever/baud_en0/parity_i_1/O
                         net (fo=1, routed)           0.000     1.804    reciever/baud_en0_n_20
    SLICE_X5Y26          FDRE                                         r  reciever/parity_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.851     2.009    reciever/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y26          FDRE                                         r  reciever/parity_reg/C
                         clock pessimism             -0.513     1.496    
    SLICE_X5Y26          FDRE (Hold_fdre_C_D)         0.092     1.588    reciever/parity_reg
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 transmitter/d_byte_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/led_bytes_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.578%)  route 0.175ns (55.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.586     1.499    transmitter/CLK
    SLICE_X5Y29          FDRE                                         r  transmitter/d_byte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.141     1.640 r  transmitter/d_byte_reg[2]/Q
                         net (fo=1, routed)           0.175     1.816    transmitter/d_byte[2]
    SLICE_X2Y29          FDRE                                         r  transmitter/led_bytes_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.857     2.015    transmitter/CLK
    SLICE_X2Y29          FDRE                                         r  transmitter/led_bytes_reg[2]/C
                         clock pessimism             -0.479     1.536    
    SLICE_X2Y29          FDRE (Hold_fdre_C_D)         0.063     1.599    transmitter/led_bytes_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 transmitter/clk_bits_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/clk_bits_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.189ns (53.937%)  route 0.161ns (46.063%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.587     1.500    transmitter/CLK
    SLICE_X7Y30          FDRE                                         r  transmitter/clk_bits_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  transmitter/clk_bits_reg[1]/Q
                         net (fo=13, routed)          0.161     1.803    transmitter/clk_bits_reg[1]
    SLICE_X7Y31          LUT4 (Prop_lut4_I2_O)        0.048     1.851 r  transmitter/clk_bits[3]_i_2/O
                         net (fo=1, routed)           0.000     1.851    transmitter/p_0_in__0[3]
    SLICE_X7Y31          FDRE                                         r  transmitter/clk_bits_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.857     2.015    transmitter/CLK
    SLICE_X7Y31          FDRE                                         r  transmitter/clk_bits_reg[3]/C
                         clock pessimism             -0.500     1.515    
    SLICE_X7Y31          FDRE (Hold_fdre_C_D)         0.107     1.622    transmitter/clk_bits_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 transmitter/clk_bits_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/clk_bits_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.539%)  route 0.161ns (46.461%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.587     1.500    transmitter/CLK
    SLICE_X7Y30          FDRE                                         r  transmitter/clk_bits_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  transmitter/clk_bits_reg[1]/Q
                         net (fo=13, routed)          0.161     1.803    transmitter/clk_bits_reg[1]
    SLICE_X7Y31          LUT3 (Prop_lut3_I0_O)        0.045     1.848 r  transmitter/clk_bits[2]_i_1/O
                         net (fo=1, routed)           0.000     1.848    transmitter/p_0_in__0[2]
    SLICE_X7Y31          FDRE                                         r  transmitter/clk_bits_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.857     2.015    transmitter/CLK
    SLICE_X7Y31          FDRE                                         r  transmitter/clk_bits_reg[2]/C
                         clock pessimism             -0.500     1.515    
    SLICE_X7Y31          FDRE (Hold_fdre_C_D)         0.091     1.606    transmitter/clk_bits_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 transmitter/d_byte_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/led_bytes_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.028%)  route 0.172ns (54.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.587     1.500    transmitter/CLK
    SLICE_X3Y28          FDRE                                         r  transmitter/d_byte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  transmitter/d_byte_reg[1]/Q
                         net (fo=1, routed)           0.172     1.814    transmitter/d_byte[1]
    SLICE_X2Y29          FDRE                                         r  transmitter/led_bytes_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.857     2.015    transmitter/CLK
    SLICE_X2Y29          FDRE                                         r  transmitter/led_bytes_reg[1]/C
                         clock pessimism             -0.500     1.515    
    SLICE_X2Y29          FDRE (Hold_fdre_C_D)         0.052     1.567    transmitter/led_bytes_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 transmitter/d_byte_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/led_bytes_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.125%)  route 0.229ns (61.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.585     1.498    transmitter/CLK
    SLICE_X4Y28          FDRE                                         r  transmitter/d_byte_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  transmitter/d_byte_reg[7]/Q
                         net (fo=1, routed)           0.229     1.868    transmitter/d_byte[7]
    SLICE_X3Y29          FDRE                                         r  transmitter/led_bytes_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.857     2.015    transmitter/CLK
    SLICE_X3Y29          FDRE                                         r  transmitter/led_bytes_reg[7]/C
                         clock pessimism             -0.479     1.536    
    SLICE_X3Y29          FDRE (Hold_fdre_C_D)         0.072     1.608    transmitter/led_bytes_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.260    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y20     reciever/baud_en0/sig_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y22     reciever/baud_en0/sig_cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y22     reciever/baud_en0/sig_cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y23     reciever/baud_en0/sig_cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y23     reciever/baud_en0/sig_cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y23     reciever/baud_en0/sig_cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y23     reciever/baud_en0/sig_cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y24     reciever/baud_en0/sig_cnt_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y24     reciever/baud_en0/sig_cnt_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y23     reciever/baud_en0/sig_cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y23     reciever/baud_en0/sig_cnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y23     reciever/baud_en0/sig_cnt_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y23     reciever/baud_en0/sig_cnt_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y24     reciever/baud_en0/sig_cnt_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y24     reciever/baud_en0/sig_cnt_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y24     reciever/baud_en0/sig_cnt_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y24     reciever/baud_en0/sig_cnt_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y25     reciever/baud_en0/sig_cnt_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y25     reciever/baud_en0/sig_cnt_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y24     reciever/baud_en0/sig_cnt_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y24     reciever/baud_en0/sig_cnt_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y24     reciever/baud_en0/sig_cnt_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y24     reciever/baud_en0/sig_cnt_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y25     reciever/baud_en0/sig_cnt_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y25     reciever/baud_en0/sig_cnt_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y25     reciever/baud_en0/sig_cnt_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y25     reciever/baud_en0/sig_cnt_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y25     reciever/byte_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y24     reciever/cnt_clk_bit_reg[0]/C



