Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: divider.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "divider.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "divider"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : divider
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\RICS\divider.v" into library work
Parsing module <divider>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <divider>.
WARNING:HDLCompiler:91 - "D:\RICS\divider.v" Line 52: Signal <count> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\RICS\divider.v" Line 54: Signal <qoutient> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\RICS\divider.v" Line 55: Signal <divisor> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\RICS\divider.v" Line 57: Signal <subTrator> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\RICS\divider.v" Line 59: Signal <subTrator> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\RICS\divider.v" Line 64: Signal <count> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "D:\RICS\divider.v" Line 64: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:91 - "D:\RICS\divider.v" Line 69: Signal <save_a> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\RICS\divider.v" Line 73: Signal <inp_a> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\RICS\divider.v" Line 74: Signal <inp_b> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\RICS\divider.v" Line 77: Signal <inp_a> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\RICS\divider.v" Line 78: Signal <inp_b> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <divider>.
    Related source file is "D:\RICS\divider.v".
WARNING:Xst:647 - Input <inp_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit subtractor for signal <subTrator> created at line 36.
    Found 5-bit subtractor for signal <GND_1_o_GND_1_o_sub_5_OUT<4:0>> created at line 64.
WARNING:Xst:737 - Found 1-bit latch for signal <qoutient<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <qoutient<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <qoutient<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <qoutient<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <qoutient<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <qoutient<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <qoutient<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <qoutient<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <qoutient<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <qoutient<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <qoutient<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <qoutient<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <qoutient<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <qoutient<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <qoutient<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <divisor<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <divisor<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <divisor<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <divisor<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <divisor<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <divisor<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <divisor<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <divisor<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <divisor<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <divisor<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <divisor<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <divisor<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <divisor<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <divisor<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <divisor<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <divisor<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <divisor<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <divisor<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <divisor<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <divisor<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <divisor<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <divisor<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <divisor<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <divisor<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <divisor<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <divisor<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <divisor<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <divisor<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <divisor<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <divisor<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <divisor<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <divisor<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reminder<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reminder<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reminder<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reminder<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reminder<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reminder<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reminder<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reminder<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reminder<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reminder<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reminder<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reminder<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reminder<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reminder<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reminder<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reminder<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reminder<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reminder<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reminder<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reminder<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reminder<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reminder<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reminder<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reminder<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reminder<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reminder<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reminder<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reminder<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reminder<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reminder<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reminder<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reminder<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <count<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <count<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <count<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <count<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <count<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_result<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_result<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_result<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_result<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_result<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_result<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_result<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_result<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_result<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_result<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_result<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_result<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_result<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_result<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_result<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_result<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_result<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <save_a<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <save_a<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <save_a<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <save_a<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <save_a<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <save_a<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <save_a<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <save_a<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <save_a<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <save_a<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <save_a<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <save_a<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <save_a<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <save_a<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <save_a<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <save_a<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <save_b<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <save_b<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <save_b<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <save_b<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <save_b<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <save_b<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <save_b<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <save_b<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <save_b<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <save_b<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <save_b<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <save_b<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <save_b<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <save_b<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <save_b<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <save_b<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_done>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 16-bit comparator not equal for signal <n0006> created at line 69
    Found 16-bit comparator not equal for signal <n0008> created at line 69
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 134 Latch(s).
	inferred   2 Comparator(s).
	inferred 102 Multiplexer(s).
Unit <divider> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 32-bit subtractor                                     : 1
 5-bit subtractor                                      : 1
# Latches                                              : 134
 1-bit latch                                           : 134
# Comparators                                          : 2
 16-bit comparator not equal                           : 2
# Multiplexers                                         : 102
 1-bit 2-to-1 multiplexer                              : 101
 32-bit 2-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 32-bit subtractor                                     : 1
 5-bit subtractor                                      : 1
# Comparators                                          : 2
 16-bit comparator not equal                           : 2
# Multiplexers                                         : 133
 1-bit 2-to-1 multiplexer                              : 133

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <reminder_31> has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <divider> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block divider, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : divider.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 226
#      GND                         : 1
#      INV                         : 1
#      LUT2                        : 35
#      LUT3                        : 16
#      LUT4                        : 32
#      LUT5                        : 23
#      LUT6                        : 42
#      MUXCY                       : 43
#      VCC                         : 1
#      XORCY                       : 32
# FlipFlops/Latches                : 133
#      LD                          : 100
#      LDC                         : 1
#      LDE                         : 32
# Clock Buffers                    : 3
#      BUFG                        : 3
# IO Buffers                       : 65
#      IBUF                        : 32
#      OBUF                        : 33

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             133  out of  126800     0%  
 Number of Slice LUTs:                  149  out of  63400     0%  
    Number used as Logic:               149  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    182
   Number with an unused Flip Flop:      49  out of    182    26%  
   Number with an unused LUT:            33  out of    182    18%  
   Number of fully used LUT-FF pairs:   100  out of    182    54%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                          66
 Number of bonded IOBs:                  65  out of    210    30%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                3  out of     32     9%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------------+------------------------+-------+
Clock Signal                                                       | Clock buffer(FF name)  | Load  |
-------------------------------------------------------------------+------------------------+-------+
GND_1_o_INV_77_o(GND_1_o_INV_77_o<4>1:O)                           | BUFG(*)(save_a_15)     | 33    |
save_a[15]_save_b[15]_OR_78_o(save_a[15]_save_b[15]_OR_78_o1:O)    | NONE(*)(divisor_31)    | 1     |
save_a[15]_GND_1_o_MUX_153_o(Mmux_save_a[15]_GND_1_o_MUX_153_o11:O)| BUFG(*)(reminder_15)   | 31    |
GND_1_o_save_a[15]_OR_131_o(GND_1_o_save_a[15]_OR_131_o1:O)        | BUFG(*)(qoutient_0)    | 68    |
-------------------------------------------------------------------+------------------------+-------+
(*) These 4 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.873ns (Maximum Frequency: 348.095MHz)
   Minimum input arrival time before clock: 2.471ns
   Maximum output required time after clock: 0.755ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'GND_1_o_INV_77_o'
  Clock period: 2.750ns (frequency: 363.659MHz)
  Total number of paths / destination ports: 1056 / 33
-------------------------------------------------------------------------
Delay:               2.750ns (Levels of Logic = 8)
  Source:            save_a_2 (LATCH)
  Destination:       save_a_15 (LATCH)
  Source Clock:      GND_1_o_INV_77_o falling
  Destination Clock: GND_1_o_INV_77_o falling

  Data Path: save_a_2 to save_a_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              1   0.472   0.511  save_a_2 (save_a_2)
     LUT6:I3->O            1   0.097   0.000  Mcompar_save_a[15]_inp_a[15]_not_equal_5_o_lut<0> (Mcompar_save_a[15]_inp_a[15]_not_equal_5_o_lut<0>)
     MUXCY:S->O            1   0.353   0.000  Mcompar_save_a[15]_inp_a[15]_not_equal_5_o_cy<0> (Mcompar_save_a[15]_inp_a[15]_not_equal_5_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_save_a[15]_inp_a[15]_not_equal_5_o_cy<1> (Mcompar_save_a[15]_inp_a[15]_not_equal_5_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_save_a[15]_inp_a[15]_not_equal_5_o_cy<2> (Mcompar_save_a[15]_inp_a[15]_not_equal_5_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_save_a[15]_inp_a[15]_not_equal_5_o_cy<3> (Mcompar_save_a[15]_inp_a[15]_not_equal_5_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_save_a[15]_inp_a[15]_not_equal_5_o_cy<4> (Mcompar_save_a[15]_inp_a[15]_not_equal_5_o_cy<4>)
     MUXCY:CI->O           4   0.253   0.393  Mcompar_save_a[15]_inp_a[15]_not_equal_5_o_cy<5> (save_a[15]_inp_a[15]_not_equal_5_o)
     LUT2:I0->O           33   0.097   0.386  save_a[15]_save_b[15]_OR_78_o1 (save_a[15]_save_b[15]_OR_78_o)
     LDE:GE                    0.095          save_a_15
    ----------------------------------------
    Total                      2.750ns (1.459ns logic, 1.291ns route)
                                       (53.1% logic, 46.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'save_a[15]_GND_1_o_MUX_153_o'
  Clock period: 2.873ns (frequency: 348.095MHz)
  Total number of paths / destination ports: 2914 / 31
-------------------------------------------------------------------------
Delay:               2.873ns (Levels of Logic = 34)
  Source:            reminder_0 (LATCH)
  Destination:       reminder_15 (LATCH)
  Source Clock:      save_a[15]_GND_1_o_MUX_153_o falling
  Destination Clock: save_a[15]_GND_1_o_MUX_153_o falling

  Data Path: reminder_0 to reminder_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               3   0.472   0.389  reminder_0 (reminder_0)
     LUT2:I0->O            1   0.097   0.000  Msub_subTrator_lut<0> (Msub_subTrator_lut<0>)
     MUXCY:S->O            1   0.353   0.000  Msub_subTrator_cy<0> (Msub_subTrator_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Msub_subTrator_cy<1> (Msub_subTrator_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Msub_subTrator_cy<2> (Msub_subTrator_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Msub_subTrator_cy<3> (Msub_subTrator_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Msub_subTrator_cy<4> (Msub_subTrator_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Msub_subTrator_cy<5> (Msub_subTrator_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Msub_subTrator_cy<6> (Msub_subTrator_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Msub_subTrator_cy<7> (Msub_subTrator_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Msub_subTrator_cy<8> (Msub_subTrator_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  Msub_subTrator_cy<9> (Msub_subTrator_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  Msub_subTrator_cy<10> (Msub_subTrator_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  Msub_subTrator_cy<11> (Msub_subTrator_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  Msub_subTrator_cy<12> (Msub_subTrator_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  Msub_subTrator_cy<13> (Msub_subTrator_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  Msub_subTrator_cy<14> (Msub_subTrator_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  Msub_subTrator_cy<15> (Msub_subTrator_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  Msub_subTrator_cy<16> (Msub_subTrator_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  Msub_subTrator_cy<17> (Msub_subTrator_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  Msub_subTrator_cy<18> (Msub_subTrator_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  Msub_subTrator_cy<19> (Msub_subTrator_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  Msub_subTrator_cy<20> (Msub_subTrator_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  Msub_subTrator_cy<21> (Msub_subTrator_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  Msub_subTrator_cy<22> (Msub_subTrator_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  Msub_subTrator_cy<23> (Msub_subTrator_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  Msub_subTrator_cy<24> (Msub_subTrator_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  Msub_subTrator_cy<25> (Msub_subTrator_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  Msub_subTrator_cy<26> (Msub_subTrator_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  Msub_subTrator_cy<27> (Msub_subTrator_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  Msub_subTrator_cy<28> (Msub_subTrator_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  Msub_subTrator_cy<29> (Msub_subTrator_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  Msub_subTrator_cy<30> (Msub_subTrator_cy<30>)
     XORCY:CI->O          49   0.370   0.405  Msub_subTrator_xor<31> (subTrator<31>)
     LUT4:I3->O            1   0.097   0.000  Mmux_reminder[31]_reminder[31]_MUX_211_o11 (reminder[31]_reminder[31]_MUX_211_o)
     LD:D                     -0.028          reminder_16
    ----------------------------------------
    Total                      2.873ns (2.079ns logic, 0.794ns route)
                                       (72.4% logic, 27.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'GND_1_o_save_a[15]_OR_131_o'
  Clock period: 2.779ns (frequency: 359.845MHz)
  Total number of paths / destination ports: 1048 / 68
-------------------------------------------------------------------------
Delay:               2.779ns (Levels of Logic = 34)
  Source:            divisor_0 (LATCH)
  Destination:       qoutient_0 (LATCH)
  Source Clock:      GND_1_o_save_a[15]_OR_131_o falling
  Destination Clock: GND_1_o_save_a[15]_OR_131_o falling

  Data Path: divisor_0 to qoutient_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.295  divisor_0 (divisor_0)
     LUT2:I1->O            1   0.097   0.000  Msub_subTrator_lut<0> (Msub_subTrator_lut<0>)
     MUXCY:S->O            1   0.353   0.000  Msub_subTrator_cy<0> (Msub_subTrator_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Msub_subTrator_cy<1> (Msub_subTrator_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Msub_subTrator_cy<2> (Msub_subTrator_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Msub_subTrator_cy<3> (Msub_subTrator_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Msub_subTrator_cy<4> (Msub_subTrator_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Msub_subTrator_cy<5> (Msub_subTrator_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Msub_subTrator_cy<6> (Msub_subTrator_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Msub_subTrator_cy<7> (Msub_subTrator_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Msub_subTrator_cy<8> (Msub_subTrator_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  Msub_subTrator_cy<9> (Msub_subTrator_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  Msub_subTrator_cy<10> (Msub_subTrator_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  Msub_subTrator_cy<11> (Msub_subTrator_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  Msub_subTrator_cy<12> (Msub_subTrator_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  Msub_subTrator_cy<13> (Msub_subTrator_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  Msub_subTrator_cy<14> (Msub_subTrator_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  Msub_subTrator_cy<15> (Msub_subTrator_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  Msub_subTrator_cy<16> (Msub_subTrator_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  Msub_subTrator_cy<17> (Msub_subTrator_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  Msub_subTrator_cy<18> (Msub_subTrator_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  Msub_subTrator_cy<19> (Msub_subTrator_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  Msub_subTrator_cy<20> (Msub_subTrator_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  Msub_subTrator_cy<21> (Msub_subTrator_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  Msub_subTrator_cy<22> (Msub_subTrator_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  Msub_subTrator_cy<23> (Msub_subTrator_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  Msub_subTrator_cy<24> (Msub_subTrator_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  Msub_subTrator_cy<25> (Msub_subTrator_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  Msub_subTrator_cy<26> (Msub_subTrator_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  Msub_subTrator_cy<27> (Msub_subTrator_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  Msub_subTrator_cy<28> (Msub_subTrator_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  Msub_subTrator_cy<29> (Msub_subTrator_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  Msub_subTrator_cy<30> (Msub_subTrator_cy<30>)
     XORCY:CI->O          49   0.370   0.405  Msub_subTrator_xor<31> (subTrator<31>)
     LUT4:I3->O            1   0.097   0.000  Mmux_out_result[31]_reminder[31]_MUX_351_o11 (out_result[31]_reminder[31]_MUX_351_o)
     LD:D                     -0.028          out_result_0
    ----------------------------------------
    Total                      2.779ns (2.079ns logic, 0.700ns route)
                                       (74.8% logic, 25.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'GND_1_o_INV_77_o'
  Total number of paths / destination ports: 1088 / 65
-------------------------------------------------------------------------
Offset:              2.471ns (Levels of Logic = 9)
  Source:            inp_a<2> (PAD)
  Destination:       save_a_15 (LATCH)
  Destination Clock: GND_1_o_INV_77_o falling

  Data Path: inp_a<2> to save_a_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.001   0.703  inp_a_2_IBUF (inp_a_2_IBUF)
     LUT6:I0->O            1   0.097   0.000  Mcompar_save_a[15]_inp_a[15]_not_equal_5_o_lut<0> (Mcompar_save_a[15]_inp_a[15]_not_equal_5_o_lut<0>)
     MUXCY:S->O            1   0.353   0.000  Mcompar_save_a[15]_inp_a[15]_not_equal_5_o_cy<0> (Mcompar_save_a[15]_inp_a[15]_not_equal_5_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_save_a[15]_inp_a[15]_not_equal_5_o_cy<1> (Mcompar_save_a[15]_inp_a[15]_not_equal_5_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_save_a[15]_inp_a[15]_not_equal_5_o_cy<2> (Mcompar_save_a[15]_inp_a[15]_not_equal_5_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_save_a[15]_inp_a[15]_not_equal_5_o_cy<3> (Mcompar_save_a[15]_inp_a[15]_not_equal_5_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_save_a[15]_inp_a[15]_not_equal_5_o_cy<4> (Mcompar_save_a[15]_inp_a[15]_not_equal_5_o_cy<4>)
     MUXCY:CI->O           4   0.253   0.393  Mcompar_save_a[15]_inp_a[15]_not_equal_5_o_cy<5> (save_a[15]_inp_a[15]_not_equal_5_o)
     LUT2:I0->O           33   0.097   0.386  save_a[15]_save_b[15]_OR_78_o1 (save_a[15]_save_b[15]_OR_78_o)
     LDE:GE                    0.095          save_a_15
    ----------------------------------------
    Total                      2.471ns (0.988ns logic, 1.483ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'save_a[15]_save_b[15]_OR_78_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.290ns (Levels of Logic = 1)
  Source:            inp_b<15> (PAD)
  Destination:       divisor_31 (LATCH)
  Destination Clock: save_a[15]_save_b[15]_OR_78_o falling

  Data Path: inp_b<15> to divisor_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.001   0.289  inp_b_15_IBUF (inp_b_15_IBUF)
     LDC:D                    -0.028          divisor_31
    ----------------------------------------
    Total                      0.290ns (0.001ns logic, 0.289ns route)
                                       (0.3% logic, 99.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'save_a[15]_GND_1_o_MUX_153_o'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              0.791ns (Levels of Logic = 2)
  Source:            inp_a<15> (PAD)
  Destination:       reminder_15 (LATCH)
  Destination Clock: save_a[15]_GND_1_o_MUX_153_o falling

  Data Path: inp_a<15> to reminder_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.001   0.693  inp_a_15_IBUF (inp_a_15_IBUF)
     LUT5:I0->O            1   0.097   0.000  Mmux_out_result[31]_reminder[31]_MUX_321_o111 (reminder[31]_reminder[31]_MUX_215_o)
     LD:D                     -0.028          reminder_15
    ----------------------------------------
    Total                      0.791ns (0.098ns logic, 0.693ns route)
                                       (12.4% logic, 87.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'GND_1_o_save_a[15]_OR_131_o'
  Total number of paths / destination ports: 15 / 15
-------------------------------------------------------------------------
Offset:              0.487ns (Levels of Logic = 2)
  Source:            inp_b<14> (PAD)
  Destination:       divisor_30 (LATCH)
  Destination Clock: GND_1_o_save_a[15]_OR_131_o falling

  Data Path: inp_b<14> to divisor_30
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.001   0.389  inp_b_14_IBUF (inp_b_14_IBUF)
     LUT3:I1->O            1   0.097   0.000  Mmux_divisor[31]_divisor[31]_MUX_89_o11 (divisor[31]_divisor[31]_MUX_89_o)
     LD:D                     -0.028          divisor_30
    ----------------------------------------
    Total                      0.487ns (0.098ns logic, 0.389ns route)
                                       (20.1% logic, 79.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GND_1_o_save_a[15]_OR_131_o'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              0.755ns (Levels of Logic = 1)
  Source:            qoutient_14 (LATCH)
  Destination:       out_result<30> (PAD)
  Source Clock:      GND_1_o_save_a[15]_OR_131_o falling

  Data Path: qoutient_14 to out_result<30>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.472   0.283  qoutient_14 (qoutient_14)
     OBUF:I->O                 0.000          out_result_30_OBUF (out_result<30>)
    ----------------------------------------
    Total                      0.755ns (0.472ns logic, 0.283ns route)
                                       (62.5% logic, 37.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GND_1_o_INV_77_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.751ns (Levels of Logic = 1)
  Source:            out_done (LATCH)
  Destination:       out_done (PAD)
  Source Clock:      GND_1_o_INV_77_o falling

  Data Path: out_done to out_done
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.279  out_done (out_done_OBUF)
     OBUF:I->O                 0.000          out_done_OBUF (out_done)
    ----------------------------------------
    Total                      0.751ns (0.472ns logic, 0.279ns route)
                                       (62.8% logic, 37.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock GND_1_o_INV_77_o
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
GND_1_o_INV_77_o|         |         |    2.750|         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock GND_1_o_save_a[15]_OR_131_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
GND_1_o_save_a[15]_OR_131_o  |         |         |    2.779|         |
save_a[15]_GND_1_o_MUX_153_o |         |         |    2.873|         |
save_a[15]_save_b[15]_OR_78_o|         |         |    1.543|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock save_a[15]_GND_1_o_MUX_153_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
GND_1_o_save_a[15]_OR_131_o  |         |         |    2.779|         |
save_a[15]_GND_1_o_MUX_153_o |         |         |    2.873|         |
save_a[15]_save_b[15]_OR_78_o|         |         |    1.543|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock save_a[15]_save_b[15]_OR_78_o
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
GND_1_o_save_a[15]_OR_131_o|         |         |    1.988|         |
---------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 7.78 secs
 
--> 

Total memory usage is 4714052 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  148 (   0 filtered)
Number of infos    :    1 (   0 filtered)

