
project2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002430  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000108  080025c0  080025c0  000035c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080026c8  080026c8  0000405c  2**0
                  CONTENTS
  4 .ARM          00000008  080026c8  080026c8  000036c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080026d0  080026d0  0000405c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080026d0  080026d0  000036d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080026d4  080026d4  000036d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000005c  20000000  080026d8  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000274  2000005c  08002734  0000405c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002d0  08002734  000042d0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000405c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00007502  00000000  00000000  0000408c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000014ed  00000000  00000000  0000b58e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000960  00000000  00000000  0000ca80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000006f2  00000000  00000000  0000d3e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000437a  00000000  00000000  0000dad2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000094b2  00000000  00000000  00011e4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0005b67d  00000000  00000000  0001b2fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0007697b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000316c  00000000  00000000  000769c0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 000000d6  00000000  00000000  00079b2c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000005c 	.word	0x2000005c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080025a8 	.word	0x080025a8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000060 	.word	0x20000060
 80001cc:	080025a8 	.word	0x080025a8

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <GPIO_Init>:
  *         GPIO_Pin_0->GPIO_Pin_2, GPIO_Pin_4, GPIO_Pin_6, GPIO_Pin_9 
  *                       and GPIO_Pin_10 for GPIOF.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{ 
 8000280:	b480      	push	{r7}
 8000282:	b087      	sub	sp, #28
 8000284:	af00      	add	r7, sp, #0
 8000286:	6078      	str	r0, [r7, #4]
 8000288:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 800028a:	2300      	movs	r3, #0
 800028c:	617b      	str	r3, [r7, #20]
 800028e:	2300      	movs	r3, #0
 8000290:	613b      	str	r3, [r7, #16]
 8000292:	2300      	movs	r3, #0
 8000294:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /*-------------------------- Configure the port pins -----------------------*/
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000296:	2300      	movs	r3, #0
 8000298:	617b      	str	r3, [r7, #20]
 800029a:	e07c      	b.n	8000396 <GPIO_Init+0x116>
  {
    pos = ((uint32_t)0x01) << pinpos;
 800029c:	2201      	movs	r2, #1
 800029e:	697b      	ldr	r3, [r7, #20]
 80002a0:	fa02 f303 	lsl.w	r3, r2, r3
 80002a4:	613b      	str	r3, [r7, #16]

    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 80002a6:	683b      	ldr	r3, [r7, #0]
 80002a8:	681b      	ldr	r3, [r3, #0]
 80002aa:	693a      	ldr	r2, [r7, #16]
 80002ac:	4013      	ands	r3, r2
 80002ae:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 80002b0:	68fa      	ldr	r2, [r7, #12]
 80002b2:	693b      	ldr	r3, [r7, #16]
 80002b4:	429a      	cmp	r2, r3
 80002b6:	d16b      	bne.n	8000390 <GPIO_Init+0x110>
    {
      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 80002b8:	683b      	ldr	r3, [r7, #0]
 80002ba:	791b      	ldrb	r3, [r3, #4]
 80002bc:	2b01      	cmp	r3, #1
 80002be:	d003      	beq.n	80002c8 <GPIO_Init+0x48>
 80002c0:	683b      	ldr	r3, [r7, #0]
 80002c2:	791b      	ldrb	r3, [r3, #4]
 80002c4:	2b02      	cmp	r3, #2
 80002c6:	d134      	bne.n	8000332 <GPIO_Init+0xb2>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 80002c8:	687b      	ldr	r3, [r7, #4]
 80002ca:	689a      	ldr	r2, [r3, #8]
 80002cc:	697b      	ldr	r3, [r7, #20]
 80002ce:	005b      	lsls	r3, r3, #1
 80002d0:	2103      	movs	r1, #3
 80002d2:	fa01 f303 	lsl.w	r3, r1, r3
 80002d6:	43db      	mvns	r3, r3
 80002d8:	401a      	ands	r2, r3
 80002da:	687b      	ldr	r3, [r7, #4]
 80002dc:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 80002de:	687b      	ldr	r3, [r7, #4]
 80002e0:	689a      	ldr	r2, [r3, #8]
 80002e2:	683b      	ldr	r3, [r7, #0]
 80002e4:	795b      	ldrb	r3, [r3, #5]
 80002e6:	4619      	mov	r1, r3
 80002e8:	697b      	ldr	r3, [r7, #20]
 80002ea:	005b      	lsls	r3, r3, #1
 80002ec:	fa01 f303 	lsl.w	r3, r1, r3
 80002f0:	431a      	orrs	r2, r3
 80002f2:	687b      	ldr	r3, [r7, #4]
 80002f4:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration */
        GPIOx->OTYPER &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos));
 80002f6:	687b      	ldr	r3, [r7, #4]
 80002f8:	889b      	ldrh	r3, [r3, #4]
 80002fa:	b29a      	uxth	r2, r3
 80002fc:	697b      	ldr	r3, [r7, #20]
 80002fe:	b29b      	uxth	r3, r3
 8000300:	4619      	mov	r1, r3
 8000302:	2301      	movs	r3, #1
 8000304:	408b      	lsls	r3, r1
 8000306:	b29b      	uxth	r3, r3
 8000308:	43db      	mvns	r3, r3
 800030a:	b29b      	uxth	r3, r3
 800030c:	4013      	ands	r3, r2
 800030e:	b29a      	uxth	r2, r3
 8000310:	687b      	ldr	r3, [r7, #4]
 8000312:	809a      	strh	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8000314:	687b      	ldr	r3, [r7, #4]
 8000316:	889b      	ldrh	r3, [r3, #4]
 8000318:	b29a      	uxth	r2, r3
 800031a:	683b      	ldr	r3, [r7, #0]
 800031c:	799b      	ldrb	r3, [r3, #6]
 800031e:	4619      	mov	r1, r3
 8000320:	697b      	ldr	r3, [r7, #20]
 8000322:	b29b      	uxth	r3, r3
 8000324:	fa01 f303 	lsl.w	r3, r1, r3
 8000328:	b29b      	uxth	r3, r3
 800032a:	4313      	orrs	r3, r2
 800032c:	b29a      	uxth	r2, r3
 800032e:	687b      	ldr	r3, [r7, #4]
 8000330:	809a      	strh	r2, [r3, #4]
      }
      
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8000332:	687b      	ldr	r3, [r7, #4]
 8000334:	681a      	ldr	r2, [r3, #0]
 8000336:	697b      	ldr	r3, [r7, #20]
 8000338:	005b      	lsls	r3, r3, #1
 800033a:	2103      	movs	r1, #3
 800033c:	fa01 f303 	lsl.w	r3, r1, r3
 8000340:	43db      	mvns	r3, r3
 8000342:	401a      	ands	r2, r3
 8000344:	687b      	ldr	r3, [r7, #4]
 8000346:	601a      	str	r2, [r3, #0]

      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000348:	687b      	ldr	r3, [r7, #4]
 800034a:	681a      	ldr	r2, [r3, #0]
 800034c:	683b      	ldr	r3, [r7, #0]
 800034e:	791b      	ldrb	r3, [r3, #4]
 8000350:	4619      	mov	r1, r3
 8000352:	697b      	ldr	r3, [r7, #20]
 8000354:	005b      	lsls	r3, r3, #1
 8000356:	fa01 f303 	lsl.w	r3, r1, r3
 800035a:	431a      	orrs	r2, r3
 800035c:	687b      	ldr	r3, [r7, #4]
 800035e:	601a      	str	r2, [r3, #0]

      /* Pull-up Pull down resistor configuration */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8000360:	687b      	ldr	r3, [r7, #4]
 8000362:	68da      	ldr	r2, [r3, #12]
 8000364:	697b      	ldr	r3, [r7, #20]
 8000366:	b29b      	uxth	r3, r3
 8000368:	005b      	lsls	r3, r3, #1
 800036a:	2103      	movs	r1, #3
 800036c:	fa01 f303 	lsl.w	r3, r1, r3
 8000370:	43db      	mvns	r3, r3
 8000372:	401a      	ands	r2, r3
 8000374:	687b      	ldr	r3, [r7, #4]
 8000376:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000378:	687b      	ldr	r3, [r7, #4]
 800037a:	68da      	ldr	r2, [r3, #12]
 800037c:	683b      	ldr	r3, [r7, #0]
 800037e:	79db      	ldrb	r3, [r3, #7]
 8000380:	4619      	mov	r1, r3
 8000382:	697b      	ldr	r3, [r7, #20]
 8000384:	005b      	lsls	r3, r3, #1
 8000386:	fa01 f303 	lsl.w	r3, r1, r3
 800038a:	431a      	orrs	r2, r3
 800038c:	687b      	ldr	r3, [r7, #4]
 800038e:	60da      	str	r2, [r3, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000390:	697b      	ldr	r3, [r7, #20]
 8000392:	3301      	adds	r3, #1
 8000394:	617b      	str	r3, [r7, #20]
 8000396:	697b      	ldr	r3, [r7, #20]
 8000398:	2b0f      	cmp	r3, #15
 800039a:	f67f af7f 	bls.w	800029c <GPIO_Init+0x1c>
    }
  }
}
 800039e:	bf00      	nop
 80003a0:	bf00      	nop
 80003a2:	371c      	adds	r7, #28
 80003a4:	46bd      	mov	sp, r7
 80003a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003aa:	4770      	bx	lr

080003ac <GPIO_StructInit>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure which will 
  *         be initialized.
  * @retval None
  */
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
 80003ac:	b480      	push	{r7}
 80003ae:	b083      	sub	sp, #12
 80003b0:	af00      	add	r7, sp, #0
 80003b2:	6078      	str	r0, [r7, #4]
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
 80003b4:	687b      	ldr	r3, [r7, #4]
 80003b6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80003ba:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN;
 80003bc:	687b      	ldr	r3, [r7, #4]
 80003be:	2200      	movs	r2, #0
 80003c0:	711a      	strb	r2, [r3, #4]
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
 80003c2:	687b      	ldr	r3, [r7, #4]
 80003c4:	2202      	movs	r2, #2
 80003c6:	715a      	strb	r2, [r3, #5]
  GPIO_InitStruct->GPIO_OType = GPIO_OType_PP;
 80003c8:	687b      	ldr	r3, [r7, #4]
 80003ca:	2200      	movs	r2, #0
 80003cc:	719a      	strb	r2, [r3, #6]
  GPIO_InitStruct->GPIO_PuPd = GPIO_PuPd_NOPULL;
 80003ce:	687b      	ldr	r3, [r7, #4]
 80003d0:	2200      	movs	r2, #0
 80003d2:	71da      	strb	r2, [r3, #7]
}
 80003d4:	bf00      	nop
 80003d6:	370c      	adds	r7, #12
 80003d8:	46bd      	mov	sp, r7
 80003da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003de:	4770      	bx	lr

080003e0 <GPIO_ReadInputDataBit>:
  *         (0..15) for GPIOA, GPIOB, GPIOC, GPIOD or GPIOE;
  *         (0..2, 4, 6, 9..10) for GPIOF.
  * @retval The input port pin value.
  */
uint8_t GPIO_ReadInputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80003e0:	b480      	push	{r7}
 80003e2:	b085      	sub	sp, #20
 80003e4:	af00      	add	r7, sp, #0
 80003e6:	6078      	str	r0, [r7, #4]
 80003e8:	460b      	mov	r3, r1
 80003ea:	807b      	strh	r3, [r7, #2]
  uint8_t bitstatus = 0x00;
 80003ec:	2300      	movs	r3, #0
 80003ee:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)Bit_RESET)
 80003f0:	687b      	ldr	r3, [r7, #4]
 80003f2:	8a1b      	ldrh	r3, [r3, #16]
 80003f4:	b29a      	uxth	r2, r3
 80003f6:	887b      	ldrh	r3, [r7, #2]
 80003f8:	4013      	ands	r3, r2
 80003fa:	b29b      	uxth	r3, r3
 80003fc:	2b00      	cmp	r3, #0
 80003fe:	d002      	beq.n	8000406 <GPIO_ReadInputDataBit+0x26>
  {
    bitstatus = (uint8_t)Bit_SET;
 8000400:	2301      	movs	r3, #1
 8000402:	73fb      	strb	r3, [r7, #15]
 8000404:	e001      	b.n	800040a <GPIO_ReadInputDataBit+0x2a>
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
 8000406:	2300      	movs	r3, #0
 8000408:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800040a:	7bfb      	ldrb	r3, [r7, #15]
}
 800040c:	4618      	mov	r0, r3
 800040e:	3714      	adds	r7, #20
 8000410:	46bd      	mov	sp, r7
 8000412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000416:	4770      	bx	lr

08000418 <RCC_GetClocksFreq>:
  *           configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8000418:	b480      	push	{r7}
 800041a:	b08b      	sub	sp, #44	@ 0x2c
 800041c:	af00      	add	r7, sp, #0
 800041e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, pllmull = 0, pllsource = 0, prediv1factor = 0, presc = 0, pllclk = 0;
 8000420:	2300      	movs	r3, #0
 8000422:	623b      	str	r3, [r7, #32]
 8000424:	2300      	movs	r3, #0
 8000426:	61fb      	str	r3, [r7, #28]
 8000428:	2300      	movs	r3, #0
 800042a:	61bb      	str	r3, [r7, #24]
 800042c:	2300      	movs	r3, #0
 800042e:	617b      	str	r3, [r7, #20]
 8000430:	2300      	movs	r3, #0
 8000432:	613b      	str	r3, [r7, #16]
 8000434:	2300      	movs	r3, #0
 8000436:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t apb2presc = 0, ahbpresc = 0;
 8000438:	2300      	movs	r3, #0
 800043a:	60fb      	str	r3, [r7, #12]
 800043c:	2300      	movs	r3, #0
 800043e:	60bb      	str	r3, [r7, #8]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8000440:	4b8b      	ldr	r3, [pc, #556]	@ (8000670 <RCC_GetClocksFreq+0x258>)
 8000442:	685b      	ldr	r3, [r3, #4]
 8000444:	f003 030c 	and.w	r3, r3, #12
 8000448:	623b      	str	r3, [r7, #32]
  
  switch (tmp)
 800044a:	6a3b      	ldr	r3, [r7, #32]
 800044c:	2b08      	cmp	r3, #8
 800044e:	d011      	beq.n	8000474 <RCC_GetClocksFreq+0x5c>
 8000450:	6a3b      	ldr	r3, [r7, #32]
 8000452:	2b08      	cmp	r3, #8
 8000454:	d837      	bhi.n	80004c6 <RCC_GetClocksFreq+0xae>
 8000456:	6a3b      	ldr	r3, [r7, #32]
 8000458:	2b00      	cmp	r3, #0
 800045a:	d003      	beq.n	8000464 <RCC_GetClocksFreq+0x4c>
 800045c:	6a3b      	ldr	r3, [r7, #32]
 800045e:	2b04      	cmp	r3, #4
 8000460:	d004      	beq.n	800046c <RCC_GetClocksFreq+0x54>
 8000462:	e030      	b.n	80004c6 <RCC_GetClocksFreq+0xae>
  {
    case 0x00:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8000464:	687b      	ldr	r3, [r7, #4]
 8000466:	4a83      	ldr	r2, [pc, #524]	@ (8000674 <RCC_GetClocksFreq+0x25c>)
 8000468:	601a      	str	r2, [r3, #0]
      break;
 800046a:	e030      	b.n	80004ce <RCC_GetClocksFreq+0xb6>
    case 0x04:  /* HSE used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 800046c:	687b      	ldr	r3, [r7, #4]
 800046e:	4a81      	ldr	r2, [pc, #516]	@ (8000674 <RCC_GetClocksFreq+0x25c>)
 8000470:	601a      	str	r2, [r3, #0]
      break;
 8000472:	e02c      	b.n	80004ce <RCC_GetClocksFreq+0xb6>
    case 0x08:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 8000474:	4b7e      	ldr	r3, [pc, #504]	@ (8000670 <RCC_GetClocksFreq+0x258>)
 8000476:	685b      	ldr	r3, [r3, #4]
 8000478:	f403 1370 	and.w	r3, r3, #3932160	@ 0x3c0000
 800047c:	61fb      	str	r3, [r7, #28]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 800047e:	4b7c      	ldr	r3, [pc, #496]	@ (8000670 <RCC_GetClocksFreq+0x258>)
 8000480:	685b      	ldr	r3, [r3, #4]
 8000482:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000486:	61bb      	str	r3, [r7, #24]
      pllmull = ( pllmull >> 18) + 2;
 8000488:	69fb      	ldr	r3, [r7, #28]
 800048a:	0c9b      	lsrs	r3, r3, #18
 800048c:	3302      	adds	r3, #2
 800048e:	61fb      	str	r3, [r7, #28]
      
      if (pllsource == 0x00)
 8000490:	69bb      	ldr	r3, [r7, #24]
 8000492:	2b00      	cmp	r3, #0
 8000494:	d105      	bne.n	80004a2 <RCC_GetClocksFreq+0x8a>
      {
        /* HSI oscillator clock divided by 2 selected as PLL clock entry */
        pllclk = (HSI_VALUE >> 1) * pllmull;
 8000496:	69fb      	ldr	r3, [r7, #28]
 8000498:	4a77      	ldr	r2, [pc, #476]	@ (8000678 <RCC_GetClocksFreq+0x260>)
 800049a:	fb02 f303 	mul.w	r3, r2, r3
 800049e:	627b      	str	r3, [r7, #36]	@ 0x24
 80004a0:	e00d      	b.n	80004be <RCC_GetClocksFreq+0xa6>
      }
      else
      {
        prediv1factor = (RCC->CFGR2 & RCC_CFGR2_PREDIV1) + 1;
 80004a2:	4b73      	ldr	r3, [pc, #460]	@ (8000670 <RCC_GetClocksFreq+0x258>)
 80004a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80004a6:	f003 030f 	and.w	r3, r3, #15
 80004aa:	3301      	adds	r3, #1
 80004ac:	617b      	str	r3, [r7, #20]
        /* HSE oscillator clock selected as PREDIV1 clock entry */
        pllclk = (HSE_VALUE / prediv1factor) * pllmull; 
 80004ae:	4a71      	ldr	r2, [pc, #452]	@ (8000674 <RCC_GetClocksFreq+0x25c>)
 80004b0:	697b      	ldr	r3, [r7, #20]
 80004b2:	fbb2 f2f3 	udiv	r2, r2, r3
 80004b6:	69fb      	ldr	r3, [r7, #28]
 80004b8:	fb02 f303 	mul.w	r3, r2, r3
 80004bc:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      RCC_Clocks->SYSCLK_Frequency = pllclk;      
 80004be:	687b      	ldr	r3, [r7, #4]
 80004c0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80004c2:	601a      	str	r2, [r3, #0]
      break;
 80004c4:	e003      	b.n	80004ce <RCC_GetClocksFreq+0xb6>
    default: /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 80004c6:	687b      	ldr	r3, [r7, #4]
 80004c8:	4a6a      	ldr	r2, [pc, #424]	@ (8000674 <RCC_GetClocksFreq+0x25c>)
 80004ca:	601a      	str	r2, [r3, #0]
      break;
 80004cc:	bf00      	nop
  }
    /* Compute HCLK, PCLK clocks frequencies -----------------------------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 80004ce:	4b68      	ldr	r3, [pc, #416]	@ (8000670 <RCC_GetClocksFreq+0x258>)
 80004d0:	685b      	ldr	r3, [r3, #4]
 80004d2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80004d6:	623b      	str	r3, [r7, #32]
  tmp = tmp >> 4;
 80004d8:	6a3b      	ldr	r3, [r7, #32]
 80004da:	091b      	lsrs	r3, r3, #4
 80004dc:	623b      	str	r3, [r7, #32]
  ahbpresc = APBAHBPrescTable[tmp]; 
 80004de:	4a67      	ldr	r2, [pc, #412]	@ (800067c <RCC_GetClocksFreq+0x264>)
 80004e0:	6a3b      	ldr	r3, [r7, #32]
 80004e2:	4413      	add	r3, r2
 80004e4:	781b      	ldrb	r3, [r3, #0]
 80004e6:	b2db      	uxtb	r3, r3
 80004e8:	60bb      	str	r3, [r7, #8]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> ahbpresc;
 80004ea:	687b      	ldr	r3, [r7, #4]
 80004ec:	681a      	ldr	r2, [r3, #0]
 80004ee:	68bb      	ldr	r3, [r7, #8]
 80004f0:	40da      	lsrs	r2, r3
 80004f2:	687b      	ldr	r3, [r7, #4]
 80004f4:	605a      	str	r2, [r3, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 80004f6:	4b5e      	ldr	r3, [pc, #376]	@ (8000670 <RCC_GetClocksFreq+0x258>)
 80004f8:	685b      	ldr	r3, [r3, #4]
 80004fa:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80004fe:	623b      	str	r3, [r7, #32]
  tmp = tmp >> 8;
 8000500:	6a3b      	ldr	r3, [r7, #32]
 8000502:	0a1b      	lsrs	r3, r3, #8
 8000504:	623b      	str	r3, [r7, #32]
  presc = APBAHBPrescTable[tmp];
 8000506:	4a5d      	ldr	r2, [pc, #372]	@ (800067c <RCC_GetClocksFreq+0x264>)
 8000508:	6a3b      	ldr	r3, [r7, #32]
 800050a:	4413      	add	r3, r2
 800050c:	781b      	ldrb	r3, [r3, #0]
 800050e:	b2db      	uxtb	r3, r3
 8000510:	613b      	str	r3, [r7, #16]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8000512:	687b      	ldr	r3, [r7, #4]
 8000514:	685a      	ldr	r2, [r3, #4]
 8000516:	693b      	ldr	r3, [r7, #16]
 8000518:	40da      	lsrs	r2, r3
 800051a:	687b      	ldr	r3, [r7, #4]
 800051c:	609a      	str	r2, [r3, #8]
  
  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 800051e:	4b54      	ldr	r3, [pc, #336]	@ (8000670 <RCC_GetClocksFreq+0x258>)
 8000520:	685b      	ldr	r3, [r3, #4]
 8000522:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 8000526:	623b      	str	r3, [r7, #32]
  tmp = tmp >> 11;
 8000528:	6a3b      	ldr	r3, [r7, #32]
 800052a:	0adb      	lsrs	r3, r3, #11
 800052c:	623b      	str	r3, [r7, #32]
  apb2presc = APBAHBPrescTable[tmp];
 800052e:	4a53      	ldr	r2, [pc, #332]	@ (800067c <RCC_GetClocksFreq+0x264>)
 8000530:	6a3b      	ldr	r3, [r7, #32]
 8000532:	4413      	add	r3, r2
 8000534:	781b      	ldrb	r3, [r3, #0]
 8000536:	b2db      	uxtb	r3, r3
 8000538:	60fb      	str	r3, [r7, #12]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> apb2presc;
 800053a:	687b      	ldr	r3, [r7, #4]
 800053c:	685a      	ldr	r2, [r3, #4]
 800053e:	68fb      	ldr	r3, [r7, #12]
 8000540:	40da      	lsrs	r2, r3
 8000542:	687b      	ldr	r3, [r7, #4]
 8000544:	60da      	str	r2, [r3, #12]
  
  /* Get ADC12CLK prescaler */
  tmp = RCC->CFGR2 & RCC_CFGR2_ADCPRE12;
 8000546:	4b4a      	ldr	r3, [pc, #296]	@ (8000670 <RCC_GetClocksFreq+0x258>)
 8000548:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800054a:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800054e:	623b      	str	r3, [r7, #32]
  tmp = tmp >> 4;
 8000550:	6a3b      	ldr	r3, [r7, #32]
 8000552:	091b      	lsrs	r3, r3, #4
 8000554:	623b      	str	r3, [r7, #32]
  presc = ADCPrescTable[tmp];
 8000556:	4a4a      	ldr	r2, [pc, #296]	@ (8000680 <RCC_GetClocksFreq+0x268>)
 8000558:	6a3b      	ldr	r3, [r7, #32]
 800055a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800055e:	b29b      	uxth	r3, r3
 8000560:	613b      	str	r3, [r7, #16]
  if ((presc & 0x10) != 0)
 8000562:	693b      	ldr	r3, [r7, #16]
 8000564:	f003 0310 	and.w	r3, r3, #16
 8000568:	2b00      	cmp	r3, #0
 800056a:	d006      	beq.n	800057a <RCC_GetClocksFreq+0x162>
  {
     /* ADC12CLK clock frequency is derived from PLL clock */
     RCC_Clocks->ADC12CLK_Frequency = pllclk / presc;
 800056c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800056e:	693b      	ldr	r3, [r7, #16]
 8000570:	fbb2 f2f3 	udiv	r2, r2, r3
 8000574:	687b      	ldr	r3, [r7, #4]
 8000576:	611a      	str	r2, [r3, #16]
 8000578:	e003      	b.n	8000582 <RCC_GetClocksFreq+0x16a>
  }
  else
  {
   /* ADC12CLK clock frequency is AHB clock */
     RCC_Clocks->ADC12CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 800057a:	687b      	ldr	r3, [r7, #4]
 800057c:	681a      	ldr	r2, [r3, #0]
 800057e:	687b      	ldr	r3, [r7, #4]
 8000580:	611a      	str	r2, [r3, #16]
  }
  
  /* Get ADC34CLK prescaler */
  tmp = RCC->CFGR2 & RCC_CFGR2_ADCPRE34;
 8000582:	4b3b      	ldr	r3, [pc, #236]	@ (8000670 <RCC_GetClocksFreq+0x258>)
 8000584:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000586:	f403 5378 	and.w	r3, r3, #15872	@ 0x3e00
 800058a:	623b      	str	r3, [r7, #32]
  tmp = tmp >> 9;
 800058c:	6a3b      	ldr	r3, [r7, #32]
 800058e:	0a5b      	lsrs	r3, r3, #9
 8000590:	623b      	str	r3, [r7, #32]
  presc = ADCPrescTable[tmp];
 8000592:	4a3b      	ldr	r2, [pc, #236]	@ (8000680 <RCC_GetClocksFreq+0x268>)
 8000594:	6a3b      	ldr	r3, [r7, #32]
 8000596:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800059a:	b29b      	uxth	r3, r3
 800059c:	613b      	str	r3, [r7, #16]
  if ((presc & 0x10) != 0)
 800059e:	693b      	ldr	r3, [r7, #16]
 80005a0:	f003 0310 	and.w	r3, r3, #16
 80005a4:	2b00      	cmp	r3, #0
 80005a6:	d006      	beq.n	80005b6 <RCC_GetClocksFreq+0x19e>
  {
     /* ADC34CLK clock frequency is derived from PLL clock */
     RCC_Clocks->ADC34CLK_Frequency = pllclk / presc;
 80005a8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80005aa:	693b      	ldr	r3, [r7, #16]
 80005ac:	fbb2 f2f3 	udiv	r2, r2, r3
 80005b0:	687b      	ldr	r3, [r7, #4]
 80005b2:	615a      	str	r2, [r3, #20]
 80005b4:	e003      	b.n	80005be <RCC_GetClocksFreq+0x1a6>
  }
  else
  {
   /* ADC34CLK clock frequency is AHB clock */
     RCC_Clocks->ADC34CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 80005b6:	687b      	ldr	r3, [r7, #4]
 80005b8:	681a      	ldr	r2, [r3, #0]
 80005ba:	687b      	ldr	r3, [r7, #4]
 80005bc:	615a      	str	r2, [r3, #20]
  }

  /* I2C1CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_I2C1SW) != RCC_CFGR3_I2C1SW)
 80005be:	4b2c      	ldr	r3, [pc, #176]	@ (8000670 <RCC_GetClocksFreq+0x258>)
 80005c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005c2:	f003 0310 	and.w	r3, r3, #16
 80005c6:	2b10      	cmp	r3, #16
 80005c8:	d003      	beq.n	80005d2 <RCC_GetClocksFreq+0x1ba>
  {
    /* I2C1 Clock is HSI Osc. */
    RCC_Clocks->I2C1CLK_Frequency = HSI_VALUE;
 80005ca:	687b      	ldr	r3, [r7, #4]
 80005cc:	4a29      	ldr	r2, [pc, #164]	@ (8000674 <RCC_GetClocksFreq+0x25c>)
 80005ce:	619a      	str	r2, [r3, #24]
 80005d0:	e003      	b.n	80005da <RCC_GetClocksFreq+0x1c2>
  }
  else
  {
    /* I2C1 Clock is System Clock */
    RCC_Clocks->I2C1CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 80005d2:	687b      	ldr	r3, [r7, #4]
 80005d4:	681a      	ldr	r2, [r3, #0]
 80005d6:	687b      	ldr	r3, [r7, #4]
 80005d8:	619a      	str	r2, [r3, #24]
  }

  /* I2C2CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_I2C2SW) != RCC_CFGR3_I2C2SW)
 80005da:	4b25      	ldr	r3, [pc, #148]	@ (8000670 <RCC_GetClocksFreq+0x258>)
 80005dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005de:	f003 0320 	and.w	r3, r3, #32
 80005e2:	2b20      	cmp	r3, #32
 80005e4:	d003      	beq.n	80005ee <RCC_GetClocksFreq+0x1d6>
  {
    /* I2C2 Clock is HSI Osc. */
    RCC_Clocks->I2C2CLK_Frequency = HSI_VALUE;
 80005e6:	687b      	ldr	r3, [r7, #4]
 80005e8:	4a22      	ldr	r2, [pc, #136]	@ (8000674 <RCC_GetClocksFreq+0x25c>)
 80005ea:	61da      	str	r2, [r3, #28]
 80005ec:	e003      	b.n	80005f6 <RCC_GetClocksFreq+0x1de>
  }
  else
  {
    /* I2C2 Clock is System Clock */
    RCC_Clocks->I2C2CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 80005ee:	687b      	ldr	r3, [r7, #4]
 80005f0:	681a      	ldr	r2, [r3, #0]
 80005f2:	687b      	ldr	r3, [r7, #4]
 80005f4:	61da      	str	r2, [r3, #28]
  }
  
    /* TIM1CLK clock frequency */
  if(((RCC->CFGR3 & RCC_CFGR3_TIM1SW) == RCC_CFGR3_TIM1SW)&& (RCC_Clocks->SYSCLK_Frequency == pllclk) \
 80005f6:	4b1e      	ldr	r3, [pc, #120]	@ (8000670 <RCC_GetClocksFreq+0x258>)
 80005f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80005fe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000602:	d10d      	bne.n	8000620 <RCC_GetClocksFreq+0x208>
 8000604:	687b      	ldr	r3, [r7, #4]
 8000606:	681b      	ldr	r3, [r3, #0]
 8000608:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800060a:	429a      	cmp	r2, r3
 800060c:	d108      	bne.n	8000620 <RCC_GetClocksFreq+0x208>
  && (apb2presc == ahbpresc)) 
 800060e:	68fa      	ldr	r2, [r7, #12]
 8000610:	68bb      	ldr	r3, [r7, #8]
 8000612:	429a      	cmp	r2, r3
 8000614:	d104      	bne.n	8000620 <RCC_GetClocksFreq+0x208>
  {
    /* TIM1 Clock is 2 * pllclk */
    RCC_Clocks->TIM1CLK_Frequency = pllclk * 2;
 8000616:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000618:	005a      	lsls	r2, r3, #1
 800061a:	687b      	ldr	r3, [r7, #4]
 800061c:	621a      	str	r2, [r3, #32]
 800061e:	e003      	b.n	8000628 <RCC_GetClocksFreq+0x210>
  }
  else
  {
    /* TIM1 Clock is APB2 clock. */
    RCC_Clocks->TIM1CLK_Frequency = RCC_Clocks->PCLK2_Frequency;
 8000620:	687b      	ldr	r3, [r7, #4]
 8000622:	68da      	ldr	r2, [r3, #12]
 8000624:	687b      	ldr	r3, [r7, #4]
 8000626:	621a      	str	r2, [r3, #32]
  }

    /* TIM8CLK clock frequency */
  if(((RCC->CFGR3 & RCC_CFGR3_TIM8SW) == RCC_CFGR3_TIM8SW)&& (RCC_Clocks->SYSCLK_Frequency == pllclk) \
 8000628:	4b11      	ldr	r3, [pc, #68]	@ (8000670 <RCC_GetClocksFreq+0x258>)
 800062a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800062c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000630:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000634:	d10d      	bne.n	8000652 <RCC_GetClocksFreq+0x23a>
 8000636:	687b      	ldr	r3, [r7, #4]
 8000638:	681b      	ldr	r3, [r3, #0]
 800063a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800063c:	429a      	cmp	r2, r3
 800063e:	d108      	bne.n	8000652 <RCC_GetClocksFreq+0x23a>
  && (apb2presc == ahbpresc))
 8000640:	68fa      	ldr	r2, [r7, #12]
 8000642:	68bb      	ldr	r3, [r7, #8]
 8000644:	429a      	cmp	r2, r3
 8000646:	d104      	bne.n	8000652 <RCC_GetClocksFreq+0x23a>
  {
    /* TIM8 Clock is 2 * pllclk */
    RCC_Clocks->TIM8CLK_Frequency = pllclk * 2;
 8000648:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800064a:	005a      	lsls	r2, r3, #1
 800064c:	687b      	ldr	r3, [r7, #4]
 800064e:	625a      	str	r2, [r3, #36]	@ 0x24
 8000650:	e003      	b.n	800065a <RCC_GetClocksFreq+0x242>
  }
  else
  {
    /* TIM8 Clock is APB2 clock. */
    RCC_Clocks->TIM8CLK_Frequency = RCC_Clocks->PCLK2_Frequency;
 8000652:	687b      	ldr	r3, [r7, #4]
 8000654:	68da      	ldr	r2, [r3, #12]
 8000656:	687b      	ldr	r3, [r7, #4]
 8000658:	625a      	str	r2, [r3, #36]	@ 0x24
  }
  
  /* USART1CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_USART1SW) == 0x0)
 800065a:	4b05      	ldr	r3, [pc, #20]	@ (8000670 <RCC_GetClocksFreq+0x258>)
 800065c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800065e:	f003 0303 	and.w	r3, r3, #3
 8000662:	2b00      	cmp	r3, #0
 8000664:	d10e      	bne.n	8000684 <RCC_GetClocksFreq+0x26c>
  {
    /* USART Clock is PCLK */
    RCC_Clocks->USART1CLK_Frequency = RCC_Clocks->PCLK2_Frequency;
 8000666:	687b      	ldr	r3, [r7, #4]
 8000668:	68da      	ldr	r2, [r3, #12]
 800066a:	687b      	ldr	r3, [r7, #4]
 800066c:	629a      	str	r2, [r3, #40]	@ 0x28
 800066e:	e028      	b.n	80006c2 <RCC_GetClocksFreq+0x2aa>
 8000670:	40021000 	.word	0x40021000
 8000674:	007a1200 	.word	0x007a1200
 8000678:	003d0900 	.word	0x003d0900
 800067c:	08002668 	.word	0x08002668
 8000680:	08002678 	.word	0x08002678
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART1SW) == RCC_CFGR3_USART1SW_0)
 8000684:	4b6c      	ldr	r3, [pc, #432]	@ (8000838 <RCC_GetClocksFreq+0x420>)
 8000686:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000688:	f003 0303 	and.w	r3, r3, #3
 800068c:	2b01      	cmp	r3, #1
 800068e:	d104      	bne.n	800069a <RCC_GetClocksFreq+0x282>
  {
    /* USART Clock is System Clock */
    RCC_Clocks->USART1CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 8000690:	687b      	ldr	r3, [r7, #4]
 8000692:	681a      	ldr	r2, [r3, #0]
 8000694:	687b      	ldr	r3, [r7, #4]
 8000696:	629a      	str	r2, [r3, #40]	@ 0x28
 8000698:	e013      	b.n	80006c2 <RCC_GetClocksFreq+0x2aa>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART1SW) == RCC_CFGR3_USART1SW_1)
 800069a:	4b67      	ldr	r3, [pc, #412]	@ (8000838 <RCC_GetClocksFreq+0x420>)
 800069c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800069e:	f003 0303 	and.w	r3, r3, #3
 80006a2:	2b02      	cmp	r3, #2
 80006a4:	d104      	bne.n	80006b0 <RCC_GetClocksFreq+0x298>
  {
    /* USART Clock is LSE Osc. */
    RCC_Clocks->USART1CLK_Frequency = LSE_VALUE;
 80006a6:	687b      	ldr	r3, [r7, #4]
 80006a8:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80006ac:	629a      	str	r2, [r3, #40]	@ 0x28
 80006ae:	e008      	b.n	80006c2 <RCC_GetClocksFreq+0x2aa>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART1SW) == RCC_CFGR3_USART1SW)
 80006b0:	4b61      	ldr	r3, [pc, #388]	@ (8000838 <RCC_GetClocksFreq+0x420>)
 80006b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006b4:	f003 0303 	and.w	r3, r3, #3
 80006b8:	2b03      	cmp	r3, #3
 80006ba:	d102      	bne.n	80006c2 <RCC_GetClocksFreq+0x2aa>
  {
    /* USART Clock is HSI Osc. */
    RCC_Clocks->USART1CLK_Frequency = HSI_VALUE;
 80006bc:	687b      	ldr	r3, [r7, #4]
 80006be:	4a5f      	ldr	r2, [pc, #380]	@ (800083c <RCC_GetClocksFreq+0x424>)
 80006c0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* USART2CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_USART2SW) == 0x0)
 80006c2:	4b5d      	ldr	r3, [pc, #372]	@ (8000838 <RCC_GetClocksFreq+0x420>)
 80006c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006c6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80006ca:	2b00      	cmp	r3, #0
 80006cc:	d104      	bne.n	80006d8 <RCC_GetClocksFreq+0x2c0>
  {
    /* USART Clock is PCLK */
    RCC_Clocks->USART2CLK_Frequency = RCC_Clocks->PCLK1_Frequency;
 80006ce:	687b      	ldr	r3, [r7, #4]
 80006d0:	689a      	ldr	r2, [r3, #8]
 80006d2:	687b      	ldr	r3, [r7, #4]
 80006d4:	62da      	str	r2, [r3, #44]	@ 0x2c
 80006d6:	e021      	b.n	800071c <RCC_GetClocksFreq+0x304>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART2SW) == RCC_CFGR3_USART2SW_0)
 80006d8:	4b57      	ldr	r3, [pc, #348]	@ (8000838 <RCC_GetClocksFreq+0x420>)
 80006da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006dc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80006e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80006e4:	d104      	bne.n	80006f0 <RCC_GetClocksFreq+0x2d8>
  {
    /* USART Clock is System Clock */
    RCC_Clocks->USART2CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 80006e6:	687b      	ldr	r3, [r7, #4]
 80006e8:	681a      	ldr	r2, [r3, #0]
 80006ea:	687b      	ldr	r3, [r7, #4]
 80006ec:	62da      	str	r2, [r3, #44]	@ 0x2c
 80006ee:	e015      	b.n	800071c <RCC_GetClocksFreq+0x304>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART2SW) == RCC_CFGR3_USART2SW_1)
 80006f0:	4b51      	ldr	r3, [pc, #324]	@ (8000838 <RCC_GetClocksFreq+0x420>)
 80006f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006f4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80006f8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80006fc:	d104      	bne.n	8000708 <RCC_GetClocksFreq+0x2f0>
  {
    /* USART Clock is LSE Osc. */
    RCC_Clocks->USART2CLK_Frequency = LSE_VALUE;
 80006fe:	687b      	ldr	r3, [r7, #4]
 8000700:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000704:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000706:	e009      	b.n	800071c <RCC_GetClocksFreq+0x304>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART2SW) == RCC_CFGR3_USART2SW)
 8000708:	4b4b      	ldr	r3, [pc, #300]	@ (8000838 <RCC_GetClocksFreq+0x420>)
 800070a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800070c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000710:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8000714:	d102      	bne.n	800071c <RCC_GetClocksFreq+0x304>
  {
    /* USART Clock is HSI Osc. */
    RCC_Clocks->USART2CLK_Frequency = HSI_VALUE;
 8000716:	687b      	ldr	r3, [r7, #4]
 8000718:	4a48      	ldr	r2, [pc, #288]	@ (800083c <RCC_GetClocksFreq+0x424>)
 800071a:	62da      	str	r2, [r3, #44]	@ 0x2c
  }    

  /* USART3CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_USART3SW) == 0x0)
 800071c:	4b46      	ldr	r3, [pc, #280]	@ (8000838 <RCC_GetClocksFreq+0x420>)
 800071e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000720:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8000724:	2b00      	cmp	r3, #0
 8000726:	d104      	bne.n	8000732 <RCC_GetClocksFreq+0x31a>
  {
    /* USART Clock is PCLK */
    RCC_Clocks->USART3CLK_Frequency = RCC_Clocks->PCLK1_Frequency;
 8000728:	687b      	ldr	r3, [r7, #4]
 800072a:	689a      	ldr	r2, [r3, #8]
 800072c:	687b      	ldr	r3, [r7, #4]
 800072e:	631a      	str	r2, [r3, #48]	@ 0x30
 8000730:	e021      	b.n	8000776 <RCC_GetClocksFreq+0x35e>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART3SW) == RCC_CFGR3_USART3SW_0)
 8000732:	4b41      	ldr	r3, [pc, #260]	@ (8000838 <RCC_GetClocksFreq+0x420>)
 8000734:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000736:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 800073a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800073e:	d104      	bne.n	800074a <RCC_GetClocksFreq+0x332>
  {
    /* USART Clock is System Clock */
    RCC_Clocks->USART3CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 8000740:	687b      	ldr	r3, [r7, #4]
 8000742:	681a      	ldr	r2, [r3, #0]
 8000744:	687b      	ldr	r3, [r7, #4]
 8000746:	631a      	str	r2, [r3, #48]	@ 0x30
 8000748:	e015      	b.n	8000776 <RCC_GetClocksFreq+0x35e>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART3SW) == RCC_CFGR3_USART3SW_1)
 800074a:	4b3b      	ldr	r3, [pc, #236]	@ (8000838 <RCC_GetClocksFreq+0x420>)
 800074c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800074e:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8000752:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8000756:	d104      	bne.n	8000762 <RCC_GetClocksFreq+0x34a>
  {
    /* USART Clock is LSE Osc. */
    RCC_Clocks->USART3CLK_Frequency = LSE_VALUE;
 8000758:	687b      	ldr	r3, [r7, #4]
 800075a:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800075e:	631a      	str	r2, [r3, #48]	@ 0x30
 8000760:	e009      	b.n	8000776 <RCC_GetClocksFreq+0x35e>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART3SW) == RCC_CFGR3_USART3SW)
 8000762:	4b35      	ldr	r3, [pc, #212]	@ (8000838 <RCC_GetClocksFreq+0x420>)
 8000764:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000766:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 800076a:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800076e:	d102      	bne.n	8000776 <RCC_GetClocksFreq+0x35e>
  {
    /* USART Clock is HSI Osc. */
    RCC_Clocks->USART3CLK_Frequency = HSI_VALUE;
 8000770:	687b      	ldr	r3, [r7, #4]
 8000772:	4a32      	ldr	r2, [pc, #200]	@ (800083c <RCC_GetClocksFreq+0x424>)
 8000774:	631a      	str	r2, [r3, #48]	@ 0x30
  }
  
    /* UART4CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_UART4SW) == 0x0)
 8000776:	4b30      	ldr	r3, [pc, #192]	@ (8000838 <RCC_GetClocksFreq+0x420>)
 8000778:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800077a:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 800077e:	2b00      	cmp	r3, #0
 8000780:	d104      	bne.n	800078c <RCC_GetClocksFreq+0x374>
  {
    /* USART Clock is PCLK */
    RCC_Clocks->UART4CLK_Frequency = RCC_Clocks->PCLK1_Frequency;
 8000782:	687b      	ldr	r3, [r7, #4]
 8000784:	689a      	ldr	r2, [r3, #8]
 8000786:	687b      	ldr	r3, [r7, #4]
 8000788:	635a      	str	r2, [r3, #52]	@ 0x34
 800078a:	e021      	b.n	80007d0 <RCC_GetClocksFreq+0x3b8>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_UART4SW) == RCC_CFGR3_UART4SW_0)
 800078c:	4b2a      	ldr	r3, [pc, #168]	@ (8000838 <RCC_GetClocksFreq+0x420>)
 800078e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000790:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8000794:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8000798:	d104      	bne.n	80007a4 <RCC_GetClocksFreq+0x38c>
  {
    /* USART Clock is System Clock */
    RCC_Clocks->UART4CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 800079a:	687b      	ldr	r3, [r7, #4]
 800079c:	681a      	ldr	r2, [r3, #0]
 800079e:	687b      	ldr	r3, [r7, #4]
 80007a0:	635a      	str	r2, [r3, #52]	@ 0x34
 80007a2:	e015      	b.n	80007d0 <RCC_GetClocksFreq+0x3b8>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_UART4SW) == RCC_CFGR3_UART4SW_1)
 80007a4:	4b24      	ldr	r3, [pc, #144]	@ (8000838 <RCC_GetClocksFreq+0x420>)
 80007a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007a8:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 80007ac:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80007b0:	d104      	bne.n	80007bc <RCC_GetClocksFreq+0x3a4>
  {
    /* USART Clock is LSE Osc. */
    RCC_Clocks->UART4CLK_Frequency = LSE_VALUE;
 80007b2:	687b      	ldr	r3, [r7, #4]
 80007b4:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80007b8:	635a      	str	r2, [r3, #52]	@ 0x34
 80007ba:	e009      	b.n	80007d0 <RCC_GetClocksFreq+0x3b8>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_UART4SW) == RCC_CFGR3_UART4SW)
 80007bc:	4b1e      	ldr	r3, [pc, #120]	@ (8000838 <RCC_GetClocksFreq+0x420>)
 80007be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007c0:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 80007c4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80007c8:	d102      	bne.n	80007d0 <RCC_GetClocksFreq+0x3b8>
  {
    /* USART Clock is HSI Osc. */
    RCC_Clocks->UART4CLK_Frequency = HSI_VALUE;
 80007ca:	687b      	ldr	r3, [r7, #4]
 80007cc:	4a1b      	ldr	r2, [pc, #108]	@ (800083c <RCC_GetClocksFreq+0x424>)
 80007ce:	635a      	str	r2, [r3, #52]	@ 0x34
  }   
  
  /* UART5CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_UART5SW) == 0x0)
 80007d0:	4b19      	ldr	r3, [pc, #100]	@ (8000838 <RCC_GetClocksFreq+0x420>)
 80007d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007d4:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 80007d8:	2b00      	cmp	r3, #0
 80007da:	d104      	bne.n	80007e6 <RCC_GetClocksFreq+0x3ce>
  {
    /* USART Clock is PCLK */
    RCC_Clocks->UART5CLK_Frequency = RCC_Clocks->PCLK1_Frequency;
 80007dc:	687b      	ldr	r3, [r7, #4]
 80007de:	689a      	ldr	r2, [r3, #8]
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	639a      	str	r2, [r3, #56]	@ 0x38
  else if((RCC->CFGR3 & RCC_CFGR3_UART5SW) == RCC_CFGR3_UART5SW)
  {
    /* USART Clock is HSI Osc. */
    RCC_Clocks->UART5CLK_Frequency = HSI_VALUE;
  } 
}
 80007e4:	e021      	b.n	800082a <RCC_GetClocksFreq+0x412>
  else if((RCC->CFGR3 & RCC_CFGR3_UART5SW) == RCC_CFGR3_UART5SW_0)
 80007e6:	4b14      	ldr	r3, [pc, #80]	@ (8000838 <RCC_GetClocksFreq+0x420>)
 80007e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007ea:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 80007ee:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80007f2:	d104      	bne.n	80007fe <RCC_GetClocksFreq+0x3e6>
    RCC_Clocks->UART5CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 80007f4:	687b      	ldr	r3, [r7, #4]
 80007f6:	681a      	ldr	r2, [r3, #0]
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	639a      	str	r2, [r3, #56]	@ 0x38
}
 80007fc:	e015      	b.n	800082a <RCC_GetClocksFreq+0x412>
  else if((RCC->CFGR3 & RCC_CFGR3_UART5SW) == RCC_CFGR3_UART5SW_1)
 80007fe:	4b0e      	ldr	r3, [pc, #56]	@ (8000838 <RCC_GetClocksFreq+0x420>)
 8000800:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000802:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8000806:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800080a:	d104      	bne.n	8000816 <RCC_GetClocksFreq+0x3fe>
    RCC_Clocks->UART5CLK_Frequency = LSE_VALUE;
 800080c:	687b      	ldr	r3, [r7, #4]
 800080e:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000812:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8000814:	e009      	b.n	800082a <RCC_GetClocksFreq+0x412>
  else if((RCC->CFGR3 & RCC_CFGR3_UART5SW) == RCC_CFGR3_UART5SW)
 8000816:	4b08      	ldr	r3, [pc, #32]	@ (8000838 <RCC_GetClocksFreq+0x420>)
 8000818:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800081a:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 800081e:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8000822:	d102      	bne.n	800082a <RCC_GetClocksFreq+0x412>
    RCC_Clocks->UART5CLK_Frequency = HSI_VALUE;
 8000824:	687b      	ldr	r3, [r7, #4]
 8000826:	4a05      	ldr	r2, [pc, #20]	@ (800083c <RCC_GetClocksFreq+0x424>)
 8000828:	639a      	str	r2, [r3, #56]	@ 0x38
}
 800082a:	bf00      	nop
 800082c:	372c      	adds	r7, #44	@ 0x2c
 800082e:	46bd      	mov	sp, r7
 8000830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000834:	4770      	bx	lr
 8000836:	bf00      	nop
 8000838:	40021000 	.word	0x40021000
 800083c:	007a1200 	.word	0x007a1200

08000840 <RCC_AHBPeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHBPeriphClockCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState)
{
 8000840:	b480      	push	{r7}
 8000842:	b083      	sub	sp, #12
 8000844:	af00      	add	r7, sp, #0
 8000846:	6078      	str	r0, [r7, #4]
 8000848:	460b      	mov	r3, r1
 800084a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800084c:	78fb      	ldrb	r3, [r7, #3]
 800084e:	2b00      	cmp	r3, #0
 8000850:	d006      	beq.n	8000860 <RCC_AHBPeriphClockCmd+0x20>
  {
    RCC->AHBENR |= RCC_AHBPeriph;
 8000852:	4b0a      	ldr	r3, [pc, #40]	@ (800087c <RCC_AHBPeriphClockCmd+0x3c>)
 8000854:	695a      	ldr	r2, [r3, #20]
 8000856:	4909      	ldr	r1, [pc, #36]	@ (800087c <RCC_AHBPeriphClockCmd+0x3c>)
 8000858:	687b      	ldr	r3, [r7, #4]
 800085a:	4313      	orrs	r3, r2
 800085c:	614b      	str	r3, [r1, #20]
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
  }
}
 800085e:	e006      	b.n	800086e <RCC_AHBPeriphClockCmd+0x2e>
    RCC->AHBENR &= ~RCC_AHBPeriph;
 8000860:	4b06      	ldr	r3, [pc, #24]	@ (800087c <RCC_AHBPeriphClockCmd+0x3c>)
 8000862:	695a      	ldr	r2, [r3, #20]
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	43db      	mvns	r3, r3
 8000868:	4904      	ldr	r1, [pc, #16]	@ (800087c <RCC_AHBPeriphClockCmd+0x3c>)
 800086a:	4013      	ands	r3, r2
 800086c:	614b      	str	r3, [r1, #20]
}
 800086e:	bf00      	nop
 8000870:	370c      	adds	r7, #12
 8000872:	46bd      	mov	sp, r7
 8000874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000878:	4770      	bx	lr
 800087a:	bf00      	nop
 800087c:	40021000 	.word	0x40021000

08000880 <TIM_ClearITPendingBit>:
  * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
  *      
  * @retval None
  */
void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 8000880:	b480      	push	{r7}
 8000882:	b083      	sub	sp, #12
 8000884:	af00      	add	r7, sp, #0
 8000886:	6078      	str	r0, [r7, #4]
 8000888:	460b      	mov	r3, r1
 800088a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 800088c:	887b      	ldrh	r3, [r7, #2]
 800088e:	43db      	mvns	r3, r3
 8000890:	b29b      	uxth	r3, r3
 8000892:	461a      	mov	r2, r3
 8000894:	687b      	ldr	r3, [r7, #4]
 8000896:	611a      	str	r2, [r3, #16]
}
 8000898:	bf00      	nop
 800089a:	370c      	adds	r7, #12
 800089c:	46bd      	mov	sp, r7
 800089e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008a2:	4770      	bx	lr

080008a4 <USART_SendData>:
  *         following values: USART1 or USART2 or USART3 or UART4 or UART5.
  * @param  Data: the data to transmit.
  * @retval None
  */
void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
 80008a4:	b480      	push	{r7}
 80008a6:	b083      	sub	sp, #12
 80008a8:	af00      	add	r7, sp, #0
 80008aa:	6078      	str	r0, [r7, #4]
 80008ac:	460b      	mov	r3, r1
 80008ae:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 

  /* Transmit Data */
  USARTx->TDR = (Data & (uint16_t)0x01FF);
 80008b0:	887b      	ldrh	r3, [r7, #2]
 80008b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80008b6:	b29a      	uxth	r2, r3
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	851a      	strh	r2, [r3, #40]	@ 0x28
}
 80008bc:	bf00      	nop
 80008be:	370c      	adds	r7, #12
 80008c0:	46bd      	mov	sp, r7
 80008c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008c6:	4770      	bx	lr

080008c8 <USART_ITConfig>:
  * @param  NewState: new state of the specified USARTx interrupts.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint32_t USART_IT, FunctionalState NewState)
{
 80008c8:	b480      	push	{r7}
 80008ca:	b089      	sub	sp, #36	@ 0x24
 80008cc:	af00      	add	r7, sp, #0
 80008ce:	60f8      	str	r0, [r7, #12]
 80008d0:	60b9      	str	r1, [r7, #8]
 80008d2:	4613      	mov	r3, r2
 80008d4:	71fb      	strb	r3, [r7, #7]
  uint32_t usartreg = 0, itpos = 0, itmask = 0;
 80008d6:	2300      	movs	r3, #0
 80008d8:	61bb      	str	r3, [r7, #24]
 80008da:	2300      	movs	r3, #0
 80008dc:	617b      	str	r3, [r7, #20]
 80008de:	2300      	movs	r3, #0
 80008e0:	613b      	str	r3, [r7, #16]
  uint32_t usartxbase = 0;
 80008e2:	2300      	movs	r3, #0
 80008e4:	61fb      	str	r3, [r7, #28]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_CONFIG_IT(USART_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  usartxbase = (uint32_t)USARTx;
 80008e6:	68fb      	ldr	r3, [r7, #12]
 80008e8:	61fb      	str	r3, [r7, #28]

  /* Get the USART register index */
  usartreg = (((uint16_t)USART_IT) >> 0x08);
 80008ea:	68bb      	ldr	r3, [r7, #8]
 80008ec:	b29b      	uxth	r3, r3
 80008ee:	0a1b      	lsrs	r3, r3, #8
 80008f0:	b29b      	uxth	r3, r3
 80008f2:	61bb      	str	r3, [r7, #24]

  /* Get the interrupt position */
  itpos = USART_IT & IT_MASK;
 80008f4:	68bb      	ldr	r3, [r7, #8]
 80008f6:	b2db      	uxtb	r3, r3
 80008f8:	617b      	str	r3, [r7, #20]
  itmask = (((uint32_t)0x01) << itpos);
 80008fa:	2201      	movs	r2, #1
 80008fc:	697b      	ldr	r3, [r7, #20]
 80008fe:	fa02 f303 	lsl.w	r3, r2, r3
 8000902:	613b      	str	r3, [r7, #16]

  if (usartreg == 0x02) /* The IT is in CR2 register */
 8000904:	69bb      	ldr	r3, [r7, #24]
 8000906:	2b02      	cmp	r3, #2
 8000908:	d103      	bne.n	8000912 <USART_ITConfig+0x4a>
  {
    usartxbase += 0x04;
 800090a:	69fb      	ldr	r3, [r7, #28]
 800090c:	3304      	adds	r3, #4
 800090e:	61fb      	str	r3, [r7, #28]
 8000910:	e005      	b.n	800091e <USART_ITConfig+0x56>
  }
  else if (usartreg == 0x03) /* The IT is in CR3 register */
 8000912:	69bb      	ldr	r3, [r7, #24]
 8000914:	2b03      	cmp	r3, #3
 8000916:	d102      	bne.n	800091e <USART_ITConfig+0x56>
  {
    usartxbase += 0x08;
 8000918:	69fb      	ldr	r3, [r7, #28]
 800091a:	3308      	adds	r3, #8
 800091c:	61fb      	str	r3, [r7, #28]
  }
  else /* The IT is in CR1 register */
  {
  }
  if (NewState != DISABLE)
 800091e:	79fb      	ldrb	r3, [r7, #7]
 8000920:	2b00      	cmp	r3, #0
 8000922:	d006      	beq.n	8000932 <USART_ITConfig+0x6a>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 8000924:	69fb      	ldr	r3, [r7, #28]
 8000926:	6819      	ldr	r1, [r3, #0]
 8000928:	69fb      	ldr	r3, [r7, #28]
 800092a:	693a      	ldr	r2, [r7, #16]
 800092c:	430a      	orrs	r2, r1
 800092e:	601a      	str	r2, [r3, #0]
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
  }
}
 8000930:	e006      	b.n	8000940 <USART_ITConfig+0x78>
    *(__IO uint32_t*)usartxbase &= ~itmask;
 8000932:	69fb      	ldr	r3, [r7, #28]
 8000934:	6819      	ldr	r1, [r3, #0]
 8000936:	693b      	ldr	r3, [r7, #16]
 8000938:	43da      	mvns	r2, r3
 800093a:	69fb      	ldr	r3, [r7, #28]
 800093c:	400a      	ands	r2, r1
 800093e:	601a      	str	r2, [r3, #0]
}
 8000940:	bf00      	nop
 8000942:	3724      	adds	r7, #36	@ 0x24
 8000944:	46bd      	mov	sp, r7
 8000946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800094a:	4770      	bx	lr

0800094c <USART_GetFlagStatus>:
  *         @arg USART_FLAG_FE:  Framing Error flag.
  *         @arg USART_FLAG_PE:  Parity Error flag.
  * @retval The new state of USART_FLAG (SET or RESET).
  */
FlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, uint32_t USART_FLAG)
{
 800094c:	b480      	push	{r7}
 800094e:	b085      	sub	sp, #20
 8000950:	af00      	add	r7, sp, #0
 8000952:	6078      	str	r0, [r7, #4]
 8000954:	6039      	str	r1, [r7, #0]
  FlagStatus bitstatus = RESET;
 8000956:	2300      	movs	r3, #0
 8000958:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_FLAG(USART_FLAG));
  
  if ((USARTx->ISR & USART_FLAG) != (uint16_t)RESET)
 800095a:	687b      	ldr	r3, [r7, #4]
 800095c:	69da      	ldr	r2, [r3, #28]
 800095e:	683b      	ldr	r3, [r7, #0]
 8000960:	4013      	ands	r3, r2
 8000962:	2b00      	cmp	r3, #0
 8000964:	d002      	beq.n	800096c <USART_GetFlagStatus+0x20>
  {
    bitstatus = SET;
 8000966:	2301      	movs	r3, #1
 8000968:	73fb      	strb	r3, [r7, #15]
 800096a:	e001      	b.n	8000970 <USART_GetFlagStatus+0x24>
  }
  else
  {
    bitstatus = RESET;
 800096c:	2300      	movs	r3, #0
 800096e:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000970:	7bfb      	ldrb	r3, [r7, #15]
}
 8000972:	4618      	mov	r0, r3
 8000974:	3714      	adds	r7, #20
 8000976:	46bd      	mov	sp, r7
 8000978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800097c:	4770      	bx	lr

0800097e <USART_GetITStatus>:
  *         @arg USART_IT_FE:  Framing Error interrupt.
  *         @arg USART_IT_PE:  Parity Error interrupt.
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint32_t USART_IT)
{
 800097e:	b480      	push	{r7}
 8000980:	b087      	sub	sp, #28
 8000982:	af00      	add	r7, sp, #0
 8000984:	6078      	str	r0, [r7, #4]
 8000986:	6039      	str	r1, [r7, #0]
  uint32_t bitpos = 0, itmask = 0, usartreg = 0;
 8000988:	2300      	movs	r3, #0
 800098a:	60fb      	str	r3, [r7, #12]
 800098c:	2300      	movs	r3, #0
 800098e:	617b      	str	r3, [r7, #20]
 8000990:	2300      	movs	r3, #0
 8000992:	60bb      	str	r3, [r7, #8]
  ITStatus bitstatus = RESET;
 8000994:	2300      	movs	r3, #0
 8000996:	74fb      	strb	r3, [r7, #19]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_GET_IT(USART_IT)); 
  
  /* Get the USART register index */
  usartreg = (((uint16_t)USART_IT) >> 0x08);
 8000998:	683b      	ldr	r3, [r7, #0]
 800099a:	b29b      	uxth	r3, r3
 800099c:	0a1b      	lsrs	r3, r3, #8
 800099e:	b29b      	uxth	r3, r3
 80009a0:	60bb      	str	r3, [r7, #8]
  /* Get the interrupt position */
  itmask = USART_IT & IT_MASK;
 80009a2:	683b      	ldr	r3, [r7, #0]
 80009a4:	b2db      	uxtb	r3, r3
 80009a6:	617b      	str	r3, [r7, #20]
  itmask = (uint32_t)0x01 << itmask;
 80009a8:	2201      	movs	r2, #1
 80009aa:	697b      	ldr	r3, [r7, #20]
 80009ac:	fa02 f303 	lsl.w	r3, r2, r3
 80009b0:	617b      	str	r3, [r7, #20]
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 80009b2:	68bb      	ldr	r3, [r7, #8]
 80009b4:	2b01      	cmp	r3, #1
 80009b6:	d105      	bne.n	80009c4 <USART_GetITStatus+0x46>
  {
    itmask &= USARTx->CR1;
 80009b8:	687b      	ldr	r3, [r7, #4]
 80009ba:	681b      	ldr	r3, [r3, #0]
 80009bc:	697a      	ldr	r2, [r7, #20]
 80009be:	4013      	ands	r3, r2
 80009c0:	617b      	str	r3, [r7, #20]
 80009c2:	e00d      	b.n	80009e0 <USART_GetITStatus+0x62>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 80009c4:	68bb      	ldr	r3, [r7, #8]
 80009c6:	2b02      	cmp	r3, #2
 80009c8:	d105      	bne.n	80009d6 <USART_GetITStatus+0x58>
  {
    itmask &= USARTx->CR2;
 80009ca:	687b      	ldr	r3, [r7, #4]
 80009cc:	685b      	ldr	r3, [r3, #4]
 80009ce:	697a      	ldr	r2, [r7, #20]
 80009d0:	4013      	ands	r3, r2
 80009d2:	617b      	str	r3, [r7, #20]
 80009d4:	e004      	b.n	80009e0 <USART_GetITStatus+0x62>
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 80009d6:	687b      	ldr	r3, [r7, #4]
 80009d8:	689b      	ldr	r3, [r3, #8]
 80009da:	697a      	ldr	r2, [r7, #20]
 80009dc:	4013      	ands	r3, r2
 80009de:	617b      	str	r3, [r7, #20]
  }
  
  bitpos = USART_IT >> 0x10;
 80009e0:	683b      	ldr	r3, [r7, #0]
 80009e2:	0c1b      	lsrs	r3, r3, #16
 80009e4:	60fb      	str	r3, [r7, #12]
  bitpos = (uint32_t)0x01 << bitpos;
 80009e6:	2201      	movs	r2, #1
 80009e8:	68fb      	ldr	r3, [r7, #12]
 80009ea:	fa02 f303 	lsl.w	r3, r2, r3
 80009ee:	60fb      	str	r3, [r7, #12]
  bitpos &= USARTx->ISR;
 80009f0:	687b      	ldr	r3, [r7, #4]
 80009f2:	69db      	ldr	r3, [r3, #28]
 80009f4:	68fa      	ldr	r2, [r7, #12]
 80009f6:	4013      	ands	r3, r2
 80009f8:	60fb      	str	r3, [r7, #12]
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 80009fa:	697b      	ldr	r3, [r7, #20]
 80009fc:	2b00      	cmp	r3, #0
 80009fe:	d005      	beq.n	8000a0c <USART_GetITStatus+0x8e>
 8000a00:	68fb      	ldr	r3, [r7, #12]
 8000a02:	2b00      	cmp	r3, #0
 8000a04:	d002      	beq.n	8000a0c <USART_GetITStatus+0x8e>
  {
    bitstatus = SET;
 8000a06:	2301      	movs	r3, #1
 8000a08:	74fb      	strb	r3, [r7, #19]
 8000a0a:	e001      	b.n	8000a10 <USART_GetITStatus+0x92>
  }
  else
  {
    bitstatus = RESET;
 8000a0c:	2300      	movs	r3, #0
 8000a0e:	74fb      	strb	r3, [r7, #19]
  }
  
  return bitstatus;  
 8000a10:	7cfb      	ldrb	r3, [r7, #19]
}
 8000a12:	4618      	mov	r0, r3
 8000a14:	371c      	adds	r7, #28
 8000a16:	46bd      	mov	sp, r7
 8000a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a1c:	4770      	bx	lr
	...

08000a20 <NVIC_EnableIRQ>:
    The interrupt number cannot be a negative value.

    \param [in]      IRQn  Number of the external interrupt to enable
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000a20:	b480      	push	{r7}
 8000a22:	b083      	sub	sp, #12
 8000a24:	af00      	add	r7, sp, #0
 8000a26:	4603      	mov	r3, r0
 8000a28:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
 8000a2a:	79fb      	ldrb	r3, [r7, #7]
 8000a2c:	f003 031f 	and.w	r3, r3, #31
 8000a30:	2201      	movs	r2, #1
 8000a32:	fa02 f103 	lsl.w	r1, r2, r3
 8000a36:	4a06      	ldr	r2, [pc, #24]	@ (8000a50 <NVIC_EnableIRQ+0x30>)
 8000a38:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a3c:	095b      	lsrs	r3, r3, #5
 8000a3e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8000a42:	bf00      	nop
 8000a44:	370c      	adds	r7, #12
 8000a46:	46bd      	mov	sp, r7
 8000a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a4c:	4770      	bx	lr
 8000a4e:	bf00      	nop
 8000a50:	e000e100 	.word	0xe000e100

08000a54 <uart_put_char>:
        UART_COUNT--;
    }
    return val;
}

void uart_put_char(uint8_t c) {
 8000a54:	b580      	push	{r7, lr}
 8000a56:	b082      	sub	sp, #8
 8000a58:	af00      	add	r7, sp, #0
 8000a5a:	4603      	mov	r3, r0
 8000a5c:	71fb      	strb	r3, [r7, #7]
    USART_SendData(USART2, (uint8_t)c);
 8000a5e:	79fb      	ldrb	r3, [r7, #7]
 8000a60:	b29b      	uxth	r3, r3
 8000a62:	4619      	mov	r1, r3
 8000a64:	4807      	ldr	r0, [pc, #28]	@ (8000a84 <uart_put_char+0x30>)
 8000a66:	f7ff ff1d 	bl	80008a4 <USART_SendData>
    while(USART_GetFlagStatus(USART2, USART_FLAG_TXE)  == RESET){}
 8000a6a:	bf00      	nop
 8000a6c:	2180      	movs	r1, #128	@ 0x80
 8000a6e:	4805      	ldr	r0, [pc, #20]	@ (8000a84 <uart_put_char+0x30>)
 8000a70:	f7ff ff6c 	bl	800094c <USART_GetFlagStatus>
 8000a74:	4603      	mov	r3, r0
 8000a76:	2b00      	cmp	r3, #0
 8000a78:	d0f8      	beq.n	8000a6c <uart_put_char+0x18>
}
 8000a7a:	bf00      	nop
 8000a7c:	bf00      	nop
 8000a7e:	3708      	adds	r7, #8
 8000a80:	46bd      	mov	sp, r7
 8000a82:	bd80      	pop	{r7, pc}
 8000a84:	40004400 	.word	0x40004400

08000a88 <_write_r>:

int _write_r(struct _reent *r, int file, char *ptr, int len) {
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	b086      	sub	sp, #24
 8000a8c:	af00      	add	r7, sp, #0
 8000a8e:	60f8      	str	r0, [r7, #12]
 8000a90:	60b9      	str	r1, [r7, #8]
 8000a92:	607a      	str	r2, [r7, #4]
 8000a94:	603b      	str	r3, [r7, #0]
    int n;

    for (n = 0; n < len; n++) {
 8000a96:	2300      	movs	r3, #0
 8000a98:	617b      	str	r3, [r7, #20]
 8000a9a:	e012      	b.n	8000ac2 <_write_r+0x3a>
        if (ptr[n] == '\n') {
 8000a9c:	697b      	ldr	r3, [r7, #20]
 8000a9e:	687a      	ldr	r2, [r7, #4]
 8000aa0:	4413      	add	r3, r2
 8000aa2:	781b      	ldrb	r3, [r3, #0]
 8000aa4:	2b0a      	cmp	r3, #10
 8000aa6:	d102      	bne.n	8000aae <_write_r+0x26>
            uart_put_char('\r');
 8000aa8:	200d      	movs	r0, #13
 8000aaa:	f7ff ffd3 	bl	8000a54 <uart_put_char>
        }
        uart_put_char(ptr[n] & (uint16_t)0x01FF);
 8000aae:	697b      	ldr	r3, [r7, #20]
 8000ab0:	687a      	ldr	r2, [r7, #4]
 8000ab2:	4413      	add	r3, r2
 8000ab4:	781b      	ldrb	r3, [r3, #0]
 8000ab6:	4618      	mov	r0, r3
 8000ab8:	f7ff ffcc 	bl	8000a54 <uart_put_char>
    for (n = 0; n < len; n++) {
 8000abc:	697b      	ldr	r3, [r7, #20]
 8000abe:	3301      	adds	r3, #1
 8000ac0:	617b      	str	r3, [r7, #20]
 8000ac2:	697a      	ldr	r2, [r7, #20]
 8000ac4:	683b      	ldr	r3, [r7, #0]
 8000ac6:	429a      	cmp	r2, r3
 8000ac8:	dbe8      	blt.n	8000a9c <_write_r+0x14>
    }

    return len;
 8000aca:	683b      	ldr	r3, [r7, #0]
}
 8000acc:	4618      	mov	r0, r3
 8000ace:	3718      	adds	r7, #24
 8000ad0:	46bd      	mov	sp, r7
 8000ad2:	bd80      	pop	{r7, pc}

08000ad4 <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	af00      	add	r7, sp, #0
    if(USART_GetITStatus(USART2, USART_IT_RXNE) != RESET)
 8000ad8:	4915      	ldr	r1, [pc, #84]	@ (8000b30 <USART2_IRQHandler+0x5c>)
 8000ada:	4816      	ldr	r0, [pc, #88]	@ (8000b34 <USART2_IRQHandler+0x60>)
 8000adc:	f7ff ff4f 	bl	800097e <USART_GetITStatus>
 8000ae0:	4603      	mov	r3, r0
 8000ae2:	2b00      	cmp	r3, #0
 8000ae4:	d021      	beq.n	8000b2a <USART2_IRQHandler+0x56>
    {
        UART_BUFFER[UART_END_IDX++] = (uint8_t)(USART2->RDR & 0xFF);
 8000ae6:	4b13      	ldr	r3, [pc, #76]	@ (8000b34 <USART2_IRQHandler+0x60>)
 8000ae8:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8000aea:	b299      	uxth	r1, r3
 8000aec:	4b12      	ldr	r3, [pc, #72]	@ (8000b38 <USART2_IRQHandler+0x64>)
 8000aee:	781b      	ldrb	r3, [r3, #0]
 8000af0:	b2db      	uxtb	r3, r3
 8000af2:	1c5a      	adds	r2, r3, #1
 8000af4:	b2d0      	uxtb	r0, r2
 8000af6:	4a10      	ldr	r2, [pc, #64]	@ (8000b38 <USART2_IRQHandler+0x64>)
 8000af8:	7010      	strb	r0, [r2, #0]
 8000afa:	461a      	mov	r2, r3
 8000afc:	b2c9      	uxtb	r1, r1
 8000afe:	4b0f      	ldr	r3, [pc, #60]	@ (8000b3c <USART2_IRQHandler+0x68>)
 8000b00:	5499      	strb	r1, [r3, r2]
        if (UART_COUNT == UART_BUFFER_LENGTH-1){
 8000b02:	4b0f      	ldr	r3, [pc, #60]	@ (8000b40 <USART2_IRQHandler+0x6c>)
 8000b04:	781b      	ldrb	r3, [r3, #0]
 8000b06:	b2db      	uxtb	r3, r3
 8000b08:	2bff      	cmp	r3, #255	@ 0xff
 8000b0a:	d107      	bne.n	8000b1c <USART2_IRQHandler+0x48>
            UART_START_IDX++;
 8000b0c:	4b0d      	ldr	r3, [pc, #52]	@ (8000b44 <USART2_IRQHandler+0x70>)
 8000b0e:	781b      	ldrb	r3, [r3, #0]
 8000b10:	b2db      	uxtb	r3, r3
 8000b12:	3301      	adds	r3, #1
 8000b14:	b2da      	uxtb	r2, r3
 8000b16:	4b0b      	ldr	r3, [pc, #44]	@ (8000b44 <USART2_IRQHandler+0x70>)
 8000b18:	701a      	strb	r2, [r3, #0]
        } else {
            UART_COUNT++;
        }
    }
}
 8000b1a:	e006      	b.n	8000b2a <USART2_IRQHandler+0x56>
            UART_COUNT++;
 8000b1c:	4b08      	ldr	r3, [pc, #32]	@ (8000b40 <USART2_IRQHandler+0x6c>)
 8000b1e:	781b      	ldrb	r3, [r3, #0]
 8000b20:	b2db      	uxtb	r3, r3
 8000b22:	3301      	adds	r3, #1
 8000b24:	b2da      	uxtb	r2, r3
 8000b26:	4b06      	ldr	r3, [pc, #24]	@ (8000b40 <USART2_IRQHandler+0x6c>)
 8000b28:	701a      	strb	r2, [r3, #0]
}
 8000b2a:	bf00      	nop
 8000b2c:	bd80      	pop	{r7, pc}
 8000b2e:	bf00      	nop
 8000b30:	00050105 	.word	0x00050105
 8000b34:	40004400 	.word	0x40004400
 8000b38:	20000178 	.word	0x20000178
 8000b3c:	20000078 	.word	0x20000078
 8000b40:	2000017a 	.word	0x2000017a
 8000b44:	20000179 	.word	0x20000179

08000b48 <uart_init>:

uint8_t uart_get_count(){
    return UART_COUNT;
}

void uart_init(uint32_t baud) {
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	b094      	sub	sp, #80	@ 0x50
 8000b4c:	af00      	add	r7, sp, #0
 8000b4e:	6078      	str	r0, [r7, #4]
    setbuf(stdout, NULL); // Set stdout to disable line buffering
 8000b50:	4b86      	ldr	r3, [pc, #536]	@ (8000d6c <uart_init+0x224>)
 8000b52:	681b      	ldr	r3, [r3, #0]
 8000b54:	689b      	ldr	r3, [r3, #8]
 8000b56:	2100      	movs	r1, #0
 8000b58:	4618      	mov	r0, r3
 8000b5a:	f000 fe89 	bl	8001870 <setbuf>
    setbuf(stdin,  NULL); // Set stdin  to disable line buffering
 8000b5e:	4b83      	ldr	r3, [pc, #524]	@ (8000d6c <uart_init+0x224>)
 8000b60:	681b      	ldr	r3, [r3, #0]
 8000b62:	685b      	ldr	r3, [r3, #4]
 8000b64:	2100      	movs	r1, #0
 8000b66:	4618      	mov	r0, r3
 8000b68:	f000 fe82 	bl	8001870 <setbuf>

    // Enable Clocks
    RCC->AHBENR  |= RCC_AHBPeriph_GPIOA;    // Enable Clock for GPIO Bank A
 8000b6c:	4b80      	ldr	r3, [pc, #512]	@ (8000d70 <uart_init+0x228>)
 8000b6e:	695b      	ldr	r3, [r3, #20]
 8000b70:	4a7f      	ldr	r2, [pc, #508]	@ (8000d70 <uart_init+0x228>)
 8000b72:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000b76:	6153      	str	r3, [r2, #20]
    RCC->APB1ENR |= RCC_APB1Periph_USART2;  // Enable Clock for USART2
 8000b78:	4b7d      	ldr	r3, [pc, #500]	@ (8000d70 <uart_init+0x228>)
 8000b7a:	69db      	ldr	r3, [r3, #28]
 8000b7c:	4a7c      	ldr	r2, [pc, #496]	@ (8000d70 <uart_init+0x228>)
 8000b7e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000b82:	61d3      	str	r3, [r2, #28]

    // Connect pins to USART2
    GPIOA->AFR[2 >> 0x03] &= ~(0x0000000F << ((2 & 0x00000007) * 4)); // Clear alternate function for PA2
 8000b84:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000b88:	6a1b      	ldr	r3, [r3, #32]
 8000b8a:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000b8e:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8000b92:	6213      	str	r3, [r2, #32]
    GPIOA->AFR[2 >> 0x03] |=  (0x00000007 << ((2 & 0x00000007) * 4)); // Set alternate 7 function for PA2
 8000b94:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000b98:	6a1b      	ldr	r3, [r3, #32]
 8000b9a:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000b9e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8000ba2:	6213      	str	r3, [r2, #32]
    GPIOA->AFR[3 >> 0x03] &= ~(0x0000000F << ((3 & 0x00000007) * 4)); // Clear alternate function for PA3
 8000ba4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000ba8:	6a1b      	ldr	r3, [r3, #32]
 8000baa:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000bae:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8000bb2:	6213      	str	r3, [r2, #32]
    GPIOA->AFR[3 >> 0x03] |=  (0x00000007 << ((3 & 0x00000007) * 4)); // Set alternate 7 function for PA3
 8000bb4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000bb8:	6a1b      	ldr	r3, [r3, #32]
 8000bba:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000bbe:	f443 43e0 	orr.w	r3, r3, #28672	@ 0x7000
 8000bc2:	6213      	str	r3, [r2, #32]

    // Configure pins PA2 and PA3 for 10 MHz alternate function
    GPIOA->OSPEEDR &= ~(0x00000003 << (2 * 2) | 0x00000003 << (3 * 2));    // Clear speed register
 8000bc4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000bc8:	689b      	ldr	r3, [r3, #8]
 8000bca:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000bce:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8000bd2:	6093      	str	r3, [r2, #8]
    GPIOA->OSPEEDR |=  (0x00000001 << (2 * 2) | 0x00000001 << (3 * 2));    // set speed register (0x01 - 10 MHz, 0x02 - 2 MHz, 0x03 - 50 MHz)
 8000bd4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000bd8:	689b      	ldr	r3, [r3, #8]
 8000bda:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000bde:	f043 0350 	orr.w	r3, r3, #80	@ 0x50
 8000be2:	6093      	str	r3, [r2, #8]
    GPIOA->OTYPER  &= ~(0x0001     << (2)     | 0x0001     << (3));        // Clear output type register
 8000be4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000be8:	889b      	ldrh	r3, [r3, #4]
 8000bea:	b29b      	uxth	r3, r3
 8000bec:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000bf0:	f023 030c 	bic.w	r3, r3, #12
 8000bf4:	b29b      	uxth	r3, r3
 8000bf6:	8093      	strh	r3, [r2, #4]
    GPIOA->OTYPER  |=  (0x0000     << (2)     | 0x0000     << (3));        // Set output type register (0x00 - Push pull, 0x01 - Open drain)
 8000bf8:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000bfc:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000c00:	8892      	ldrh	r2, [r2, #4]
 8000c02:	b292      	uxth	r2, r2
 8000c04:	809a      	strh	r2, [r3, #4]
    GPIOA->MODER   &= ~(0x00000003 << (2 * 2) | 0x00000003 << (3 * 2));    // Clear mode register
 8000c06:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000c0a:	681b      	ldr	r3, [r3, #0]
 8000c0c:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000c10:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8000c14:	6013      	str	r3, [r2, #0]
    GPIOA->MODER   |=  (0x00000002 << (2 * 2) | 0x00000002 << (3 * 2));    // Set mode register (0x00 - Input, 0x01 - Output, 0x02 - Alternate Function, 0x03 - Analog in/out)
 8000c16:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000c1a:	681b      	ldr	r3, [r3, #0]
 8000c1c:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000c20:	f043 03a0 	orr.w	r3, r3, #160	@ 0xa0
 8000c24:	6013      	str	r3, [r2, #0]
    GPIOA->PUPDR   &= ~(0x00000003 << (2 * 2) | 0x00000003 << (3 * 2));    // Clear push/pull register
 8000c26:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000c2a:	68db      	ldr	r3, [r3, #12]
 8000c2c:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000c30:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8000c34:	60d3      	str	r3, [r2, #12]
    GPIOA->PUPDR   |=  (0x00000001 << (2 * 2) | 0x00000001 << (3 * 2));    // Set push/pull register (0x00 - No pull, 0x01 - Pull-up, 0x02 - Pull-down)
 8000c36:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000c3a:	68db      	ldr	r3, [r3, #12]
 8000c3c:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000c40:	f043 0350 	orr.w	r3, r3, #80	@ 0x50
 8000c44:	60d3      	str	r3, [r2, #12]

    //Configure USART2
    USART2->CR1 &= ~0x00000001; // Disable USART2
 8000c46:	4b4b      	ldr	r3, [pc, #300]	@ (8000d74 <uart_init+0x22c>)
 8000c48:	681b      	ldr	r3, [r3, #0]
 8000c4a:	4a4a      	ldr	r2, [pc, #296]	@ (8000d74 <uart_init+0x22c>)
 8000c4c:	f023 0301 	bic.w	r3, r3, #1
 8000c50:	6013      	str	r3, [r2, #0]
    USART2->CR2 &= ~0x00003000; // Clear CR2 Configuration
 8000c52:	4b48      	ldr	r3, [pc, #288]	@ (8000d74 <uart_init+0x22c>)
 8000c54:	685b      	ldr	r3, [r3, #4]
 8000c56:	4a47      	ldr	r2, [pc, #284]	@ (8000d74 <uart_init+0x22c>)
 8000c58:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8000c5c:	6053      	str	r3, [r2, #4]
    USART2->CR2 |=  0x00000000; // Set 1 stop bits
 8000c5e:	4b45      	ldr	r3, [pc, #276]	@ (8000d74 <uart_init+0x22c>)
 8000c60:	4a44      	ldr	r2, [pc, #272]	@ (8000d74 <uart_init+0x22c>)
 8000c62:	685b      	ldr	r3, [r3, #4]
 8000c64:	6053      	str	r3, [r2, #4]
    USART2->CR1 &= ~(0x00001000 | 0x00000400 | 0x00000200 | 0x00000008 | 0x00000004); // Clear CR1 Configuration
 8000c66:	4b43      	ldr	r3, [pc, #268]	@ (8000d74 <uart_init+0x22c>)
 8000c68:	681b      	ldr	r3, [r3, #0]
 8000c6a:	4a42      	ldr	r2, [pc, #264]	@ (8000d74 <uart_init+0x22c>)
 8000c6c:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8000c70:	f023 030c 	bic.w	r3, r3, #12
 8000c74:	6013      	str	r3, [r2, #0]
    USART2->CR1 |=  0x00000000; // Set word length to 8 bits
 8000c76:	4b3f      	ldr	r3, [pc, #252]	@ (8000d74 <uart_init+0x22c>)
 8000c78:	4a3e      	ldr	r2, [pc, #248]	@ (8000d74 <uart_init+0x22c>)
 8000c7a:	681b      	ldr	r3, [r3, #0]
 8000c7c:	6013      	str	r3, [r2, #0]
    USART2->CR1 |=  0x00000000; // Set parity bits to none
 8000c7e:	4b3d      	ldr	r3, [pc, #244]	@ (8000d74 <uart_init+0x22c>)
 8000c80:	4a3c      	ldr	r2, [pc, #240]	@ (8000d74 <uart_init+0x22c>)
 8000c82:	681b      	ldr	r3, [r3, #0]
 8000c84:	6013      	str	r3, [r2, #0]
    USART2->CR1 |=  0x00000004 | 0x00000008; // Set mode to RX and TX
 8000c86:	4b3b      	ldr	r3, [pc, #236]	@ (8000d74 <uart_init+0x22c>)
 8000c88:	681b      	ldr	r3, [r3, #0]
 8000c8a:	4a3a      	ldr	r2, [pc, #232]	@ (8000d74 <uart_init+0x22c>)
 8000c8c:	f043 030c 	orr.w	r3, r3, #12
 8000c90:	6013      	str	r3, [r2, #0]
    USART2->CR3 &= ~(0x00000100 | 0x00000200); // Clear CR3 Configuration
 8000c92:	4b38      	ldr	r3, [pc, #224]	@ (8000d74 <uart_init+0x22c>)
 8000c94:	689b      	ldr	r3, [r3, #8]
 8000c96:	4a37      	ldr	r2, [pc, #220]	@ (8000d74 <uart_init+0x22c>)
 8000c98:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8000c9c:	6093      	str	r3, [r2, #8]
    USART2->CR3 |=  0x00000000; // Set hardware flow control to none
 8000c9e:	4b35      	ldr	r3, [pc, #212]	@ (8000d74 <uart_init+0x22c>)
 8000ca0:	4a34      	ldr	r2, [pc, #208]	@ (8000d74 <uart_init+0x22c>)
 8000ca2:	689b      	ldr	r3, [r3, #8]
 8000ca4:	6093      	str	r3, [r2, #8]

    uint32_t divider = 0, apbclock = 0, tmpreg = 0;
 8000ca6:	2300      	movs	r3, #0
 8000ca8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8000caa:	2300      	movs	r3, #0
 8000cac:	647b      	str	r3, [r7, #68]	@ 0x44
 8000cae:	2300      	movs	r3, #0
 8000cb0:	64bb      	str	r3, [r7, #72]	@ 0x48
    RCC_ClocksTypeDef RCC_ClocksStatus;
    RCC_GetClocksFreq(&RCC_ClocksStatus); // Get USART2 Clock frequency
 8000cb2:	f107 0308 	add.w	r3, r7, #8
 8000cb6:	4618      	mov	r0, r3
 8000cb8:	f7ff fbae 	bl	8000418 <RCC_GetClocksFreq>
    apbclock = RCC_ClocksStatus.USART2CLK_Frequency;
 8000cbc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000cbe:	647b      	str	r3, [r7, #68]	@ 0x44

    if ((USART2->CR1 & 0x00008000) != 0) {
 8000cc0:	4b2c      	ldr	r3, [pc, #176]	@ (8000d74 <uart_init+0x22c>)
 8000cc2:	681b      	ldr	r3, [r3, #0]
 8000cc4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000cc8:	2b00      	cmp	r3, #0
 8000cca:	d010      	beq.n	8000cee <uart_init+0x1a6>
      // (divider * 10) computing in case Oversampling mode is 8 Samples
      divider = (2 * apbclock) / baud;
 8000ccc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000cce:	005a      	lsls	r2, r3, #1
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	fbb2 f3f3 	udiv	r3, r2, r3
 8000cd6:	64fb      	str	r3, [r7, #76]	@ 0x4c
      tmpreg  = (2 * apbclock) % baud;
 8000cd8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000cda:	005b      	lsls	r3, r3, #1
 8000cdc:	687a      	ldr	r2, [r7, #4]
 8000cde:	fbb3 f2f2 	udiv	r2, r3, r2
 8000ce2:	6879      	ldr	r1, [r7, #4]
 8000ce4:	fb01 f202 	mul.w	r2, r1, r2
 8000ce8:	1a9b      	subs	r3, r3, r2
 8000cea:	64bb      	str	r3, [r7, #72]	@ 0x48
 8000cec:	e00d      	b.n	8000d0a <uart_init+0x1c2>
    } else {
      // (divider * 10) computing in case Oversampling mode is 16 Samples
      divider = apbclock / baud;
 8000cee:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	fbb2 f3f3 	udiv	r3, r2, r3
 8000cf6:	64fb      	str	r3, [r7, #76]	@ 0x4c
      tmpreg  = apbclock % baud;
 8000cf8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000cfa:	687a      	ldr	r2, [r7, #4]
 8000cfc:	fbb3 f2f2 	udiv	r2, r3, r2
 8000d00:	6879      	ldr	r1, [r7, #4]
 8000d02:	fb01 f202 	mul.w	r2, r1, r2
 8000d06:	1a9b      	subs	r3, r3, r2
 8000d08:	64bb      	str	r3, [r7, #72]	@ 0x48
    }

    if (tmpreg >=  baud / 2) {
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	085b      	lsrs	r3, r3, #1
 8000d0e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8000d10:	429a      	cmp	r2, r3
 8000d12:	d302      	bcc.n	8000d1a <uart_init+0x1d2>
        divider++;
 8000d14:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000d16:	3301      	adds	r3, #1
 8000d18:	64fb      	str	r3, [r7, #76]	@ 0x4c
    }

    if ((USART2->CR1 & 0x00008000) != 0) {
 8000d1a:	4b16      	ldr	r3, [pc, #88]	@ (8000d74 <uart_init+0x22c>)
 8000d1c:	681b      	ldr	r3, [r3, #0]
 8000d1e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	d00b      	beq.n	8000d3e <uart_init+0x1f6>
        // get the LSB of divider and shift it to the right by 1 bit
        tmpreg = (divider & (uint16_t)0x000F) >> 1;
 8000d26:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000d28:	085b      	lsrs	r3, r3, #1
 8000d2a:	f003 0307 	and.w	r3, r3, #7
 8000d2e:	64bb      	str	r3, [r7, #72]	@ 0x48
        // update the divider value
        divider = (divider & (uint16_t)0xFFF0) | tmpreg;
 8000d30:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8000d32:	f64f 73f0 	movw	r3, #65520	@ 0xfff0
 8000d36:	4013      	ands	r3, r2
 8000d38:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8000d3a:	4313      	orrs	r3, r2
 8000d3c:	64fb      	str	r3, [r7, #76]	@ 0x4c
    }

    USART2->BRR = (uint16_t)divider; // Configure baud rate
 8000d3e:	4b0d      	ldr	r3, [pc, #52]	@ (8000d74 <uart_init+0x22c>)
 8000d40:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8000d42:	b292      	uxth	r2, r2
 8000d44:	819a      	strh	r2, [r3, #12]
    USART2->CR1 |= 0x00000001; // Enable USART2
 8000d46:	4b0b      	ldr	r3, [pc, #44]	@ (8000d74 <uart_init+0x22c>)
 8000d48:	681b      	ldr	r3, [r3, #0]
 8000d4a:	4a0a      	ldr	r2, [pc, #40]	@ (8000d74 <uart_init+0x22c>)
 8000d4c:	f043 0301 	orr.w	r3, r3, #1
 8000d50:	6013      	str	r3, [r2, #0]

    USART_ITConfig(USART2, USART_IT_RXNE, ENABLE);
 8000d52:	2201      	movs	r2, #1
 8000d54:	4908      	ldr	r1, [pc, #32]	@ (8000d78 <uart_init+0x230>)
 8000d56:	4807      	ldr	r0, [pc, #28]	@ (8000d74 <uart_init+0x22c>)
 8000d58:	f7ff fdb6 	bl	80008c8 <USART_ITConfig>
    NVIC_EnableIRQ(USART2_IRQn);
 8000d5c:	2026      	movs	r0, #38	@ 0x26
 8000d5e:	f7ff fe5f 	bl	8000a20 <NVIC_EnableIRQ>
}
 8000d62:	bf00      	nop
 8000d64:	3750      	adds	r7, #80	@ 0x50
 8000d66:	46bd      	mov	sp, r7
 8000d68:	bd80      	pop	{r7, pc}
 8000d6a:	bf00      	nop
 8000d6c:	2000000c 	.word	0x2000000c
 8000d70:	40021000 	.word	0x40021000
 8000d74:	40004400 	.word	0x40004400
 8000d78:	00050105 	.word	0x00050105

08000d7c <initJoystick>:

#include "stm32f30x_conf.h" // STM32 config
#include "30010_io.h" 		// Input/output library for this course


void initJoystick(){
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	b082      	sub	sp, #8
 8000d80:	af00      	add	r7, sp, #0
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOB,ENABLE);
 8000d82:	2101      	movs	r1, #1
 8000d84:	f44f 2080 	mov.w	r0, #262144	@ 0x40000
 8000d88:	f7ff fd5a 	bl	8000840 <RCC_AHBPeriphClockCmd>
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOC,ENABLE);
 8000d8c:	2101      	movs	r1, #1
 8000d8e:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8000d92:	f7ff fd55 	bl	8000840 <RCC_AHBPeriphClockCmd>
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA,ENABLE);
 8000d96:	2101      	movs	r1, #1
 8000d98:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 8000d9c:	f7ff fd50 	bl	8000840 <RCC_AHBPeriphClockCmd>
	GPIO_InitTypeDef GPIO_InitStructAll;

	GPIO_StructInit(&GPIO_InitStructAll);
 8000da0:	463b      	mov	r3, r7
 8000da2:	4618      	mov	r0, r3
 8000da4:	f7ff fb02 	bl	80003ac <GPIO_StructInit>
	GPIO_InitStructAll.GPIO_Mode = GPIO_Mode_IN;
 8000da8:	2300      	movs	r3, #0
 8000daa:	713b      	strb	r3, [r7, #4]
	GPIO_InitStructAll.GPIO_PuPd = GPIO_PuPd_DOWN;
 8000dac:	2302      	movs	r3, #2
 8000dae:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStructAll.GPIO_Pin = GPIO_Pin_4;
 8000db0:	2310      	movs	r3, #16
 8000db2:	603b      	str	r3, [r7, #0]
	GPIO_Init(GPIOA, &GPIO_InitStructAll);
 8000db4:	463b      	mov	r3, r7
 8000db6:	4619      	mov	r1, r3
 8000db8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000dbc:	f7ff fa60 	bl	8000280 <GPIO_Init>

	GPIO_StructInit(&GPIO_InitStructAll);
 8000dc0:	463b      	mov	r3, r7
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	f7ff faf2 	bl	80003ac <GPIO_StructInit>
	GPIO_InitStructAll.GPIO_Mode = GPIO_Mode_IN;
 8000dc8:	2300      	movs	r3, #0
 8000dca:	713b      	strb	r3, [r7, #4]
	GPIO_InitStructAll.GPIO_PuPd = GPIO_PuPd_DOWN;
 8000dcc:	2302      	movs	r3, #2
 8000dce:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStructAll.GPIO_Pin = GPIO_Pin_5 | GPIO_Pin_0;
 8000dd0:	2321      	movs	r3, #33	@ 0x21
 8000dd2:	603b      	str	r3, [r7, #0]
	GPIO_Init(GPIOB, &GPIO_InitStructAll);
 8000dd4:	463b      	mov	r3, r7
 8000dd6:	4619      	mov	r1, r3
 8000dd8:	480a      	ldr	r0, [pc, #40]	@ (8000e04 <initJoystick+0x88>)
 8000dda:	f7ff fa51 	bl	8000280 <GPIO_Init>

	GPIO_StructInit(&GPIO_InitStructAll);
 8000dde:	463b      	mov	r3, r7
 8000de0:	4618      	mov	r0, r3
 8000de2:	f7ff fae3 	bl	80003ac <GPIO_StructInit>
	GPIO_InitStructAll.GPIO_Mode = GPIO_Mode_IN;
 8000de6:	2300      	movs	r3, #0
 8000de8:	713b      	strb	r3, [r7, #4]
	GPIO_InitStructAll.GPIO_PuPd = GPIO_PuPd_DOWN;
 8000dea:	2302      	movs	r3, #2
 8000dec:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStructAll.GPIO_Pin = GPIO_Pin_0 | GPIO_Pin_1;
 8000dee:	2303      	movs	r3, #3
 8000df0:	603b      	str	r3, [r7, #0]
	GPIO_Init(GPIOC, &GPIO_InitStructAll);
 8000df2:	463b      	mov	r3, r7
 8000df4:	4619      	mov	r1, r3
 8000df6:	4804      	ldr	r0, [pc, #16]	@ (8000e08 <initJoystick+0x8c>)
 8000df8:	f7ff fa42 	bl	8000280 <GPIO_Init>
}
 8000dfc:	bf00      	nop
 8000dfe:	3708      	adds	r7, #8
 8000e00:	46bd      	mov	sp, r7
 8000e02:	bd80      	pop	{r7, pc}
 8000e04:	48000400 	.word	0x48000400
 8000e08:	48000800 	.word	0x48000800

08000e0c <readJoystick>:


int8_t readJoystick(){
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	b082      	sub	sp, #8
 8000e10:	af00      	add	r7, sp, #0

	int8_t bit = 0;
 8000e12:	2300      	movs	r3, #0
 8000e14:	71fb      	strb	r3, [r7, #7]

	int8_t Up = GPIO_ReadInputDataBit(GPIOA,GPIO_Pin_4);
 8000e16:	2110      	movs	r1, #16
 8000e18:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e1c:	f7ff fae0 	bl	80003e0 <GPIO_ReadInputDataBit>
 8000e20:	4603      	mov	r3, r0
 8000e22:	71bb      	strb	r3, [r7, #6]
	int8_t Center= GPIO_ReadInputDataBit(GPIOB,GPIO_Pin_5);
 8000e24:	2120      	movs	r1, #32
 8000e26:	4821      	ldr	r0, [pc, #132]	@ (8000eac <readJoystick+0xa0>)
 8000e28:	f7ff fada 	bl	80003e0 <GPIO_ReadInputDataBit>
 8000e2c:	4603      	mov	r3, r0
 8000e2e:	717b      	strb	r3, [r7, #5]
	int8_t Down = GPIO_ReadInputDataBit(GPIOB,GPIO_Pin_0);
 8000e30:	2101      	movs	r1, #1
 8000e32:	481e      	ldr	r0, [pc, #120]	@ (8000eac <readJoystick+0xa0>)
 8000e34:	f7ff fad4 	bl	80003e0 <GPIO_ReadInputDataBit>
 8000e38:	4603      	mov	r3, r0
 8000e3a:	713b      	strb	r3, [r7, #4]
	int8_t Left = GPIO_ReadInputDataBit(GPIOC,GPIO_Pin_1);
 8000e3c:	2102      	movs	r1, #2
 8000e3e:	481c      	ldr	r0, [pc, #112]	@ (8000eb0 <readJoystick+0xa4>)
 8000e40:	f7ff face 	bl	80003e0 <GPIO_ReadInputDataBit>
 8000e44:	4603      	mov	r3, r0
 8000e46:	70fb      	strb	r3, [r7, #3]
	int8_t Right = GPIO_ReadInputDataBit(GPIOC,GPIO_Pin_0);
 8000e48:	2101      	movs	r1, #1
 8000e4a:	4819      	ldr	r0, [pc, #100]	@ (8000eb0 <readJoystick+0xa4>)
 8000e4c:	f7ff fac8 	bl	80003e0 <GPIO_ReadInputDataBit>
 8000e50:	4603      	mov	r3, r0
 8000e52:	70bb      	strb	r3, [r7, #2]

	if (Up == 1){
 8000e54:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8000e58:	2b01      	cmp	r3, #1
 8000e5a:	d102      	bne.n	8000e62 <readJoystick+0x56>
		bit = Up;
 8000e5c:	79bb      	ldrb	r3, [r7, #6]
 8000e5e:	71fb      	strb	r3, [r7, #7]
 8000e60:	e01e      	b.n	8000ea0 <readJoystick+0x94>
	} else if (Down == 1){
 8000e62:	f997 3004 	ldrsb.w	r3, [r7, #4]
 8000e66:	2b01      	cmp	r3, #1
 8000e68:	d103      	bne.n	8000e72 <readJoystick+0x66>
		bit = Down << 1;
 8000e6a:	793b      	ldrb	r3, [r7, #4]
 8000e6c:	005b      	lsls	r3, r3, #1
 8000e6e:	71fb      	strb	r3, [r7, #7]
 8000e70:	e016      	b.n	8000ea0 <readJoystick+0x94>
	} else if (Left == 1){
 8000e72:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8000e76:	2b01      	cmp	r3, #1
 8000e78:	d103      	bne.n	8000e82 <readJoystick+0x76>
		bit = Left << 2;
 8000e7a:	78fb      	ldrb	r3, [r7, #3]
 8000e7c:	009b      	lsls	r3, r3, #2
 8000e7e:	71fb      	strb	r3, [r7, #7]
 8000e80:	e00e      	b.n	8000ea0 <readJoystick+0x94>
	} else if (Right == 1){
 8000e82:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8000e86:	2b01      	cmp	r3, #1
 8000e88:	d103      	bne.n	8000e92 <readJoystick+0x86>
		bit = Right << 3;
 8000e8a:	78bb      	ldrb	r3, [r7, #2]
 8000e8c:	00db      	lsls	r3, r3, #3
 8000e8e:	71fb      	strb	r3, [r7, #7]
 8000e90:	e006      	b.n	8000ea0 <readJoystick+0x94>
	} else if (Center == 1){
 8000e92:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8000e96:	2b01      	cmp	r3, #1
 8000e98:	d102      	bne.n	8000ea0 <readJoystick+0x94>
		bit = Center << 4;
 8000e9a:	797b      	ldrb	r3, [r7, #5]
 8000e9c:	011b      	lsls	r3, r3, #4
 8000e9e:	71fb      	strb	r3, [r7, #7]
	}

	return bit;
 8000ea0:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 8000ea4:	4618      	mov	r0, r3
 8000ea6:	3708      	adds	r7, #8
 8000ea8:	46bd      	mov	sp, r7
 8000eaa:	bd80      	pop	{r7, pc}
 8000eac:	48000400 	.word	0x48000400
 8000eb0:	48000800 	.word	0x48000800

08000eb4 <main>:
#include "led.h"
#include "timer.h"
#include "window.h"

int main(void)
{
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	b082      	sub	sp, #8
 8000eb8:	af00      	add	r7, sp, #0
	uart_init( 9600 ); // Initialize USB serial at 9600 baud
 8000eba:	f44f 5016 	mov.w	r0, #9600	@ 0x2580
 8000ebe:	f7ff fe43 	bl	8000b48 <uart_init>

	// --------------- TIMER ---------------
	initStopWatchWindow();
 8000ec2:	f000 fa75 	bl	80013b0 <initStopWatchWindow>
	printf("\033[3;1H");	// moves cursor to row 3 column 1
 8000ec6:	480f      	ldr	r0, [pc, #60]	@ (8000f04 <main+0x50>)
 8000ec8:	f000 fc5a 	bl	8001780 <iprintf>
	printf("Time since start:  \n");
 8000ecc:	480e      	ldr	r0, [pc, #56]	@ (8000f08 <main+0x54>)
 8000ece:	f000 fcc7 	bl	8001860 <puts>
	printf("Split time 1:      \n");
 8000ed2:	480e      	ldr	r0, [pc, #56]	@ (8000f0c <main+0x58>)
 8000ed4:	f000 fcc4 	bl	8001860 <puts>
	printf("Split time 2:      ");
 8000ed8:	480d      	ldr	r0, [pc, #52]	@ (8000f10 <main+0x5c>)
 8000eda:	f000 fc51 	bl	8001780 <iprintf>

	initTimer();
 8000ede:	f000 f95f 	bl	80011a0 <initTimer>
	initJoystick();
 8000ee2:	f7ff ff4b 	bl	8000d7c <initJoystick>

	uint8_t flag = 0;
 8000ee6:	2300      	movs	r3, #0
 8000ee8:	71fb      	strb	r3, [r7, #7]

	TIM2_IRQHandler();
 8000eea:	f000 f989 	bl	8001200 <TIM2_IRQHandler>

	while(1) {
		stopWatch(&flag);
 8000eee:	1dfb      	adds	r3, r7, #7
 8000ef0:	4618      	mov	r0, r3
 8000ef2:	f000 f9d9 	bl	80012a8 <stopWatch>

		printf("\033[3;20H");	// moves cursor to row 3 column 20
 8000ef6:	4807      	ldr	r0, [pc, #28]	@ (8000f14 <main+0x60>)
 8000ef8:	f000 fc42 	bl	8001780 <iprintf>
		printTime();
 8000efc:	f000 fa22 	bl	8001344 <printTime>
		stopWatch(&flag);
 8000f00:	bf00      	nop
 8000f02:	e7f4      	b.n	8000eee <main+0x3a>
 8000f04:	080025c0 	.word	0x080025c0
 8000f08:	080025c8 	.word	0x080025c8
 8000f0c:	080025dc 	.word	0x080025dc
 8000f10:	080025f0 	.word	0x080025f0
 8000f14:	08002604 	.word	0x08002604

08000f18 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	b086      	sub	sp, #24
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	60f8      	str	r0, [r7, #12]
 8000f20:	60b9      	str	r1, [r7, #8]
 8000f22:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f24:	2300      	movs	r3, #0
 8000f26:	617b      	str	r3, [r7, #20]
 8000f28:	e00a      	b.n	8000f40 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000f2a:	f3af 8000 	nop.w
 8000f2e:	4601      	mov	r1, r0
 8000f30:	68bb      	ldr	r3, [r7, #8]
 8000f32:	1c5a      	adds	r2, r3, #1
 8000f34:	60ba      	str	r2, [r7, #8]
 8000f36:	b2ca      	uxtb	r2, r1
 8000f38:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f3a:	697b      	ldr	r3, [r7, #20]
 8000f3c:	3301      	adds	r3, #1
 8000f3e:	617b      	str	r3, [r7, #20]
 8000f40:	697a      	ldr	r2, [r7, #20]
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	429a      	cmp	r2, r3
 8000f46:	dbf0      	blt.n	8000f2a <_read+0x12>
	}

return len;
 8000f48:	687b      	ldr	r3, [r7, #4]
}
 8000f4a:	4618      	mov	r0, r3
 8000f4c:	3718      	adds	r7, #24
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	bd80      	pop	{r7, pc}

08000f52 <_close>:
	}
	return len;
}

int _close(int file)
{
 8000f52:	b480      	push	{r7}
 8000f54:	b083      	sub	sp, #12
 8000f56:	af00      	add	r7, sp, #0
 8000f58:	6078      	str	r0, [r7, #4]
	return -1;
 8000f5a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000f5e:	4618      	mov	r0, r3
 8000f60:	370c      	adds	r7, #12
 8000f62:	46bd      	mov	sp, r7
 8000f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f68:	4770      	bx	lr

08000f6a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000f6a:	b480      	push	{r7}
 8000f6c:	b083      	sub	sp, #12
 8000f6e:	af00      	add	r7, sp, #0
 8000f70:	6078      	str	r0, [r7, #4]
 8000f72:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000f74:	683b      	ldr	r3, [r7, #0]
 8000f76:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000f7a:	605a      	str	r2, [r3, #4]
	return 0;
 8000f7c:	2300      	movs	r3, #0
}
 8000f7e:	4618      	mov	r0, r3
 8000f80:	370c      	adds	r7, #12
 8000f82:	46bd      	mov	sp, r7
 8000f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f88:	4770      	bx	lr

08000f8a <_isatty>:

int _isatty(int file)
{
 8000f8a:	b480      	push	{r7}
 8000f8c:	b083      	sub	sp, #12
 8000f8e:	af00      	add	r7, sp, #0
 8000f90:	6078      	str	r0, [r7, #4]
	return 1;
 8000f92:	2301      	movs	r3, #1
}
 8000f94:	4618      	mov	r0, r3
 8000f96:	370c      	adds	r7, #12
 8000f98:	46bd      	mov	sp, r7
 8000f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f9e:	4770      	bx	lr

08000fa0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000fa0:	b480      	push	{r7}
 8000fa2:	b085      	sub	sp, #20
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	60f8      	str	r0, [r7, #12]
 8000fa8:	60b9      	str	r1, [r7, #8]
 8000faa:	607a      	str	r2, [r7, #4]
	return 0;
 8000fac:	2300      	movs	r3, #0
}
 8000fae:	4618      	mov	r0, r3
 8000fb0:	3714      	adds	r7, #20
 8000fb2:	46bd      	mov	sp, r7
 8000fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb8:	4770      	bx	lr
	...

08000fbc <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000fc0:	4b1f      	ldr	r3, [pc, #124]	@ (8001040 <SystemInit+0x84>)
 8000fc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000fc6:	4a1e      	ldr	r2, [pc, #120]	@ (8001040 <SystemInit+0x84>)
 8000fc8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000fcc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000fd0:	4b1c      	ldr	r3, [pc, #112]	@ (8001044 <SystemInit+0x88>)
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	4a1b      	ldr	r2, [pc, #108]	@ (8001044 <SystemInit+0x88>)
 8000fd6:	f043 0301 	orr.w	r3, r3, #1
 8000fda:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR &= 0xF87FC00C;
 8000fdc:	4b19      	ldr	r3, [pc, #100]	@ (8001044 <SystemInit+0x88>)
 8000fde:	685a      	ldr	r2, [r3, #4]
 8000fe0:	4918      	ldr	r1, [pc, #96]	@ (8001044 <SystemInit+0x88>)
 8000fe2:	4b19      	ldr	r3, [pc, #100]	@ (8001048 <SystemInit+0x8c>)
 8000fe4:	4013      	ands	r3, r2
 8000fe6:	604b      	str	r3, [r1, #4]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8000fe8:	4b16      	ldr	r3, [pc, #88]	@ (8001044 <SystemInit+0x88>)
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	4a15      	ldr	r2, [pc, #84]	@ (8001044 <SystemInit+0x88>)
 8000fee:	f023 7384 	bic.w	r3, r3, #17301504	@ 0x1080000
 8000ff2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000ff6:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000ff8:	4b12      	ldr	r3, [pc, #72]	@ (8001044 <SystemInit+0x88>)
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	4a11      	ldr	r2, [pc, #68]	@ (8001044 <SystemInit+0x88>)
 8000ffe:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001002:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8001004:	4b0f      	ldr	r3, [pc, #60]	@ (8001044 <SystemInit+0x88>)
 8001006:	685b      	ldr	r3, [r3, #4]
 8001008:	4a0e      	ldr	r2, [pc, #56]	@ (8001044 <SystemInit+0x88>)
 800100a:	f423 03fe 	bic.w	r3, r3, #8323072	@ 0x7f0000
 800100e:	6053      	str	r3, [r2, #4]

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0;
 8001010:	4b0c      	ldr	r3, [pc, #48]	@ (8001044 <SystemInit+0x88>)
 8001012:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001014:	4a0b      	ldr	r2, [pc, #44]	@ (8001044 <SystemInit+0x88>)
 8001016:	f023 030f 	bic.w	r3, r3, #15
 800101a:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= (uint32_t)0xFF00FCCC;
 800101c:	4b09      	ldr	r3, [pc, #36]	@ (8001044 <SystemInit+0x88>)
 800101e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001020:	4908      	ldr	r1, [pc, #32]	@ (8001044 <SystemInit+0x88>)
 8001022:	4b0a      	ldr	r3, [pc, #40]	@ (800104c <SystemInit+0x90>)
 8001024:	4013      	ands	r3, r2
 8001026:	630b      	str	r3, [r1, #48]	@ 0x30
  
  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8001028:	4b06      	ldr	r3, [pc, #24]	@ (8001044 <SystemInit+0x88>)
 800102a:	2200      	movs	r2, #0
 800102c:	609a      	str	r2, [r3, #8]

  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 800102e:	f000 f80f 	bl	8001050 <SetSysClock>
  
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8001032:	4b03      	ldr	r3, [pc, #12]	@ (8001040 <SystemInit+0x84>)
 8001034:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001038:	609a      	str	r2, [r3, #8]
#endif  
}
 800103a:	bf00      	nop
 800103c:	bd80      	pop	{r7, pc}
 800103e:	bf00      	nop
 8001040:	e000ed00 	.word	0xe000ed00
 8001044:	40021000 	.word	0x40021000
 8001048:	f87fc00c 	.word	0xf87fc00c
 800104c:	ff00fccc 	.word	0xff00fccc

08001050 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).             
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8001050:	b480      	push	{r7}
 8001052:	af00      	add	r7, sp, #0
  /* At this stage the HSI is already enabled and used as System clock source */
  
  /* SYSCLK, HCLK, PCLK configuration ----------------------------------------*/

  /* Enable Prefetch Buffer and set Flash Latency */
  FLASH->ACR = FLASH_ACR_PRFTBE | (uint32_t)FLASH_ACR_LATENCY_1;
 8001054:	4b21      	ldr	r3, [pc, #132]	@ (80010dc <SetSysClock+0x8c>)
 8001056:	2212      	movs	r2, #18
 8001058:	601a      	str	r2, [r3, #0]

  /* HCLK = SYSCLK / 1 */
  RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 800105a:	4b21      	ldr	r3, [pc, #132]	@ (80010e0 <SetSysClock+0x90>)
 800105c:	4a20      	ldr	r2, [pc, #128]	@ (80010e0 <SetSysClock+0x90>)
 800105e:	685b      	ldr	r3, [r3, #4]
 8001060:	6053      	str	r3, [r2, #4]

  /* PCLK2 = HCLK / 1 */
  RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 8001062:	4b1f      	ldr	r3, [pc, #124]	@ (80010e0 <SetSysClock+0x90>)
 8001064:	4a1e      	ldr	r2, [pc, #120]	@ (80010e0 <SetSysClock+0x90>)
 8001066:	685b      	ldr	r3, [r3, #4]
 8001068:	6053      	str	r3, [r2, #4]

  /* PCLK1 = HCLK / 2 */
  RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
 800106a:	4b1d      	ldr	r3, [pc, #116]	@ (80010e0 <SetSysClock+0x90>)
 800106c:	685b      	ldr	r3, [r3, #4]
 800106e:	4a1c      	ldr	r2, [pc, #112]	@ (80010e0 <SetSysClock+0x90>)
 8001070:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001074:	6053      	str	r3, [r2, #4]

  /*  PLL configuration */
  RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
 8001076:	4b1a      	ldr	r3, [pc, #104]	@ (80010e0 <SetSysClock+0x90>)
 8001078:	685b      	ldr	r3, [r3, #4]
 800107a:	4a19      	ldr	r2, [pc, #100]	@ (80010e0 <SetSysClock+0x90>)
 800107c:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
 8001080:	6053      	str	r3, [r2, #4]
  RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSI_Div2 | RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLMULL16);
 8001082:	4b17      	ldr	r3, [pc, #92]	@ (80010e0 <SetSysClock+0x90>)
 8001084:	685b      	ldr	r3, [r3, #4]
 8001086:	4a16      	ldr	r2, [pc, #88]	@ (80010e0 <SetSysClock+0x90>)
 8001088:	f443 1360 	orr.w	r3, r3, #3670016	@ 0x380000
 800108c:	6053      	str	r3, [r2, #4]

  /* Enable PLL */
  RCC->CR |= RCC_CR_PLLON;
 800108e:	4b14      	ldr	r3, [pc, #80]	@ (80010e0 <SetSysClock+0x90>)
 8001090:	681b      	ldr	r3, [r3, #0]
 8001092:	4a13      	ldr	r2, [pc, #76]	@ (80010e0 <SetSysClock+0x90>)
 8001094:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001098:	6013      	str	r3, [r2, #0]

  /* Wait till PLL is ready */
  while((RCC->CR & RCC_CR_PLLRDY) == 0)
 800109a:	bf00      	nop
 800109c:	4b10      	ldr	r3, [pc, #64]	@ (80010e0 <SetSysClock+0x90>)
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d0f9      	beq.n	800109c <SetSysClock+0x4c>
  {
  }

  /* Select PLL as system clock source */
  RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 80010a8:	4b0d      	ldr	r3, [pc, #52]	@ (80010e0 <SetSysClock+0x90>)
 80010aa:	685b      	ldr	r3, [r3, #4]
 80010ac:	4a0c      	ldr	r2, [pc, #48]	@ (80010e0 <SetSysClock+0x90>)
 80010ae:	f023 0303 	bic.w	r3, r3, #3
 80010b2:	6053      	str	r3, [r2, #4]
  RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;
 80010b4:	4b0a      	ldr	r3, [pc, #40]	@ (80010e0 <SetSysClock+0x90>)
 80010b6:	685b      	ldr	r3, [r3, #4]
 80010b8:	4a09      	ldr	r2, [pc, #36]	@ (80010e0 <SetSysClock+0x90>)
 80010ba:	f043 0302 	orr.w	r3, r3, #2
 80010be:	6053      	str	r3, [r2, #4]

  /* Wait till PLL is used as system clock source */
  while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)RCC_CFGR_SWS_PLL)
 80010c0:	bf00      	nop
 80010c2:	4b07      	ldr	r3, [pc, #28]	@ (80010e0 <SetSysClock+0x90>)
 80010c4:	685b      	ldr	r3, [r3, #4]
 80010c6:	f003 030c 	and.w	r3, r3, #12
 80010ca:	2b08      	cmp	r3, #8
 80010cc:	d1f9      	bne.n	80010c2 <SetSysClock+0x72>
  {
  }
}
 80010ce:	bf00      	nop
 80010d0:	bf00      	nop
 80010d2:	46bd      	mov	sp, r7
 80010d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d8:	4770      	bx	lr
 80010da:	bf00      	nop
 80010dc:	40022000 	.word	0x40022000
 80010e0:	40021000 	.word	0x40021000

080010e4 <NVIC_EnableIRQ>:
{
 80010e4:	b480      	push	{r7}
 80010e6:	b083      	sub	sp, #12
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	4603      	mov	r3, r0
 80010ec:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
 80010ee:	79fb      	ldrb	r3, [r7, #7]
 80010f0:	f003 031f 	and.w	r3, r3, #31
 80010f4:	2201      	movs	r2, #1
 80010f6:	fa02 f103 	lsl.w	r1, r2, r3
 80010fa:	4a06      	ldr	r2, [pc, #24]	@ (8001114 <NVIC_EnableIRQ+0x30>)
 80010fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001100:	095b      	lsrs	r3, r3, #5
 8001102:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8001106:	bf00      	nop
 8001108:	370c      	adds	r7, #12
 800110a:	46bd      	mov	sp, r7
 800110c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001110:	4770      	bx	lr
 8001112:	bf00      	nop
 8001114:	e000e100 	.word	0xe000e100

08001118 <NVIC_DisableIRQ>:
    The interrupt number cannot be a negative value.

    \param [in]      IRQn  Number of the external interrupt to disable
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001118:	b480      	push	{r7}
 800111a:	b083      	sub	sp, #12
 800111c:	af00      	add	r7, sp, #0
 800111e:	4603      	mov	r3, r0
 8001120:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
 8001122:	79fb      	ldrb	r3, [r7, #7]
 8001124:	f003 031f 	and.w	r3, r3, #31
 8001128:	2201      	movs	r2, #1
 800112a:	fa02 f103 	lsl.w	r1, r2, r3
 800112e:	4a06      	ldr	r2, [pc, #24]	@ (8001148 <NVIC_DisableIRQ+0x30>)
 8001130:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001134:	095b      	lsrs	r3, r3, #5
 8001136:	3320      	adds	r3, #32
 8001138:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 800113c:	bf00      	nop
 800113e:	370c      	adds	r7, #12
 8001140:	46bd      	mov	sp, r7
 8001142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001146:	4770      	bx	lr
 8001148:	e000e100 	.word	0xe000e100

0800114c <NVIC_SetPriority>:

    \param [in]      IRQn  Number of the interrupt for set priority
    \param [in]  priority  Priority to set
 */
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800114c:	b480      	push	{r7}
 800114e:	b083      	sub	sp, #12
 8001150:	af00      	add	r7, sp, #0
 8001152:	4603      	mov	r3, r0
 8001154:	6039      	str	r1, [r7, #0]
 8001156:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 8001158:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800115c:	2b00      	cmp	r3, #0
 800115e:	da0b      	bge.n	8001178 <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8001160:	683b      	ldr	r3, [r7, #0]
 8001162:	b2da      	uxtb	r2, r3
 8001164:	490c      	ldr	r1, [pc, #48]	@ (8001198 <NVIC_SetPriority+0x4c>)
 8001166:	79fb      	ldrb	r3, [r7, #7]
 8001168:	f003 030f 	and.w	r3, r3, #15
 800116c:	3b04      	subs	r3, #4
 800116e:	0112      	lsls	r2, r2, #4
 8001170:	b2d2      	uxtb	r2, r2
 8001172:	440b      	add	r3, r1
 8001174:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
}
 8001176:	e009      	b.n	800118c <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 8001178:	683b      	ldr	r3, [r7, #0]
 800117a:	b2da      	uxtb	r2, r3
 800117c:	4907      	ldr	r1, [pc, #28]	@ (800119c <NVIC_SetPriority+0x50>)
 800117e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001182:	0112      	lsls	r2, r2, #4
 8001184:	b2d2      	uxtb	r2, r2
 8001186:	440b      	add	r3, r1
 8001188:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800118c:	bf00      	nop
 800118e:	370c      	adds	r7, #12
 8001190:	46bd      	mov	sp, r7
 8001192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001196:	4770      	bx	lr
 8001198:	e000ed00 	.word	0xe000ed00
 800119c:	e000e100 	.word	0xe000e100

080011a0 <initTimer>:
#include "timer.h"

timestruct_t timeData;

void initTimer() {
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b082      	sub	sp, #8
 80011a4:	af00      	add	r7, sp, #0
	TIM_Cmd(TIM2, ENABLE);
	*/
	// -------------------------------------------------

	// Set reload and prescale value for 1/100 s (100 Hz) interrupt
	RCC->APB1ENR |= RCC_APB1Periph_TIM2;		// enable clock line to timer 2
 80011a6:	4b15      	ldr	r3, [pc, #84]	@ (80011fc <initTimer+0x5c>)
 80011a8:	69db      	ldr	r3, [r3, #28]
 80011aa:	4a14      	ldr	r2, [pc, #80]	@ (80011fc <initTimer+0x5c>)
 80011ac:	f043 0301 	orr.w	r3, r3, #1
 80011b0:	61d3      	str	r3, [r2, #28]
	TIM2->CR1 = 0x0001;		// configure timer 2
 80011b2:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80011b6:	2201      	movs	r2, #1
 80011b8:	801a      	strh	r2, [r3, #0]
	TIM2->ARR = 0x03FF;		// set reload value
 80011ba:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80011be:	f240 32ff 	movw	r2, #1023	@ 0x3ff
 80011c2:	62da      	str	r2, [r3, #44]	@ 0x2c
	TIM2->PSC = 0x0270;		// set prescale value
 80011c4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80011c8:	f44f 721c 	mov.w	r2, #624	@ 0x270
 80011cc:	851a      	strh	r2, [r3, #40]	@ 0x28

	TIM2->DIER |= 0x0001;	// enable timer 2 interrupts
 80011ce:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80011d2:	68db      	ldr	r3, [r3, #12]
 80011d4:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80011d8:	f043 0301 	orr.w	r3, r3, #1
 80011dc:	60d3      	str	r3, [r2, #12]

	uint8_t priority = 2;
 80011de:	2302      	movs	r3, #2
 80011e0:	71fb      	strb	r3, [r7, #7]

	NVIC_SetPriority(TIM2_IRQn, priority);		// set interrupt priority interrupts
 80011e2:	79fb      	ldrb	r3, [r7, #7]
 80011e4:	4619      	mov	r1, r3
 80011e6:	201c      	movs	r0, #28
 80011e8:	f7ff ffb0 	bl	800114c <NVIC_SetPriority>
	NVIC_EnableIRQ(TIM2_IRQn);					// enable interrupt
 80011ec:	201c      	movs	r0, #28
 80011ee:	f7ff ff79 	bl	80010e4 <NVIC_EnableIRQ>


}
 80011f2:	bf00      	nop
 80011f4:	3708      	adds	r7, #8
 80011f6:	46bd      	mov	sp, r7
 80011f8:	bd80      	pop	{r7, pc}
 80011fa:	bf00      	nop
 80011fc:	40021000 	.word	0x40021000

08001200 <TIM2_IRQHandler>:

void TIM2_IRQHandler(void) {
 8001200:	b580      	push	{r7, lr}
 8001202:	af00      	add	r7, sp, #0

	// ... Do whatever you want here, but make sure it doesnt take too much time
	timeData.hundredths++;
 8001204:	4b27      	ldr	r3, [pc, #156]	@ (80012a4 <TIM2_IRQHandler+0xa4>)
 8001206:	78db      	ldrb	r3, [r3, #3]
 8001208:	b2db      	uxtb	r3, r3
 800120a:	3301      	adds	r3, #1
 800120c:	b2da      	uxtb	r2, r3
 800120e:	4b25      	ldr	r3, [pc, #148]	@ (80012a4 <TIM2_IRQHandler+0xa4>)
 8001210:	70da      	strb	r2, [r3, #3]

	if (timeData.hundredths == 100) {
 8001212:	4b24      	ldr	r3, [pc, #144]	@ (80012a4 <TIM2_IRQHandler+0xa4>)
 8001214:	78db      	ldrb	r3, [r3, #3]
 8001216:	b2db      	uxtb	r3, r3
 8001218:	2b64      	cmp	r3, #100	@ 0x64
 800121a:	d10a      	bne.n	8001232 <TIM2_IRQHandler+0x32>
		timeData.hundredths = 0;		// reset hundredths counter
 800121c:	4b21      	ldr	r3, [pc, #132]	@ (80012a4 <TIM2_IRQHandler+0xa4>)
 800121e:	2200      	movs	r2, #0
 8001220:	70da      	strb	r2, [r3, #3]
		timeData.seconds++;				// increment seconds counter
 8001222:	4b20      	ldr	r3, [pc, #128]	@ (80012a4 <TIM2_IRQHandler+0xa4>)
 8001224:	789b      	ldrb	r3, [r3, #2]
 8001226:	b2db      	uxtb	r3, r3
 8001228:	3301      	adds	r3, #1
 800122a:	b2da      	uxtb	r2, r3
 800122c:	4b1d      	ldr	r3, [pc, #116]	@ (80012a4 <TIM2_IRQHandler+0xa4>)
 800122e:	709a      	strb	r2, [r3, #2]
 8001230:	e030      	b.n	8001294 <TIM2_IRQHandler+0x94>
	} else if (timeData.seconds == 60) {
 8001232:	4b1c      	ldr	r3, [pc, #112]	@ (80012a4 <TIM2_IRQHandler+0xa4>)
 8001234:	789b      	ldrb	r3, [r3, #2]
 8001236:	b2db      	uxtb	r3, r3
 8001238:	2b3c      	cmp	r3, #60	@ 0x3c
 800123a:	d10a      	bne.n	8001252 <TIM2_IRQHandler+0x52>
		timeData.seconds = 0;
 800123c:	4b19      	ldr	r3, [pc, #100]	@ (80012a4 <TIM2_IRQHandler+0xa4>)
 800123e:	2200      	movs	r2, #0
 8001240:	709a      	strb	r2, [r3, #2]
		timeData.minutes++;
 8001242:	4b18      	ldr	r3, [pc, #96]	@ (80012a4 <TIM2_IRQHandler+0xa4>)
 8001244:	785b      	ldrb	r3, [r3, #1]
 8001246:	b2db      	uxtb	r3, r3
 8001248:	3301      	adds	r3, #1
 800124a:	b2da      	uxtb	r2, r3
 800124c:	4b15      	ldr	r3, [pc, #84]	@ (80012a4 <TIM2_IRQHandler+0xa4>)
 800124e:	705a      	strb	r2, [r3, #1]
 8001250:	e020      	b.n	8001294 <TIM2_IRQHandler+0x94>
	} else if (timeData.minutes == 60) {
 8001252:	4b14      	ldr	r3, [pc, #80]	@ (80012a4 <TIM2_IRQHandler+0xa4>)
 8001254:	785b      	ldrb	r3, [r3, #1]
 8001256:	b2db      	uxtb	r3, r3
 8001258:	2b3c      	cmp	r3, #60	@ 0x3c
 800125a:	d10a      	bne.n	8001272 <TIM2_IRQHandler+0x72>
		timeData.minutes = 0;
 800125c:	4b11      	ldr	r3, [pc, #68]	@ (80012a4 <TIM2_IRQHandler+0xa4>)
 800125e:	2200      	movs	r2, #0
 8001260:	705a      	strb	r2, [r3, #1]
		timeData.hours++;
 8001262:	4b10      	ldr	r3, [pc, #64]	@ (80012a4 <TIM2_IRQHandler+0xa4>)
 8001264:	781b      	ldrb	r3, [r3, #0]
 8001266:	b2db      	uxtb	r3, r3
 8001268:	3301      	adds	r3, #1
 800126a:	b2da      	uxtb	r2, r3
 800126c:	4b0d      	ldr	r3, [pc, #52]	@ (80012a4 <TIM2_IRQHandler+0xa4>)
 800126e:	701a      	strb	r2, [r3, #0]
 8001270:	e010      	b.n	8001294 <TIM2_IRQHandler+0x94>
	} else if (timeData.hours == 24) {
 8001272:	4b0c      	ldr	r3, [pc, #48]	@ (80012a4 <TIM2_IRQHandler+0xa4>)
 8001274:	781b      	ldrb	r3, [r3, #0]
 8001276:	b2db      	uxtb	r3, r3
 8001278:	2b18      	cmp	r3, #24
 800127a:	d10b      	bne.n	8001294 <TIM2_IRQHandler+0x94>
		// Reset all
		timeData.hundredths = 0;
 800127c:	4b09      	ldr	r3, [pc, #36]	@ (80012a4 <TIM2_IRQHandler+0xa4>)
 800127e:	2200      	movs	r2, #0
 8001280:	70da      	strb	r2, [r3, #3]
		timeData.seconds = 0;
 8001282:	4b08      	ldr	r3, [pc, #32]	@ (80012a4 <TIM2_IRQHandler+0xa4>)
 8001284:	2200      	movs	r2, #0
 8001286:	709a      	strb	r2, [r3, #2]
		timeData.minutes = 0;
 8001288:	4b06      	ldr	r3, [pc, #24]	@ (80012a4 <TIM2_IRQHandler+0xa4>)
 800128a:	2200      	movs	r2, #0
 800128c:	705a      	strb	r2, [r3, #1]
		timeData.hours = 0;
 800128e:	4b05      	ldr	r3, [pc, #20]	@ (80012a4 <TIM2_IRQHandler+0xa4>)
 8001290:	2200      	movs	r2, #0
 8001292:	701a      	strb	r2, [r3, #0]
	}

	// Clear interrupt bit
	TIM_ClearITPendingBit(TIM2, TIM_IT_Update);
 8001294:	2101      	movs	r1, #1
 8001296:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 800129a:	f7ff faf1 	bl	8000880 <TIM_ClearITPendingBit>
}
 800129e:	bf00      	nop
 80012a0:	bd80      	pop	{r7, pc}
 80012a2:	bf00      	nop
 80012a4:	2000017c 	.word	0x2000017c

080012a8 <stopWatch>:

void stopWatch(uint8_t *flag) {
 80012a8:	b580      	push	{r7, lr}
 80012aa:	b084      	sub	sp, #16
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	6078      	str	r0, [r7, #4]
	uint8_t state = readJoystick();				// read joystick state
 80012b0:	f7ff fdac 	bl	8000e0c <readJoystick>
 80012b4:	4603      	mov	r3, r0
 80012b6:	73fb      	strb	r3, [r7, #15]

	// Joystick state determines action
	if (state == 2) {			// DOWN = Stop clock and set time to 00:00
 80012b8:	7bfb      	ldrb	r3, [r7, #15]
 80012ba:	2b02      	cmp	r3, #2
 80012bc:	d112      	bne.n	80012e4 <stopWatch+0x3c>
		NVIC_DisableIRQ(TIM2_IRQn);				// disable interrupt
 80012be:	201c      	movs	r0, #28
 80012c0:	f7ff ff2a 	bl	8001118 <NVIC_DisableIRQ>
		*flag = 0;								// reset flag
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	2200      	movs	r2, #0
 80012c8:	701a      	strb	r2, [r3, #0]
		timeData.hundredths = 0;
 80012ca:	4b1b      	ldr	r3, [pc, #108]	@ (8001338 <stopWatch+0x90>)
 80012cc:	2200      	movs	r2, #0
 80012ce:	70da      	strb	r2, [r3, #3]
		timeData.seconds = 0;
 80012d0:	4b19      	ldr	r3, [pc, #100]	@ (8001338 <stopWatch+0x90>)
 80012d2:	2200      	movs	r2, #0
 80012d4:	709a      	strb	r2, [r3, #2]
		timeData.minutes = 0;
 80012d6:	4b18      	ldr	r3, [pc, #96]	@ (8001338 <stopWatch+0x90>)
 80012d8:	2200      	movs	r2, #0
 80012da:	705a      	strb	r2, [r3, #1]
		timeData.hours = 0;
 80012dc:	4b16      	ldr	r3, [pc, #88]	@ (8001338 <stopWatch+0x90>)
 80012de:	2200      	movs	r2, #0
 80012e0:	701a      	strb	r2, [r3, #0]
		} else {
			NVIC_EnableIRQ(TIM2_IRQn);	// enable interrupt
			*flag = 1;
		}
	}
}
 80012e2:	e025      	b.n	8001330 <stopWatch+0x88>
	} else if (state == 4) {	// LEFT = Split time 1
 80012e4:	7bfb      	ldrb	r3, [r7, #15]
 80012e6:	2b04      	cmp	r3, #4
 80012e8:	d105      	bne.n	80012f6 <stopWatch+0x4e>
		printf("\033[4;20H");	// moves cursor to row 4 column 20
 80012ea:	4814      	ldr	r0, [pc, #80]	@ (800133c <stopWatch+0x94>)
 80012ec:	f000 fa48 	bl	8001780 <iprintf>
		printTime();
 80012f0:	f000 f828 	bl	8001344 <printTime>
}
 80012f4:	e01c      	b.n	8001330 <stopWatch+0x88>
	} else if (state == 8) {	// RIGHT = Split time 2
 80012f6:	7bfb      	ldrb	r3, [r7, #15]
 80012f8:	2b08      	cmp	r3, #8
 80012fa:	d105      	bne.n	8001308 <stopWatch+0x60>
		printf("\033[5;20H");	// moves cursor to row 5 column 20
 80012fc:	4810      	ldr	r0, [pc, #64]	@ (8001340 <stopWatch+0x98>)
 80012fe:	f000 fa3f 	bl	8001780 <iprintf>
		printTime();
 8001302:	f000 f81f 	bl	8001344 <printTime>
}
 8001306:	e013      	b.n	8001330 <stopWatch+0x88>
	} else if (state == 16) {	// CENTER = Start/stop
 8001308:	7bfb      	ldrb	r3, [r7, #15]
 800130a:	2b10      	cmp	r3, #16
 800130c:	d110      	bne.n	8001330 <stopWatch+0x88>
		if (*flag) {
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	781b      	ldrb	r3, [r3, #0]
 8001312:	2b00      	cmp	r3, #0
 8001314:	d006      	beq.n	8001324 <stopWatch+0x7c>
			NVIC_DisableIRQ(TIM2_IRQn);	// disable interrupt
 8001316:	201c      	movs	r0, #28
 8001318:	f7ff fefe 	bl	8001118 <NVIC_DisableIRQ>
			*flag = 0;
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	2200      	movs	r2, #0
 8001320:	701a      	strb	r2, [r3, #0]
}
 8001322:	e005      	b.n	8001330 <stopWatch+0x88>
			NVIC_EnableIRQ(TIM2_IRQn);	// enable interrupt
 8001324:	201c      	movs	r0, #28
 8001326:	f7ff fedd 	bl	80010e4 <NVIC_EnableIRQ>
			*flag = 1;
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	2201      	movs	r2, #1
 800132e:	701a      	strb	r2, [r3, #0]
}
 8001330:	bf00      	nop
 8001332:	3710      	adds	r7, #16
 8001334:	46bd      	mov	sp, r7
 8001336:	bd80      	pop	{r7, pc}
 8001338:	2000017c 	.word	0x2000017c
 800133c:	0800260c 	.word	0x0800260c
 8001340:	08002614 	.word	0x08002614

08001344 <printTime>:

void printTime() {
 8001344:	b580      	push	{r7, lr}
 8001346:	b082      	sub	sp, #8
 8001348:	af02      	add	r7, sp, #8
	printf("\033[0m");		// white text on black background
 800134a:	480d      	ldr	r0, [pc, #52]	@ (8001380 <printTime+0x3c>)
 800134c:	f000 fa18 	bl	8001780 <iprintf>
	printf("%d:%02d:%02d:%02d", timeData.hours, timeData.minutes, timeData.seconds, timeData.hundredths);
 8001350:	4b0c      	ldr	r3, [pc, #48]	@ (8001384 <printTime+0x40>)
 8001352:	781b      	ldrb	r3, [r3, #0]
 8001354:	b2db      	uxtb	r3, r3
 8001356:	4619      	mov	r1, r3
 8001358:	4b0a      	ldr	r3, [pc, #40]	@ (8001384 <printTime+0x40>)
 800135a:	785b      	ldrb	r3, [r3, #1]
 800135c:	b2db      	uxtb	r3, r3
 800135e:	461a      	mov	r2, r3
 8001360:	4b08      	ldr	r3, [pc, #32]	@ (8001384 <printTime+0x40>)
 8001362:	789b      	ldrb	r3, [r3, #2]
 8001364:	b2db      	uxtb	r3, r3
 8001366:	4618      	mov	r0, r3
 8001368:	4b06      	ldr	r3, [pc, #24]	@ (8001384 <printTime+0x40>)
 800136a:	78db      	ldrb	r3, [r3, #3]
 800136c:	b2db      	uxtb	r3, r3
 800136e:	9300      	str	r3, [sp, #0]
 8001370:	4603      	mov	r3, r0
 8001372:	4805      	ldr	r0, [pc, #20]	@ (8001388 <printTime+0x44>)
 8001374:	f000 fa04 	bl	8001780 <iprintf>
}
 8001378:	bf00      	nop
 800137a:	46bd      	mov	sp, r7
 800137c:	bd80      	pop	{r7, pc}
 800137e:	bf00      	nop
 8001380:	0800261c 	.word	0x0800261c
 8001384:	2000017c 	.word	0x2000017c
 8001388:	08002624 	.word	0x08002624

0800138c <clrscr>:
#include "window.h"

void clrscr(void) {
 800138c:	b580      	push	{r7, lr}
 800138e:	af00      	add	r7, sp, #0
	/* ANSI escape sequence:
	 * 	\033[2J clears screen
	 * 	\033[H moves cursor to top left
	 */
	printf("\033[2J\033[H");
 8001390:	4805      	ldr	r0, [pc, #20]	@ (80013a8 <clrscr+0x1c>)
 8001392:	f000 f9f5 	bl	8001780 <iprintf>
	fflush(stdout);
 8001396:	4b05      	ldr	r3, [pc, #20]	@ (80013ac <clrscr+0x20>)
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	689b      	ldr	r3, [r3, #8]
 800139c:	4618      	mov	r0, r3
 800139e:	f000 f919 	bl	80015d4 <fflush>
}
 80013a2:	bf00      	nop
 80013a4:	bd80      	pop	{r7, pc}
 80013a6:	bf00      	nop
 80013a8:	08002638 	.word	0x08002638
 80013ac:	2000000c 	.word	0x2000000c

080013b0 <initStopWatchWindow>:

void initStopWatchWindow() {
 80013b0:	b580      	push	{r7, lr}
 80013b2:	af00      	add	r7, sp, #0
	clrscr();
 80013b4:	f7ff ffea 	bl	800138c <clrscr>

	printf("\033[37;40m");	// set terminal to white text on black background
 80013b8:	4804      	ldr	r0, [pc, #16]	@ (80013cc <initStopWatchWindow+0x1c>)
 80013ba:	f000 f9e1 	bl	8001780 <iprintf>

	// Print title bar of width 30
	printTitleBar("Stop watch", 30);
 80013be:	211e      	movs	r1, #30
 80013c0:	4803      	ldr	r0, [pc, #12]	@ (80013d0 <initStopWatchWindow+0x20>)
 80013c2:	f000 f807 	bl	80013d4 <printTitleBar>
}
 80013c6:	bf00      	nop
 80013c8:	bd80      	pop	{r7, pc}
 80013ca:	bf00      	nop
 80013cc:	08002640 	.word	0x08002640
 80013d0:	0800264c 	.word	0x0800264c

080013d4 <printTitleBar>:

void printTitleBar(const char *title, int width) {
 80013d4:	b590      	push	{r4, r7, lr}
 80013d6:	b085      	sub	sp, #20
 80013d8:	af00      	add	r7, sp, #0
 80013da:	6078      	str	r0, [r7, #4]
 80013dc:	6039      	str	r1, [r7, #0]
	int padding = width - strlen(title);
 80013de:	683c      	ldr	r4, [r7, #0]
 80013e0:	6878      	ldr	r0, [r7, #4]
 80013e2:	f7fe fef5 	bl	80001d0 <strlen>
 80013e6:	4603      	mov	r3, r0
 80013e8:	1ae3      	subs	r3, r4, r3
 80013ea:	60bb      	str	r3, [r7, #8]

	// Title with inverted colours
	printf("\033[7m %s", title);
 80013ec:	6879      	ldr	r1, [r7, #4]
 80013ee:	480c      	ldr	r0, [pc, #48]	@ (8001420 <printTitleBar+0x4c>)
 80013f0:	f000 f9c6 	bl	8001780 <iprintf>

	// Fill rest with spaces
	for (int i = 0; i < padding - 1; i++) {
 80013f4:	2300      	movs	r3, #0
 80013f6:	60fb      	str	r3, [r7, #12]
 80013f8:	e005      	b.n	8001406 <printTitleBar+0x32>
		printf(" ");
 80013fa:	2020      	movs	r0, #32
 80013fc:	f000 f9d2 	bl	80017a4 <putchar>
	for (int i = 0; i < padding - 1; i++) {
 8001400:	68fb      	ldr	r3, [r7, #12]
 8001402:	3301      	adds	r3, #1
 8001404:	60fb      	str	r3, [r7, #12]
 8001406:	68bb      	ldr	r3, [r7, #8]
 8001408:	3b01      	subs	r3, #1
 800140a:	68fa      	ldr	r2, [r7, #12]
 800140c:	429a      	cmp	r2, r3
 800140e:	dbf4      	blt.n	80013fa <printTitleBar+0x26>
	}

	// Reset the color (white text on black background)
	printf("\033[0m\n");
 8001410:	4804      	ldr	r0, [pc, #16]	@ (8001424 <printTitleBar+0x50>)
 8001412:	f000 fa25 	bl	8001860 <puts>
}
 8001416:	bf00      	nop
 8001418:	3714      	adds	r7, #20
 800141a:	46bd      	mov	sp, r7
 800141c:	bd90      	pop	{r4, r7, pc}
 800141e:	bf00      	nop
 8001420:	08002658 	.word	0x08002658
 8001424:	08002660 	.word	0x08002660

08001428 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001428:	480d      	ldr	r0, [pc, #52]	@ (8001460 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800142a:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800142c:	480d      	ldr	r0, [pc, #52]	@ (8001464 <LoopForever+0x6>)
  ldr r1, =_edata
 800142e:	490e      	ldr	r1, [pc, #56]	@ (8001468 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001430:	4a0e      	ldr	r2, [pc, #56]	@ (800146c <LoopForever+0xe>)
  movs r3, #0
 8001432:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001434:	e002      	b.n	800143c <LoopCopyDataInit>

08001436 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001436:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001438:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800143a:	3304      	adds	r3, #4

0800143c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800143c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800143e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001440:	d3f9      	bcc.n	8001436 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001442:	4a0b      	ldr	r2, [pc, #44]	@ (8001470 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001444:	4c0b      	ldr	r4, [pc, #44]	@ (8001474 <LoopForever+0x16>)
  movs r3, #0
 8001446:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001448:	e001      	b.n	800144e <LoopFillZerobss>

0800144a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800144a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800144c:	3204      	adds	r2, #4

0800144e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800144e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001450:	d3fb      	bcc.n	800144a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8001452:	f7ff fdb3 	bl	8000fbc <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8001456:	f000 fbdb 	bl	8001c10 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800145a:	f7ff fd2b 	bl	8000eb4 <main>

0800145e <LoopForever>:

LoopForever:
    b LoopForever
 800145e:	e7fe      	b.n	800145e <LoopForever>
  ldr   r0, =_estack
 8001460:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 8001464:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001468:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 800146c:	080026d8 	.word	0x080026d8
  ldr r2, =_sbss
 8001470:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8001474:	200002d0 	.word	0x200002d0

08001478 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001478:	e7fe      	b.n	8001478 <ADC1_2_IRQHandler>
	...

0800147c <__sflush_r>:
 800147c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8001480:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001484:	0716      	lsls	r6, r2, #28
 8001486:	4605      	mov	r5, r0
 8001488:	460c      	mov	r4, r1
 800148a:	d454      	bmi.n	8001536 <__sflush_r+0xba>
 800148c:	684b      	ldr	r3, [r1, #4]
 800148e:	2b00      	cmp	r3, #0
 8001490:	dc02      	bgt.n	8001498 <__sflush_r+0x1c>
 8001492:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8001494:	2b00      	cmp	r3, #0
 8001496:	dd48      	ble.n	800152a <__sflush_r+0xae>
 8001498:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800149a:	2e00      	cmp	r6, #0
 800149c:	d045      	beq.n	800152a <__sflush_r+0xae>
 800149e:	2300      	movs	r3, #0
 80014a0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80014a4:	682f      	ldr	r7, [r5, #0]
 80014a6:	6a21      	ldr	r1, [r4, #32]
 80014a8:	602b      	str	r3, [r5, #0]
 80014aa:	d030      	beq.n	800150e <__sflush_r+0x92>
 80014ac:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80014ae:	89a3      	ldrh	r3, [r4, #12]
 80014b0:	0759      	lsls	r1, r3, #29
 80014b2:	d505      	bpl.n	80014c0 <__sflush_r+0x44>
 80014b4:	6863      	ldr	r3, [r4, #4]
 80014b6:	1ad2      	subs	r2, r2, r3
 80014b8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80014ba:	b10b      	cbz	r3, 80014c0 <__sflush_r+0x44>
 80014bc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80014be:	1ad2      	subs	r2, r2, r3
 80014c0:	2300      	movs	r3, #0
 80014c2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80014c4:	6a21      	ldr	r1, [r4, #32]
 80014c6:	4628      	mov	r0, r5
 80014c8:	47b0      	blx	r6
 80014ca:	1c43      	adds	r3, r0, #1
 80014cc:	89a3      	ldrh	r3, [r4, #12]
 80014ce:	d106      	bne.n	80014de <__sflush_r+0x62>
 80014d0:	6829      	ldr	r1, [r5, #0]
 80014d2:	291d      	cmp	r1, #29
 80014d4:	d82b      	bhi.n	800152e <__sflush_r+0xb2>
 80014d6:	4a2a      	ldr	r2, [pc, #168]	@ (8001580 <__sflush_r+0x104>)
 80014d8:	40ca      	lsrs	r2, r1
 80014da:	07d6      	lsls	r6, r2, #31
 80014dc:	d527      	bpl.n	800152e <__sflush_r+0xb2>
 80014de:	2200      	movs	r2, #0
 80014e0:	6062      	str	r2, [r4, #4]
 80014e2:	04d9      	lsls	r1, r3, #19
 80014e4:	6922      	ldr	r2, [r4, #16]
 80014e6:	6022      	str	r2, [r4, #0]
 80014e8:	d504      	bpl.n	80014f4 <__sflush_r+0x78>
 80014ea:	1c42      	adds	r2, r0, #1
 80014ec:	d101      	bne.n	80014f2 <__sflush_r+0x76>
 80014ee:	682b      	ldr	r3, [r5, #0]
 80014f0:	b903      	cbnz	r3, 80014f4 <__sflush_r+0x78>
 80014f2:	6560      	str	r0, [r4, #84]	@ 0x54
 80014f4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80014f6:	602f      	str	r7, [r5, #0]
 80014f8:	b1b9      	cbz	r1, 800152a <__sflush_r+0xae>
 80014fa:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80014fe:	4299      	cmp	r1, r3
 8001500:	d002      	beq.n	8001508 <__sflush_r+0x8c>
 8001502:	4628      	mov	r0, r5
 8001504:	f000 fbac 	bl	8001c60 <_free_r>
 8001508:	2300      	movs	r3, #0
 800150a:	6363      	str	r3, [r4, #52]	@ 0x34
 800150c:	e00d      	b.n	800152a <__sflush_r+0xae>
 800150e:	2301      	movs	r3, #1
 8001510:	4628      	mov	r0, r5
 8001512:	47b0      	blx	r6
 8001514:	4602      	mov	r2, r0
 8001516:	1c50      	adds	r0, r2, #1
 8001518:	d1c9      	bne.n	80014ae <__sflush_r+0x32>
 800151a:	682b      	ldr	r3, [r5, #0]
 800151c:	2b00      	cmp	r3, #0
 800151e:	d0c6      	beq.n	80014ae <__sflush_r+0x32>
 8001520:	2b1d      	cmp	r3, #29
 8001522:	d001      	beq.n	8001528 <__sflush_r+0xac>
 8001524:	2b16      	cmp	r3, #22
 8001526:	d11e      	bne.n	8001566 <__sflush_r+0xea>
 8001528:	602f      	str	r7, [r5, #0]
 800152a:	2000      	movs	r0, #0
 800152c:	e022      	b.n	8001574 <__sflush_r+0xf8>
 800152e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001532:	b21b      	sxth	r3, r3
 8001534:	e01b      	b.n	800156e <__sflush_r+0xf2>
 8001536:	690f      	ldr	r7, [r1, #16]
 8001538:	2f00      	cmp	r7, #0
 800153a:	d0f6      	beq.n	800152a <__sflush_r+0xae>
 800153c:	0793      	lsls	r3, r2, #30
 800153e:	680e      	ldr	r6, [r1, #0]
 8001540:	bf08      	it	eq
 8001542:	694b      	ldreq	r3, [r1, #20]
 8001544:	600f      	str	r7, [r1, #0]
 8001546:	bf18      	it	ne
 8001548:	2300      	movne	r3, #0
 800154a:	eba6 0807 	sub.w	r8, r6, r7
 800154e:	608b      	str	r3, [r1, #8]
 8001550:	f1b8 0f00 	cmp.w	r8, #0
 8001554:	dde9      	ble.n	800152a <__sflush_r+0xae>
 8001556:	6a21      	ldr	r1, [r4, #32]
 8001558:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800155a:	4643      	mov	r3, r8
 800155c:	463a      	mov	r2, r7
 800155e:	4628      	mov	r0, r5
 8001560:	47b0      	blx	r6
 8001562:	2800      	cmp	r0, #0
 8001564:	dc08      	bgt.n	8001578 <__sflush_r+0xfc>
 8001566:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800156a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800156e:	81a3      	strh	r3, [r4, #12]
 8001570:	f04f 30ff 	mov.w	r0, #4294967295
 8001574:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001578:	4407      	add	r7, r0
 800157a:	eba8 0800 	sub.w	r8, r8, r0
 800157e:	e7e7      	b.n	8001550 <__sflush_r+0xd4>
 8001580:	20400001 	.word	0x20400001

08001584 <_fflush_r>:
 8001584:	b538      	push	{r3, r4, r5, lr}
 8001586:	690b      	ldr	r3, [r1, #16]
 8001588:	4605      	mov	r5, r0
 800158a:	460c      	mov	r4, r1
 800158c:	b913      	cbnz	r3, 8001594 <_fflush_r+0x10>
 800158e:	2500      	movs	r5, #0
 8001590:	4628      	mov	r0, r5
 8001592:	bd38      	pop	{r3, r4, r5, pc}
 8001594:	b118      	cbz	r0, 800159e <_fflush_r+0x1a>
 8001596:	6a03      	ldr	r3, [r0, #32]
 8001598:	b90b      	cbnz	r3, 800159e <_fflush_r+0x1a>
 800159a:	f000 f8bb 	bl	8001714 <__sinit>
 800159e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d0f3      	beq.n	800158e <_fflush_r+0xa>
 80015a6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80015a8:	07d0      	lsls	r0, r2, #31
 80015aa:	d404      	bmi.n	80015b6 <_fflush_r+0x32>
 80015ac:	0599      	lsls	r1, r3, #22
 80015ae:	d402      	bmi.n	80015b6 <_fflush_r+0x32>
 80015b0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80015b2:	f000 fb52 	bl	8001c5a <__retarget_lock_acquire_recursive>
 80015b6:	4628      	mov	r0, r5
 80015b8:	4621      	mov	r1, r4
 80015ba:	f7ff ff5f 	bl	800147c <__sflush_r>
 80015be:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80015c0:	07da      	lsls	r2, r3, #31
 80015c2:	4605      	mov	r5, r0
 80015c4:	d4e4      	bmi.n	8001590 <_fflush_r+0xc>
 80015c6:	89a3      	ldrh	r3, [r4, #12]
 80015c8:	059b      	lsls	r3, r3, #22
 80015ca:	d4e1      	bmi.n	8001590 <_fflush_r+0xc>
 80015cc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80015ce:	f000 fb45 	bl	8001c5c <__retarget_lock_release_recursive>
 80015d2:	e7dd      	b.n	8001590 <_fflush_r+0xc>

080015d4 <fflush>:
 80015d4:	4601      	mov	r1, r0
 80015d6:	b920      	cbnz	r0, 80015e2 <fflush+0xe>
 80015d8:	4a04      	ldr	r2, [pc, #16]	@ (80015ec <fflush+0x18>)
 80015da:	4905      	ldr	r1, [pc, #20]	@ (80015f0 <fflush+0x1c>)
 80015dc:	4805      	ldr	r0, [pc, #20]	@ (80015f4 <fflush+0x20>)
 80015de:	f000 b8b1 	b.w	8001744 <_fwalk_sglue>
 80015e2:	4b05      	ldr	r3, [pc, #20]	@ (80015f8 <fflush+0x24>)
 80015e4:	6818      	ldr	r0, [r3, #0]
 80015e6:	f7ff bfcd 	b.w	8001584 <_fflush_r>
 80015ea:	bf00      	nop
 80015ec:	20000000 	.word	0x20000000
 80015f0:	08001585 	.word	0x08001585
 80015f4:	20000010 	.word	0x20000010
 80015f8:	2000000c 	.word	0x2000000c

080015fc <std>:
 80015fc:	2300      	movs	r3, #0
 80015fe:	b510      	push	{r4, lr}
 8001600:	4604      	mov	r4, r0
 8001602:	e9c0 3300 	strd	r3, r3, [r0]
 8001606:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800160a:	6083      	str	r3, [r0, #8]
 800160c:	8181      	strh	r1, [r0, #12]
 800160e:	6643      	str	r3, [r0, #100]	@ 0x64
 8001610:	81c2      	strh	r2, [r0, #14]
 8001612:	6183      	str	r3, [r0, #24]
 8001614:	4619      	mov	r1, r3
 8001616:	2208      	movs	r2, #8
 8001618:	305c      	adds	r0, #92	@ 0x5c
 800161a:	f000 fabd 	bl	8001b98 <memset>
 800161e:	4b0d      	ldr	r3, [pc, #52]	@ (8001654 <std+0x58>)
 8001620:	6263      	str	r3, [r4, #36]	@ 0x24
 8001622:	4b0d      	ldr	r3, [pc, #52]	@ (8001658 <std+0x5c>)
 8001624:	62a3      	str	r3, [r4, #40]	@ 0x28
 8001626:	4b0d      	ldr	r3, [pc, #52]	@ (800165c <std+0x60>)
 8001628:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800162a:	4b0d      	ldr	r3, [pc, #52]	@ (8001660 <std+0x64>)
 800162c:	6323      	str	r3, [r4, #48]	@ 0x30
 800162e:	4b0d      	ldr	r3, [pc, #52]	@ (8001664 <std+0x68>)
 8001630:	6224      	str	r4, [r4, #32]
 8001632:	429c      	cmp	r4, r3
 8001634:	d006      	beq.n	8001644 <std+0x48>
 8001636:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800163a:	4294      	cmp	r4, r2
 800163c:	d002      	beq.n	8001644 <std+0x48>
 800163e:	33d0      	adds	r3, #208	@ 0xd0
 8001640:	429c      	cmp	r4, r3
 8001642:	d105      	bne.n	8001650 <std+0x54>
 8001644:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8001648:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800164c:	f000 bb04 	b.w	8001c58 <__retarget_lock_init_recursive>
 8001650:	bd10      	pop	{r4, pc}
 8001652:	bf00      	nop
 8001654:	080019e9 	.word	0x080019e9
 8001658:	08001a0b 	.word	0x08001a0b
 800165c:	08001a43 	.word	0x08001a43
 8001660:	08001a67 	.word	0x08001a67
 8001664:	20000180 	.word	0x20000180

08001668 <stdio_exit_handler>:
 8001668:	4a02      	ldr	r2, [pc, #8]	@ (8001674 <stdio_exit_handler+0xc>)
 800166a:	4903      	ldr	r1, [pc, #12]	@ (8001678 <stdio_exit_handler+0x10>)
 800166c:	4803      	ldr	r0, [pc, #12]	@ (800167c <stdio_exit_handler+0x14>)
 800166e:	f000 b869 	b.w	8001744 <_fwalk_sglue>
 8001672:	bf00      	nop
 8001674:	20000000 	.word	0x20000000
 8001678:	08001585 	.word	0x08001585
 800167c:	20000010 	.word	0x20000010

08001680 <cleanup_stdio>:
 8001680:	6841      	ldr	r1, [r0, #4]
 8001682:	4b0c      	ldr	r3, [pc, #48]	@ (80016b4 <cleanup_stdio+0x34>)
 8001684:	4299      	cmp	r1, r3
 8001686:	b510      	push	{r4, lr}
 8001688:	4604      	mov	r4, r0
 800168a:	d001      	beq.n	8001690 <cleanup_stdio+0x10>
 800168c:	f7ff ff7a 	bl	8001584 <_fflush_r>
 8001690:	68a1      	ldr	r1, [r4, #8]
 8001692:	4b09      	ldr	r3, [pc, #36]	@ (80016b8 <cleanup_stdio+0x38>)
 8001694:	4299      	cmp	r1, r3
 8001696:	d002      	beq.n	800169e <cleanup_stdio+0x1e>
 8001698:	4620      	mov	r0, r4
 800169a:	f7ff ff73 	bl	8001584 <_fflush_r>
 800169e:	68e1      	ldr	r1, [r4, #12]
 80016a0:	4b06      	ldr	r3, [pc, #24]	@ (80016bc <cleanup_stdio+0x3c>)
 80016a2:	4299      	cmp	r1, r3
 80016a4:	d004      	beq.n	80016b0 <cleanup_stdio+0x30>
 80016a6:	4620      	mov	r0, r4
 80016a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80016ac:	f7ff bf6a 	b.w	8001584 <_fflush_r>
 80016b0:	bd10      	pop	{r4, pc}
 80016b2:	bf00      	nop
 80016b4:	20000180 	.word	0x20000180
 80016b8:	200001e8 	.word	0x200001e8
 80016bc:	20000250 	.word	0x20000250

080016c0 <global_stdio_init.part.0>:
 80016c0:	b510      	push	{r4, lr}
 80016c2:	4b0b      	ldr	r3, [pc, #44]	@ (80016f0 <global_stdio_init.part.0+0x30>)
 80016c4:	4c0b      	ldr	r4, [pc, #44]	@ (80016f4 <global_stdio_init.part.0+0x34>)
 80016c6:	4a0c      	ldr	r2, [pc, #48]	@ (80016f8 <global_stdio_init.part.0+0x38>)
 80016c8:	601a      	str	r2, [r3, #0]
 80016ca:	4620      	mov	r0, r4
 80016cc:	2200      	movs	r2, #0
 80016ce:	2104      	movs	r1, #4
 80016d0:	f7ff ff94 	bl	80015fc <std>
 80016d4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80016d8:	2201      	movs	r2, #1
 80016da:	2109      	movs	r1, #9
 80016dc:	f7ff ff8e 	bl	80015fc <std>
 80016e0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80016e4:	2202      	movs	r2, #2
 80016e6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80016ea:	2112      	movs	r1, #18
 80016ec:	f7ff bf86 	b.w	80015fc <std>
 80016f0:	200002b8 	.word	0x200002b8
 80016f4:	20000180 	.word	0x20000180
 80016f8:	08001669 	.word	0x08001669

080016fc <__sfp_lock_acquire>:
 80016fc:	4801      	ldr	r0, [pc, #4]	@ (8001704 <__sfp_lock_acquire+0x8>)
 80016fe:	f000 baac 	b.w	8001c5a <__retarget_lock_acquire_recursive>
 8001702:	bf00      	nop
 8001704:	200002c1 	.word	0x200002c1

08001708 <__sfp_lock_release>:
 8001708:	4801      	ldr	r0, [pc, #4]	@ (8001710 <__sfp_lock_release+0x8>)
 800170a:	f000 baa7 	b.w	8001c5c <__retarget_lock_release_recursive>
 800170e:	bf00      	nop
 8001710:	200002c1 	.word	0x200002c1

08001714 <__sinit>:
 8001714:	b510      	push	{r4, lr}
 8001716:	4604      	mov	r4, r0
 8001718:	f7ff fff0 	bl	80016fc <__sfp_lock_acquire>
 800171c:	6a23      	ldr	r3, [r4, #32]
 800171e:	b11b      	cbz	r3, 8001728 <__sinit+0x14>
 8001720:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001724:	f7ff bff0 	b.w	8001708 <__sfp_lock_release>
 8001728:	4b04      	ldr	r3, [pc, #16]	@ (800173c <__sinit+0x28>)
 800172a:	6223      	str	r3, [r4, #32]
 800172c:	4b04      	ldr	r3, [pc, #16]	@ (8001740 <__sinit+0x2c>)
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	2b00      	cmp	r3, #0
 8001732:	d1f5      	bne.n	8001720 <__sinit+0xc>
 8001734:	f7ff ffc4 	bl	80016c0 <global_stdio_init.part.0>
 8001738:	e7f2      	b.n	8001720 <__sinit+0xc>
 800173a:	bf00      	nop
 800173c:	08001681 	.word	0x08001681
 8001740:	200002b8 	.word	0x200002b8

08001744 <_fwalk_sglue>:
 8001744:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001748:	4607      	mov	r7, r0
 800174a:	4688      	mov	r8, r1
 800174c:	4614      	mov	r4, r2
 800174e:	2600      	movs	r6, #0
 8001750:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8001754:	f1b9 0901 	subs.w	r9, r9, #1
 8001758:	d505      	bpl.n	8001766 <_fwalk_sglue+0x22>
 800175a:	6824      	ldr	r4, [r4, #0]
 800175c:	2c00      	cmp	r4, #0
 800175e:	d1f7      	bne.n	8001750 <_fwalk_sglue+0xc>
 8001760:	4630      	mov	r0, r6
 8001762:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8001766:	89ab      	ldrh	r3, [r5, #12]
 8001768:	2b01      	cmp	r3, #1
 800176a:	d907      	bls.n	800177c <_fwalk_sglue+0x38>
 800176c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8001770:	3301      	adds	r3, #1
 8001772:	d003      	beq.n	800177c <_fwalk_sglue+0x38>
 8001774:	4629      	mov	r1, r5
 8001776:	4638      	mov	r0, r7
 8001778:	47c0      	blx	r8
 800177a:	4306      	orrs	r6, r0
 800177c:	3568      	adds	r5, #104	@ 0x68
 800177e:	e7e9      	b.n	8001754 <_fwalk_sglue+0x10>

08001780 <iprintf>:
 8001780:	b40f      	push	{r0, r1, r2, r3}
 8001782:	b507      	push	{r0, r1, r2, lr}
 8001784:	4906      	ldr	r1, [pc, #24]	@ (80017a0 <iprintf+0x20>)
 8001786:	ab04      	add	r3, sp, #16
 8001788:	6808      	ldr	r0, [r1, #0]
 800178a:	f853 2b04 	ldr.w	r2, [r3], #4
 800178e:	6881      	ldr	r1, [r0, #8]
 8001790:	9301      	str	r3, [sp, #4]
 8001792:	f000 fb8f 	bl	8001eb4 <_vfiprintf_r>
 8001796:	b003      	add	sp, #12
 8001798:	f85d eb04 	ldr.w	lr, [sp], #4
 800179c:	b004      	add	sp, #16
 800179e:	4770      	bx	lr
 80017a0:	2000000c 	.word	0x2000000c

080017a4 <putchar>:
 80017a4:	4b02      	ldr	r3, [pc, #8]	@ (80017b0 <putchar+0xc>)
 80017a6:	4601      	mov	r1, r0
 80017a8:	6818      	ldr	r0, [r3, #0]
 80017aa:	6882      	ldr	r2, [r0, #8]
 80017ac:	f000 be88 	b.w	80024c0 <_putc_r>
 80017b0:	2000000c 	.word	0x2000000c

080017b4 <_puts_r>:
 80017b4:	6a03      	ldr	r3, [r0, #32]
 80017b6:	b570      	push	{r4, r5, r6, lr}
 80017b8:	6884      	ldr	r4, [r0, #8]
 80017ba:	4605      	mov	r5, r0
 80017bc:	460e      	mov	r6, r1
 80017be:	b90b      	cbnz	r3, 80017c4 <_puts_r+0x10>
 80017c0:	f7ff ffa8 	bl	8001714 <__sinit>
 80017c4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80017c6:	07db      	lsls	r3, r3, #31
 80017c8:	d405      	bmi.n	80017d6 <_puts_r+0x22>
 80017ca:	89a3      	ldrh	r3, [r4, #12]
 80017cc:	0598      	lsls	r0, r3, #22
 80017ce:	d402      	bmi.n	80017d6 <_puts_r+0x22>
 80017d0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80017d2:	f000 fa42 	bl	8001c5a <__retarget_lock_acquire_recursive>
 80017d6:	89a3      	ldrh	r3, [r4, #12]
 80017d8:	0719      	lsls	r1, r3, #28
 80017da:	d502      	bpl.n	80017e2 <_puts_r+0x2e>
 80017dc:	6923      	ldr	r3, [r4, #16]
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d135      	bne.n	800184e <_puts_r+0x9a>
 80017e2:	4621      	mov	r1, r4
 80017e4:	4628      	mov	r0, r5
 80017e6:	f000 f981 	bl	8001aec <__swsetup_r>
 80017ea:	b380      	cbz	r0, 800184e <_puts_r+0x9a>
 80017ec:	f04f 35ff 	mov.w	r5, #4294967295
 80017f0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80017f2:	07da      	lsls	r2, r3, #31
 80017f4:	d405      	bmi.n	8001802 <_puts_r+0x4e>
 80017f6:	89a3      	ldrh	r3, [r4, #12]
 80017f8:	059b      	lsls	r3, r3, #22
 80017fa:	d402      	bmi.n	8001802 <_puts_r+0x4e>
 80017fc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80017fe:	f000 fa2d 	bl	8001c5c <__retarget_lock_release_recursive>
 8001802:	4628      	mov	r0, r5
 8001804:	bd70      	pop	{r4, r5, r6, pc}
 8001806:	2b00      	cmp	r3, #0
 8001808:	da04      	bge.n	8001814 <_puts_r+0x60>
 800180a:	69a2      	ldr	r2, [r4, #24]
 800180c:	429a      	cmp	r2, r3
 800180e:	dc17      	bgt.n	8001840 <_puts_r+0x8c>
 8001810:	290a      	cmp	r1, #10
 8001812:	d015      	beq.n	8001840 <_puts_r+0x8c>
 8001814:	6823      	ldr	r3, [r4, #0]
 8001816:	1c5a      	adds	r2, r3, #1
 8001818:	6022      	str	r2, [r4, #0]
 800181a:	7019      	strb	r1, [r3, #0]
 800181c:	68a3      	ldr	r3, [r4, #8]
 800181e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8001822:	3b01      	subs	r3, #1
 8001824:	60a3      	str	r3, [r4, #8]
 8001826:	2900      	cmp	r1, #0
 8001828:	d1ed      	bne.n	8001806 <_puts_r+0x52>
 800182a:	2b00      	cmp	r3, #0
 800182c:	da11      	bge.n	8001852 <_puts_r+0x9e>
 800182e:	4622      	mov	r2, r4
 8001830:	210a      	movs	r1, #10
 8001832:	4628      	mov	r0, r5
 8001834:	f000 f91b 	bl	8001a6e <__swbuf_r>
 8001838:	3001      	adds	r0, #1
 800183a:	d0d7      	beq.n	80017ec <_puts_r+0x38>
 800183c:	250a      	movs	r5, #10
 800183e:	e7d7      	b.n	80017f0 <_puts_r+0x3c>
 8001840:	4622      	mov	r2, r4
 8001842:	4628      	mov	r0, r5
 8001844:	f000 f913 	bl	8001a6e <__swbuf_r>
 8001848:	3001      	adds	r0, #1
 800184a:	d1e7      	bne.n	800181c <_puts_r+0x68>
 800184c:	e7ce      	b.n	80017ec <_puts_r+0x38>
 800184e:	3e01      	subs	r6, #1
 8001850:	e7e4      	b.n	800181c <_puts_r+0x68>
 8001852:	6823      	ldr	r3, [r4, #0]
 8001854:	1c5a      	adds	r2, r3, #1
 8001856:	6022      	str	r2, [r4, #0]
 8001858:	220a      	movs	r2, #10
 800185a:	701a      	strb	r2, [r3, #0]
 800185c:	e7ee      	b.n	800183c <_puts_r+0x88>
	...

08001860 <puts>:
 8001860:	4b02      	ldr	r3, [pc, #8]	@ (800186c <puts+0xc>)
 8001862:	4601      	mov	r1, r0
 8001864:	6818      	ldr	r0, [r3, #0]
 8001866:	f7ff bfa5 	b.w	80017b4 <_puts_r>
 800186a:	bf00      	nop
 800186c:	2000000c 	.word	0x2000000c

08001870 <setbuf>:
 8001870:	fab1 f281 	clz	r2, r1
 8001874:	0952      	lsrs	r2, r2, #5
 8001876:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800187a:	0052      	lsls	r2, r2, #1
 800187c:	f000 b800 	b.w	8001880 <setvbuf>

08001880 <setvbuf>:
 8001880:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8001884:	461d      	mov	r5, r3
 8001886:	4b57      	ldr	r3, [pc, #348]	@ (80019e4 <setvbuf+0x164>)
 8001888:	681f      	ldr	r7, [r3, #0]
 800188a:	4604      	mov	r4, r0
 800188c:	460e      	mov	r6, r1
 800188e:	4690      	mov	r8, r2
 8001890:	b127      	cbz	r7, 800189c <setvbuf+0x1c>
 8001892:	6a3b      	ldr	r3, [r7, #32]
 8001894:	b913      	cbnz	r3, 800189c <setvbuf+0x1c>
 8001896:	4638      	mov	r0, r7
 8001898:	f7ff ff3c 	bl	8001714 <__sinit>
 800189c:	f1b8 0f02 	cmp.w	r8, #2
 80018a0:	d006      	beq.n	80018b0 <setvbuf+0x30>
 80018a2:	f1b8 0f01 	cmp.w	r8, #1
 80018a6:	f200 809a 	bhi.w	80019de <setvbuf+0x15e>
 80018aa:	2d00      	cmp	r5, #0
 80018ac:	f2c0 8097 	blt.w	80019de <setvbuf+0x15e>
 80018b0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80018b2:	07d9      	lsls	r1, r3, #31
 80018b4:	d405      	bmi.n	80018c2 <setvbuf+0x42>
 80018b6:	89a3      	ldrh	r3, [r4, #12]
 80018b8:	059a      	lsls	r2, r3, #22
 80018ba:	d402      	bmi.n	80018c2 <setvbuf+0x42>
 80018bc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80018be:	f000 f9cc 	bl	8001c5a <__retarget_lock_acquire_recursive>
 80018c2:	4621      	mov	r1, r4
 80018c4:	4638      	mov	r0, r7
 80018c6:	f7ff fe5d 	bl	8001584 <_fflush_r>
 80018ca:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80018cc:	b141      	cbz	r1, 80018e0 <setvbuf+0x60>
 80018ce:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80018d2:	4299      	cmp	r1, r3
 80018d4:	d002      	beq.n	80018dc <setvbuf+0x5c>
 80018d6:	4638      	mov	r0, r7
 80018d8:	f000 f9c2 	bl	8001c60 <_free_r>
 80018dc:	2300      	movs	r3, #0
 80018de:	6363      	str	r3, [r4, #52]	@ 0x34
 80018e0:	2300      	movs	r3, #0
 80018e2:	61a3      	str	r3, [r4, #24]
 80018e4:	6063      	str	r3, [r4, #4]
 80018e6:	89a3      	ldrh	r3, [r4, #12]
 80018e8:	061b      	lsls	r3, r3, #24
 80018ea:	d503      	bpl.n	80018f4 <setvbuf+0x74>
 80018ec:	6921      	ldr	r1, [r4, #16]
 80018ee:	4638      	mov	r0, r7
 80018f0:	f000 f9b6 	bl	8001c60 <_free_r>
 80018f4:	89a3      	ldrh	r3, [r4, #12]
 80018f6:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 80018fa:	f023 0303 	bic.w	r3, r3, #3
 80018fe:	f1b8 0f02 	cmp.w	r8, #2
 8001902:	81a3      	strh	r3, [r4, #12]
 8001904:	d061      	beq.n	80019ca <setvbuf+0x14a>
 8001906:	ab01      	add	r3, sp, #4
 8001908:	466a      	mov	r2, sp
 800190a:	4621      	mov	r1, r4
 800190c:	4638      	mov	r0, r7
 800190e:	f000 fd75 	bl	80023fc <__swhatbuf_r>
 8001912:	89a3      	ldrh	r3, [r4, #12]
 8001914:	4318      	orrs	r0, r3
 8001916:	81a0      	strh	r0, [r4, #12]
 8001918:	bb2d      	cbnz	r5, 8001966 <setvbuf+0xe6>
 800191a:	9d00      	ldr	r5, [sp, #0]
 800191c:	4628      	mov	r0, r5
 800191e:	f000 f9e9 	bl	8001cf4 <malloc>
 8001922:	4606      	mov	r6, r0
 8001924:	2800      	cmp	r0, #0
 8001926:	d152      	bne.n	80019ce <setvbuf+0x14e>
 8001928:	f8dd 9000 	ldr.w	r9, [sp]
 800192c:	45a9      	cmp	r9, r5
 800192e:	d140      	bne.n	80019b2 <setvbuf+0x132>
 8001930:	f04f 35ff 	mov.w	r5, #4294967295
 8001934:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8001938:	f043 0202 	orr.w	r2, r3, #2
 800193c:	81a2      	strh	r2, [r4, #12]
 800193e:	2200      	movs	r2, #0
 8001940:	60a2      	str	r2, [r4, #8]
 8001942:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 8001946:	6022      	str	r2, [r4, #0]
 8001948:	6122      	str	r2, [r4, #16]
 800194a:	2201      	movs	r2, #1
 800194c:	6162      	str	r2, [r4, #20]
 800194e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8001950:	07d6      	lsls	r6, r2, #31
 8001952:	d404      	bmi.n	800195e <setvbuf+0xde>
 8001954:	0598      	lsls	r0, r3, #22
 8001956:	d402      	bmi.n	800195e <setvbuf+0xde>
 8001958:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800195a:	f000 f97f 	bl	8001c5c <__retarget_lock_release_recursive>
 800195e:	4628      	mov	r0, r5
 8001960:	b003      	add	sp, #12
 8001962:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001966:	2e00      	cmp	r6, #0
 8001968:	d0d8      	beq.n	800191c <setvbuf+0x9c>
 800196a:	6a3b      	ldr	r3, [r7, #32]
 800196c:	b913      	cbnz	r3, 8001974 <setvbuf+0xf4>
 800196e:	4638      	mov	r0, r7
 8001970:	f7ff fed0 	bl	8001714 <__sinit>
 8001974:	f1b8 0f01 	cmp.w	r8, #1
 8001978:	bf08      	it	eq
 800197a:	89a3      	ldrheq	r3, [r4, #12]
 800197c:	6026      	str	r6, [r4, #0]
 800197e:	bf04      	itt	eq
 8001980:	f043 0301 	orreq.w	r3, r3, #1
 8001984:	81a3      	strheq	r3, [r4, #12]
 8001986:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800198a:	f013 0208 	ands.w	r2, r3, #8
 800198e:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8001992:	d01e      	beq.n	80019d2 <setvbuf+0x152>
 8001994:	07d9      	lsls	r1, r3, #31
 8001996:	bf41      	itttt	mi
 8001998:	2200      	movmi	r2, #0
 800199a:	426d      	negmi	r5, r5
 800199c:	60a2      	strmi	r2, [r4, #8]
 800199e:	61a5      	strmi	r5, [r4, #24]
 80019a0:	bf58      	it	pl
 80019a2:	60a5      	strpl	r5, [r4, #8]
 80019a4:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80019a6:	07d2      	lsls	r2, r2, #31
 80019a8:	d401      	bmi.n	80019ae <setvbuf+0x12e>
 80019aa:	059b      	lsls	r3, r3, #22
 80019ac:	d513      	bpl.n	80019d6 <setvbuf+0x156>
 80019ae:	2500      	movs	r5, #0
 80019b0:	e7d5      	b.n	800195e <setvbuf+0xde>
 80019b2:	4648      	mov	r0, r9
 80019b4:	f000 f99e 	bl	8001cf4 <malloc>
 80019b8:	4606      	mov	r6, r0
 80019ba:	2800      	cmp	r0, #0
 80019bc:	d0b8      	beq.n	8001930 <setvbuf+0xb0>
 80019be:	89a3      	ldrh	r3, [r4, #12]
 80019c0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80019c4:	81a3      	strh	r3, [r4, #12]
 80019c6:	464d      	mov	r5, r9
 80019c8:	e7cf      	b.n	800196a <setvbuf+0xea>
 80019ca:	2500      	movs	r5, #0
 80019cc:	e7b2      	b.n	8001934 <setvbuf+0xb4>
 80019ce:	46a9      	mov	r9, r5
 80019d0:	e7f5      	b.n	80019be <setvbuf+0x13e>
 80019d2:	60a2      	str	r2, [r4, #8]
 80019d4:	e7e6      	b.n	80019a4 <setvbuf+0x124>
 80019d6:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80019d8:	f000 f940 	bl	8001c5c <__retarget_lock_release_recursive>
 80019dc:	e7e7      	b.n	80019ae <setvbuf+0x12e>
 80019de:	f04f 35ff 	mov.w	r5, #4294967295
 80019e2:	e7bc      	b.n	800195e <setvbuf+0xde>
 80019e4:	2000000c 	.word	0x2000000c

080019e8 <__sread>:
 80019e8:	b510      	push	{r4, lr}
 80019ea:	460c      	mov	r4, r1
 80019ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80019f0:	f000 f8fc 	bl	8001bec <_read_r>
 80019f4:	2800      	cmp	r0, #0
 80019f6:	bfab      	itete	ge
 80019f8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80019fa:	89a3      	ldrhlt	r3, [r4, #12]
 80019fc:	181b      	addge	r3, r3, r0
 80019fe:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8001a02:	bfac      	ite	ge
 8001a04:	6563      	strge	r3, [r4, #84]	@ 0x54
 8001a06:	81a3      	strhlt	r3, [r4, #12]
 8001a08:	bd10      	pop	{r4, pc}

08001a0a <__swrite>:
 8001a0a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001a0e:	461f      	mov	r7, r3
 8001a10:	898b      	ldrh	r3, [r1, #12]
 8001a12:	05db      	lsls	r3, r3, #23
 8001a14:	4605      	mov	r5, r0
 8001a16:	460c      	mov	r4, r1
 8001a18:	4616      	mov	r6, r2
 8001a1a:	d505      	bpl.n	8001a28 <__swrite+0x1e>
 8001a1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001a20:	2302      	movs	r3, #2
 8001a22:	2200      	movs	r2, #0
 8001a24:	f000 f8d0 	bl	8001bc8 <_lseek_r>
 8001a28:	89a3      	ldrh	r3, [r4, #12]
 8001a2a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8001a2e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001a32:	81a3      	strh	r3, [r4, #12]
 8001a34:	4632      	mov	r2, r6
 8001a36:	463b      	mov	r3, r7
 8001a38:	4628      	mov	r0, r5
 8001a3a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8001a3e:	f7ff b823 	b.w	8000a88 <_write_r>

08001a42 <__sseek>:
 8001a42:	b510      	push	{r4, lr}
 8001a44:	460c      	mov	r4, r1
 8001a46:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001a4a:	f000 f8bd 	bl	8001bc8 <_lseek_r>
 8001a4e:	1c43      	adds	r3, r0, #1
 8001a50:	89a3      	ldrh	r3, [r4, #12]
 8001a52:	bf15      	itete	ne
 8001a54:	6560      	strne	r0, [r4, #84]	@ 0x54
 8001a56:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8001a5a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8001a5e:	81a3      	strheq	r3, [r4, #12]
 8001a60:	bf18      	it	ne
 8001a62:	81a3      	strhne	r3, [r4, #12]
 8001a64:	bd10      	pop	{r4, pc}

08001a66 <__sclose>:
 8001a66:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001a6a:	f000 b89d 	b.w	8001ba8 <_close_r>

08001a6e <__swbuf_r>:
 8001a6e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001a70:	460e      	mov	r6, r1
 8001a72:	4614      	mov	r4, r2
 8001a74:	4605      	mov	r5, r0
 8001a76:	b118      	cbz	r0, 8001a80 <__swbuf_r+0x12>
 8001a78:	6a03      	ldr	r3, [r0, #32]
 8001a7a:	b90b      	cbnz	r3, 8001a80 <__swbuf_r+0x12>
 8001a7c:	f7ff fe4a 	bl	8001714 <__sinit>
 8001a80:	69a3      	ldr	r3, [r4, #24]
 8001a82:	60a3      	str	r3, [r4, #8]
 8001a84:	89a3      	ldrh	r3, [r4, #12]
 8001a86:	071a      	lsls	r2, r3, #28
 8001a88:	d501      	bpl.n	8001a8e <__swbuf_r+0x20>
 8001a8a:	6923      	ldr	r3, [r4, #16]
 8001a8c:	b943      	cbnz	r3, 8001aa0 <__swbuf_r+0x32>
 8001a8e:	4621      	mov	r1, r4
 8001a90:	4628      	mov	r0, r5
 8001a92:	f000 f82b 	bl	8001aec <__swsetup_r>
 8001a96:	b118      	cbz	r0, 8001aa0 <__swbuf_r+0x32>
 8001a98:	f04f 37ff 	mov.w	r7, #4294967295
 8001a9c:	4638      	mov	r0, r7
 8001a9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001aa0:	6823      	ldr	r3, [r4, #0]
 8001aa2:	6922      	ldr	r2, [r4, #16]
 8001aa4:	1a98      	subs	r0, r3, r2
 8001aa6:	6963      	ldr	r3, [r4, #20]
 8001aa8:	b2f6      	uxtb	r6, r6
 8001aaa:	4283      	cmp	r3, r0
 8001aac:	4637      	mov	r7, r6
 8001aae:	dc05      	bgt.n	8001abc <__swbuf_r+0x4e>
 8001ab0:	4621      	mov	r1, r4
 8001ab2:	4628      	mov	r0, r5
 8001ab4:	f7ff fd66 	bl	8001584 <_fflush_r>
 8001ab8:	2800      	cmp	r0, #0
 8001aba:	d1ed      	bne.n	8001a98 <__swbuf_r+0x2a>
 8001abc:	68a3      	ldr	r3, [r4, #8]
 8001abe:	3b01      	subs	r3, #1
 8001ac0:	60a3      	str	r3, [r4, #8]
 8001ac2:	6823      	ldr	r3, [r4, #0]
 8001ac4:	1c5a      	adds	r2, r3, #1
 8001ac6:	6022      	str	r2, [r4, #0]
 8001ac8:	701e      	strb	r6, [r3, #0]
 8001aca:	6962      	ldr	r2, [r4, #20]
 8001acc:	1c43      	adds	r3, r0, #1
 8001ace:	429a      	cmp	r2, r3
 8001ad0:	d004      	beq.n	8001adc <__swbuf_r+0x6e>
 8001ad2:	89a3      	ldrh	r3, [r4, #12]
 8001ad4:	07db      	lsls	r3, r3, #31
 8001ad6:	d5e1      	bpl.n	8001a9c <__swbuf_r+0x2e>
 8001ad8:	2e0a      	cmp	r6, #10
 8001ada:	d1df      	bne.n	8001a9c <__swbuf_r+0x2e>
 8001adc:	4621      	mov	r1, r4
 8001ade:	4628      	mov	r0, r5
 8001ae0:	f7ff fd50 	bl	8001584 <_fflush_r>
 8001ae4:	2800      	cmp	r0, #0
 8001ae6:	d0d9      	beq.n	8001a9c <__swbuf_r+0x2e>
 8001ae8:	e7d6      	b.n	8001a98 <__swbuf_r+0x2a>
	...

08001aec <__swsetup_r>:
 8001aec:	b538      	push	{r3, r4, r5, lr}
 8001aee:	4b29      	ldr	r3, [pc, #164]	@ (8001b94 <__swsetup_r+0xa8>)
 8001af0:	4605      	mov	r5, r0
 8001af2:	6818      	ldr	r0, [r3, #0]
 8001af4:	460c      	mov	r4, r1
 8001af6:	b118      	cbz	r0, 8001b00 <__swsetup_r+0x14>
 8001af8:	6a03      	ldr	r3, [r0, #32]
 8001afa:	b90b      	cbnz	r3, 8001b00 <__swsetup_r+0x14>
 8001afc:	f7ff fe0a 	bl	8001714 <__sinit>
 8001b00:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8001b04:	0719      	lsls	r1, r3, #28
 8001b06:	d422      	bmi.n	8001b4e <__swsetup_r+0x62>
 8001b08:	06da      	lsls	r2, r3, #27
 8001b0a:	d407      	bmi.n	8001b1c <__swsetup_r+0x30>
 8001b0c:	2209      	movs	r2, #9
 8001b0e:	602a      	str	r2, [r5, #0]
 8001b10:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001b14:	81a3      	strh	r3, [r4, #12]
 8001b16:	f04f 30ff 	mov.w	r0, #4294967295
 8001b1a:	e033      	b.n	8001b84 <__swsetup_r+0x98>
 8001b1c:	0758      	lsls	r0, r3, #29
 8001b1e:	d512      	bpl.n	8001b46 <__swsetup_r+0x5a>
 8001b20:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8001b22:	b141      	cbz	r1, 8001b36 <__swsetup_r+0x4a>
 8001b24:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8001b28:	4299      	cmp	r1, r3
 8001b2a:	d002      	beq.n	8001b32 <__swsetup_r+0x46>
 8001b2c:	4628      	mov	r0, r5
 8001b2e:	f000 f897 	bl	8001c60 <_free_r>
 8001b32:	2300      	movs	r3, #0
 8001b34:	6363      	str	r3, [r4, #52]	@ 0x34
 8001b36:	89a3      	ldrh	r3, [r4, #12]
 8001b38:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8001b3c:	81a3      	strh	r3, [r4, #12]
 8001b3e:	2300      	movs	r3, #0
 8001b40:	6063      	str	r3, [r4, #4]
 8001b42:	6923      	ldr	r3, [r4, #16]
 8001b44:	6023      	str	r3, [r4, #0]
 8001b46:	89a3      	ldrh	r3, [r4, #12]
 8001b48:	f043 0308 	orr.w	r3, r3, #8
 8001b4c:	81a3      	strh	r3, [r4, #12]
 8001b4e:	6923      	ldr	r3, [r4, #16]
 8001b50:	b94b      	cbnz	r3, 8001b66 <__swsetup_r+0x7a>
 8001b52:	89a3      	ldrh	r3, [r4, #12]
 8001b54:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8001b58:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001b5c:	d003      	beq.n	8001b66 <__swsetup_r+0x7a>
 8001b5e:	4621      	mov	r1, r4
 8001b60:	4628      	mov	r0, r5
 8001b62:	f000 fc71 	bl	8002448 <__smakebuf_r>
 8001b66:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8001b6a:	f013 0201 	ands.w	r2, r3, #1
 8001b6e:	d00a      	beq.n	8001b86 <__swsetup_r+0x9a>
 8001b70:	2200      	movs	r2, #0
 8001b72:	60a2      	str	r2, [r4, #8]
 8001b74:	6962      	ldr	r2, [r4, #20]
 8001b76:	4252      	negs	r2, r2
 8001b78:	61a2      	str	r2, [r4, #24]
 8001b7a:	6922      	ldr	r2, [r4, #16]
 8001b7c:	b942      	cbnz	r2, 8001b90 <__swsetup_r+0xa4>
 8001b7e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8001b82:	d1c5      	bne.n	8001b10 <__swsetup_r+0x24>
 8001b84:	bd38      	pop	{r3, r4, r5, pc}
 8001b86:	0799      	lsls	r1, r3, #30
 8001b88:	bf58      	it	pl
 8001b8a:	6962      	ldrpl	r2, [r4, #20]
 8001b8c:	60a2      	str	r2, [r4, #8]
 8001b8e:	e7f4      	b.n	8001b7a <__swsetup_r+0x8e>
 8001b90:	2000      	movs	r0, #0
 8001b92:	e7f7      	b.n	8001b84 <__swsetup_r+0x98>
 8001b94:	2000000c 	.word	0x2000000c

08001b98 <memset>:
 8001b98:	4402      	add	r2, r0
 8001b9a:	4603      	mov	r3, r0
 8001b9c:	4293      	cmp	r3, r2
 8001b9e:	d100      	bne.n	8001ba2 <memset+0xa>
 8001ba0:	4770      	bx	lr
 8001ba2:	f803 1b01 	strb.w	r1, [r3], #1
 8001ba6:	e7f9      	b.n	8001b9c <memset+0x4>

08001ba8 <_close_r>:
 8001ba8:	b538      	push	{r3, r4, r5, lr}
 8001baa:	4d06      	ldr	r5, [pc, #24]	@ (8001bc4 <_close_r+0x1c>)
 8001bac:	2300      	movs	r3, #0
 8001bae:	4604      	mov	r4, r0
 8001bb0:	4608      	mov	r0, r1
 8001bb2:	602b      	str	r3, [r5, #0]
 8001bb4:	f7ff f9cd 	bl	8000f52 <_close>
 8001bb8:	1c43      	adds	r3, r0, #1
 8001bba:	d102      	bne.n	8001bc2 <_close_r+0x1a>
 8001bbc:	682b      	ldr	r3, [r5, #0]
 8001bbe:	b103      	cbz	r3, 8001bc2 <_close_r+0x1a>
 8001bc0:	6023      	str	r3, [r4, #0]
 8001bc2:	bd38      	pop	{r3, r4, r5, pc}
 8001bc4:	200002bc 	.word	0x200002bc

08001bc8 <_lseek_r>:
 8001bc8:	b538      	push	{r3, r4, r5, lr}
 8001bca:	4d07      	ldr	r5, [pc, #28]	@ (8001be8 <_lseek_r+0x20>)
 8001bcc:	4604      	mov	r4, r0
 8001bce:	4608      	mov	r0, r1
 8001bd0:	4611      	mov	r1, r2
 8001bd2:	2200      	movs	r2, #0
 8001bd4:	602a      	str	r2, [r5, #0]
 8001bd6:	461a      	mov	r2, r3
 8001bd8:	f7ff f9e2 	bl	8000fa0 <_lseek>
 8001bdc:	1c43      	adds	r3, r0, #1
 8001bde:	d102      	bne.n	8001be6 <_lseek_r+0x1e>
 8001be0:	682b      	ldr	r3, [r5, #0]
 8001be2:	b103      	cbz	r3, 8001be6 <_lseek_r+0x1e>
 8001be4:	6023      	str	r3, [r4, #0]
 8001be6:	bd38      	pop	{r3, r4, r5, pc}
 8001be8:	200002bc 	.word	0x200002bc

08001bec <_read_r>:
 8001bec:	b538      	push	{r3, r4, r5, lr}
 8001bee:	4d07      	ldr	r5, [pc, #28]	@ (8001c0c <_read_r+0x20>)
 8001bf0:	4604      	mov	r4, r0
 8001bf2:	4608      	mov	r0, r1
 8001bf4:	4611      	mov	r1, r2
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	602a      	str	r2, [r5, #0]
 8001bfa:	461a      	mov	r2, r3
 8001bfc:	f7ff f98c 	bl	8000f18 <_read>
 8001c00:	1c43      	adds	r3, r0, #1
 8001c02:	d102      	bne.n	8001c0a <_read_r+0x1e>
 8001c04:	682b      	ldr	r3, [r5, #0]
 8001c06:	b103      	cbz	r3, 8001c0a <_read_r+0x1e>
 8001c08:	6023      	str	r3, [r4, #0]
 8001c0a:	bd38      	pop	{r3, r4, r5, pc}
 8001c0c:	200002bc 	.word	0x200002bc

08001c10 <__libc_init_array>:
 8001c10:	b570      	push	{r4, r5, r6, lr}
 8001c12:	4d0d      	ldr	r5, [pc, #52]	@ (8001c48 <__libc_init_array+0x38>)
 8001c14:	4c0d      	ldr	r4, [pc, #52]	@ (8001c4c <__libc_init_array+0x3c>)
 8001c16:	1b64      	subs	r4, r4, r5
 8001c18:	10a4      	asrs	r4, r4, #2
 8001c1a:	2600      	movs	r6, #0
 8001c1c:	42a6      	cmp	r6, r4
 8001c1e:	d109      	bne.n	8001c34 <__libc_init_array+0x24>
 8001c20:	4d0b      	ldr	r5, [pc, #44]	@ (8001c50 <__libc_init_array+0x40>)
 8001c22:	4c0c      	ldr	r4, [pc, #48]	@ (8001c54 <__libc_init_array+0x44>)
 8001c24:	f000 fcc0 	bl	80025a8 <_init>
 8001c28:	1b64      	subs	r4, r4, r5
 8001c2a:	10a4      	asrs	r4, r4, #2
 8001c2c:	2600      	movs	r6, #0
 8001c2e:	42a6      	cmp	r6, r4
 8001c30:	d105      	bne.n	8001c3e <__libc_init_array+0x2e>
 8001c32:	bd70      	pop	{r4, r5, r6, pc}
 8001c34:	f855 3b04 	ldr.w	r3, [r5], #4
 8001c38:	4798      	blx	r3
 8001c3a:	3601      	adds	r6, #1
 8001c3c:	e7ee      	b.n	8001c1c <__libc_init_array+0xc>
 8001c3e:	f855 3b04 	ldr.w	r3, [r5], #4
 8001c42:	4798      	blx	r3
 8001c44:	3601      	adds	r6, #1
 8001c46:	e7f2      	b.n	8001c2e <__libc_init_array+0x1e>
 8001c48:	080026d0 	.word	0x080026d0
 8001c4c:	080026d0 	.word	0x080026d0
 8001c50:	080026d0 	.word	0x080026d0
 8001c54:	080026d4 	.word	0x080026d4

08001c58 <__retarget_lock_init_recursive>:
 8001c58:	4770      	bx	lr

08001c5a <__retarget_lock_acquire_recursive>:
 8001c5a:	4770      	bx	lr

08001c5c <__retarget_lock_release_recursive>:
 8001c5c:	4770      	bx	lr
	...

08001c60 <_free_r>:
 8001c60:	b538      	push	{r3, r4, r5, lr}
 8001c62:	4605      	mov	r5, r0
 8001c64:	2900      	cmp	r1, #0
 8001c66:	d041      	beq.n	8001cec <_free_r+0x8c>
 8001c68:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001c6c:	1f0c      	subs	r4, r1, #4
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	bfb8      	it	lt
 8001c72:	18e4      	addlt	r4, r4, r3
 8001c74:	f000 f8e8 	bl	8001e48 <__malloc_lock>
 8001c78:	4a1d      	ldr	r2, [pc, #116]	@ (8001cf0 <_free_r+0x90>)
 8001c7a:	6813      	ldr	r3, [r2, #0]
 8001c7c:	b933      	cbnz	r3, 8001c8c <_free_r+0x2c>
 8001c7e:	6063      	str	r3, [r4, #4]
 8001c80:	6014      	str	r4, [r2, #0]
 8001c82:	4628      	mov	r0, r5
 8001c84:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001c88:	f000 b8e4 	b.w	8001e54 <__malloc_unlock>
 8001c8c:	42a3      	cmp	r3, r4
 8001c8e:	d908      	bls.n	8001ca2 <_free_r+0x42>
 8001c90:	6820      	ldr	r0, [r4, #0]
 8001c92:	1821      	adds	r1, r4, r0
 8001c94:	428b      	cmp	r3, r1
 8001c96:	bf01      	itttt	eq
 8001c98:	6819      	ldreq	r1, [r3, #0]
 8001c9a:	685b      	ldreq	r3, [r3, #4]
 8001c9c:	1809      	addeq	r1, r1, r0
 8001c9e:	6021      	streq	r1, [r4, #0]
 8001ca0:	e7ed      	b.n	8001c7e <_free_r+0x1e>
 8001ca2:	461a      	mov	r2, r3
 8001ca4:	685b      	ldr	r3, [r3, #4]
 8001ca6:	b10b      	cbz	r3, 8001cac <_free_r+0x4c>
 8001ca8:	42a3      	cmp	r3, r4
 8001caa:	d9fa      	bls.n	8001ca2 <_free_r+0x42>
 8001cac:	6811      	ldr	r1, [r2, #0]
 8001cae:	1850      	adds	r0, r2, r1
 8001cb0:	42a0      	cmp	r0, r4
 8001cb2:	d10b      	bne.n	8001ccc <_free_r+0x6c>
 8001cb4:	6820      	ldr	r0, [r4, #0]
 8001cb6:	4401      	add	r1, r0
 8001cb8:	1850      	adds	r0, r2, r1
 8001cba:	4283      	cmp	r3, r0
 8001cbc:	6011      	str	r1, [r2, #0]
 8001cbe:	d1e0      	bne.n	8001c82 <_free_r+0x22>
 8001cc0:	6818      	ldr	r0, [r3, #0]
 8001cc2:	685b      	ldr	r3, [r3, #4]
 8001cc4:	6053      	str	r3, [r2, #4]
 8001cc6:	4408      	add	r0, r1
 8001cc8:	6010      	str	r0, [r2, #0]
 8001cca:	e7da      	b.n	8001c82 <_free_r+0x22>
 8001ccc:	d902      	bls.n	8001cd4 <_free_r+0x74>
 8001cce:	230c      	movs	r3, #12
 8001cd0:	602b      	str	r3, [r5, #0]
 8001cd2:	e7d6      	b.n	8001c82 <_free_r+0x22>
 8001cd4:	6820      	ldr	r0, [r4, #0]
 8001cd6:	1821      	adds	r1, r4, r0
 8001cd8:	428b      	cmp	r3, r1
 8001cda:	bf04      	itt	eq
 8001cdc:	6819      	ldreq	r1, [r3, #0]
 8001cde:	685b      	ldreq	r3, [r3, #4]
 8001ce0:	6063      	str	r3, [r4, #4]
 8001ce2:	bf04      	itt	eq
 8001ce4:	1809      	addeq	r1, r1, r0
 8001ce6:	6021      	streq	r1, [r4, #0]
 8001ce8:	6054      	str	r4, [r2, #4]
 8001cea:	e7ca      	b.n	8001c82 <_free_r+0x22>
 8001cec:	bd38      	pop	{r3, r4, r5, pc}
 8001cee:	bf00      	nop
 8001cf0:	200002c8 	.word	0x200002c8

08001cf4 <malloc>:
 8001cf4:	4b02      	ldr	r3, [pc, #8]	@ (8001d00 <malloc+0xc>)
 8001cf6:	4601      	mov	r1, r0
 8001cf8:	6818      	ldr	r0, [r3, #0]
 8001cfa:	f000 b825 	b.w	8001d48 <_malloc_r>
 8001cfe:	bf00      	nop
 8001d00:	2000000c 	.word	0x2000000c

08001d04 <sbrk_aligned>:
 8001d04:	b570      	push	{r4, r5, r6, lr}
 8001d06:	4e0f      	ldr	r6, [pc, #60]	@ (8001d44 <sbrk_aligned+0x40>)
 8001d08:	460c      	mov	r4, r1
 8001d0a:	6831      	ldr	r1, [r6, #0]
 8001d0c:	4605      	mov	r5, r0
 8001d0e:	b911      	cbnz	r1, 8001d16 <sbrk_aligned+0x12>
 8001d10:	f000 fc2c 	bl	800256c <_sbrk_r>
 8001d14:	6030      	str	r0, [r6, #0]
 8001d16:	4621      	mov	r1, r4
 8001d18:	4628      	mov	r0, r5
 8001d1a:	f000 fc27 	bl	800256c <_sbrk_r>
 8001d1e:	1c43      	adds	r3, r0, #1
 8001d20:	d103      	bne.n	8001d2a <sbrk_aligned+0x26>
 8001d22:	f04f 34ff 	mov.w	r4, #4294967295
 8001d26:	4620      	mov	r0, r4
 8001d28:	bd70      	pop	{r4, r5, r6, pc}
 8001d2a:	1cc4      	adds	r4, r0, #3
 8001d2c:	f024 0403 	bic.w	r4, r4, #3
 8001d30:	42a0      	cmp	r0, r4
 8001d32:	d0f8      	beq.n	8001d26 <sbrk_aligned+0x22>
 8001d34:	1a21      	subs	r1, r4, r0
 8001d36:	4628      	mov	r0, r5
 8001d38:	f000 fc18 	bl	800256c <_sbrk_r>
 8001d3c:	3001      	adds	r0, #1
 8001d3e:	d1f2      	bne.n	8001d26 <sbrk_aligned+0x22>
 8001d40:	e7ef      	b.n	8001d22 <sbrk_aligned+0x1e>
 8001d42:	bf00      	nop
 8001d44:	200002c4 	.word	0x200002c4

08001d48 <_malloc_r>:
 8001d48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001d4c:	1ccd      	adds	r5, r1, #3
 8001d4e:	f025 0503 	bic.w	r5, r5, #3
 8001d52:	3508      	adds	r5, #8
 8001d54:	2d0c      	cmp	r5, #12
 8001d56:	bf38      	it	cc
 8001d58:	250c      	movcc	r5, #12
 8001d5a:	2d00      	cmp	r5, #0
 8001d5c:	4606      	mov	r6, r0
 8001d5e:	db01      	blt.n	8001d64 <_malloc_r+0x1c>
 8001d60:	42a9      	cmp	r1, r5
 8001d62:	d904      	bls.n	8001d6e <_malloc_r+0x26>
 8001d64:	230c      	movs	r3, #12
 8001d66:	6033      	str	r3, [r6, #0]
 8001d68:	2000      	movs	r0, #0
 8001d6a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8001d6e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8001e44 <_malloc_r+0xfc>
 8001d72:	f000 f869 	bl	8001e48 <__malloc_lock>
 8001d76:	f8d8 3000 	ldr.w	r3, [r8]
 8001d7a:	461c      	mov	r4, r3
 8001d7c:	bb44      	cbnz	r4, 8001dd0 <_malloc_r+0x88>
 8001d7e:	4629      	mov	r1, r5
 8001d80:	4630      	mov	r0, r6
 8001d82:	f7ff ffbf 	bl	8001d04 <sbrk_aligned>
 8001d86:	1c43      	adds	r3, r0, #1
 8001d88:	4604      	mov	r4, r0
 8001d8a:	d158      	bne.n	8001e3e <_malloc_r+0xf6>
 8001d8c:	f8d8 4000 	ldr.w	r4, [r8]
 8001d90:	4627      	mov	r7, r4
 8001d92:	2f00      	cmp	r7, #0
 8001d94:	d143      	bne.n	8001e1e <_malloc_r+0xd6>
 8001d96:	2c00      	cmp	r4, #0
 8001d98:	d04b      	beq.n	8001e32 <_malloc_r+0xea>
 8001d9a:	6823      	ldr	r3, [r4, #0]
 8001d9c:	4639      	mov	r1, r7
 8001d9e:	4630      	mov	r0, r6
 8001da0:	eb04 0903 	add.w	r9, r4, r3
 8001da4:	f000 fbe2 	bl	800256c <_sbrk_r>
 8001da8:	4581      	cmp	r9, r0
 8001daa:	d142      	bne.n	8001e32 <_malloc_r+0xea>
 8001dac:	6821      	ldr	r1, [r4, #0]
 8001dae:	1a6d      	subs	r5, r5, r1
 8001db0:	4629      	mov	r1, r5
 8001db2:	4630      	mov	r0, r6
 8001db4:	f7ff ffa6 	bl	8001d04 <sbrk_aligned>
 8001db8:	3001      	adds	r0, #1
 8001dba:	d03a      	beq.n	8001e32 <_malloc_r+0xea>
 8001dbc:	6823      	ldr	r3, [r4, #0]
 8001dbe:	442b      	add	r3, r5
 8001dc0:	6023      	str	r3, [r4, #0]
 8001dc2:	f8d8 3000 	ldr.w	r3, [r8]
 8001dc6:	685a      	ldr	r2, [r3, #4]
 8001dc8:	bb62      	cbnz	r2, 8001e24 <_malloc_r+0xdc>
 8001dca:	f8c8 7000 	str.w	r7, [r8]
 8001dce:	e00f      	b.n	8001df0 <_malloc_r+0xa8>
 8001dd0:	6822      	ldr	r2, [r4, #0]
 8001dd2:	1b52      	subs	r2, r2, r5
 8001dd4:	d420      	bmi.n	8001e18 <_malloc_r+0xd0>
 8001dd6:	2a0b      	cmp	r2, #11
 8001dd8:	d917      	bls.n	8001e0a <_malloc_r+0xc2>
 8001dda:	1961      	adds	r1, r4, r5
 8001ddc:	42a3      	cmp	r3, r4
 8001dde:	6025      	str	r5, [r4, #0]
 8001de0:	bf18      	it	ne
 8001de2:	6059      	strne	r1, [r3, #4]
 8001de4:	6863      	ldr	r3, [r4, #4]
 8001de6:	bf08      	it	eq
 8001de8:	f8c8 1000 	streq.w	r1, [r8]
 8001dec:	5162      	str	r2, [r4, r5]
 8001dee:	604b      	str	r3, [r1, #4]
 8001df0:	4630      	mov	r0, r6
 8001df2:	f000 f82f 	bl	8001e54 <__malloc_unlock>
 8001df6:	f104 000b 	add.w	r0, r4, #11
 8001dfa:	1d23      	adds	r3, r4, #4
 8001dfc:	f020 0007 	bic.w	r0, r0, #7
 8001e00:	1ac2      	subs	r2, r0, r3
 8001e02:	bf1c      	itt	ne
 8001e04:	1a1b      	subne	r3, r3, r0
 8001e06:	50a3      	strne	r3, [r4, r2]
 8001e08:	e7af      	b.n	8001d6a <_malloc_r+0x22>
 8001e0a:	6862      	ldr	r2, [r4, #4]
 8001e0c:	42a3      	cmp	r3, r4
 8001e0e:	bf0c      	ite	eq
 8001e10:	f8c8 2000 	streq.w	r2, [r8]
 8001e14:	605a      	strne	r2, [r3, #4]
 8001e16:	e7eb      	b.n	8001df0 <_malloc_r+0xa8>
 8001e18:	4623      	mov	r3, r4
 8001e1a:	6864      	ldr	r4, [r4, #4]
 8001e1c:	e7ae      	b.n	8001d7c <_malloc_r+0x34>
 8001e1e:	463c      	mov	r4, r7
 8001e20:	687f      	ldr	r7, [r7, #4]
 8001e22:	e7b6      	b.n	8001d92 <_malloc_r+0x4a>
 8001e24:	461a      	mov	r2, r3
 8001e26:	685b      	ldr	r3, [r3, #4]
 8001e28:	42a3      	cmp	r3, r4
 8001e2a:	d1fb      	bne.n	8001e24 <_malloc_r+0xdc>
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	6053      	str	r3, [r2, #4]
 8001e30:	e7de      	b.n	8001df0 <_malloc_r+0xa8>
 8001e32:	230c      	movs	r3, #12
 8001e34:	6033      	str	r3, [r6, #0]
 8001e36:	4630      	mov	r0, r6
 8001e38:	f000 f80c 	bl	8001e54 <__malloc_unlock>
 8001e3c:	e794      	b.n	8001d68 <_malloc_r+0x20>
 8001e3e:	6005      	str	r5, [r0, #0]
 8001e40:	e7d6      	b.n	8001df0 <_malloc_r+0xa8>
 8001e42:	bf00      	nop
 8001e44:	200002c8 	.word	0x200002c8

08001e48 <__malloc_lock>:
 8001e48:	4801      	ldr	r0, [pc, #4]	@ (8001e50 <__malloc_lock+0x8>)
 8001e4a:	f7ff bf06 	b.w	8001c5a <__retarget_lock_acquire_recursive>
 8001e4e:	bf00      	nop
 8001e50:	200002c0 	.word	0x200002c0

08001e54 <__malloc_unlock>:
 8001e54:	4801      	ldr	r0, [pc, #4]	@ (8001e5c <__malloc_unlock+0x8>)
 8001e56:	f7ff bf01 	b.w	8001c5c <__retarget_lock_release_recursive>
 8001e5a:	bf00      	nop
 8001e5c:	200002c0 	.word	0x200002c0

08001e60 <__sfputc_r>:
 8001e60:	6893      	ldr	r3, [r2, #8]
 8001e62:	3b01      	subs	r3, #1
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	b410      	push	{r4}
 8001e68:	6093      	str	r3, [r2, #8]
 8001e6a:	da08      	bge.n	8001e7e <__sfputc_r+0x1e>
 8001e6c:	6994      	ldr	r4, [r2, #24]
 8001e6e:	42a3      	cmp	r3, r4
 8001e70:	db01      	blt.n	8001e76 <__sfputc_r+0x16>
 8001e72:	290a      	cmp	r1, #10
 8001e74:	d103      	bne.n	8001e7e <__sfputc_r+0x1e>
 8001e76:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001e7a:	f7ff bdf8 	b.w	8001a6e <__swbuf_r>
 8001e7e:	6813      	ldr	r3, [r2, #0]
 8001e80:	1c58      	adds	r0, r3, #1
 8001e82:	6010      	str	r0, [r2, #0]
 8001e84:	7019      	strb	r1, [r3, #0]
 8001e86:	4608      	mov	r0, r1
 8001e88:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001e8c:	4770      	bx	lr

08001e8e <__sfputs_r>:
 8001e8e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001e90:	4606      	mov	r6, r0
 8001e92:	460f      	mov	r7, r1
 8001e94:	4614      	mov	r4, r2
 8001e96:	18d5      	adds	r5, r2, r3
 8001e98:	42ac      	cmp	r4, r5
 8001e9a:	d101      	bne.n	8001ea0 <__sfputs_r+0x12>
 8001e9c:	2000      	movs	r0, #0
 8001e9e:	e007      	b.n	8001eb0 <__sfputs_r+0x22>
 8001ea0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001ea4:	463a      	mov	r2, r7
 8001ea6:	4630      	mov	r0, r6
 8001ea8:	f7ff ffda 	bl	8001e60 <__sfputc_r>
 8001eac:	1c43      	adds	r3, r0, #1
 8001eae:	d1f3      	bne.n	8001e98 <__sfputs_r+0xa>
 8001eb0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08001eb4 <_vfiprintf_r>:
 8001eb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001eb8:	460d      	mov	r5, r1
 8001eba:	b09d      	sub	sp, #116	@ 0x74
 8001ebc:	4614      	mov	r4, r2
 8001ebe:	4698      	mov	r8, r3
 8001ec0:	4606      	mov	r6, r0
 8001ec2:	b118      	cbz	r0, 8001ecc <_vfiprintf_r+0x18>
 8001ec4:	6a03      	ldr	r3, [r0, #32]
 8001ec6:	b90b      	cbnz	r3, 8001ecc <_vfiprintf_r+0x18>
 8001ec8:	f7ff fc24 	bl	8001714 <__sinit>
 8001ecc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8001ece:	07d9      	lsls	r1, r3, #31
 8001ed0:	d405      	bmi.n	8001ede <_vfiprintf_r+0x2a>
 8001ed2:	89ab      	ldrh	r3, [r5, #12]
 8001ed4:	059a      	lsls	r2, r3, #22
 8001ed6:	d402      	bmi.n	8001ede <_vfiprintf_r+0x2a>
 8001ed8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8001eda:	f7ff febe 	bl	8001c5a <__retarget_lock_acquire_recursive>
 8001ede:	89ab      	ldrh	r3, [r5, #12]
 8001ee0:	071b      	lsls	r3, r3, #28
 8001ee2:	d501      	bpl.n	8001ee8 <_vfiprintf_r+0x34>
 8001ee4:	692b      	ldr	r3, [r5, #16]
 8001ee6:	b99b      	cbnz	r3, 8001f10 <_vfiprintf_r+0x5c>
 8001ee8:	4629      	mov	r1, r5
 8001eea:	4630      	mov	r0, r6
 8001eec:	f7ff fdfe 	bl	8001aec <__swsetup_r>
 8001ef0:	b170      	cbz	r0, 8001f10 <_vfiprintf_r+0x5c>
 8001ef2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8001ef4:	07dc      	lsls	r4, r3, #31
 8001ef6:	d504      	bpl.n	8001f02 <_vfiprintf_r+0x4e>
 8001ef8:	f04f 30ff 	mov.w	r0, #4294967295
 8001efc:	b01d      	add	sp, #116	@ 0x74
 8001efe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001f02:	89ab      	ldrh	r3, [r5, #12]
 8001f04:	0598      	lsls	r0, r3, #22
 8001f06:	d4f7      	bmi.n	8001ef8 <_vfiprintf_r+0x44>
 8001f08:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8001f0a:	f7ff fea7 	bl	8001c5c <__retarget_lock_release_recursive>
 8001f0e:	e7f3      	b.n	8001ef8 <_vfiprintf_r+0x44>
 8001f10:	2300      	movs	r3, #0
 8001f12:	9309      	str	r3, [sp, #36]	@ 0x24
 8001f14:	2320      	movs	r3, #32
 8001f16:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8001f1a:	f8cd 800c 	str.w	r8, [sp, #12]
 8001f1e:	2330      	movs	r3, #48	@ 0x30
 8001f20:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80020d0 <_vfiprintf_r+0x21c>
 8001f24:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8001f28:	f04f 0901 	mov.w	r9, #1
 8001f2c:	4623      	mov	r3, r4
 8001f2e:	469a      	mov	sl, r3
 8001f30:	f813 2b01 	ldrb.w	r2, [r3], #1
 8001f34:	b10a      	cbz	r2, 8001f3a <_vfiprintf_r+0x86>
 8001f36:	2a25      	cmp	r2, #37	@ 0x25
 8001f38:	d1f9      	bne.n	8001f2e <_vfiprintf_r+0x7a>
 8001f3a:	ebba 0b04 	subs.w	fp, sl, r4
 8001f3e:	d00b      	beq.n	8001f58 <_vfiprintf_r+0xa4>
 8001f40:	465b      	mov	r3, fp
 8001f42:	4622      	mov	r2, r4
 8001f44:	4629      	mov	r1, r5
 8001f46:	4630      	mov	r0, r6
 8001f48:	f7ff ffa1 	bl	8001e8e <__sfputs_r>
 8001f4c:	3001      	adds	r0, #1
 8001f4e:	f000 80a7 	beq.w	80020a0 <_vfiprintf_r+0x1ec>
 8001f52:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8001f54:	445a      	add	r2, fp
 8001f56:	9209      	str	r2, [sp, #36]	@ 0x24
 8001f58:	f89a 3000 	ldrb.w	r3, [sl]
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	f000 809f 	beq.w	80020a0 <_vfiprintf_r+0x1ec>
 8001f62:	2300      	movs	r3, #0
 8001f64:	f04f 32ff 	mov.w	r2, #4294967295
 8001f68:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8001f6c:	f10a 0a01 	add.w	sl, sl, #1
 8001f70:	9304      	str	r3, [sp, #16]
 8001f72:	9307      	str	r3, [sp, #28]
 8001f74:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8001f78:	931a      	str	r3, [sp, #104]	@ 0x68
 8001f7a:	4654      	mov	r4, sl
 8001f7c:	2205      	movs	r2, #5
 8001f7e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001f82:	4853      	ldr	r0, [pc, #332]	@ (80020d0 <_vfiprintf_r+0x21c>)
 8001f84:	f7fe f92c 	bl	80001e0 <memchr>
 8001f88:	9a04      	ldr	r2, [sp, #16]
 8001f8a:	b9d8      	cbnz	r0, 8001fc4 <_vfiprintf_r+0x110>
 8001f8c:	06d1      	lsls	r1, r2, #27
 8001f8e:	bf44      	itt	mi
 8001f90:	2320      	movmi	r3, #32
 8001f92:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8001f96:	0713      	lsls	r3, r2, #28
 8001f98:	bf44      	itt	mi
 8001f9a:	232b      	movmi	r3, #43	@ 0x2b
 8001f9c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8001fa0:	f89a 3000 	ldrb.w	r3, [sl]
 8001fa4:	2b2a      	cmp	r3, #42	@ 0x2a
 8001fa6:	d015      	beq.n	8001fd4 <_vfiprintf_r+0x120>
 8001fa8:	9a07      	ldr	r2, [sp, #28]
 8001faa:	4654      	mov	r4, sl
 8001fac:	2000      	movs	r0, #0
 8001fae:	f04f 0c0a 	mov.w	ip, #10
 8001fb2:	4621      	mov	r1, r4
 8001fb4:	f811 3b01 	ldrb.w	r3, [r1], #1
 8001fb8:	3b30      	subs	r3, #48	@ 0x30
 8001fba:	2b09      	cmp	r3, #9
 8001fbc:	d94b      	bls.n	8002056 <_vfiprintf_r+0x1a2>
 8001fbe:	b1b0      	cbz	r0, 8001fee <_vfiprintf_r+0x13a>
 8001fc0:	9207      	str	r2, [sp, #28]
 8001fc2:	e014      	b.n	8001fee <_vfiprintf_r+0x13a>
 8001fc4:	eba0 0308 	sub.w	r3, r0, r8
 8001fc8:	fa09 f303 	lsl.w	r3, r9, r3
 8001fcc:	4313      	orrs	r3, r2
 8001fce:	9304      	str	r3, [sp, #16]
 8001fd0:	46a2      	mov	sl, r4
 8001fd2:	e7d2      	b.n	8001f7a <_vfiprintf_r+0xc6>
 8001fd4:	9b03      	ldr	r3, [sp, #12]
 8001fd6:	1d19      	adds	r1, r3, #4
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	9103      	str	r1, [sp, #12]
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	bfbb      	ittet	lt
 8001fe0:	425b      	neglt	r3, r3
 8001fe2:	f042 0202 	orrlt.w	r2, r2, #2
 8001fe6:	9307      	strge	r3, [sp, #28]
 8001fe8:	9307      	strlt	r3, [sp, #28]
 8001fea:	bfb8      	it	lt
 8001fec:	9204      	strlt	r2, [sp, #16]
 8001fee:	7823      	ldrb	r3, [r4, #0]
 8001ff0:	2b2e      	cmp	r3, #46	@ 0x2e
 8001ff2:	d10a      	bne.n	800200a <_vfiprintf_r+0x156>
 8001ff4:	7863      	ldrb	r3, [r4, #1]
 8001ff6:	2b2a      	cmp	r3, #42	@ 0x2a
 8001ff8:	d132      	bne.n	8002060 <_vfiprintf_r+0x1ac>
 8001ffa:	9b03      	ldr	r3, [sp, #12]
 8001ffc:	1d1a      	adds	r2, r3, #4
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	9203      	str	r2, [sp, #12]
 8002002:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8002006:	3402      	adds	r4, #2
 8002008:	9305      	str	r3, [sp, #20]
 800200a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80020e0 <_vfiprintf_r+0x22c>
 800200e:	7821      	ldrb	r1, [r4, #0]
 8002010:	2203      	movs	r2, #3
 8002012:	4650      	mov	r0, sl
 8002014:	f7fe f8e4 	bl	80001e0 <memchr>
 8002018:	b138      	cbz	r0, 800202a <_vfiprintf_r+0x176>
 800201a:	9b04      	ldr	r3, [sp, #16]
 800201c:	eba0 000a 	sub.w	r0, r0, sl
 8002020:	2240      	movs	r2, #64	@ 0x40
 8002022:	4082      	lsls	r2, r0
 8002024:	4313      	orrs	r3, r2
 8002026:	3401      	adds	r4, #1
 8002028:	9304      	str	r3, [sp, #16]
 800202a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800202e:	4829      	ldr	r0, [pc, #164]	@ (80020d4 <_vfiprintf_r+0x220>)
 8002030:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8002034:	2206      	movs	r2, #6
 8002036:	f7fe f8d3 	bl	80001e0 <memchr>
 800203a:	2800      	cmp	r0, #0
 800203c:	d03f      	beq.n	80020be <_vfiprintf_r+0x20a>
 800203e:	4b26      	ldr	r3, [pc, #152]	@ (80020d8 <_vfiprintf_r+0x224>)
 8002040:	bb1b      	cbnz	r3, 800208a <_vfiprintf_r+0x1d6>
 8002042:	9b03      	ldr	r3, [sp, #12]
 8002044:	3307      	adds	r3, #7
 8002046:	f023 0307 	bic.w	r3, r3, #7
 800204a:	3308      	adds	r3, #8
 800204c:	9303      	str	r3, [sp, #12]
 800204e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002050:	443b      	add	r3, r7
 8002052:	9309      	str	r3, [sp, #36]	@ 0x24
 8002054:	e76a      	b.n	8001f2c <_vfiprintf_r+0x78>
 8002056:	fb0c 3202 	mla	r2, ip, r2, r3
 800205a:	460c      	mov	r4, r1
 800205c:	2001      	movs	r0, #1
 800205e:	e7a8      	b.n	8001fb2 <_vfiprintf_r+0xfe>
 8002060:	2300      	movs	r3, #0
 8002062:	3401      	adds	r4, #1
 8002064:	9305      	str	r3, [sp, #20]
 8002066:	4619      	mov	r1, r3
 8002068:	f04f 0c0a 	mov.w	ip, #10
 800206c:	4620      	mov	r0, r4
 800206e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002072:	3a30      	subs	r2, #48	@ 0x30
 8002074:	2a09      	cmp	r2, #9
 8002076:	d903      	bls.n	8002080 <_vfiprintf_r+0x1cc>
 8002078:	2b00      	cmp	r3, #0
 800207a:	d0c6      	beq.n	800200a <_vfiprintf_r+0x156>
 800207c:	9105      	str	r1, [sp, #20]
 800207e:	e7c4      	b.n	800200a <_vfiprintf_r+0x156>
 8002080:	fb0c 2101 	mla	r1, ip, r1, r2
 8002084:	4604      	mov	r4, r0
 8002086:	2301      	movs	r3, #1
 8002088:	e7f0      	b.n	800206c <_vfiprintf_r+0x1b8>
 800208a:	ab03      	add	r3, sp, #12
 800208c:	9300      	str	r3, [sp, #0]
 800208e:	462a      	mov	r2, r5
 8002090:	4b12      	ldr	r3, [pc, #72]	@ (80020dc <_vfiprintf_r+0x228>)
 8002092:	a904      	add	r1, sp, #16
 8002094:	4630      	mov	r0, r6
 8002096:	f3af 8000 	nop.w
 800209a:	4607      	mov	r7, r0
 800209c:	1c78      	adds	r0, r7, #1
 800209e:	d1d6      	bne.n	800204e <_vfiprintf_r+0x19a>
 80020a0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80020a2:	07d9      	lsls	r1, r3, #31
 80020a4:	d405      	bmi.n	80020b2 <_vfiprintf_r+0x1fe>
 80020a6:	89ab      	ldrh	r3, [r5, #12]
 80020a8:	059a      	lsls	r2, r3, #22
 80020aa:	d402      	bmi.n	80020b2 <_vfiprintf_r+0x1fe>
 80020ac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80020ae:	f7ff fdd5 	bl	8001c5c <__retarget_lock_release_recursive>
 80020b2:	89ab      	ldrh	r3, [r5, #12]
 80020b4:	065b      	lsls	r3, r3, #25
 80020b6:	f53f af1f 	bmi.w	8001ef8 <_vfiprintf_r+0x44>
 80020ba:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80020bc:	e71e      	b.n	8001efc <_vfiprintf_r+0x48>
 80020be:	ab03      	add	r3, sp, #12
 80020c0:	9300      	str	r3, [sp, #0]
 80020c2:	462a      	mov	r2, r5
 80020c4:	4b05      	ldr	r3, [pc, #20]	@ (80020dc <_vfiprintf_r+0x228>)
 80020c6:	a904      	add	r1, sp, #16
 80020c8:	4630      	mov	r0, r6
 80020ca:	f000 f879 	bl	80021c0 <_printf_i>
 80020ce:	e7e4      	b.n	800209a <_vfiprintf_r+0x1e6>
 80020d0:	08002692 	.word	0x08002692
 80020d4:	0800269c 	.word	0x0800269c
 80020d8:	00000000 	.word	0x00000000
 80020dc:	08001e8f 	.word	0x08001e8f
 80020e0:	08002698 	.word	0x08002698

080020e4 <_printf_common>:
 80020e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80020e8:	4616      	mov	r6, r2
 80020ea:	4698      	mov	r8, r3
 80020ec:	688a      	ldr	r2, [r1, #8]
 80020ee:	690b      	ldr	r3, [r1, #16]
 80020f0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80020f4:	4293      	cmp	r3, r2
 80020f6:	bfb8      	it	lt
 80020f8:	4613      	movlt	r3, r2
 80020fa:	6033      	str	r3, [r6, #0]
 80020fc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8002100:	4607      	mov	r7, r0
 8002102:	460c      	mov	r4, r1
 8002104:	b10a      	cbz	r2, 800210a <_printf_common+0x26>
 8002106:	3301      	adds	r3, #1
 8002108:	6033      	str	r3, [r6, #0]
 800210a:	6823      	ldr	r3, [r4, #0]
 800210c:	0699      	lsls	r1, r3, #26
 800210e:	bf42      	ittt	mi
 8002110:	6833      	ldrmi	r3, [r6, #0]
 8002112:	3302      	addmi	r3, #2
 8002114:	6033      	strmi	r3, [r6, #0]
 8002116:	6825      	ldr	r5, [r4, #0]
 8002118:	f015 0506 	ands.w	r5, r5, #6
 800211c:	d106      	bne.n	800212c <_printf_common+0x48>
 800211e:	f104 0a19 	add.w	sl, r4, #25
 8002122:	68e3      	ldr	r3, [r4, #12]
 8002124:	6832      	ldr	r2, [r6, #0]
 8002126:	1a9b      	subs	r3, r3, r2
 8002128:	42ab      	cmp	r3, r5
 800212a:	dc26      	bgt.n	800217a <_printf_common+0x96>
 800212c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8002130:	6822      	ldr	r2, [r4, #0]
 8002132:	3b00      	subs	r3, #0
 8002134:	bf18      	it	ne
 8002136:	2301      	movne	r3, #1
 8002138:	0692      	lsls	r2, r2, #26
 800213a:	d42b      	bmi.n	8002194 <_printf_common+0xb0>
 800213c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8002140:	4641      	mov	r1, r8
 8002142:	4638      	mov	r0, r7
 8002144:	47c8      	blx	r9
 8002146:	3001      	adds	r0, #1
 8002148:	d01e      	beq.n	8002188 <_printf_common+0xa4>
 800214a:	6823      	ldr	r3, [r4, #0]
 800214c:	6922      	ldr	r2, [r4, #16]
 800214e:	f003 0306 	and.w	r3, r3, #6
 8002152:	2b04      	cmp	r3, #4
 8002154:	bf02      	ittt	eq
 8002156:	68e5      	ldreq	r5, [r4, #12]
 8002158:	6833      	ldreq	r3, [r6, #0]
 800215a:	1aed      	subeq	r5, r5, r3
 800215c:	68a3      	ldr	r3, [r4, #8]
 800215e:	bf0c      	ite	eq
 8002160:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002164:	2500      	movne	r5, #0
 8002166:	4293      	cmp	r3, r2
 8002168:	bfc4      	itt	gt
 800216a:	1a9b      	subgt	r3, r3, r2
 800216c:	18ed      	addgt	r5, r5, r3
 800216e:	2600      	movs	r6, #0
 8002170:	341a      	adds	r4, #26
 8002172:	42b5      	cmp	r5, r6
 8002174:	d11a      	bne.n	80021ac <_printf_common+0xc8>
 8002176:	2000      	movs	r0, #0
 8002178:	e008      	b.n	800218c <_printf_common+0xa8>
 800217a:	2301      	movs	r3, #1
 800217c:	4652      	mov	r2, sl
 800217e:	4641      	mov	r1, r8
 8002180:	4638      	mov	r0, r7
 8002182:	47c8      	blx	r9
 8002184:	3001      	adds	r0, #1
 8002186:	d103      	bne.n	8002190 <_printf_common+0xac>
 8002188:	f04f 30ff 	mov.w	r0, #4294967295
 800218c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002190:	3501      	adds	r5, #1
 8002192:	e7c6      	b.n	8002122 <_printf_common+0x3e>
 8002194:	18e1      	adds	r1, r4, r3
 8002196:	1c5a      	adds	r2, r3, #1
 8002198:	2030      	movs	r0, #48	@ 0x30
 800219a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800219e:	4422      	add	r2, r4
 80021a0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80021a4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80021a8:	3302      	adds	r3, #2
 80021aa:	e7c7      	b.n	800213c <_printf_common+0x58>
 80021ac:	2301      	movs	r3, #1
 80021ae:	4622      	mov	r2, r4
 80021b0:	4641      	mov	r1, r8
 80021b2:	4638      	mov	r0, r7
 80021b4:	47c8      	blx	r9
 80021b6:	3001      	adds	r0, #1
 80021b8:	d0e6      	beq.n	8002188 <_printf_common+0xa4>
 80021ba:	3601      	adds	r6, #1
 80021bc:	e7d9      	b.n	8002172 <_printf_common+0x8e>
	...

080021c0 <_printf_i>:
 80021c0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80021c4:	7e0f      	ldrb	r7, [r1, #24]
 80021c6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80021c8:	2f78      	cmp	r7, #120	@ 0x78
 80021ca:	4691      	mov	r9, r2
 80021cc:	4680      	mov	r8, r0
 80021ce:	460c      	mov	r4, r1
 80021d0:	469a      	mov	sl, r3
 80021d2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80021d6:	d807      	bhi.n	80021e8 <_printf_i+0x28>
 80021d8:	2f62      	cmp	r7, #98	@ 0x62
 80021da:	d80a      	bhi.n	80021f2 <_printf_i+0x32>
 80021dc:	2f00      	cmp	r7, #0
 80021de:	f000 80d1 	beq.w	8002384 <_printf_i+0x1c4>
 80021e2:	2f58      	cmp	r7, #88	@ 0x58
 80021e4:	f000 80b8 	beq.w	8002358 <_printf_i+0x198>
 80021e8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80021ec:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80021f0:	e03a      	b.n	8002268 <_printf_i+0xa8>
 80021f2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80021f6:	2b15      	cmp	r3, #21
 80021f8:	d8f6      	bhi.n	80021e8 <_printf_i+0x28>
 80021fa:	a101      	add	r1, pc, #4	@ (adr r1, 8002200 <_printf_i+0x40>)
 80021fc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002200:	08002259 	.word	0x08002259
 8002204:	0800226d 	.word	0x0800226d
 8002208:	080021e9 	.word	0x080021e9
 800220c:	080021e9 	.word	0x080021e9
 8002210:	080021e9 	.word	0x080021e9
 8002214:	080021e9 	.word	0x080021e9
 8002218:	0800226d 	.word	0x0800226d
 800221c:	080021e9 	.word	0x080021e9
 8002220:	080021e9 	.word	0x080021e9
 8002224:	080021e9 	.word	0x080021e9
 8002228:	080021e9 	.word	0x080021e9
 800222c:	0800236b 	.word	0x0800236b
 8002230:	08002297 	.word	0x08002297
 8002234:	08002325 	.word	0x08002325
 8002238:	080021e9 	.word	0x080021e9
 800223c:	080021e9 	.word	0x080021e9
 8002240:	0800238d 	.word	0x0800238d
 8002244:	080021e9 	.word	0x080021e9
 8002248:	08002297 	.word	0x08002297
 800224c:	080021e9 	.word	0x080021e9
 8002250:	080021e9 	.word	0x080021e9
 8002254:	0800232d 	.word	0x0800232d
 8002258:	6833      	ldr	r3, [r6, #0]
 800225a:	1d1a      	adds	r2, r3, #4
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	6032      	str	r2, [r6, #0]
 8002260:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002264:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8002268:	2301      	movs	r3, #1
 800226a:	e09c      	b.n	80023a6 <_printf_i+0x1e6>
 800226c:	6833      	ldr	r3, [r6, #0]
 800226e:	6820      	ldr	r0, [r4, #0]
 8002270:	1d19      	adds	r1, r3, #4
 8002272:	6031      	str	r1, [r6, #0]
 8002274:	0606      	lsls	r6, r0, #24
 8002276:	d501      	bpl.n	800227c <_printf_i+0xbc>
 8002278:	681d      	ldr	r5, [r3, #0]
 800227a:	e003      	b.n	8002284 <_printf_i+0xc4>
 800227c:	0645      	lsls	r5, r0, #25
 800227e:	d5fb      	bpl.n	8002278 <_printf_i+0xb8>
 8002280:	f9b3 5000 	ldrsh.w	r5, [r3]
 8002284:	2d00      	cmp	r5, #0
 8002286:	da03      	bge.n	8002290 <_printf_i+0xd0>
 8002288:	232d      	movs	r3, #45	@ 0x2d
 800228a:	426d      	negs	r5, r5
 800228c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002290:	4858      	ldr	r0, [pc, #352]	@ (80023f4 <_printf_i+0x234>)
 8002292:	230a      	movs	r3, #10
 8002294:	e011      	b.n	80022ba <_printf_i+0xfa>
 8002296:	6821      	ldr	r1, [r4, #0]
 8002298:	6833      	ldr	r3, [r6, #0]
 800229a:	0608      	lsls	r0, r1, #24
 800229c:	f853 5b04 	ldr.w	r5, [r3], #4
 80022a0:	d402      	bmi.n	80022a8 <_printf_i+0xe8>
 80022a2:	0649      	lsls	r1, r1, #25
 80022a4:	bf48      	it	mi
 80022a6:	b2ad      	uxthmi	r5, r5
 80022a8:	2f6f      	cmp	r7, #111	@ 0x6f
 80022aa:	4852      	ldr	r0, [pc, #328]	@ (80023f4 <_printf_i+0x234>)
 80022ac:	6033      	str	r3, [r6, #0]
 80022ae:	bf14      	ite	ne
 80022b0:	230a      	movne	r3, #10
 80022b2:	2308      	moveq	r3, #8
 80022b4:	2100      	movs	r1, #0
 80022b6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80022ba:	6866      	ldr	r6, [r4, #4]
 80022bc:	60a6      	str	r6, [r4, #8]
 80022be:	2e00      	cmp	r6, #0
 80022c0:	db05      	blt.n	80022ce <_printf_i+0x10e>
 80022c2:	6821      	ldr	r1, [r4, #0]
 80022c4:	432e      	orrs	r6, r5
 80022c6:	f021 0104 	bic.w	r1, r1, #4
 80022ca:	6021      	str	r1, [r4, #0]
 80022cc:	d04b      	beq.n	8002366 <_printf_i+0x1a6>
 80022ce:	4616      	mov	r6, r2
 80022d0:	fbb5 f1f3 	udiv	r1, r5, r3
 80022d4:	fb03 5711 	mls	r7, r3, r1, r5
 80022d8:	5dc7      	ldrb	r7, [r0, r7]
 80022da:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80022de:	462f      	mov	r7, r5
 80022e0:	42bb      	cmp	r3, r7
 80022e2:	460d      	mov	r5, r1
 80022e4:	d9f4      	bls.n	80022d0 <_printf_i+0x110>
 80022e6:	2b08      	cmp	r3, #8
 80022e8:	d10b      	bne.n	8002302 <_printf_i+0x142>
 80022ea:	6823      	ldr	r3, [r4, #0]
 80022ec:	07df      	lsls	r7, r3, #31
 80022ee:	d508      	bpl.n	8002302 <_printf_i+0x142>
 80022f0:	6923      	ldr	r3, [r4, #16]
 80022f2:	6861      	ldr	r1, [r4, #4]
 80022f4:	4299      	cmp	r1, r3
 80022f6:	bfde      	ittt	le
 80022f8:	2330      	movle	r3, #48	@ 0x30
 80022fa:	f806 3c01 	strble.w	r3, [r6, #-1]
 80022fe:	f106 36ff 	addle.w	r6, r6, #4294967295
 8002302:	1b92      	subs	r2, r2, r6
 8002304:	6122      	str	r2, [r4, #16]
 8002306:	f8cd a000 	str.w	sl, [sp]
 800230a:	464b      	mov	r3, r9
 800230c:	aa03      	add	r2, sp, #12
 800230e:	4621      	mov	r1, r4
 8002310:	4640      	mov	r0, r8
 8002312:	f7ff fee7 	bl	80020e4 <_printf_common>
 8002316:	3001      	adds	r0, #1
 8002318:	d14a      	bne.n	80023b0 <_printf_i+0x1f0>
 800231a:	f04f 30ff 	mov.w	r0, #4294967295
 800231e:	b004      	add	sp, #16
 8002320:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002324:	6823      	ldr	r3, [r4, #0]
 8002326:	f043 0320 	orr.w	r3, r3, #32
 800232a:	6023      	str	r3, [r4, #0]
 800232c:	4832      	ldr	r0, [pc, #200]	@ (80023f8 <_printf_i+0x238>)
 800232e:	2778      	movs	r7, #120	@ 0x78
 8002330:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8002334:	6823      	ldr	r3, [r4, #0]
 8002336:	6831      	ldr	r1, [r6, #0]
 8002338:	061f      	lsls	r7, r3, #24
 800233a:	f851 5b04 	ldr.w	r5, [r1], #4
 800233e:	d402      	bmi.n	8002346 <_printf_i+0x186>
 8002340:	065f      	lsls	r7, r3, #25
 8002342:	bf48      	it	mi
 8002344:	b2ad      	uxthmi	r5, r5
 8002346:	6031      	str	r1, [r6, #0]
 8002348:	07d9      	lsls	r1, r3, #31
 800234a:	bf44      	itt	mi
 800234c:	f043 0320 	orrmi.w	r3, r3, #32
 8002350:	6023      	strmi	r3, [r4, #0]
 8002352:	b11d      	cbz	r5, 800235c <_printf_i+0x19c>
 8002354:	2310      	movs	r3, #16
 8002356:	e7ad      	b.n	80022b4 <_printf_i+0xf4>
 8002358:	4826      	ldr	r0, [pc, #152]	@ (80023f4 <_printf_i+0x234>)
 800235a:	e7e9      	b.n	8002330 <_printf_i+0x170>
 800235c:	6823      	ldr	r3, [r4, #0]
 800235e:	f023 0320 	bic.w	r3, r3, #32
 8002362:	6023      	str	r3, [r4, #0]
 8002364:	e7f6      	b.n	8002354 <_printf_i+0x194>
 8002366:	4616      	mov	r6, r2
 8002368:	e7bd      	b.n	80022e6 <_printf_i+0x126>
 800236a:	6833      	ldr	r3, [r6, #0]
 800236c:	6825      	ldr	r5, [r4, #0]
 800236e:	6961      	ldr	r1, [r4, #20]
 8002370:	1d18      	adds	r0, r3, #4
 8002372:	6030      	str	r0, [r6, #0]
 8002374:	062e      	lsls	r6, r5, #24
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	d501      	bpl.n	800237e <_printf_i+0x1be>
 800237a:	6019      	str	r1, [r3, #0]
 800237c:	e002      	b.n	8002384 <_printf_i+0x1c4>
 800237e:	0668      	lsls	r0, r5, #25
 8002380:	d5fb      	bpl.n	800237a <_printf_i+0x1ba>
 8002382:	8019      	strh	r1, [r3, #0]
 8002384:	2300      	movs	r3, #0
 8002386:	6123      	str	r3, [r4, #16]
 8002388:	4616      	mov	r6, r2
 800238a:	e7bc      	b.n	8002306 <_printf_i+0x146>
 800238c:	6833      	ldr	r3, [r6, #0]
 800238e:	1d1a      	adds	r2, r3, #4
 8002390:	6032      	str	r2, [r6, #0]
 8002392:	681e      	ldr	r6, [r3, #0]
 8002394:	6862      	ldr	r2, [r4, #4]
 8002396:	2100      	movs	r1, #0
 8002398:	4630      	mov	r0, r6
 800239a:	f7fd ff21 	bl	80001e0 <memchr>
 800239e:	b108      	cbz	r0, 80023a4 <_printf_i+0x1e4>
 80023a0:	1b80      	subs	r0, r0, r6
 80023a2:	6060      	str	r0, [r4, #4]
 80023a4:	6863      	ldr	r3, [r4, #4]
 80023a6:	6123      	str	r3, [r4, #16]
 80023a8:	2300      	movs	r3, #0
 80023aa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80023ae:	e7aa      	b.n	8002306 <_printf_i+0x146>
 80023b0:	6923      	ldr	r3, [r4, #16]
 80023b2:	4632      	mov	r2, r6
 80023b4:	4649      	mov	r1, r9
 80023b6:	4640      	mov	r0, r8
 80023b8:	47d0      	blx	sl
 80023ba:	3001      	adds	r0, #1
 80023bc:	d0ad      	beq.n	800231a <_printf_i+0x15a>
 80023be:	6823      	ldr	r3, [r4, #0]
 80023c0:	079b      	lsls	r3, r3, #30
 80023c2:	d413      	bmi.n	80023ec <_printf_i+0x22c>
 80023c4:	68e0      	ldr	r0, [r4, #12]
 80023c6:	9b03      	ldr	r3, [sp, #12]
 80023c8:	4298      	cmp	r0, r3
 80023ca:	bfb8      	it	lt
 80023cc:	4618      	movlt	r0, r3
 80023ce:	e7a6      	b.n	800231e <_printf_i+0x15e>
 80023d0:	2301      	movs	r3, #1
 80023d2:	4632      	mov	r2, r6
 80023d4:	4649      	mov	r1, r9
 80023d6:	4640      	mov	r0, r8
 80023d8:	47d0      	blx	sl
 80023da:	3001      	adds	r0, #1
 80023dc:	d09d      	beq.n	800231a <_printf_i+0x15a>
 80023de:	3501      	adds	r5, #1
 80023e0:	68e3      	ldr	r3, [r4, #12]
 80023e2:	9903      	ldr	r1, [sp, #12]
 80023e4:	1a5b      	subs	r3, r3, r1
 80023e6:	42ab      	cmp	r3, r5
 80023e8:	dcf2      	bgt.n	80023d0 <_printf_i+0x210>
 80023ea:	e7eb      	b.n	80023c4 <_printf_i+0x204>
 80023ec:	2500      	movs	r5, #0
 80023ee:	f104 0619 	add.w	r6, r4, #25
 80023f2:	e7f5      	b.n	80023e0 <_printf_i+0x220>
 80023f4:	080026a3 	.word	0x080026a3
 80023f8:	080026b4 	.word	0x080026b4

080023fc <__swhatbuf_r>:
 80023fc:	b570      	push	{r4, r5, r6, lr}
 80023fe:	460c      	mov	r4, r1
 8002400:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002404:	2900      	cmp	r1, #0
 8002406:	b096      	sub	sp, #88	@ 0x58
 8002408:	4615      	mov	r5, r2
 800240a:	461e      	mov	r6, r3
 800240c:	da0d      	bge.n	800242a <__swhatbuf_r+0x2e>
 800240e:	89a3      	ldrh	r3, [r4, #12]
 8002410:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8002414:	f04f 0100 	mov.w	r1, #0
 8002418:	bf14      	ite	ne
 800241a:	2340      	movne	r3, #64	@ 0x40
 800241c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8002420:	2000      	movs	r0, #0
 8002422:	6031      	str	r1, [r6, #0]
 8002424:	602b      	str	r3, [r5, #0]
 8002426:	b016      	add	sp, #88	@ 0x58
 8002428:	bd70      	pop	{r4, r5, r6, pc}
 800242a:	466a      	mov	r2, sp
 800242c:	f000 f87c 	bl	8002528 <_fstat_r>
 8002430:	2800      	cmp	r0, #0
 8002432:	dbec      	blt.n	800240e <__swhatbuf_r+0x12>
 8002434:	9901      	ldr	r1, [sp, #4]
 8002436:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800243a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800243e:	4259      	negs	r1, r3
 8002440:	4159      	adcs	r1, r3
 8002442:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002446:	e7eb      	b.n	8002420 <__swhatbuf_r+0x24>

08002448 <__smakebuf_r>:
 8002448:	898b      	ldrh	r3, [r1, #12]
 800244a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800244c:	079d      	lsls	r5, r3, #30
 800244e:	4606      	mov	r6, r0
 8002450:	460c      	mov	r4, r1
 8002452:	d507      	bpl.n	8002464 <__smakebuf_r+0x1c>
 8002454:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8002458:	6023      	str	r3, [r4, #0]
 800245a:	6123      	str	r3, [r4, #16]
 800245c:	2301      	movs	r3, #1
 800245e:	6163      	str	r3, [r4, #20]
 8002460:	b003      	add	sp, #12
 8002462:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002464:	ab01      	add	r3, sp, #4
 8002466:	466a      	mov	r2, sp
 8002468:	f7ff ffc8 	bl	80023fc <__swhatbuf_r>
 800246c:	9f00      	ldr	r7, [sp, #0]
 800246e:	4605      	mov	r5, r0
 8002470:	4639      	mov	r1, r7
 8002472:	4630      	mov	r0, r6
 8002474:	f7ff fc68 	bl	8001d48 <_malloc_r>
 8002478:	b948      	cbnz	r0, 800248e <__smakebuf_r+0x46>
 800247a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800247e:	059a      	lsls	r2, r3, #22
 8002480:	d4ee      	bmi.n	8002460 <__smakebuf_r+0x18>
 8002482:	f023 0303 	bic.w	r3, r3, #3
 8002486:	f043 0302 	orr.w	r3, r3, #2
 800248a:	81a3      	strh	r3, [r4, #12]
 800248c:	e7e2      	b.n	8002454 <__smakebuf_r+0xc>
 800248e:	89a3      	ldrh	r3, [r4, #12]
 8002490:	6020      	str	r0, [r4, #0]
 8002492:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002496:	81a3      	strh	r3, [r4, #12]
 8002498:	9b01      	ldr	r3, [sp, #4]
 800249a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800249e:	b15b      	cbz	r3, 80024b8 <__smakebuf_r+0x70>
 80024a0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80024a4:	4630      	mov	r0, r6
 80024a6:	f000 f851 	bl	800254c <_isatty_r>
 80024aa:	b128      	cbz	r0, 80024b8 <__smakebuf_r+0x70>
 80024ac:	89a3      	ldrh	r3, [r4, #12]
 80024ae:	f023 0303 	bic.w	r3, r3, #3
 80024b2:	f043 0301 	orr.w	r3, r3, #1
 80024b6:	81a3      	strh	r3, [r4, #12]
 80024b8:	89a3      	ldrh	r3, [r4, #12]
 80024ba:	431d      	orrs	r5, r3
 80024bc:	81a5      	strh	r5, [r4, #12]
 80024be:	e7cf      	b.n	8002460 <__smakebuf_r+0x18>

080024c0 <_putc_r>:
 80024c0:	b570      	push	{r4, r5, r6, lr}
 80024c2:	460d      	mov	r5, r1
 80024c4:	4614      	mov	r4, r2
 80024c6:	4606      	mov	r6, r0
 80024c8:	b118      	cbz	r0, 80024d2 <_putc_r+0x12>
 80024ca:	6a03      	ldr	r3, [r0, #32]
 80024cc:	b90b      	cbnz	r3, 80024d2 <_putc_r+0x12>
 80024ce:	f7ff f921 	bl	8001714 <__sinit>
 80024d2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80024d4:	07d8      	lsls	r0, r3, #31
 80024d6:	d405      	bmi.n	80024e4 <_putc_r+0x24>
 80024d8:	89a3      	ldrh	r3, [r4, #12]
 80024da:	0599      	lsls	r1, r3, #22
 80024dc:	d402      	bmi.n	80024e4 <_putc_r+0x24>
 80024de:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80024e0:	f7ff fbbb 	bl	8001c5a <__retarget_lock_acquire_recursive>
 80024e4:	68a3      	ldr	r3, [r4, #8]
 80024e6:	3b01      	subs	r3, #1
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	60a3      	str	r3, [r4, #8]
 80024ec:	da05      	bge.n	80024fa <_putc_r+0x3a>
 80024ee:	69a2      	ldr	r2, [r4, #24]
 80024f0:	4293      	cmp	r3, r2
 80024f2:	db12      	blt.n	800251a <_putc_r+0x5a>
 80024f4:	b2eb      	uxtb	r3, r5
 80024f6:	2b0a      	cmp	r3, #10
 80024f8:	d00f      	beq.n	800251a <_putc_r+0x5a>
 80024fa:	6823      	ldr	r3, [r4, #0]
 80024fc:	1c5a      	adds	r2, r3, #1
 80024fe:	6022      	str	r2, [r4, #0]
 8002500:	701d      	strb	r5, [r3, #0]
 8002502:	b2ed      	uxtb	r5, r5
 8002504:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8002506:	07da      	lsls	r2, r3, #31
 8002508:	d405      	bmi.n	8002516 <_putc_r+0x56>
 800250a:	89a3      	ldrh	r3, [r4, #12]
 800250c:	059b      	lsls	r3, r3, #22
 800250e:	d402      	bmi.n	8002516 <_putc_r+0x56>
 8002510:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002512:	f7ff fba3 	bl	8001c5c <__retarget_lock_release_recursive>
 8002516:	4628      	mov	r0, r5
 8002518:	bd70      	pop	{r4, r5, r6, pc}
 800251a:	4629      	mov	r1, r5
 800251c:	4622      	mov	r2, r4
 800251e:	4630      	mov	r0, r6
 8002520:	f7ff faa5 	bl	8001a6e <__swbuf_r>
 8002524:	4605      	mov	r5, r0
 8002526:	e7ed      	b.n	8002504 <_putc_r+0x44>

08002528 <_fstat_r>:
 8002528:	b538      	push	{r3, r4, r5, lr}
 800252a:	4d07      	ldr	r5, [pc, #28]	@ (8002548 <_fstat_r+0x20>)
 800252c:	2300      	movs	r3, #0
 800252e:	4604      	mov	r4, r0
 8002530:	4608      	mov	r0, r1
 8002532:	4611      	mov	r1, r2
 8002534:	602b      	str	r3, [r5, #0]
 8002536:	f7fe fd18 	bl	8000f6a <_fstat>
 800253a:	1c43      	adds	r3, r0, #1
 800253c:	d102      	bne.n	8002544 <_fstat_r+0x1c>
 800253e:	682b      	ldr	r3, [r5, #0]
 8002540:	b103      	cbz	r3, 8002544 <_fstat_r+0x1c>
 8002542:	6023      	str	r3, [r4, #0]
 8002544:	bd38      	pop	{r3, r4, r5, pc}
 8002546:	bf00      	nop
 8002548:	200002bc 	.word	0x200002bc

0800254c <_isatty_r>:
 800254c:	b538      	push	{r3, r4, r5, lr}
 800254e:	4d06      	ldr	r5, [pc, #24]	@ (8002568 <_isatty_r+0x1c>)
 8002550:	2300      	movs	r3, #0
 8002552:	4604      	mov	r4, r0
 8002554:	4608      	mov	r0, r1
 8002556:	602b      	str	r3, [r5, #0]
 8002558:	f7fe fd17 	bl	8000f8a <_isatty>
 800255c:	1c43      	adds	r3, r0, #1
 800255e:	d102      	bne.n	8002566 <_isatty_r+0x1a>
 8002560:	682b      	ldr	r3, [r5, #0]
 8002562:	b103      	cbz	r3, 8002566 <_isatty_r+0x1a>
 8002564:	6023      	str	r3, [r4, #0]
 8002566:	bd38      	pop	{r3, r4, r5, pc}
 8002568:	200002bc 	.word	0x200002bc

0800256c <_sbrk_r>:
 800256c:	b538      	push	{r3, r4, r5, lr}
 800256e:	4d06      	ldr	r5, [pc, #24]	@ (8002588 <_sbrk_r+0x1c>)
 8002570:	2300      	movs	r3, #0
 8002572:	4604      	mov	r4, r0
 8002574:	4608      	mov	r0, r1
 8002576:	602b      	str	r3, [r5, #0]
 8002578:	f000 f808 	bl	800258c <_sbrk>
 800257c:	1c43      	adds	r3, r0, #1
 800257e:	d102      	bne.n	8002586 <_sbrk_r+0x1a>
 8002580:	682b      	ldr	r3, [r5, #0]
 8002582:	b103      	cbz	r3, 8002586 <_sbrk_r+0x1a>
 8002584:	6023      	str	r3, [r4, #0]
 8002586:	bd38      	pop	{r3, r4, r5, pc}
 8002588:	200002bc 	.word	0x200002bc

0800258c <_sbrk>:
 800258c:	4a04      	ldr	r2, [pc, #16]	@ (80025a0 <_sbrk+0x14>)
 800258e:	6811      	ldr	r1, [r2, #0]
 8002590:	4603      	mov	r3, r0
 8002592:	b909      	cbnz	r1, 8002598 <_sbrk+0xc>
 8002594:	4903      	ldr	r1, [pc, #12]	@ (80025a4 <_sbrk+0x18>)
 8002596:	6011      	str	r1, [r2, #0]
 8002598:	6810      	ldr	r0, [r2, #0]
 800259a:	4403      	add	r3, r0
 800259c:	6013      	str	r3, [r2, #0]
 800259e:	4770      	bx	lr
 80025a0:	200002cc 	.word	0x200002cc
 80025a4:	200002d0 	.word	0x200002d0

080025a8 <_init>:
 80025a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80025aa:	bf00      	nop
 80025ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80025ae:	bc08      	pop	{r3}
 80025b0:	469e      	mov	lr, r3
 80025b2:	4770      	bx	lr

080025b4 <_fini>:
 80025b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80025b6:	bf00      	nop
 80025b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80025ba:	bc08      	pop	{r3}
 80025bc:	469e      	mov	lr, r3
 80025be:	4770      	bx	lr
