Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Dec  5 22:12:54 2021
| Host         : DESKTOP-LEJH40V running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Print_control_sets_placed.rpt
| Design       : Print
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    19 |
|    Minimum number of control sets                        |    19 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    50 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    19 |
| >= 0 to < 4        |     6 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     9 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              18 |           11 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              17 |           10 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             283 |           76 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+----------------------+-----------------------+------------------+----------------+
|     Clock Signal     |     Enable Signal    |    Set/Reset Signal   | Slice Load Count | Bel Load Count |
+----------------------+----------------------+-----------------------+------------------+----------------+
|  d4/y_reg_i_1__2_n_0 |                      | d4/y_reg_i_2__2_n_0   |                1 |              1 |
|  d3/y_reg_i_1__1_n_0 |                      | d3/y_reg_i_2__1_n_0   |                1 |              1 |
|  d1/y_reg_i_1_n_0    |                      | d1/y_reg_i_2_n_0      |                1 |              1 |
|  d2/y_reg_i_1__0_n_0 |                      | d2/y_reg_i_2__0_n_0   |                1 |              1 |
|  c1/inst/clk_out1    |                      |                       |                2 |              2 |
|  c1/inst/clk_out1    |                      | rstn_IBUF             |                2 |              2 |
|  clk_IBUF_BUFG       | p5/x[7]_i_1_n_0      | rstn_IBUF             |                3 |              8 |
|  clk_IBUF_BUFG       | p5/y                 | rstn_IBUF             |                3 |              8 |
|  c1/inst/clk_out1    |                      | v2/h_cnt[10]_i_1_n_0  |                4 |             11 |
|  c1/inst/clk_out1    | v2/v_cnt[10]_i_2_n_0 | v2/v_cnt[10]_i_1_n_0  |                6 |             11 |
|  clk_IBUF_BUFG       |                      |                       |                9 |             16 |
|  clk_IBUF_BUFG       | d4/cnt0              | d4/cnt[0]_i_1__2_n_0  |                8 |             32 |
|  clk_IBUF_BUFG       | d4/cnt11             | d4/cnt1[0]_i_1__2_n_0 |                8 |             32 |
|  clk_IBUF_BUFG       | d1/cnt0              | d1/cnt[0]_i_1_n_0     |                8 |             32 |
|  clk_IBUF_BUFG       | d1/cnt11             | d1/cnt1[0]_i_1_n_0    |                8 |             32 |
|  clk_IBUF_BUFG       | d2/cnt0              | d2/cnt[0]_i_1__0_n_0  |                8 |             32 |
|  clk_IBUF_BUFG       | d2/cnt11             | d2/cnt1[0]_i_1__0_n_0 |                8 |             32 |
|  clk_IBUF_BUFG       | d3/cnt11             | d3/cnt1[0]_i_1__1_n_0 |                8 |             32 |
|  clk_IBUF_BUFG       | d3/cnt0              | d3/cnt[0]_i_1__1_n_0  |                8 |             32 |
+----------------------+----------------------+-----------------------+------------------+----------------+


