# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/lab6.mpf
# Loading project lab6
# Compile of alu.v was successful.
# Compile of datapath.v was successful.
# Compile of lab6_autograder_check.v was successful.
# Compile of lab6_top.v was successful.
# Compile of regfile.v was successful.
# Compile of shifter.v was successful.
# Compile of alu_tb.v was successful.
# Compile of instructionDecoder.v was successful with warnings.
# Compile of datapath_tb.v was successful.
# Compile of fsm.v was successful.
# Compile of fsm_tb.v was successful.
# 11 compiles, 0 failed with no errors.
vsim -gui work.datapath_tb
# vsim -gui work.datapath_tb 
# Start time: 13:35:27 on Aug 13,2020
# Loading work.datapath_tb
# Loading work.datapath
# Loading work.regfile
# Loading work.Dec
# Loading work.vDFFE
# Loading work.Mux8
# Loading work.ALU
# Loading work.AddSub
# Loading work.Adder1
# Loading work.shifter
# Loading work.Mux4b
# Loading work.Mux2a
# ** Error: (vsim-3043) C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/datapath_tb.v(180): Unresolved reference to 'dut'.
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb File: C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/datapath_tb.v
# Error loading design
# End time: 13:35:28 on Aug 13,2020, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# Compile of datapath_tb.v was successful.
vsim -gui work.datapath_tb
# vsim -gui work.datapath_tb 
# Start time: 13:36:55 on Aug 13,2020
# Loading work.datapath_tb
# Loading work.datapath
# Loading work.regfile
# Loading work.Dec
# Loading work.vDFFE
# Loading work.Mux8
# Loading work.ALU
# Loading work.AddSub
# Loading work.Adder1
# Loading work.shifter
# Loading work.Mux4b
# Loading work.Mux2a
add wave -position end sim:/datapath_tb/*
run -all
# *THE TEST HAS BEEN PASSED*
# ** Note: $stop    : C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/datapath_tb.v(186)
#    Time: 80 ps  Iteration: 0  Instance: /datapath_tb
# Break in Module datapath_tb at C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/datapath_tb.v line 186
add wave -position end sim:/datapath_tb/DUT/REGFILE/REG1/*
add wave -position end sim:/datapath_tb/DUT/REGFILE/REG0/*
add wave -position 20 sim:/datapath_tb/DUT/REGFILE/REG2/*
restart -f
run -all
# *THE TEST HAS BEEN PASSED*
# ** Note: $stop    : C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/datapath_tb.v(186)
#    Time: 80 ps  Iteration: 0  Instance: /datapath_tb
# Break in Module datapath_tb at C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/datapath_tb.v line 186
# Compile of alu.v was successful.
# Compile of datapath.v was successful.
# Compile of lab6_autograder_check.v was successful.
# Compile of lab6_top.v was successful.
# Compile of regfile.v was successful.
# Compile of shifter.v was successful.
# Compile of alu_tb.v was successful.
# Compile of instructionDecoder.v was successful with warnings.
# Compile of datapath_tb.v was successful.
# Compile of fsm.v was successful.
# Compile of fsm_tb.v was successful.
# 11 compiles, 0 failed with no errors.
restart -f
# Loading work.datapath_tb
# Loading work.datapath
# Loading work.regfile
# Loading work.Dec
# Loading work.vDFFE
# Loading work.Mux8
# Loading work.ALU
# Loading work.AddSub
# Loading work.Adder1
# Loading work.shifter
# Loading work.Mux4b
# Loading work.Mux2a
run -all
# *THE TEST HAS BEEN PASSED*
# ** Note: $stop    : C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/datapath_tb.v(186)
#    Time: 80 ps  Iteration: 0  Instance: /datapath_tb
# Break in Module datapath_tb at C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/datapath_tb.v line 186
