`timescale 1us / 1ns
module Vision_Tester_tb();
	
reg   clk;
reg   BTN0;
reg   BTN7;

wire  [7:0]  seg_sel;//(片选/位选)
wire  [7:0]  seg_led;//(段选)
wire  [7:0]  cout;



end


Vision_Tester  u3 (
    .clk(        ),
    .rst(       ),
    .upper(       ),
    .lower(    ),
    .left(    ),
	 .right(      ),
	 .confirm()
	 .row()
	 .R_col()
);




endmodule