{"version":"1.1.0","info":[["/home/paulblume/jku/BA/serv/build/servant_1.2.1/icestick-icestorm/src/serv_1.2.1/rtl/serv_aligner.v",[[[[[["serv_aligner",[[0,0],[13,39]],[[0,7],[0,19]],[],["module"]],[66,9]],[[["clk",[[2,4],[2,18]],[[2,15],[2,18]],["serv_aligner"],["port","wire"]],["rst",[[3,4],[3,18]],[[3,15],[3,18]],["serv_aligner"],["port","wire"]],["i_ibus_adr",[[5,4],[5,34]],[[5,24],[5,34]],["serv_aligner"],["port","wire"]],["i_ibus_cyc",[[6,4],[6,34]],[[6,24],[6,34]],["serv_aligner"],["port","wire"]],["o_ibus_rdt",[[7,4],[7,34]],[[7,24],[7,34]],["serv_aligner"],["port","wire"]],["o_ibus_ack",[[8,4],[8,34]],[[8,24],[8,34]],["serv_aligner"],["port","wire"]],["o_wb_ibus_adr",[[10,4],[10,37]],[[10,24],[10,37]],["serv_aligner"],["port","wire"]],["o_wb_ibus_cyc",[[11,4],[11,37]],[[11,24],[11,37]],["serv_aligner"],["port","wire"]],["i_wb_ibus_rdt",[[12,4],[12,37]],[[12,24],[12,37]],["serv_aligner"],["port","wire"]],["i_wb_ibus_ack",[[13,4],[13,37]],[[13,24],[13,37]],["serv_aligner"],["port","wire"]],["ibus_rdt_concat",[[15,4],[15,31]],[[15,16],[15,31]],["serv_aligner"],["variable","wire"]],["ack_en",[[16,4],[16,22]],[[16,16],[16,22]],["serv_aligner"],["variable","wire"]],["lower_hw",[[18,4],[18,24]],[[18,16],[18,24]],["serv_aligner"],["variable","reg"]],["ctrl_misal",[[19,4],[19,26]],[[19,16],[19,26]],["serv_aligner"],["variable","reg"]]]]]]],null,0]],["/home/paulblume/jku/BA/serv/build/servant_1.2.1/icestick-icestorm/src/serv_1.2.1/rtl/serv_alu.v",[[[[[["serv_alu",[[1,0],[18,26]],[[1,7],[1,15]],[],["module"]],[67,9]],[[["clk",[[3,3],[3,22]],[[3,19],[3,22]],["serv_alu"],["port","wire"]],["i_en",[[5,3],[5,23]],[[5,19],[5,23]],["serv_alu"],["port","wire"]],["i_cnt0",[[6,3],[6,25]],[[6,19],[6,25]],["serv_alu"],["port","wire"]],["o_cmp",[[7,3],[7,25]],[[7,20],[7,25]],["serv_alu"],["port","wire"]],["i_sub",[[9,3],[9,24]],[[9,19],[9,24]],["serv_alu"],["port","wire"]],["i_bool_op",[[10,3],[10,29]],[[10,20],[10,29]],["serv_alu"],["port","wire"]],["i_cmp_eq",[[11,3],[11,27]],[[11,19],[11,27]],["serv_alu"],["port","wire"]],["i_cmp_sig",[[12,3],[12,28]],[[12,19],[12,28]],["serv_alu"],["port","wire"]],["i_rd_sel",[[13,3],[13,28]],[[13,20],[13,28]],["serv_alu"],["port","wire"]],["i_rs1",[[15,3],[15,24]],[[15,19],[15,24]],["serv_alu"],["port","wire"]],["i_op_b",[[16,3],[16,25]],[[16,19],[16,25]],["serv_alu"],["port","wire"]],["i_buf",[[17,3],[17,24]],[[17,19],[17,24]],["serv_alu"],["port","wire"]],["o_rd",[[18,3],[18,24]],[[18,20],[18,24]],["serv_alu"],["port","wire"]],["result_add",[[20,3],[20,25]],[[20,15],[20,25]],["serv_alu"],["variable","wire"]],["cmp_r",[[22,3],[22,20]],[[22,15],[22,20]],["serv_alu"],["variable","reg"]],["add_cy",[[24,3],[24,21]],[[24,15],[24,21]],["serv_alu"],["variable","wire"]],["add_cy_r",[[25,3],[25,23]],[[25,15],[25,23]],["serv_alu"],["variable","reg"]],["rs1_sx",[[28,3],[28,35]],[[28,8],[28,14]],["serv_alu"],["variable","wire"]],["op_b_sx",[[29,3],[29,37]],[[29,8],[29,15]],["serv_alu"],["variable","wire"]],["add_b",[[31,3],[31,28]],[[31,8],[31,13]],["serv_alu"],["variable","wire"]],["result_lt",[[35,3],[35,46]],[[35,8],[35,17]],["serv_alu"],["variable","wire"]],["result_eq",[[37,3],[37,50]],[[37,8],[37,17]],["serv_alu"],["variable","wire"]],["result_bool",[[53,3],[53,91]],[[53,8],[53,19]],["serv_alu"],["variable","wire"]]]]]]],null,0]],["/home/paulblume/jku/BA/serv/build/servant_1.2.1/icestick-icestorm/src/serv_1.2.1/rtl/serv_bufreg.v",[[[[[["serv_bufreg",[[0,0],[23,33]],[[0,7],[0,18]],[],["module"]],[50,9]],[[["MDU",[[1,6],[1,29]],[[1,22],[1,25]],["serv_bufreg"],["parameter-port","parameter"]],["i_clk",[[3,3],[3,26]],[[3,21],[3,26]],["serv_bufreg"],["port","wire"]],["i_cnt0",[[5,3],[5,27]],[[5,21],[5,27]],["serv_bufreg"],["port","wire"]],["i_cnt1",[[6,3],[6,27]],[[6,21],[6,27]],["serv_bufreg"],["port","wire"]],["i_en",[[7,3],[7,25]],[[7,21],[7,25]],["serv_bufreg"],["port","wire"]],["i_init",[[8,3],[8,27]],[[8,21],[8,27]],["serv_bufreg"],["port","wire"]],["i_mdu_op",[[9,3],[9,32]],[[9,24],[9,32]],["serv_bufreg"],["port","wire"]],["o_lsb",[[10,3],[10,29]],[[10,24],[10,29]],["serv_bufreg"],["port","wire"]],["i_rs1_en",[[12,3],[12,29]],[[12,21],[12,29]],["serv_bufreg"],["port","wire"]],["i_imm_en",[[13,3],[13,29]],[[13,21],[13,29]],["serv_bufreg"],["port","wire"]],["i_clr_lsb",[[14,3],[14,30]],[[14,21],[14,30]],["serv_bufreg"],["port","wire"]],["i_sh_signed",[[15,3],[15,32]],[[15,21],[15,32]],["serv_bufreg"],["port","wire"]],["i_rs1",[[17,3],[17,26]],[[17,21],[17,26]],["serv_bufreg"],["port","wire"]],["i_imm",[[18,3],[18,26]],[[18,21],[18,26]],["serv_bufreg"],["port","wire"]],["o_q",[[19,3],[19,25]],[[19,22],[19,25]],["serv_bufreg"],["port","wire"]],["o_dbus_adr",[[21,3],[21,32]],[[21,22],[21,32]],["serv_bufreg"],["port","wire"]],["o_ext_rs1",[[23,3],[23,31]],[[23,22],[23,31]],["serv_bufreg"],["port","wire"]],["c",[[25,3],[25,16]],[[25,15],[25,16]],["serv_bufreg"],["variable","wire"]],["q",[[25,3],[25,19]],[[25,18],[25,19]],["serv_bufreg"],["variable","c"]],["c_r",[[26,3],[26,18]],[[26,15],[26,18]],["serv_bufreg"],["variable","reg"]],["data",[[27,3],[27,25]],[[27,21],[27,25]],["serv_bufreg"],["variable","reg"]],["lsb",[[28,3],[28,27]],[[28,24],[28,27]],["serv_bufreg"],["variable","reg"]],["clr_lsb",[[30,3],[30,43]],[[30,15],[30,22]],["serv_bufreg"],["variable","wire"]]]]]]],null,0]],["/home/paulblume/jku/BA/serv/build/servant_1.2.1/icestick-icestorm/src/serv_1.2.1/rtl/serv_bufreg2.v",[[[[[["serv_bufreg2",[[0,0],[22,29]],[[0,7],[0,19]],[],["module"]],[64,9]],[[["i_clk",[[2,3],[2,26]],[[2,21],[2,26]],["serv_bufreg2"],["port","wire"]],["i_en",[[4,3],[4,25]],[[4,21],[4,25]],["serv_bufreg2"],["port","wire"]],["i_init",[[5,3],[5,27]],[[5,21],[5,27]],["serv_bufreg2"],["port","wire"]],["i_cnt_done",[[6,3],[6,31]],[[6,21],[6,31]],["serv_bufreg2"],["port","wire"]],["i_lsb",[[7,3],[7,27]],[[7,22],[7,27]],["serv_bufreg2"],["port","wire"]],["i_byte_valid",[[8,3],[8,33]],[[8,21],[8,33]],["serv_bufreg2"],["port","wire"]],["o_sh_done",[[9,3],[9,31]],[[9,22],[9,31]],["serv_bufreg2"],["port","wire"]],["o_sh_done_r",[[10,3],[10,33]],[[10,22],[10,33]],["serv_bufreg2"],["port","wire"]],["i_op_b_sel",[[12,3],[12,31]],[[12,21],[12,31]],["serv_bufreg2"],["port","wire"]],["i_shift_op",[[13,3],[13,31]],[[13,21],[13,31]],["serv_bufreg2"],["port","wire"]],["i_rs2",[[15,3],[15,26]],[[15,21],[15,26]],["serv_bufreg2"],["port","wire"]],["i_imm",[[16,3],[16,26]],[[16,21],[16,26]],["serv_bufreg2"],["port","wire"]],["o_op_b",[[17,3],[17,28]],[[17,22],[17,28]],["serv_bufreg2"],["port","wire"]],["o_q",[[18,3],[18,25]],[[18,22],[18,25]],["serv_bufreg2"],["port","wire"]],["o_dat",[[20,3],[20,27]],[[20,22],[20,27]],["serv_bufreg2"],["port","wire"]],["i_load",[[21,3],[21,27]],[[21,21],[21,27]],["serv_bufreg2"],["port","wire"]],["i_dat",[[22,3],[22,27]],[[22,22],[22,27]],["serv_bufreg2"],["port","wire"]],["dat",[[24,3],[24,19]],[[24,16],[24,19]],["serv_bufreg2"],["variable","reg"]],["dat_en",[[28,3],[28,53]],[[28,10],[28,16]],["serv_bufreg2"],["variable","wire"]],["dat_shamt",[[42,3],[46,53]],[[42,14],[42,23]],["serv_bufreg2"],["variable","wire"]]]]]]],null,0]],["/home/paulblume/jku/BA/serv/build/servant_1.2.1/icestick-icestorm/src/serv_1.2.1/rtl/serv_compdec.v",[[[[[["serv_compdec",[[9,0],[15,24]],[[9,7],[9,19]],[],["module"]],[233,0]],[[["i_clk",[[11,3],[11,19]],[[11,14],[11,19]],["serv_compdec"],["port","wire"]],["i_instr",[[12,3],[12,29]],[[12,22],[12,29]],["serv_compdec"],["port","wire"]],["i_ack",[[13,3],[13,20]],[[13,15],[13,20]],["serv_compdec"],["port","wire"]],["o_instr",[[14,3],[14,29]],[[14,22],[14,29]],["serv_compdec"],["port","wire"]],["o_iscomp",[[15,3],[15,22]],[[15,14],[15,22]],["serv_compdec"],["port","reg"]],["OPCODE_LOAD",[[17,2],[17,37]],[[17,13],[17,24]],["serv_compdec"],["localparam"]],["OPCODE_OP_IMM",[[18,2],[18,37]],[[18,13],[18,26]],["serv_compdec"],["localparam"]],["OPCODE_STORE",[[19,2],[19,37]],[[19,13],[19,25]],["serv_compdec"],["localparam"]],["OPCODE_OP",[[20,2],[20,37]],[[20,13],[20,22]],["serv_compdec"],["localparam"]],["OPCODE_LUI",[[21,2],[21,37]],[[21,13],[21,23]],["serv_compdec"],["localparam"]],["OPCODE_BRANCH",[[22,2],[22,37]],[[22,13],[22,26]],["serv_compdec"],["localparam"]],["OPCODE_JALR",[[23,2],[23,37]],[[23,13],[23,24]],["serv_compdec"],["localparam"]],["OPCODE_JAL",[[24,2],[24,37]],[[24,13],[24,23]],["serv_compdec"],["localparam"]],["comp_instr",[[26,2],[26,24]],[[26,14],[26,24]],["serv_compdec"],["variable","reg"]],["illegal_instr",[[27,2],[27,20]],[[27,7],[27,20]],["serv_compdec"],["variable","reg"]]]]]]],null,0]],["/home/paulblume/jku/BA/serv/build/servant_1.2.1/icestick-icestorm/src/serv_1.2.1/rtl/serv_csr.v",[[[[[["serv_csr",[[1,0],[32,25]],[[1,7],[1,15]],[],["module"]],[141,9]],[[["RESET_STRATEGY",[[2,4],[2,37]],[[2,14],[2,28]],["serv_csr"],["parameter-port","parameter"]],["i_clk",[[4,3],[4,24]],[[4,19],[4,24]],["serv_csr"],["port","wire"]],["i_rst",[[5,3],[5,24]],[[5,19],[5,24]],["serv_csr"],["port","wire"]],["i_init",[[7,3],[7,25]],[[7,19],[7,25]],["serv_csr"],["port","wire"]],["i_en",[[8,3],[8,23]],[[8,19],[8,23]],["serv_csr"],["port","wire"]],["i_cnt0to3",[[9,3],[9,28]],[[9,19],[9,28]],["serv_csr"],["port","wire"]],["i_cnt3",[[10,3],[10,25]],[[10,19],[10,25]],["serv_csr"],["port","wire"]],["i_cnt7",[[11,3],[11,25]],[[11,19],[11,25]],["serv_csr"],["port","wire"]],["i_cnt_done",[[12,3],[12,29]],[[12,19],[12,29]],["serv_csr"],["port","wire"]],["i_mem_op",[[13,3],[13,27]],[[13,19],[13,27]],["serv_csr"],["port","wire"]],["i_mtip",[[14,3],[14,25]],[[14,19],[14,25]],["serv_csr"],["port","wire"]],["i_trap",[[15,3],[15,25]],[[15,19],[15,25]],["serv_csr"],["port","wire"]],["o_new_irq",[[16,3],[16,28]],[[16,19],[16,28]],["serv_csr"],["port","reg"]],["i_e_op",[[18,3],[18,25]],[[18,19],[18,25]],["serv_csr"],["port","wire"]],["i_ebreak",[[19,3],[19,27]],[[19,19],[19,27]],["serv_csr"],["port","wire"]],["i_mem_cmd",[[20,3],[20,28]],[[20,19],[20,28]],["serv_csr"],["port","wire"]],["i_mstatus_en",[[21,3],[21,31]],[[21,19],[21,31]],["serv_csr"],["port","wire"]],["i_mie_en",[[22,3],[22,27]],[[22,19],[22,27]],["serv_csr"],["port","wire"]],["i_mcause_en",[[23,3],[23,30]],[[23,19],[23,30]],["serv_csr"],["port","wire"]],["i_csr_source",[[24,3],[24,32]],[[24,20],[24,32]],["serv_csr"],["port","wire"]],["i_mret",[[25,3],[25,25]],[[25,19],[25,25]],["serv_csr"],["port","wire"]],["i_csr_d_sel",[[26,3],[26,30]],[[26,19],[26,30]],["serv_csr"],["port","wire"]],["i_rf_csr_out",[[28,3],[28,31]],[[28,19],[28,31]],["serv_csr"],["port","wire"]],["o_csr_in",[[29,3],[29,28]],[[29,20],[29,28]],["serv_csr"],["port","wire"]],["i_csr_imm",[[30,3],[30,28]],[[30,19],[30,28]],["serv_csr"],["port","wire"]],["i_rs1",[[31,3],[31,24]],[[31,19],[31,24]],["serv_csr"],["port","wire"]],["o_q",[[32,3],[32,23]],[[32,20],[32,23]],["serv_csr"],["port","wire"]],["CSR_SOURCE_CSR",[[34,3],[38,28]],[[35,5],[35,19]],["serv_csr"],["localparam"]],["mstatus_mie",[[40,3],[40,24]],[[40,13],[40,24]],["serv_csr"],["variable","reg"]],["mstatus_mpie",[[41,3],[41,25]],[[41,13],[41,25]],["serv_csr"],["variable","reg"]],["mie_mtie",[[42,3],[42,21]],[[42,13],[42,21]],["serv_csr"],["variable","reg"]],["mcause31",[[44,3],[44,17]],[[44,9],[44,17]],["serv_csr"],["variable","reg"]],["mcause3_0",[[45,3],[45,23]],[[45,14],[45,23]],["serv_csr"],["variable","reg"]],["mcause",[[46,3],[46,15]],[[46,9],[46,15]],["serv_csr"],["variable","wire"]],["csr_in",[[48,3],[48,15]],[[48,9],[48,15]],["serv_csr"],["variable","wire"]],["csr_out",[[49,3],[49,16]],[[49,9],[49,16]],["serv_csr"],["variable","wire"]],["timer_irq_r",[[51,3],[51,20]],[[51,9],[51,20]],["serv_csr"],["variable","reg"]],["d",[[53,3],[53,44]],[[53,9],[53,10]],["serv_csr"],["variable","wire"]],["timer_irq",[[67,3],[67,52]],[[67,9],[67,18]],["serv_csr"],["variable","wire"]]]]]]],null,0]],["/home/paulblume/jku/BA/serv/build/servant_1.2.1/icestick-icestorm/src/serv_1.2.1/rtl/serv_ctrl.v",[[[[[["serv_ctrl",[[1,0],[28,33]],[[1,7],[1,16]],[],["module"]],[82,9]],[[["RESET_STRATEGY",[[2,4],[2,37]],[[2,14],[2,28]],["serv_ctrl"],["parameter-port","parameter"]],["RESET_PC",[[3,4],[3,30]],[[3,14],[3,22]],["serv_ctrl"],["parameter-port","parameter"]],["WITH_CSR",[[4,4],[4,26]],[[4,14],[4,22]],["serv_ctrl"],["parameter-port","parameter"]],["clk",[[6,3],[6,23]],[[6,20],[6,23]],["serv_ctrl"],["port","wire"]],["i_rst",[[7,3],[7,25]],[[7,20],[7,25]],["serv_ctrl"],["port","wire"]],["i_pc_en",[[9,3],[9,27]],[[9,20],[9,27]],["serv_ctrl"],["port","wire"]],["i_cnt12to31",[[10,3],[10,31]],[[10,20],[10,31]],["serv_ctrl"],["port","wire"]],["i_cnt0",[[11,3],[11,26]],[[11,20],[11,26]],["serv_ctrl"],["port","wire"]],["i_cnt1",[[12,3],[12,27]],[[12,21],[12,27]],["serv_ctrl"],["port","wire"]],["i_cnt2",[[13,3],[13,26]],[[13,20],[13,26]],["serv_ctrl"],["port","wire"]],["i_jump",[[15,3],[15,26]],[[15,20],[15,26]],["serv_ctrl"],["port","wire"]],["i_jal_or_jalr",[[16,3],[16,33]],[[16,20],[16,33]],["serv_ctrl"],["port","wire"]],["i_utype",[[17,3],[17,27]],[[17,20],[17,27]],["serv_ctrl"],["port","wire"]],["i_pc_rel",[[18,3],[18,28]],[[18,20],[18,28]],["serv_ctrl"],["port","wire"]],["i_trap",[[19,3],[19,26]],[[19,20],[19,26]],["serv_ctrl"],["port","wire"]],["i_iscomp",[[20,3],[20,29]],[[20,21],[20,29]],["serv_ctrl"],["port","wire"]],["i_imm",[[22,3],[22,25]],[[22,20],[22,25]],["serv_ctrl"],["port","wire"]],["i_buf",[[23,3],[23,25]],[[23,20],[23,25]],["serv_ctrl"],["port","wire"]],["i_csr_pc",[[24,3],[24,28]],[[24,20],[24,28]],["serv_ctrl"],["port","wire"]],["o_rd",[[25,3],[25,25]],[[25,21],[25,25]],["serv_ctrl"],["port","wire"]],["o_bad_pc",[[26,3],[26,29]],[[26,21],[26,29]],["serv_ctrl"],["port","wire"]],["o_ibus_adr",[[28,3],[28,31]],[[28,21],[28,31]],["serv_ctrl"],["port","reg"]],["pc_plus_4",[[30,3],[30,23]],[[30,14],[30,23]],["serv_ctrl"],["variable","wire"]],["pc_plus_4_cy",[[31,3],[31,26]],[[31,14],[31,26]],["serv_ctrl"],["variable","wire"]],["pc_plus_4_cy_r",[[32,3],[32,28]],[[32,14],[32,28]],["serv_ctrl"],["variable","reg"]],["pc_plus_offset",[[33,3],[33,28]],[[33,14],[33,28]],["serv_ctrl"],["variable","wire"]],["pc_plus_offset_cy",[[34,3],[34,31]],[[34,14],[34,31]],["serv_ctrl"],["variable","wire"]],["pc_plus_offset_cy_r",[[35,3],[35,33]],[[35,14],[35,33]],["serv_ctrl"],["variable","reg"]],["pc_plus_offset_aligned",[[36,3],[36,36]],[[36,14],[36,36]],["serv_ctrl"],["variable","wire"]],["plus_4",[[37,3],[37,20]],[[37,14],[37,20]],["serv_ctrl"],["variable","wire"]],["pc",[[39,3],[39,32]],[[39,14],[39,16]],["serv_ctrl"],["variable","wire"]],["new_pc",[[41,3],[41,20]],[[41,14],[41,20]],["serv_ctrl"],["variable","wire"]],["offset_a",[[43,3],[43,22]],[[43,14],[43,22]],["serv_ctrl"],["variable","wire"]],["offset_b",[[44,3],[44,22]],[[44,14],[44,22]],["serv_ctrl"],["variable","wire"]]]]]]],null,0]],["/home/paulblume/jku/BA/serv/build/servant_1.2.1/icestick-icestorm/src/serv_1.2.1/rtl/serv_decode.v",[[[[[["serv_decode",[[1,0],[63,33]],[[1,7],[1,18]],[],["module"]],[364,9]],[[["PRE_REGISTER",[[2,4],[2,36]],[[2,20],[2,32]],["serv_decode"],["parameter-port","parameter"]],["MDU",[[3,4],[3,27]],[[3,20],[3,23]],["serv_decode"],["parameter-port","parameter"]],["clk",[[5,3],[5,24]],[[5,21],[5,24]],["serv_decode"],["port","wire"]],["i_wb_rdt",[[7,3],[7,29]],[[7,21],[7,29]],["serv_decode"],["port","wire"]],["i_wb_en",[[8,3],[8,28]],[[8,21],[8,28]],["serv_decode"],["port","wire"]],["o_sh_right",[[10,3],[10,30]],[[10,20],[10,30]],["serv_decode"],["port","reg"]],["o_bne_or_bge",[[11,3],[11,32]],[[11,20],[11,32]],["serv_decode"],["port","reg"]],["o_cond_branch",[[12,3],[12,33]],[[12,20],[12,33]],["serv_decode"],["port","reg"]],["o_e_op",[[13,3],[13,26]],[[13,20],[13,26]],["serv_decode"],["port","reg"]],["o_ebreak",[[14,3],[14,28]],[[14,20],[14,28]],["serv_decode"],["port","reg"]],["o_branch_op",[[15,3],[15,31]],[[15,20],[15,31]],["serv_decode"],["port","reg"]],["o_shift_op",[[16,3],[16,30]],[[16,20],[16,30]],["serv_decode"],["port","reg"]],["o_slt_or_branch",[[17,3],[17,35]],[[17,20],[17,35]],["serv_decode"],["port","reg"]],["o_rd_op",[[18,3],[18,27]],[[18,20],[18,27]],["serv_decode"],["port","reg"]],["o_two_stage_op",[[19,3],[19,34]],[[19,20],[19,34]],["serv_decode"],["port","reg"]],["o_dbus_en",[[20,3],[20,29]],[[20,20],[20,29]],["serv_decode"],["port","reg"]],["o_mdu_op",[[22,3],[22,28]],[[22,20],[22,28]],["serv_decode"],["port","reg"]],["o_ext_funct3",[[24,3],[24,32]],[[24,20],[24,32]],["serv_decode"],["port","reg"]],["o_bufreg_rs1_en",[[26,3],[26,35]],[[26,20],[26,35]],["serv_decode"],["port","reg"]],["o_bufreg_imm_en",[[27,3],[27,35]],[[27,20],[27,35]],["serv_decode"],["port","reg"]],["o_bufreg_clr_lsb",[[28,3],[28,36]],[[28,20],[28,36]],["serv_decode"],["port","reg"]],["o_bufreg_sh_signed",[[29,3],[29,38]],[[29,20],[29,38]],["serv_decode"],["port","reg"]],["o_ctrl_jal_or_jalr",[[31,3],[31,38]],[[31,20],[31,38]],["serv_decode"],["port","reg"]],["o_ctrl_utype",[[32,3],[32,32]],[[32,20],[32,32]],["serv_decode"],["port","reg"]],["o_ctrl_pc_rel",[[33,3],[33,33]],[[33,20],[33,33]],["serv_decode"],["port","reg"]],["o_ctrl_mret",[[34,3],[34,31]],[[34,20],[34,31]],["serv_decode"],["port","reg"]],["o_alu_sub",[[36,3],[36,29]],[[36,20],[36,29]],["serv_decode"],["port","reg"]],["o_alu_bool_op",[[37,3],[37,33]],[[37,20],[37,33]],["serv_decode"],["port","reg"]],["o_alu_cmp_eq",[[38,3],[38,32]],[[38,20],[38,32]],["serv_decode"],["port","reg"]],["o_alu_cmp_sig",[[39,3],[39,33]],[[39,20],[39,33]],["serv_decode"],["port","reg"]],["o_alu_rd_sel",[[40,3],[40,32]],[[40,20],[40,32]],["serv_decode"],["port","reg"]],["o_mem_signed",[[42,3],[42,32]],[[42,20],[42,32]],["serv_decode"],["port","reg"]],["o_mem_word",[[43,3],[43,30]],[[43,20],[43,30]],["serv_decode"],["port","reg"]],["o_mem_half",[[44,3],[44,30]],[[44,20],[44,30]],["serv_decode"],["port","reg"]],["o_mem_cmd",[[45,3],[45,29]],[[45,20],[45,29]],["serv_decode"],["port","reg"]],["o_csr_en",[[47,3],[47,28]],[[47,20],[47,28]],["serv_decode"],["port","reg"]],["o_csr_addr",[[48,3],[48,30]],[[48,20],[48,30]],["serv_decode"],["port","reg"]],["o_csr_mstatus_en",[[49,3],[49,36]],[[49,20],[49,36]],["serv_decode"],["port","reg"]],["o_csr_mie_en",[[50,3],[50,32]],[[50,20],[50,32]],["serv_decode"],["port","reg"]],["o_csr_mcause_en",[[51,3],[51,35]],[[51,20],[51,35]],["serv_decode"],["port","reg"]],["o_csr_source",[[52,3],[52,32]],[[52,20],[52,32]],["serv_decode"],["port","reg"]],["o_csr_d_sel",[[53,3],[53,31]],[[53,20],[53,31]],["serv_decode"],["port","reg"]],["o_csr_imm_en",[[54,3],[54,32]],[[54,20],[54,32]],["serv_decode"],["port","reg"]],["o_mtval_pc",[[55,3],[55,30]],[[55,20],[55,30]],["serv_decode"],["port","reg"]],["o_immdec_ctrl",[[57,3],[57,33]],[[57,20],[57,33]],["serv_decode"],["port","reg"]],["o_immdec_en",[[58,3],[58,31]],[[58,20],[58,31]],["serv_decode"],["port","reg"]],["o_op_b_source",[[59,3],[59,33]],[[59,20],[59,33]],["serv_decode"],["port","reg"]],["o_rd_mem_en",[[61,3],[61,31]],[[61,20],[61,31]],["serv_decode"],["port","reg"]],["o_rd_csr_en",[[62,3],[62,31]],[[62,20],[62,31]],["serv_decode"],["port","reg"]],["o_rd_alu_en",[[63,3],[63,31]],[[63,20],[63,31]],["serv_decode"],["port","reg"]],["opcode",[[65,3],[65,19]],[[65,13],[65,19]],["serv_decode"],["variable","reg"]],["funct3",[[66,3],[66,19]],[[66,13],[66,19]],["serv_decode"],["variable","reg"]],["op20",[[67,3],[67,18]],[[67,14],[67,18]],["serv_decode"],["variable","reg"]],["op21",[[68,3],[68,18]],[[68,14],[68,18]],["serv_decode"],["variable","reg"]],["op22",[[69,3],[69,18]],[[69,14],[69,18]],["serv_decode"],["variable","reg"]],["op26",[[70,3],[70,18]],[[70,14],[70,18]],["serv_decode"],["variable","reg"]],["imm25",[[72,3],[72,18]],[[72,13],[72,18]],["serv_decode"],["variable","reg"]],["imm30",[[73,3],[73,18]],[[73,13],[73,18]],["serv_decode"],["variable","reg"]],["co_mdu_op",[[75,3],[75,58]],[[75,8],[75,17]],["serv_decode"],["variable","wire"]],["co_two_stage_op",[[77,3],[79,63]],[[77,8],[77,23]],["serv_decode"],["variable","wire"]],["co_shift_op",[[80,3],[80,59]],[[80,8],[80,19]],["serv_decode"],["variable","wire"]],["co_slt_or_branch",[[81,3],[81,124]],[[81,8],[81,24]],["serv_decode"],["variable","wire"]],["co_branch_op",[[82,3],[82,32]],[[82,8],[82,20]],["serv_decode"],["variable","wire"]],["co_dbus_en",[[83,3],[83,47]],[[83,8],[83,18]],["serv_decode"],["variable","wire"]],["co_mtval_pc",[[84,3],[84,33]],[[84,8],[84,19]],["serv_decode"],["variable","wire"]],["co_mem_word",[[85,3],[85,33]],[[85,8],[85,19]],["serv_decode"],["variable","wire"]],["co_rd_alu_en",[[86,3],[86,72]],[[86,8],[86,20]],["serv_decode"],["variable","wire"]],["co_rd_mem_en",[[87,3],[87,61]],[[87,8],[87,20]],["serv_decode"],["variable","wire"]],["co_ext_funct3",[[88,3],[88,36]],[[88,14],[88,27]],["serv_decode"],["variable","wire"]],["co_bufreg_rs1_en",[[94,3],[94,64]],[[94,8],[94,24]],["serv_decode"],["variable","wire"]],["co_bufreg_imm_en",[[95,3],[95,37]],[[95,8],[95,24]],["serv_decode"],["variable","wire"]],["co_bufreg_clr_lsb",[[100,3],[100,89]],[[100,8],[100,25]],["serv_decode"],["variable","wire"]],["co_cond_branch",[[105,3],[105,35]],[[105,8],[105,22]],["serv_decode"],["variable","wire"]],["co_ctrl_utype",[[107,3],[107,64]],[[107,8],[107,21]],["serv_decode"],["variable","wire"]],["co_ctrl_jal_or_jalr",[[108,3],[108,51]],[[108,8],[108,27]],["serv_decode"],["variable","wire"]],["co_ctrl_pc_rel",[[113,3],[116,48]],[[113,8],[113,22]],["serv_decode"],["variable","wire"]],["co_rd_op",[[120,3],[122,60]],[[120,8],[120,16]],["serv_decode"],["variable","wire"]],["co_sh_right",[[128,3],[128,33]],[[128,8],[128,19]],["serv_decode"],["variable","wire"]],["co_bne_or_bge",[[129,3],[129,33]],[[129,8],[129,21]],["serv_decode"],["variable","wire"]],["csr_op",[[132,3],[132,50]],[[132,8],[132,14]],["serv_decode"],["variable","wire"]],["co_ebreak",[[136,3],[136,24]],[[136,8],[136,17]],["serv_decode"],["variable","wire"]],["co_ctrl_mret",[[141,3],[141,64]],[[141,8],[141,20]],["serv_decode"],["variable","wire"]],["co_e_op",[[144,3],[144,60]],[[144,8],[144,15]],["serv_decode"],["variable","wire"]],["co_bufreg_sh_signed",[[148,3],[148,35]],[[148,8],[148,27]],["serv_decode"],["variable","wire"]],["co_alu_sub",[[160,3],[160,76]],[[160,8],[160,18]],["serv_decode"],["variable","wire"]],["csr_valid",[[185,3],[185,41]],[[185,8],[185,17]],["serv_decode"],["variable","wire"]],["co_rd_csr_en",[[187,3],[187,29]],[[187,8],[187,20]],["serv_decode"],["variable","wire"]],["co_csr_en",[[189,3],[189,46]],[[189,8],[189,17]],["serv_decode"],["variable","wire"]],["co_csr_mstatus_en",[[190,3],[190,50]],[[190,8],[190,25]],["serv_decode"],["variable","wire"]],["co_csr_mie_en",[[191,3],[191,58]],[[191,8],[191,21]],["serv_decode"],["variable","wire"]],["co_csr_mcause_en",[[192,3],[192,58]],[[192,8],[192,24]],["serv_decode"],["variable","wire"]],["co_csr_source",[[194,3],[194,41]],[[194,14],[194,27]],["serv_decode"],["variable","wire"]],["co_csr_d_sel",[[195,3],[195,32]],[[195,8],[195,20]],["serv_decode"],["variable","wire"]],["co_csr_imm_en",[[196,3],[196,57]],[[196,8],[196,21]],["serv_decode"],["variable","wire"]],["co_csr_addr",[[197,3],[197,55]],[[197,14],[197,25]],["serv_decode"],["variable","wire"]],["co_alu_cmp_eq",[[199,3],[199,44]],[[199,8],[199,21]],["serv_decode"],["variable","wire"]],["co_alu_cmp_sig",[[201,3],[201,77]],[[201,8],[201,22]],["serv_decode"],["variable","wire"]],["co_mem_cmd",[[203,3],[203,31]],[[203,8],[203,18]],["serv_decode"],["variable","wire"]],["co_mem_signed",[[204,3],[204,34]],[[204,8],[204,21]],["serv_decode"],["variable","wire"]],["co_mem_half",[[205,3],[205,33]],[[205,8],[205,19]],["serv_decode"],["variable","wire"]],["co_alu_bool_op",[[207,3],[207,42]],[[207,14],[207,28]],["serv_decode"],["variable","wire"]],["co_immdec_ctrl",[[209,3],[209,28]],[[209,14],[209,28]],["serv_decode"],["variable","wire"]],["co_immdec_en",[[219,3],[219,26]],[[219,14],[219,26]],["serv_decode"],["variable","wire"]],["co_alu_rd_sel",[[225,3],[225,27]],[[225,14],[225,27]],["serv_decode"],["variable","wire"]],["co_op_b_source",[[232,3],[232,34]],[[232,8],[232,22]],["serv_decode"],["variable","wire"]]]]]]],null,0]],["/home/paulblume/jku/BA/serv/build/servant_1.2.1/icestick-icestorm/src/serv_1.2.1/rtl/serv_immdec.v",[[[[[["serv_immdec",[[1,0],[20,31]],[[1,7],[1,18]],[],["module"]],[94,9]],[[["SHARED_RFADDR_IMM_REGS",[[2,4],[2,40]],[[2,14],[2,36]],["serv_immdec"],["parameter-port","parameter"]],["i_clk",[[4,3],[4,25]],[[4,20],[4,25]],["serv_immdec"],["port","wire"]],["i_cnt_en",[[6,3],[6,28]],[[6,20],[6,28]],["serv_immdec"],["port","wire"]],["i_cnt_done",[[7,3],[7,30]],[[7,20],[7,30]],["serv_immdec"],["port","wire"]],["i_immdec_en",[[9,3],[9,32]],[[9,21],[9,32]],["serv_immdec"],["port","wire"]],["i_csr_imm_en",[[10,3],[10,32]],[[10,20],[10,32]],["serv_immdec"],["port","wire"]],["i_ctrl",[[11,3],[11,27]],[[11,21],[11,27]],["serv_immdec"],["port","wire"]],["o_rd_addr",[[12,3],[12,30]],[[12,21],[12,30]],["serv_immdec"],["port","wire"]],["o_rs1_addr",[[13,3],[13,31]],[[13,21],[13,31]],["serv_immdec"],["port","wire"]],["o_rs2_addr",[[14,3],[14,31]],[[14,21],[14,31]],["serv_immdec"],["port","wire"]],["o_csr_imm",[[16,3],[16,30]],[[16,21],[16,30]],["serv_immdec"],["port","wire"]],["o_imm",[[17,3],[17,26]],[[17,21],[17,26]],["serv_immdec"],["port","wire"]],["i_wb_en",[[19,3],[19,27]],[[19,20],[19,27]],["serv_immdec"],["port","wire"]],["i_wb_rdt",[[20,3],[20,29]],[[20,21],[20,29]],["serv_immdec"],["port","wire"]],["imm31",[[22,3],[22,19]],[[22,14],[22,19]],["serv_immdec"],["variable","reg"]],["imm19_12_20",[[24,3],[24,25]],[[24,14],[24,25]],["serv_immdec"],["variable","reg"]],["imm7",[[25,3],[25,18]],[[25,14],[25,18]],["serv_immdec"],["variable","reg"]],["imm30_25",[[26,3],[26,22]],[[26,14],[26,22]],["serv_immdec"],["variable","reg"]],["imm24_20",[[27,3],[27,22]],[[27,14],[27,22]],["serv_immdec"],["variable","reg"]],["imm11_7",[[28,3],[28,21]],[[28,14],[28,21]],["serv_immdec"],["variable","reg"]],["signbit",[[32,3],[32,45]],[[32,14],[32,21]],["serv_immdec"],["variable","wire"]],["rd_addr",[[60,2],[60,20]],[[60,13],[60,20]],["serv_immdec"],["variable","reg"]],["rs1_addr",[[61,2],[61,21]],[[61,13],[61,21]],["serv_immdec"],["variable","reg"]],["rs2_addr",[[62,2],[62,21]],[[62,13],[62,21]],["serv_immdec"],["variable","reg"]]]]]]],null,0]],["/home/paulblume/jku/BA/serv/build/servant_1.2.1/icestick-icestorm/src/serv_1.2.1/rtl/serv_mem_if.v",[[[[[["serv_mem_if",[[1,0],[20,31]],[[1,7],[1,18]],[],["module"]],[64,9]],[[["WITH_CSR",[[2,4],[2,32]],[[2,20],[2,28]],["serv_mem_if"],["parameter-port","parameter"]],["i_clk",[[4,3],[4,25]],[[4,20],[4,25]],["serv_mem_if"],["port","wire"]],["i_bytecnt",[[6,3],[6,30]],[[6,21],[6,30]],["serv_mem_if"],["port","wire"]],["i_lsb",[[7,3],[7,26]],[[7,21],[7,26]],["serv_mem_if"],["port","wire"]],["o_byte_valid",[[8,3],[8,33]],[[8,21],[8,33]],["serv_mem_if"],["port","wire"]],["o_misalign",[[9,3],[9,31]],[[9,21],[9,31]],["serv_mem_if"],["port","wire"]],["i_signed",[[11,3],[11,28]],[[11,20],[11,28]],["serv_mem_if"],["port","wire"]],["i_word",[[12,3],[12,26]],[[12,20],[12,26]],["serv_mem_if"],["port","wire"]],["i_half",[[13,3],[13,26]],[[13,20],[13,26]],["serv_mem_if"],["port","wire"]],["i_mdu_op",[[15,3],[15,28]],[[15,20],[15,28]],["serv_mem_if"],["port","wire"]],["i_bufreg2_q",[[17,3],[17,31]],[[17,20],[17,31]],["serv_mem_if"],["port","wire"]],["o_rd",[[18,3],[18,25]],[[18,21],[18,25]],["serv_mem_if"],["port","wire"]],["o_wb_sel",[[20,3],[20,29]],[[20,21],[20,29]],["serv_mem_if"],["port","wire"]],["signbit",[[22,3],[22,24]],[[22,17],[22,24]],["serv_mem_if"],["variable","reg"]],["dat_valid",[[39,3],[43,25]],[[39,8],[39,17]],["serv_mem_if"],["variable","wire"]]]]]]],null,0]],["/home/paulblume/jku/BA/serv/build/servant_1.2.1/icestick-icestorm/src/serv_1.2.1/rtl/serv_rf_if.v",[[[[[["serv_rf_if",[[1,0],[45,30]],[[1,7],[1,17]],[],["module"]],[148,9]],[[["WITH_CSR",[[2,4],[2,26]],[[2,14],[2,22]],["serv_rf_if"],["parameter-port","parameter"]],["i_cnt_en",[[4,3],[4,30]],[[4,22],[4,30]],["serv_rf_if"],["port","wire"]],["o_wreg0",[[5,3],[5,37]],[[5,30],[5,37]],["serv_rf_if"],["port","wire"]],["o_wreg1",[[6,3],[6,37]],[[6,30],[6,37]],["serv_rf_if"],["port","wire"]],["o_wen0",[[7,3],[7,29]],[[7,23],[7,29]],["serv_rf_if"],["port","wire"]],["o_wen1",[[8,3],[8,29]],[[8,23],[8,29]],["serv_rf_if"],["port","wire"]],["o_wdata0",[[9,3],[9,31]],[[9,23],[9,31]],["serv_rf_if"],["port","wire"]],["o_wdata1",[[10,3],[10,31]],[[10,23],[10,31]],["serv_rf_if"],["port","wire"]],["o_rreg0",[[11,3],[11,37]],[[11,30],[11,37]],["serv_rf_if"],["port","wire"]],["o_rreg1",[[12,3],[12,37]],[[12,30],[12,37]],["serv_rf_if"],["port","wire"]],["i_rdata0",[[13,3],[13,30]],[[13,22],[13,30]],["serv_rf_if"],["port","wire"]],["i_rdata1",[[14,3],[14,30]],[[14,22],[14,30]],["serv_rf_if"],["port","wire"]],["i_trap",[[17,3],[17,28]],[[17,22],[17,28]],["serv_rf_if"],["port","wire"]],["i_mret",[[18,3],[18,28]],[[18,22],[18,28]],["serv_rf_if"],["port","wire"]],["i_mepc",[[19,3],[19,28]],[[19,22],[19,28]],["serv_rf_if"],["port","wire"]],["i_mtval_pc",[[20,3],[20,32]],[[20,22],[20,32]],["serv_rf_if"],["port","wire"]],["i_bufreg_q",[[21,3],[21,32]],[[21,22],[21,32]],["serv_rf_if"],["port","wire"]],["i_bad_pc",[[22,3],[22,30]],[[22,22],[22,30]],["serv_rf_if"],["port","wire"]],["o_csr_pc",[[23,3],[23,31]],[[23,23],[23,31]],["serv_rf_if"],["port","wire"]],["i_csr_en",[[25,3],[25,30]],[[25,22],[25,30]],["serv_rf_if"],["port","wire"]],["i_csr_addr",[[26,3],[26,37]],[[26,27],[26,37]],["serv_rf_if"],["port","wire"]],["i_csr",[[27,3],[27,27]],[[27,22],[27,27]],["serv_rf_if"],["port","wire"]],["o_csr",[[28,3],[28,28]],[[28,23],[28,28]],["serv_rf_if"],["port","wire"]],["i_rd_wen",[[30,3],[30,30]],[[30,22],[30,30]],["serv_rf_if"],["port","wire"]],["i_rd_waddr",[[31,3],[31,37]],[[31,27],[31,37]],["serv_rf_if"],["port","wire"]],["i_ctrl_rd",[[32,3],[32,31]],[[32,22],[32,31]],["serv_rf_if"],["port","wire"]],["i_alu_rd",[[33,3],[33,30]],[[33,22],[33,30]],["serv_rf_if"],["port","wire"]],["i_rd_alu_en",[[34,3],[34,33]],[[34,22],[34,33]],["serv_rf_if"],["port","wire"]],["i_csr_rd",[[35,3],[35,30]],[[35,22],[35,30]],["serv_rf_if"],["port","wire"]],["i_rd_csr_en",[[36,3],[36,33]],[[36,22],[36,33]],["serv_rf_if"],["port","wire"]],["i_mem_rd",[[37,3],[37,30]],[[37,22],[37,30]],["serv_rf_if"],["port","wire"]],["i_rd_mem_en",[[38,3],[38,33]],[[38,22],[38,33]],["serv_rf_if"],["port","wire"]],["i_rs1_raddr",[[41,3],[41,38]],[[41,27],[41,38]],["serv_rf_if"],["port","wire"]],["o_rs1",[[42,3],[42,28]],[[42,23],[42,28]],["serv_rf_if"],["port","wire"]],["i_rs2_raddr",[[44,3],[44,38]],[[44,27],[44,38]],["serv_rf_if"],["port","wire"]],["o_rs2",[[45,3],[45,28]],[[45,23],[45,28]],["serv_rf_if"],["port","wire"]],["rd_wen",[[52,3],[52,47]],[[52,14],[52,20]],["serv_rf_if"],["variable","wire"]],["rd",[[122,6],[124,29]],[[122,17],[122,19]],["serv_rf_if"],["variable","wire"]],["mtval",[[61,3],[61,56]],[[61,14],[61,19]],["serv_rf_if"],["variable","wire"]],["sel_rs2",[[111,3],[111,47]],[[111,8],[111,15]],["serv_rf_if"],["variable","wire"]]]]]]],null,0]],["/home/paulblume/jku/BA/serv/build/servant_1.2.1/icestick-icestorm/src/serv_1.2.1/rtl/serv_rf_ram_if.v",[[[[[["serv_rf_ram_if",[[1,0],[29,37]],[[1,7],[1,21]],[],["module"]],[149,9]],[[["width",[[2,4],[2,21]],[[2,14],[2,19]],["serv_rf_ram_if"],["parameter-port","parameter"]],["reset_strategy",[[3,4],[3,35]],[[3,14],[3,28]],["serv_rf_ram_if"],["parameter-port","parameter"]],["csr_regs",[[4,4],[4,24]],[[4,14],[4,22]],["serv_rf_ram_if"],["parameter-port","parameter"]],["depth",[[5,4],[5,42]],[[5,14],[5,19]],["serv_rf_ram_if"],["parameter-port","parameter"]],["l2w",[[6,4],[6,33]],[[6,14],[6,17]],["serv_rf_ram_if"],["parameter-port","parameter"]],["i_clk",[[9,3],[9,23]],[[9,18],[9,23]],["serv_rf_ram_if"],["port","wire"]],["i_rst",[[10,3],[10,23]],[[10,18],[10,23]],["serv_rf_ram_if"],["port","wire"]],["i_wreq",[[11,3],[11,24]],[[11,18],[11,24]],["serv_rf_ram_if"],["port","wire"]],["i_rreq",[[12,3],[12,24]],[[12,18],[12,24]],["serv_rf_ram_if"],["port","wire"]],["o_ready",[[13,3],[13,26]],[[13,19],[13,26]],["serv_rf_ram_if"],["port","wire"]],["i_wreg0",[[14,3],[14,47]],[[14,40],[14,47]],["serv_rf_ram_if"],["port","wire"]],["i_wreg1",[[15,3],[15,47]],[[15,40],[15,47]],["serv_rf_ram_if"],["port","wire"]],["i_wen0",[[16,3],[16,24]],[[16,18],[16,24]],["serv_rf_ram_if"],["port","wire"]],["i_wen1",[[17,3],[17,24]],[[17,18],[17,24]],["serv_rf_ram_if"],["port","wire"]],["i_wdata0",[[18,3],[18,26]],[[18,18],[18,26]],["serv_rf_ram_if"],["port","wire"]],["i_wdata1",[[19,3],[19,26]],[[19,18],[19,26]],["serv_rf_ram_if"],["port","wire"]],["i_rreg0",[[20,3],[20,47]],[[20,40],[20,47]],["serv_rf_ram_if"],["port","wire"]],["i_rreg1",[[21,3],[21,47]],[[21,40],[21,47]],["serv_rf_ram_if"],["port","wire"]],["o_rdata0",[[22,3],[22,27]],[[22,19],[22,27]],["serv_rf_ram_if"],["port","wire"]],["o_rdata1",[[23,3],[23,27]],[[23,19],[23,27]],["serv_rf_ram_if"],["port","wire"]],["o_waddr",[[25,3],[25,43]],[[25,36],[25,43]],["serv_rf_ram_if"],["port","wire"]],["o_wdata",[[26,3],[26,36]],[[26,29],[26,36]],["serv_rf_ram_if"],["port","wire"]],["o_wen",[[27,3],[27,24]],[[27,19],[27,24]],["serv_rf_ram_if"],["port","wire"]],["o_raddr",[[28,3],[28,43]],[[28,36],[28,43]],["serv_rf_ram_if"],["port","wire"]],["i_rdata",[[29,3],[29,35]],[[29,28],[29,35]],["serv_rf_ram_if"],["port","wire"]],["rgnt",[[31,3],[31,18]],[[31,14],[31,18]],["serv_rf_ram_if"],["variable","reg"]],["rcnt",[[33,3],[33,20]],[[33,16],[33,20]],["serv_rf_ram_if"],["variable","reg"]],["wcnt",[[39,3],[39,24]],[[39,20],[39,24]],["serv_rf_ram_if"],["variable","wire"]],["wdata0_r",[[41,3],[41,29]],[[41,21],[41,29]],["serv_rf_ram_if"],["variable","reg"]],["wdata1_r",[[42,3],[42,29]],[[42,21],[42,29]],["serv_rf_ram_if"],["variable","reg"]],["wen0_r",[[44,3],[44,20]],[[44,14],[44,20]],["serv_rf_ram_if"],["variable","reg"]],["wen1_r",[[45,3],[45,20]],[[45,14],[45,20]],["serv_rf_ram_if"],["variable","reg"]],["wtrig0",[[46,3],[46,20]],[[46,14],[46,20]],["serv_rf_ram_if"],["variable","wire"]],["wtrig1",[[47,3],[47,20]],[[47,14],[47,20]],["serv_rf_ram_if"],["variable","wire"]],["wtrig0_r",[[53,6],[53,18]],[[53,10],[53,18]],["serv_rf_ram_if"],["variable","reg"]],["wreg",[[64,3],[64,68]],[[64,34],[64,38]],["serv_rf_ram_if"],["variable","wire"]],["rtrig0",[[94,3],[94,17]],[[94,11],[94,17]],["serv_rf_ram_if"],["variable","wire"]],["rtrig1",[[95,3],[95,17]],[[95,11],[95,17]],["serv_rf_ram_if"],["variable","reg"]],["rreg",[[97,3],[97,67]],[[97,34],[97,38]],["serv_rf_ram_if"],["variable","wire"]],["rdata0",[[104,3],[104,26]],[[104,20],[104,26]],["serv_rf_ram_if"],["variable","reg"]],["rdata1",[[105,3],[105,26]],[[105,20],[105,26]],["serv_rf_ram_if"],["variable","reg"]],["rreq_r",[[112,3],[112,20]],[[112,14],[112,20]],["serv_rf_ram_if"],["variable","reg"]]]]]]],null,0]],["/home/paulblume/jku/BA/serv/build/servant_1.2.1/icestick-icestorm/src/serv_1.2.1/rtl/serv_rf_ram.v",[[[[[["serv_rf_ram",[[0,0],[9,41]],[[0,7],[0,18]],[],["module"]],[43,9]],[[["width",[[1,4],[1,21]],[[1,14],[1,19]],["serv_rf_ram"],["parameter-port","parameter"]],["csr_regs",[[2,4],[2,24]],[[2,14],[2,22]],["serv_rf_ram"],["parameter-port","parameter"]],["depth",[[3,4],[3,42]],[[3,14],[3,19]],["serv_rf_ram"],["parameter-port","parameter"]],["i_clk",[[4,4],[4,20]],[[4,15],[4,20]],["serv_rf_ram"],["port","wire"]],["i_waddr",[[5,4],[5,42]],[[5,35],[5,42]],["serv_rf_ram"],["port","wire"]],["i_wdata",[[6,4],[6,38]],[[6,31],[6,38]],["serv_rf_ram"],["port","wire"]],["i_wen",[[7,4],[7,26]],[[7,21],[7,26]],["serv_rf_ram"],["port","wire"]],["i_raddr",[[8,4],[8,42]],[[8,35],[8,42]],["serv_rf_ram"],["port","wire"]],["o_rdata",[[9,4],[9,39]],[[9,32],[9,39]],["serv_rf_ram"],["port","wire"]],["memory",[[11,3],[11,42]],[[11,24],[11,30]],["serv_rf_ram"],["variable","reg"]],["rdata",[[12,3],[12,29]],[[12,24],[12,29]],["serv_rf_ram"],["variable","reg"]],["regzero",[[30,3],[30,14]],[[30,7],[30,14]],["serv_rf_ram"],["variable","reg"]]]]]]],null,0]],["/home/paulblume/jku/BA/serv/build/servant_1.2.1/icestick-icestorm/src/serv_1.2.1/rtl/serv_rf_top.v",[[[[[["serv_rf_top",[[2,0],[78,35]],[[2,7],[2,18]],[],["module"]],[212,21]],[[["RESET_PC",[[3,4],[3,30]],[[3,14],[3,22]],["serv_rf_top"],["parameter-port","parameter"]],["COMPRESSED",[[7,4],[7,34]],[[7,20],[7,30]],["serv_rf_top"],["parameter-port","parameter"]],["ALIGN",[[12,4],[12,38]],[[12,20],[12,25]],["serv_rf_top"],["parameter-port","parameter"]],["MDU",[[16,4],[16,27]],[[16,20],[16,23]],["serv_rf_top"],["parameter-port","parameter"]],["PRE_REGISTER",[[21,4],[21,30]],[[21,14],[21,26]],["serv_rf_top"],["parameter-port","parameter"]],["RESET_STRATEGY",[[28,4],[28,37]],[[28,14],[28,28]],["serv_rf_top"],["parameter-port","parameter"]],["WITH_CSR",[[29,4],[29,26]],[[29,14],[29,22]],["serv_rf_top"],["parameter-port","parameter"]],["RF_WIDTH",[[30,4],[30,26]],[[30,14],[30,22]],["serv_rf_top"],["parameter-port","parameter"]],["RF_L2D",[[31,1],[31,59]],[[31,11],[31,17]],["serv_rf_top"],["parameter-port","parameter"]],["clk",[[33,3],[33,24]],[[33,21],[33,24]],["serv_rf_top"],["port","wire"]],["i_rst",[[34,3],[34,26]],[[34,21],[34,26]],["serv_rf_top"],["port","wire"]],["i_timer_irq",[[35,3],[35,32]],[[35,21],[35,32]],["serv_rf_top"],["port","wire"]],["o_ibus_adr",[[59,3],[59,32]],[[59,22],[59,32]],["serv_rf_top"],["port","wire"]],["o_ibus_cyc",[[60,3],[60,32]],[[60,22],[60,32]],["serv_rf_top"],["port","wire"]],["i_ibus_rdt",[[61,3],[61,32]],[[61,22],[61,32]],["serv_rf_top"],["port","wire"]],["i_ibus_ack",[[62,3],[62,31]],[[62,21],[62,31]],["serv_rf_top"],["port","wire"]],["o_dbus_adr",[[63,3],[63,32]],[[63,22],[63,32]],["serv_rf_top"],["port","wire"]],["o_dbus_dat",[[64,3],[64,32]],[[64,22],[64,32]],["serv_rf_top"],["port","wire"]],["o_dbus_sel",[[65,3],[65,32]],[[65,22],[65,32]],["serv_rf_top"],["port","wire"]],["o_dbus_we",[[66,3],[66,31]],[[66,22],[66,31]],["serv_rf_top"],["port","wire"]],["o_dbus_cyc",[[67,3],[67,32]],[[67,22],[67,32]],["serv_rf_top"],["port","wire"]],["i_dbus_rdt",[[68,3],[68,32]],[[68,22],[68,32]],["serv_rf_top"],["port","wire"]],["i_dbus_ack",[[69,3],[69,31]],[[69,21],[69,31]],["serv_rf_top"],["port","wire"]],["o_ext_rs1",[[72,3],[72,31]],[[72,22],[72,31]],["serv_rf_top"],["port","wire"]],["o_ext_rs2",[[73,3],[73,31]],[[73,22],[73,31]],["serv_rf_top"],["port","wire"]],["o_ext_funct3",[[74,3],[74,34]],[[74,22],[74,34]],["serv_rf_top"],["port","wire"]],["i_ext_rd",[[75,3],[75,30]],[[75,22],[75,30]],["serv_rf_top"],["port","wire"]],["i_ext_ready",[[76,3],[76,33]],[[76,22],[76,33]],["serv_rf_top"],["port","wire"]],["o_mdu_valid",[[78,3],[78,33]],[[78,22],[78,33]],["serv_rf_top"],["port","wire"]],["CSR_REGS",[[80,3],[80,36]],[[80,14],[80,22]],["serv_rf_top"],["localparam"]],["rf_wreq",[[82,3],[82,22]],[[82,15],[82,22]],["serv_rf_top"],["variable","wire"]],["rf_rreq",[[83,3],[83,22]],[[83,15],[83,22]],["serv_rf_top"],["variable","wire"]],["wreg0",[[84,3],[84,28]],[[84,23],[84,28]],["serv_rf_top"],["variable","wire"]],["wreg1",[[85,3],[85,28]],[[85,23],[85,28]],["serv_rf_top"],["variable","wire"]],["wen0",[[86,3],[86,19]],[[86,15],[86,19]],["serv_rf_top"],["variable","wire"]],["wen1",[[87,3],[87,19]],[[87,15],[87,19]],["serv_rf_top"],["variable","wire"]],["wdata0",[[88,3],[88,21]],[[88,15],[88,21]],["serv_rf_top"],["variable","wire"]],["wdata1",[[89,3],[89,21]],[[89,15],[89,21]],["serv_rf_top"],["variable","wire"]],["rreg0",[[90,3],[90,28]],[[90,23],[90,28]],["serv_rf_top"],["variable","wire"]],["rreg1",[[91,3],[91,28]],[[91,23],[91,28]],["serv_rf_top"],["variable","wire"]],["rf_ready",[[92,3],[92,23]],[[92,15],[92,23]],["serv_rf_top"],["variable","wire"]],["rdata0",[[93,3],[93,21]],[[93,15],[93,21]],["serv_rf_top"],["variable","wire"]],["rdata1",[[94,3],[94,21]],[[94,15],[94,21]],["serv_rf_top"],["variable","wire"]],["waddr",[[96,3],[96,28]],[[96,23],[96,28]],["serv_rf_top"],["variable","wire"]],["wdata",[[97,3],[97,28]],[[97,23],[97,28]],["serv_rf_top"],["variable","wire"]],["wen",[[98,3],[98,19]],[[98,16],[98,19]],["serv_rf_top"],["variable","wire"]],["raddr",[[99,3],[99,28]],[[99,23],[99,28]],["serv_rf_top"],["variable","wire"]],["rdata",[[100,3],[100,28]],[[100,23],[100,28]],["serv_rf_top"],["variable","wire"]],["rf_ram_if",[[102,3],[126,24]],[[106,3],[106,12]],["serv_rf_top"],["instance","serv_rf_ram_if"]],["rf_ram",[[128,3],[137,23]],[[131,3],[131,9]],["serv_rf_top"],["instance","serv_rf_ram"]],["cpu",[[139,3],[209,34]],[[147,3],[147,6]],["serv_rf_top"],["instance","serv_top"]]]]]]],null,0]],["/home/paulblume/jku/BA/serv/build/servant_1.2.1/icestick-icestorm/src/serv_1.2.1/rtl/serv_state.v",[[[[[["serv_state",[[0,0],[55,33]],[[0,7],[0,17]],[],["module"]],[203,9]],[[["RESET_STRATEGY",[[1,4],[1,37]],[[1,14],[1,28]],["serv_state"],["parameter-port","parameter"]],["WITH_CSR",[[2,4],[2,32]],[[2,20],[2,28]],["serv_state"],["parameter-port","parameter"]],["ALIGN",[[3,4],[3,28]],[[3,20],[3,25]],["serv_state"],["parameter-port","parameter"]],["MDU",[[4,4],[4,27]],[[4,20],[4,23]],["serv_state"],["parameter-port","parameter"]],["i_clk",[[6,3],[6,25]],[[6,20],[6,25]],["serv_state"],["port","wire"]],["i_rst",[[7,3],[7,25]],[[7,20],[7,25]],["serv_state"],["port","wire"]],["i_new_irq",[[9,3],[9,29]],[[9,20],[9,29]],["serv_state"],["port","wire"]],["i_alu_cmp",[[10,3],[10,29]],[[10,20],[10,29]],["serv_state"],["port","wire"]],["o_init",[[11,3],[11,27]],[[11,21],[11,27]],["serv_state"],["port","wire"]],["o_cnt_en",[[12,3],[12,29]],[[12,21],[12,29]],["serv_state"],["port","wire"]],["o_cnt0to3",[[13,3],[13,30]],[[13,21],[13,30]],["serv_state"],["port","wire"]],["o_cnt12to31",[[14,3],[14,32]],[[14,21],[14,32]],["serv_state"],["port","wire"]],["o_cnt0",[[15,3],[15,27]],[[15,21],[15,27]],["serv_state"],["port","wire"]],["o_cnt1",[[16,3],[16,27]],[[16,21],[16,27]],["serv_state"],["port","wire"]],["o_cnt2",[[17,3],[17,27]],[[17,21],[17,27]],["serv_state"],["port","wire"]],["o_cnt3",[[18,3],[18,27]],[[18,21],[18,27]],["serv_state"],["port","wire"]],["o_cnt7",[[19,3],[19,27]],[[19,21],[19,27]],["serv_state"],["port","wire"]],["o_cnt_done",[[20,3],[20,30]],[[20,20],[20,30]],["serv_state"],["port","reg"]],["o_bufreg_en",[[21,3],[21,32]],[[21,21],[21,32]],["serv_state"],["port","wire"]],["o_ctrl_pc_en",[[22,3],[22,33]],[[22,21],[22,33]],["serv_state"],["port","wire"]],["o_ctrl_jump",[[23,3],[23,31]],[[23,20],[23,31]],["serv_state"],["port","reg"]],["o_ctrl_trap",[[24,3],[24,32]],[[24,21],[24,32]],["serv_state"],["port","wire"]],["i_ctrl_misalign",[[25,3],[25,35]],[[25,20],[25,35]],["serv_state"],["port","wire"]],["i_sh_done",[[26,3],[26,29]],[[26,20],[26,29]],["serv_state"],["port","wire"]],["i_sh_done_r",[[27,3],[27,31]],[[27,20],[27,31]],["serv_state"],["port","wire"]],["o_mem_bytecnt",[[28,3],[28,34]],[[28,21],[28,34]],["serv_state"],["port","wire"]],["i_mem_misalign",[[29,3],[29,34]],[[29,20],[29,34]],["serv_state"],["port","wire"]],["i_bne_or_bge",[[31,3],[31,32]],[[31,20],[31,32]],["serv_state"],["port","wire"]],["i_cond_branch",[[32,3],[32,33]],[[32,20],[32,33]],["serv_state"],["port","wire"]],["i_dbus_en",[[33,3],[33,29]],[[33,20],[33,29]],["serv_state"],["port","wire"]],["i_two_stage_op",[[34,3],[34,34]],[[34,20],[34,34]],["serv_state"],["port","wire"]],["i_branch_op",[[35,3],[35,31]],[[35,20],[35,31]],["serv_state"],["port","wire"]],["i_shift_op",[[36,3],[36,30]],[[36,20],[36,30]],["serv_state"],["port","wire"]],["i_sh_right",[[37,3],[37,30]],[[37,20],[37,30]],["serv_state"],["port","wire"]],["i_slt_or_branch",[[38,3],[38,35]],[[38,20],[38,35]],["serv_state"],["port","wire"]],["i_e_op",[[39,3],[39,26]],[[39,20],[39,26]],["serv_state"],["port","wire"]],["i_rd_op",[[40,3],[40,27]],[[40,20],[40,27]],["serv_state"],["port","wire"]],["i_mdu_op",[[42,3],[42,28]],[[42,20],[42,28]],["serv_state"],["port","wire"]],["o_mdu_valid",[[43,3],[43,32]],[[43,21],[43,32]],["serv_state"],["port","wire"]],["i_mdu_ready",[[45,3],[45,31]],[[45,20],[45,31]],["serv_state"],["port","wire"]],["o_dbus_cyc",[[47,3],[47,31]],[[47,21],[47,31]],["serv_state"],["port","wire"]],["i_dbus_ack",[[48,3],[48,30]],[[48,20],[48,30]],["serv_state"],["port","wire"]],["o_ibus_cyc",[[49,3],[49,31]],[[49,21],[49,31]],["serv_state"],["port","wire"]],["i_ibus_ack",[[50,3],[50,30]],[[50,20],[50,30]],["serv_state"],["port","wire"]],["o_rf_rreq",[[52,3],[52,30]],[[52,21],[52,30]],["serv_state"],["port","wire"]],["o_rf_wreq",[[53,3],[53,30]],[[53,21],[53,30]],["serv_state"],["port","wire"]],["i_rf_ready",[[54,3],[54,30]],[[54,20],[54,30]],["serv_state"],["port","wire"]],["o_rf_rd_en",[[55,3],[55,31]],[[55,21],[55,31]],["serv_state"],["port","wire"]],["stage_two_req",[[57,3],[57,21]],[[57,8],[57,21]],["serv_state"],["variable","reg"]],["init_done",[[58,3],[58,17]],[[58,8],[58,17]],["serv_state"],["variable","reg"]],["misalign_trap_sync",[[59,3],[59,26]],[[59,8],[59,26]],["serv_state"],["variable","wire"]],["o_cnt",[[61,3],[61,18]],[[61,13],[61,18]],["serv_state"],["variable","reg"]],["o_cnt_r",[[62,3],[62,20]],[[62,13],[62,20]],["serv_state"],["variable","reg"]],["ibus_cyc",[[64,3],[64,21]],[[64,13],[64,21]],["serv_state"],["variable","reg"]],["take_branch",[[86,3],[86,84]],[[86,13],[86,24]],["serv_state"],["variable","wire"]],["misalign_trap_sync_r",[[185,2],[185,27]],[[185,7],[185,27]],["serv_state"],["variable","reg"]],["trap_pending",[[189,2],[190,37]],[[189,7],[189,19]],["serv_state"],["variable","wire"]]]]]]],null,0]],["/home/paulblume/jku/BA/serv/build/servant_1.2.1/icestick-icestorm/src/serv_1.2.1/rtl/serv_top.v",[[[[[["serv_top",[[2,0],[70,35]],[[2,7],[2,15]],[],["module"]],[658,21]],[[["WITH_CSR",[[3,4],[3,26]],[[3,14],[3,22]],["serv_top"],["parameter-port","parameter"]],["PRE_REGISTER",[[4,4],[4,30]],[[4,14],[4,26]],["serv_top"],["parameter-port","parameter"]],["RESET_STRATEGY",[[5,4],[5,37]],[[5,14],[5,28]],["serv_top"],["parameter-port","parameter"]],["RESET_PC",[[6,4],[6,30]],[[6,14],[6,22]],["serv_top"],["parameter-port","parameter"]],["MDU",[[7,4],[7,30]],[[7,20],[7,23]],["serv_top"],["parameter-port","parameter"]],["COMPRESSED",[[8,4],[8,32]],[[8,20],[8,30]],["serv_top"],["parameter-port","parameter"]],["ALIGN",[[9,4],[9,38]],[[9,20],[9,25]],["serv_top"],["parameter-port","parameter"]],["clk",[[11,3],[11,25]],[[11,22],[11,25]],["serv_top"],["port","wire"]],["i_rst",[[12,3],[12,27]],[[12,22],[12,27]],["serv_top"],["port","wire"]],["i_timer_irq",[[13,3],[13,33]],[[13,22],[13,33]],["serv_top"],["port","wire"]],["o_rf_rreq",[[38,3],[38,32]],[[38,23],[38,32]],["serv_top"],["port","wire"]],["o_rf_wreq",[[39,3],[39,32]],[[39,23],[39,32]],["serv_top"],["port","wire"]],["i_rf_ready",[[40,3],[40,32]],[[40,22],[40,32]],["serv_top"],["port","wire"]],["o_wreg0",[[41,3],[41,37]],[[41,30],[41,37]],["serv_top"],["port","wire"]],["o_wreg1",[[42,3],[42,37]],[[42,30],[42,37]],["serv_top"],["port","wire"]],["o_wen0",[[43,3],[43,29]],[[43,23],[43,29]],["serv_top"],["port","wire"]],["o_wen1",[[44,3],[44,29]],[[44,23],[44,29]],["serv_top"],["port","wire"]],["o_wdata0",[[45,3],[45,31]],[[45,23],[45,31]],["serv_top"],["port","wire"]],["o_wdata1",[[46,3],[46,31]],[[46,23],[46,31]],["serv_top"],["port","wire"]],["o_rreg0",[[47,3],[47,37]],[[47,30],[47,37]],["serv_top"],["port","wire"]],["o_rreg1",[[48,3],[48,37]],[[48,30],[48,37]],["serv_top"],["port","wire"]],["i_rdata0",[[49,3],[49,30]],[[49,22],[49,30]],["serv_top"],["port","wire"]],["i_rdata1",[[50,3],[50,30]],[[50,22],[50,30]],["serv_top"],["port","wire"]],["o_ibus_adr",[[52,3],[52,39]],[[52,29],[52,39]],["serv_top"],["port","wire"]],["o_ibus_cyc",[[53,3],[53,33]],[[53,23],[53,33]],["serv_top"],["port","wire"]],["i_ibus_rdt",[[54,3],[54,38]],[[54,28],[54,38]],["serv_top"],["port","wire"]],["i_ibus_ack",[[55,3],[55,32]],[[55,22],[55,32]],["serv_top"],["port","wire"]],["o_dbus_adr",[[56,3],[56,39]],[[56,29],[56,39]],["serv_top"],["port","wire"]],["o_dbus_dat",[[57,3],[57,39]],[[57,29],[57,39]],["serv_top"],["port","wire"]],["o_dbus_sel",[[58,3],[58,38]],[[58,28],[58,38]],["serv_top"],["port","wire"]],["o_dbus_we",[[59,3],[59,32]],[[59,23],[59,32]],["serv_top"],["port","wire"]],["o_dbus_cyc",[[60,3],[60,33]],[[60,23],[60,33]],["serv_top"],["port","wire"]],["i_dbus_rdt",[[61,3],[61,38]],[[61,28],[61,38]],["serv_top"],["port","wire"]],["i_dbus_ack",[[62,3],[62,32]],[[62,22],[62,32]],["serv_top"],["port","wire"]],["o_ext_funct3",[[64,3],[64,34]],[[64,22],[64,34]],["serv_top"],["port","wire"]],["i_ext_ready",[[65,3],[65,33]],[[65,22],[65,33]],["serv_top"],["port","wire"]],["i_ext_rd",[[66,3],[66,30]],[[66,22],[66,30]],["serv_top"],["port","wire"]],["o_ext_rs1",[[67,3],[67,31]],[[67,22],[67,31]],["serv_top"],["port","wire"]],["o_ext_rs2",[[68,3],[68,31]],[[68,22],[68,31]],["serv_top"],["port","wire"]],["o_mdu_valid",[[70,3],[70,33]],[[70,22],[70,33]],["serv_top"],["port","wire"]],["rd_addr",[[72,3],[72,24]],[[72,17],[72,24]],["serv_top"],["variable","wire"]],["rs1_addr",[[73,3],[73,25]],[[73,17],[73,25]],["serv_top"],["variable","wire"]],["rs2_addr",[[74,3],[74,25]],[[74,17],[74,25]],["serv_top"],["variable","wire"]],["immdec_ctrl",[[76,3],[76,27]],[[76,16],[76,27]],["serv_top"],["variable","wire"]],["immdec_en",[[77,3],[77,24]],[[77,15],[77,24]],["serv_top"],["variable","wire"]],["sh_right",[[79,3],[79,25]],[[79,17],[79,25]],["serv_top"],["variable","wire"]],["bne_or_bge",[[80,3],[80,20]],[[80,10],[80,20]],["serv_top"],["variable","wire"]],["cond_branch",[[81,3],[81,21]],[[81,10],[81,21]],["serv_top"],["variable","wire"]],["two_stage_op",[[82,3],[82,22]],[[82,10],[82,22]],["serv_top"],["variable","wire"]],["e_op",[[83,3],[83,14]],[[83,10],[83,14]],["serv_top"],["variable","wire"]],["ebreak",[[84,3],[84,16]],[[84,10],[84,16]],["serv_top"],["variable","wire"]],["branch_op",[[85,3],[85,19]],[[85,10],[85,19]],["serv_top"],["variable","wire"]],["shift_op",[[86,3],[86,18]],[[86,10],[86,18]],["serv_top"],["variable","wire"]],["slt_or_branch",[[87,3],[87,23]],[[87,10],[87,23]],["serv_top"],["variable","wire"]],["rd_op",[[88,3],[88,15]],[[88,10],[88,15]],["serv_top"],["variable","wire"]],["mdu_op",[[89,3],[89,16]],[[89,10],[89,16]],["serv_top"],["variable","wire"]],["rd_alu_en",[[91,3],[91,19]],[[91,10],[91,19]],["serv_top"],["variable","wire"]],["rd_csr_en",[[92,3],[92,19]],[[92,10],[92,19]],["serv_top"],["variable","wire"]],["rd_mem_en",[[93,3],[93,19]],[[93,10],[93,19]],["serv_top"],["variable","wire"]],["ctrl_rd",[[94,3],[94,24]],[[94,17],[94,24]],["serv_top"],["variable","wire"]],["alu_rd",[[95,3],[95,23]],[[95,17],[95,23]],["serv_top"],["variable","wire"]],["mem_rd",[[96,3],[96,23]],[[96,17],[96,23]],["serv_top"],["variable","wire"]],["csr_rd",[[97,3],[97,23]],[[97,17],[97,23]],["serv_top"],["variable","wire"]],["mtval_pc",[[98,3],[98,18]],[[98,10],[98,18]],["serv_top"],["variable","wire"]],["ctrl_pc_en",[[100,3],[100,27]],[[100,17],[100,27]],["serv_top"],["variable","wire"]],["jump",[[101,3],[101,21]],[[101,17],[101,21]],["serv_top"],["variable","wire"]],["jal_or_jalr",[[102,3],[102,28]],[[102,17],[102,28]],["serv_top"],["variable","wire"]],["utype",[[103,3],[103,22]],[[103,17],[103,22]],["serv_top"],["variable","wire"]],["mret",[[104,3],[104,14]],[[104,10],[104,14]],["serv_top"],["variable","wire"]],["imm",[[105,3],[105,20]],[[105,17],[105,20]],["serv_top"],["variable","wire"]],["trap",[[106,3],[106,14]],[[106,10],[106,14]],["serv_top"],["variable","wire"]],["pc_rel",[[107,3],[107,16]],[[107,10],[107,16]],["serv_top"],["variable","wire"]],["iscomp",[[108,3],[108,23]],[[108,17],[108,23]],["serv_top"],["variable","wire"]],["init",[[110,3],[110,21]],[[110,17],[110,21]],["serv_top"],["variable","wire"]],["cnt_en",[[111,3],[111,23]],[[111,17],[111,23]],["serv_top"],["variable","wire"]],["cnt0to3",[[112,3],[112,17]],[[112,10],[112,17]],["serv_top"],["variable","wire"]],["cnt12to31",[[113,3],[113,19]],[[113,10],[113,19]],["serv_top"],["variable","wire"]],["cnt0",[[114,3],[114,21]],[[114,17],[114,21]],["serv_top"],["variable","wire"]],["cnt1",[[115,3],[115,21]],[[115,17],[115,21]],["serv_top"],["variable","wire"]],["cnt2",[[116,3],[116,21]],[[116,17],[116,21]],["serv_top"],["variable","wire"]],["cnt3",[[117,3],[117,21]],[[117,17],[117,21]],["serv_top"],["variable","wire"]],["cnt7",[[118,3],[118,21]],[[118,17],[118,21]],["serv_top"],["variable","wire"]],["cnt_done",[[120,3],[120,18]],[[120,10],[120,18]],["serv_top"],["variable","wire"]],["bufreg_en",[[122,3],[122,19]],[[122,10],[122,19]],["serv_top"],["variable","wire"]],["bufreg_sh_signed",[[123,3],[123,33]],[[123,17],[123,33]],["serv_top"],["variable","wire"]],["bufreg_rs1_en",[[124,3],[124,23]],[[124,10],[124,23]],["serv_top"],["variable","wire"]],["bufreg_imm_en",[[125,3],[125,23]],[[125,10],[125,23]],["serv_top"],["variable","wire"]],["bufreg_clr_lsb",[[126,3],[126,24]],[[126,10],[126,24]],["serv_top"],["variable","wire"]],["bufreg_q",[[127,3],[127,18]],[[127,10],[127,18]],["serv_top"],["variable","wire"]],["bufreg2_q",[[128,3],[128,19]],[[128,10],[128,19]],["serv_top"],["variable","wire"]],["dbus_rdt",[[129,3],[129,23]],[[129,15],[129,23]],["serv_top"],["variable","wire"]],["dbus_ack",[[130,3],[130,23]],[[130,15],[130,23]],["serv_top"],["variable","wire"]],["alu_sub",[[132,3],[132,24]],[[132,17],[132,24]],["serv_top"],["variable","wire"]],["alu_bool_op",[[133,3],[133,27]],[[133,16],[133,27]],["serv_top"],["variable","wire"]],["alu_cmp_eq",[[134,3],[134,27]],[[134,17],[134,27]],["serv_top"],["variable","wire"]],["alu_cmp_sig",[[135,3],[135,28]],[[135,17],[135,28]],["serv_top"],["variable","wire"]],["alu_cmp",[[136,3],[136,24]],[[136,17],[136,24]],["serv_top"],["variable","wire"]],["alu_rd_sel",[[137,3],[137,27]],[[137,17],[137,27]],["serv_top"],["variable","wire"]],["rs1",[[139,3],[139,20]],[[139,17],[139,20]],["serv_top"],["variable","wire"]],["rs2",[[140,3],[140,20]],[[140,17],[140,20]],["serv_top"],["variable","wire"]],["rd_en",[[141,3],[141,22]],[[141,17],[141,22]],["serv_top"],["variable","wire"]],["op_b",[[143,3],[143,21]],[[143,17],[143,21]],["serv_top"],["variable","wire"]],["op_b_sel",[[144,3],[144,25]],[[144,17],[144,25]],["serv_top"],["variable","wire"]],["mem_signed",[[146,3],[146,27]],[[146,17],[146,27]],["serv_top"],["variable","wire"]],["mem_word",[[147,3],[147,25]],[[147,17],[147,25]],["serv_top"],["variable","wire"]],["mem_half",[[148,3],[148,25]],[[148,17],[148,25]],["serv_top"],["variable","wire"]],["mem_bytecnt",[[149,3],[149,27]],[[149,16],[149,27]],["serv_top"],["variable","wire"]],["sh_done",[[150,3],[150,17]],[[150,10],[150,17]],["serv_top"],["variable","wire"]],["sh_done_r",[[151,3],[151,19]],[[151,10],[151,19]],["serv_top"],["variable","wire"]],["byte_valid",[[152,3],[152,20]],[[152,10],[152,20]],["serv_top"],["variable","wire"]],["mem_misalign",[[154,3],[154,22]],[[154,10],[154,22]],["serv_top"],["variable","wire"]],["bad_pc",[[156,3],[156,16]],[[156,10],[156,16]],["serv_top"],["variable","wire"]],["csr_mstatus_en",[[158,3],[158,24]],[[158,10],[158,24]],["serv_top"],["variable","wire"]],["csr_mie_en",[[159,3],[159,20]],[[159,10],[159,20]],["serv_top"],["variable","wire"]],["csr_mcause_en",[[160,3],[160,23]],[[160,10],[160,23]],["serv_top"],["variable","wire"]],["csr_source",[[161,3],[161,25]],[[161,15],[161,25]],["serv_top"],["variable","wire"]],["csr_imm",[[162,3],[162,17]],[[162,10],[162,17]],["serv_top"],["variable","wire"]],["csr_d_sel",[[163,3],[163,19]],[[163,10],[163,19]],["serv_top"],["variable","wire"]],["csr_en",[[164,3],[164,16]],[[164,10],[164,16]],["serv_top"],["variable","wire"]],["csr_addr",[[165,3],[165,24]],[[165,16],[165,24]],["serv_top"],["variable","wire"]],["csr_pc",[[166,3],[166,16]],[[166,10],[166,16]],["serv_top"],["variable","wire"]],["csr_imm_en",[[167,3],[167,20]],[[167,10],[167,20]],["serv_top"],["variable","wire"]],["csr_in",[[168,3],[168,16]],[[168,10],[168,16]],["serv_top"],["variable","wire"]],["rf_csr_out",[[169,3],[169,20]],[[169,10],[169,20]],["serv_top"],["variable","wire"]],["dbus_en",[[170,3],[170,17]],[[170,10],[170,17]],["serv_top"],["variable","wire"]],["new_irq",[[172,3],[172,17]],[[172,10],[172,17]],["serv_top"],["variable","wire"]],["lsb",[[174,3],[174,19]],[[174,16],[174,19]],["serv_top"],["variable","wire"]],["i_wb_rdt",[[176,3],[176,23]],[[176,15],[176,23]],["serv_top"],["variable","wire"]],["wb_ibus_adr",[[178,3],[178,26]],[[178,15],[178,26]],["serv_top"],["variable","wire"]],["wb_ibus_cyc",[[179,3],[179,26]],[[179,15],[179,26]],["serv_top"],["variable","wire"]],["wb_ibus_rdt",[[180,3],[180,26]],[[180,15],[180,26]],["serv_top"],["variable","wire"]],["wb_ibus_ack",[[181,3],[181,26]],[[181,15],[181,26]],["serv_top"],["variable","wire"]],["align",[[185,9],[198,39]],[[185,23],[185,28]],["serv_top"],["instance","serv_aligner"]],["compdec",[[209,9],[215,30]],[[209,22],[209,29]],["serv_top"],["instance","serv_compdec"]],["state",[[222,3],[278,30]],[[227,3],[227,8]],["serv_top"],["instance","serv_state"]],["decode",[[280,3],[344,38]],[[283,3],[283,9]],["serv_top"],["instance","serv_decode"]],["immdec",[[346,3],[364,37]],[[346,15],[346,21]],["serv_top"],["instance","serv_immdec"]],["bufreg",[[366,3],[389,30]],[[368,3],[368,9]],["serv_top"],["instance","serv_bufreg"]],["bufreg2",[[391,3],[413,31]],[[391,16],[391,23]],["serv_top"],["instance","serv_bufreg2"]],["ctrl",[[415,3],[443,32]],[[419,3],[419,7]],["serv_top"],["instance","serv_ctrl"]],["alu",[[445,3],[462,27]],[[445,12],[445,15]],["serv_top"],["instance","serv_alu"]],["rf_if",[[464,3],[511,32]],[[466,3],[466,8]],["serv_top"],["instance","serv_rf_if"]],["mem_if",[[513,3],[532,33]],[[515,3],[515,9]],["serv_top"],["instance","serv_mem_if"]],["csr",[[536,2],[568,28]],[[538,2],[538,5]],["serv_top"],["instance","serv_csr"]]]]]]],null,0]],["/home/paulblume/jku/BA/serv/build/servant_1.2.1/icestick-icestorm/src/servant_1.2.1/servant/ice40_pll.v",[[[[[["ice40_pll",[[1,0],[5,17]],[[1,7],[1,16]],[],["module"]],[39,9]],[[["i_clk",[[3,3],[3,15]],[[3,10],[3,15]],["ice40_pll"],["port","input"]],["o_clk",[[4,3],[4,15]],[[4,10],[4,15]],["ice40_pll"],["port","output"]],["o_rst",[[5,3],[5,15]],[[5,10],[5,15]],["ice40_pll"],["port","output"]],["PLL",[[7,3],[7,26]],[[7,13],[7,16]],["ice40_pll"],["parameter"]],["locked",[[9,3],[9,16]],[[9,10],[9,16]],["ice40_pll"],["variable","wire"]],["rst_reg",[[11,3],[11,20]],[[11,13],[11,20]],["ice40_pll"],["variable","reg"]],["pll",[[[18,2],[19,6]],[[0,0],[32,19]],[[19,6],[26,24]]],[[20,2],[20,5]],["ice40_pll"],["instance","SB_PLL40_CORE"]],["pll",[[[28,2],[29,6]],[[0,0],[32,19]],[[29,6],[36,24]]],[[30,2],[30,5]],["ice40_pll"],["instance","SB_PLL40_PAD"]]]]]],["/home/paulblume/jku/BA/serv/build/servant_1.2.1/icestick-icestorm/src/servant-icestick_pll_1.2.1/pll.vh"]],null,0]],["/home/paulblume/jku/BA/serv/build/servant_1.2.1/icestick-icestorm/src/servant_1.2.1/servant/servant_arbiter.v",[[[[[["servant_arbiter",[[3,0],[24,35]],[[3,7],[3,22]],[],["module"]],[38,9]],[[["i_wb_cpu_dbus_adr",[[5,3],[5,39]],[[5,22],[5,39]],["servant_arbiter"],["port","wire"]],["i_wb_cpu_dbus_dat",[[6,3],[6,39]],[[6,22],[6,39]],["servant_arbiter"],["port","wire"]],["i_wb_cpu_dbus_sel",[[7,3],[7,39]],[[7,22],[7,39]],["servant_arbiter"],["port","wire"]],["i_wb_cpu_dbus_we",[[8,3],[8,37]],[[8,21],[8,37]],["servant_arbiter"],["port","wire"]],["i_wb_cpu_dbus_cyc",[[9,3],[9,38]],[[9,21],[9,38]],["servant_arbiter"],["port","wire"]],["o_wb_cpu_dbus_rdt",[[10,3],[10,39]],[[10,22],[10,39]],["servant_arbiter"],["port","wire"]],["o_wb_cpu_dbus_ack",[[11,3],[11,39]],[[11,22],[11,39]],["servant_arbiter"],["port","wire"]],["i_wb_cpu_ibus_adr",[[13,3],[13,39]],[[13,22],[13,39]],["servant_arbiter"],["port","wire"]],["i_wb_cpu_ibus_cyc",[[14,3],[14,38]],[[14,21],[14,38]],["servant_arbiter"],["port","wire"]],["o_wb_cpu_ibus_rdt",[[15,3],[15,39]],[[15,22],[15,39]],["servant_arbiter"],["port","wire"]],["o_wb_cpu_ibus_ack",[[16,3],[16,39]],[[16,22],[16,39]],["servant_arbiter"],["port","wire"]],["o_wb_cpu_adr",[[18,3],[18,34]],[[18,22],[18,34]],["servant_arbiter"],["port","wire"]],["o_wb_cpu_dat",[[19,3],[19,34]],[[19,22],[19,34]],["servant_arbiter"],["port","wire"]],["o_wb_cpu_sel",[[20,3],[20,34]],[[20,22],[20,34]],["servant_arbiter"],["port","wire"]],["o_wb_cpu_we",[[21,3],[21,33]],[[21,22],[21,33]],["servant_arbiter"],["port","wire"]],["o_wb_cpu_cyc",[[22,3],[22,34]],[[22,22],[22,34]],["servant_arbiter"],["port","wire"]],["i_wb_cpu_rdt",[[23,3],[23,34]],[[23,22],[23,34]],["servant_arbiter"],["port","wire"]],["i_wb_cpu_ack",[[24,3],[24,33]],[[24,21],[24,33]],["servant_arbiter"],["port","wire"]]]]]]],null,0]],["/home/paulblume/jku/BA/serv/build/servant_1.2.1/icestick-icestorm/src/servant_1.2.1/servant/servant_clock_gen.v",[[[[[["servant_clock_gen",[[1,0],[5,22]],[[1,7],[1,24]],[],["module"]],[25,9]],[[["i_clk",[[3,3],[3,20]],[[3,15],[3,20]],["servant_clock_gen"],["port","wire"]],["o_clk",[[4,3],[4,20]],[[4,15],[4,20]],["servant_clock_gen"],["port","wire"]],["o_rst",[[5,3],[5,20]],[[5,15],[5,20]],["servant_clock_gen"],["port","wire"]],["PLL",[[7,3],[7,33]],[[7,20],[7,23]],["servant_clock_gen"],["parameter"]],["pll",[[11,2],[14,20]],[[11,26],[11,29]],["servant_clock_gen"],["instance","ice40_pll"]],["rst_reg",[[18,2],[18,30]],[[18,12],[18,19]],["servant_clock_gen"],["variable","reg"]]]]]]],null,0]],["/home/paulblume/jku/BA/serv/build/servant_1.2.1/icestick-icestorm/src/servant_1.2.1/servant/servant_gpio.v",[[[[[["servant_gpio",[[0,0],[6,22]],[[0,7],[0,19]],[],["module"]],[13,9]],[[["i_wb_clk",[[1,3],[1,22]],[[1,14],[1,22]],["servant_gpio"],["port","wire"]],["i_wb_dat",[[2,3],[2,22]],[[2,14],[2,22]],["servant_gpio"],["port","wire"]],["i_wb_we",[[3,3],[3,21]],[[3,14],[3,21]],["servant_gpio"],["port","wire"]],["i_wb_cyc",[[4,3],[4,22]],[[4,14],[4,22]],["servant_gpio"],["port","wire"]],["o_wb_rdt",[[5,3],[5,22]],[[5,14],[5,22]],["servant_gpio"],["port","reg"]],["o_gpio",[[6,3],[6,20]],[[6,14],[6,20]],["servant_gpio"],["port","reg"]]]]]]],null,0]],["/home/paulblume/jku/BA/serv/build/servant_1.2.1/icestick-icestorm/src/servant_1.2.1/servant/servant_mux.v",[[[[[["servant_mux",[[6,0],[33,38]],[[6,7],[6,18]],[],["module"]],[88,9]],[[["i_clk",[[8,3],[8,26]],[[8,21],[8,26]],["servant_mux"],["port","wire"]],["i_rst",[[9,3],[9,26]],[[9,21],[9,26]],["servant_mux"],["port","wire"]],["i_wb_cpu_adr",[[10,3],[10,34]],[[10,22],[10,34]],["servant_mux"],["port","wire"]],["i_wb_cpu_dat",[[11,3],[11,34]],[[11,22],[11,34]],["servant_mux"],["port","wire"]],["i_wb_cpu_sel",[[12,3],[12,34]],[[12,22],[12,34]],["servant_mux"],["port","wire"]],["i_wb_cpu_we",[[13,3],[13,32]],[[13,21],[13,32]],["servant_mux"],["port","wire"]],["i_wb_cpu_cyc",[[14,3],[14,33]],[[14,21],[14,33]],["servant_mux"],["port","wire"]],["o_wb_cpu_rdt",[[15,3],[15,34]],[[15,22],[15,34]],["servant_mux"],["port","wire"]],["o_wb_cpu_ack",[[16,3],[16,33]],[[16,21],[16,33]],["servant_mux"],["port","reg"]],["o_wb_mem_adr",[[18,3],[18,34]],[[18,22],[18,34]],["servant_mux"],["port","wire"]],["o_wb_mem_dat",[[19,3],[19,34]],[[19,22],[19,34]],["servant_mux"],["port","wire"]],["o_wb_mem_sel",[[20,3],[20,34]],[[20,22],[20,34]],["servant_mux"],["port","wire"]],["o_wb_mem_we",[[21,3],[21,33]],[[21,22],[21,33]],["servant_mux"],["port","wire"]],["o_wb_mem_cyc",[[22,3],[22,34]],[[22,22],[22,34]],["servant_mux"],["port","wire"]],["i_wb_mem_rdt",[[23,3],[23,34]],[[23,22],[23,34]],["servant_mux"],["port","wire"]],["o_wb_gpio_dat",[[25,3],[25,35]],[[25,22],[25,35]],["servant_mux"],["port","wire"]],["o_wb_gpio_we",[[26,3],[26,34]],[[26,22],[26,34]],["servant_mux"],["port","wire"]],["o_wb_gpio_cyc",[[27,3],[27,35]],[[27,22],[27,35]],["servant_mux"],["port","wire"]],["i_wb_gpio_rdt",[[28,3],[28,34]],[[28,21],[28,34]],["servant_mux"],["port","wire"]],["o_wb_timer_dat",[[30,3],[30,36]],[[30,22],[30,36]],["servant_mux"],["port","wire"]],["o_wb_timer_we",[[31,3],[31,35]],[[31,22],[31,35]],["servant_mux"],["port","wire"]],["o_wb_timer_cyc",[[32,3],[32,36]],[[32,22],[32,36]],["servant_mux"],["port","wire"]],["i_wb_timer_rdt",[[33,3],[33,36]],[[33,22],[33,36]],["servant_mux"],["port","wire"]],["sim",[[35,3],[35,21]],[[35,13],[35,16]],["servant_mux"],["parameter"]],["s",[[37,3],[37,40]],[[37,17],[37,18]],["servant_mux"],["variable","wire"]],["sig_en",[[65,2],[65,75]],[[65,7],[65,13]],["servant_mux"],["variable","wire"]],["halt_en",[[66,2],[66,76]],[[66,7],[66,14]],["servant_mux"],["variable","wire"]],["signature_file",[[68,2],[68,29]],[[68,15],[68,29]],["servant_mux"],["variable","reg"]],["f",[[69,2],[69,20]],[[69,15],[69,16]],["servant_mux"],["variable","integer"]]]]]]],null,0]],["/home/paulblume/jku/BA/serv/build/servant_1.2.1/icestick-icestorm/src/servant_1.2.1/servant/servant_ram.v",[[[[[["servant_ram",[[1,0],[15,27]],[[1,7],[1,18]],[],["module"]],[45,9]],[[["depth",[[3,4],[3,25]],[[3,14],[3,19]],["servant_ram"],["parameter-port","parameter"]],["aw",[[4,4],[4,35]],[[4,14],[4,16]],["servant_ram"],["parameter-port","parameter"]],["RESET_STRATEGY",[[5,4],[5,33]],[[5,14],[5,28]],["servant_ram"],["parameter-port","parameter"]],["memfile",[[6,4],[6,26]],[[6,14],[6,21]],["servant_ram"],["parameter-port","parameter"]],["i_wb_clk",[[7,4],[7,25]],[[7,17],[7,25]],["servant_ram"],["port","wire"]],["i_wb_rst",[[8,4],[8,25]],[[8,17],[8,25]],["servant_ram"],["port","wire"]],["i_wb_adr",[[9,4],[9,32]],[[9,24],[9,32]],["servant_ram"],["port","wire"]],["i_wb_dat",[[10,4],[10,31]],[[10,23],[10,31]],["servant_ram"],["port","wire"]],["i_wb_sel",[[11,4],[11,30]],[[11,22],[11,30]],["servant_ram"],["port","wire"]],["i_wb_we",[[12,4],[12,24]],[[12,17],[12,24]],["servant_ram"],["port","wire"]],["i_wb_cyc",[[13,4],[13,25]],[[13,17],[13,25]],["servant_ram"],["port","wire"]],["o_wb_rdt",[[14,4],[14,31]],[[14,23],[14,31]],["servant_ram"],["port","reg"]],["o_wb_ack",[[15,4],[15,25]],[[15,17],[15,25]],["servant_ram"],["port","reg"]],["we",[[17,3],[17,55]],[[17,16],[17,18]],["servant_ram"],["variable","wire"]],["mem",[[19,3],[19,33]],[[19,16],[19,19]],["servant_ram"],["variable","reg"]],["addr",[[21,3],[21,41]],[[21,18],[21,22]],["servant_ram"],["variable","wire"]]]]]]],null,0]],["/home/paulblume/jku/BA/serv/build/servant_1.2.1/icestick-icestorm/src/servant_1.2.1/servant/servant_timer.v",[[[[[["servant_timer",[[1,0],[11,31]],[[1,7],[1,20]],[],["module"]],[36,9]],[[["WIDTH",[[2,4],[2,24]],[[2,14],[2,19]],["servant_timer"],["parameter-port","parameter"]],["RESET_STRATEGY",[[3,4],[3,33]],[[3,14],[3,28]],["servant_timer"],["parameter-port","parameter"]],["DIVIDER",[[4,4],[4,25]],[[4,14],[4,21]],["servant_timer"],["parameter-port","parameter"]],["i_clk",[[5,3],[5,25]],[[5,20],[5,25]],["servant_timer"],["port","wire"]],["i_rst",[[6,3],[6,25]],[[6,20],[6,25]],["servant_timer"],["port","wire"]],["o_irq",[[7,3],[7,25]],[[7,20],[7,25]],["servant_timer"],["port","reg"]],["i_wb_dat",[[8,3],[8,29]],[[8,21],[8,29]],["servant_timer"],["port","wire"]],["i_wb_we",[[9,3],[9,27]],[[9,20],[9,27]],["servant_timer"],["port","wire"]],["i_wb_cyc",[[10,3],[10,28]],[[10,20],[10,28]],["servant_timer"],["port","wire"]],["o_wb_dat",[[11,3],[11,29]],[[11,21],[11,29]],["servant_timer"],["port","reg"]],["HIGH",[[13,3],[13,37]],[[13,14],[13,18]],["servant_timer"],["localparam"]],["mtime",[[15,3],[15,26]],[[15,21],[15,26]],["servant_timer"],["variable","reg"]],["mtimecmp",[[16,3],[16,29]],[[16,21],[16,29]],["servant_timer"],["variable","reg"]],["mtimeslice",[[18,3],[18,56]],[[18,21],[18,31]],["servant_timer"],["variable","wire"]]]]]]],null,0]],["/home/paulblume/jku/BA/serv/build/servant_1.2.1/icestick-icestorm/src/servant_1.2.1/servant/servant.v",[[[[[["servant",[[1,0],[15,3]],[[1,7],[1,14]],[],["module"]],[255,9]],[[["wb_clk",[[3,1],[3,19]],[[3,13],[3,19]],["servant"],["port","wire"]],["wb_rst",[[4,1],[4,19]],[[4,13],[4,19]],["servant"],["port","wire"]],["i_wb_mem_ack",[[6,1],[6,25]],[[6,13],[6,25]],["servant"],["port","wire"]],["i_wb_mem_adr",[[7,1],[7,33]],[[7,21],[7,33]],["servant"],["port","wire"]],["i_wb_mem_cyc",[[8,1],[8,25]],[[8,13],[8,25]],["servant"],["port","wire"]],["i_wb_mem_we",[[9,1],[9,24]],[[9,13],[9,24]],["servant"],["port","wire"]],["i_wb_mem_sel",[[10,1],[10,31]],[[10,19],[10,31]],["servant"],["port","wire"]],["i_wb_mem_dat",[[11,1],[11,32]],[[11,20],[11,32]],["servant"],["port","wire"]],["i_wb_mem_rdt",[[12,1],[12,31]],[[12,19],[12,31]],["servant"],["port","wire"]],["q",[[14,1],[14,14]],[[14,13],[14,14]],["servant"],["port","wire"]],["memfile",[[17,3],[17,42]],[[17,13],[17,20]],["servant"],["parameter"]],["memsize",[[18,3],[18,28]],[[18,13],[18,20]],["servant"],["parameter"]],["reset_strategy",[[19,3],[19,37]],[[19,13],[19,27]],["servant"],["parameter"]],["sim",[[20,3],[20,21]],[[20,13],[20,16]],["servant"],["parameter"]],["with_csr",[[21,3],[21,26]],[[21,13],[21,21]],["servant"],["parameter"]],["compress",[[22,3],[22,32]],[[22,19],[22,27]],["servant"],["parameter"]],["align",[[23,3],[23,36]],[[23,19],[23,24]],["servant"],["parameter"]],["timer_irq",[[25,3],[25,18]],[[25,9],[25,18]],["servant"],["variable","wire"]],["wb_ibus_adr",[[27,3],[27,27]],[[27,16],[27,27]],["servant"],["variable","wire"]],["wb_ibus_cyc",[[28,3],[28,20]],[[28,9],[28,20]],["servant"],["variable","wire"]],["wb_ibus_rdt",[[29,3],[29,27]],[[29,16],[29,27]],["servant"],["variable","wire"]],["wb_ibus_ack",[[30,3],[30,20]],[[30,9],[30,20]],["servant"],["variable","wire"]],["wb_dbus_adr",[[32,3],[32,27]],[[32,16],[32,27]],["servant"],["variable","wire"]],["wb_dbus_dat",[[33,3],[33,27]],[[33,16],[33,27]],["servant"],["variable","wire"]],["wb_dbus_sel",[[34,3],[34,26]],[[34,15],[34,26]],["servant"],["variable","wire"]],["wb_dbus_we",[[35,3],[35,19]],[[35,9],[35,19]],["servant"],["variable","wire"]],["wb_dbus_cyc",[[36,3],[36,20]],[[36,9],[36,20]],["servant"],["variable","wire"]],["wb_dbus_rdt",[[37,3],[37,27]],[[37,16],[37,27]],["servant"],["variable","wire"]],["wb_dbus_ack",[[38,3],[38,20]],[[38,9],[38,20]],["servant"],["variable","wire"]],["wb_dmem_adr",[[40,3],[40,27]],[[40,16],[40,27]],["servant"],["variable","wire"]],["wb_dmem_dat",[[41,3],[41,27]],[[41,16],[41,27]],["servant"],["variable","wire"]],["wb_dmem_sel",[[42,3],[42,26]],[[42,15],[42,26]],["servant"],["variable","wire"]],["wb_dmem_we",[[43,3],[43,19]],[[43,9],[43,19]],["servant"],["variable","wire"]],["wb_dmem_cyc",[[44,3],[44,20]],[[44,9],[44,20]],["servant"],["variable","wire"]],["wb_dmem_rdt",[[45,3],[45,27]],[[45,16],[45,27]],["servant"],["variable","wire"]],["wb_dmem_ack",[[46,3],[46,20]],[[46,9],[46,20]],["servant"],["variable","wire"]],["wb_mem_adr",[[48,3],[48,26]],[[48,16],[48,26]],["servant"],["variable","wire"]],["wb_mem_dat",[[49,3],[49,26]],[[49,16],[49,26]],["servant"],["variable","wire"]],["wb_mem_sel",[[50,3],[50,25]],[[50,15],[50,25]],["servant"],["variable","wire"]],["wb_mem_we",[[51,3],[51,18]],[[51,9],[51,18]],["servant"],["variable","wire"]],["wb_mem_cyc",[[52,3],[52,19]],[[52,9],[52,19]],["servant"],["variable","wire"]],["wb_mem_rdt",[[53,3],[53,26]],[[53,16],[53,26]],["servant"],["variable","wire"]],["wb_mem_ack",[[54,3],[54,19]],[[54,9],[54,19]],["servant"],["variable","wire"]],["wb_gpio_dat",[[56,3],[56,20]],[[56,9],[56,20]],["servant"],["variable","wire"]],["wb_gpio_we",[[57,3],[57,19]],[[57,9],[57,19]],["servant"],["variable","wire"]],["wb_gpio_cyc",[[58,3],[58,20]],[[58,9],[58,20]],["servant"],["variable","wire"]],["wb_gpio_rdt",[[59,3],[59,20]],[[59,9],[59,20]],["servant"],["variable","wire"]],["wb_timer_dat",[[61,3],[61,28]],[[61,16],[61,28]],["servant"],["variable","wire"]],["wb_timer_we",[[62,3],[62,20]],[[62,9],[62,20]],["servant"],["variable","wire"]],["wb_timer_cyc",[[63,3],[63,21]],[[63,9],[63,21]],["servant"],["variable","wire"]],["wb_timer_rdt",[[64,3],[64,28]],[[64,16],[64,28]],["servant"],["variable","wire"]],["mdu_rs1",[[66,3],[66,22]],[[66,15],[66,22]],["servant"],["variable","wire"]],["mdu_rs2",[[67,3],[67,22]],[[67,15],[67,22]],["servant"],["variable","wire"]],["mdu_op",[[68,3],[68,21]],[[68,15],[68,21]],["servant"],["variable","wire"]],["mdu_valid",[[69,3],[69,24]],[[69,15],[69,24]],["servant"],["variable","wire"]],["mdu_rd",[[70,3],[70,21]],[[70,15],[70,21]],["servant"],["variable","wire"]],["mdu_ready",[[71,3],[71,24]],[[71,15],[71,24]],["servant"],["variable","wire"]],["arbiter",[[75,3],[95,33]],[[75,19],[75,26]],["servant"],["instance","servant_arbiter"]],["servant_mux",[[97,3],[124,37]],[[97,22],[97,33]],["servant"],["instance","servant_mux"]],["timer",[[144,2],[154,30]],[[147,2],[147,7]],["servant"],["instance","servant_timer"]],["gpio",[[161,3],[167,20]],[[161,16],[161,20]],["servant"],["instance","servant_gpio"]],["cpu",[[169,3],[227,32]],[[178,3],[178,6]],["servant"],["instance","serv_rf_top"]]]]]]],null,0]],["/home/paulblume/jku/BA/serv/build/servant_1.2.1/icestick-icestorm/src/servant_1.2.1/servant/service.v",[[[[[["service",[[1,0],[11,3]],[[1,7],[1,14]],[],["module"]],[193,9]],[[["i_clk",[[3,1],[3,18]],[[3,13],[3,18]],["service"],["port","wire"]],["q",[[4,1],[4,14]],[[4,13],[4,14]],["service"],["port","wire"]],["q1",[[5,1],[5,20]],[[5,18],[5,20]],["service"],["port","wire"]],["to_pc",[[8,1],[8,18]],[[8,13],[8,18]],["service"],["port","wire"]],["i_data",[[9,1],[9,13]],[[9,7],[9,13]],["service"],["port","input"]],["o_data",[[10,1],[10,14]],[[10,8],[10,14]],["service"],["port","output"]],["memfile",[[13,3],[13,40]],[[13,13],[13,20]],["service"],["parameter"]],["memsize",[[14,3],[14,28]],[[14,13],[14,20]],["service"],["parameter"]],["PLL",[[15,3],[15,26]],[[15,13],[15,16]],["service"],["parameter"]],["BITS",[[16,3],[16,22]],[[16,13],[16,17]],["service"],["parameter"]],["adr_LL",[[17,3],[17,33]],[[17,13],[17,19]],["service"],["parameter"]],["adr_UL",[[18,3],[18,33]],[[18,13],[18,19]],["service"],["parameter"]],["wb_mem_adr",[[20,3],[20,26]],[[20,16],[20,26]],["service"],["variable","wire"]],["wb_mem_cyc",[[21,3],[21,19]],[[21,9],[21,19]],["service"],["variable","wire"]],["wb_mem_we",[[22,3],[22,18]],[[22,9],[22,18]],["service"],["variable","wire"]],["wb_mem_sel",[[23,3],[23,24]],[[23,14],[23,24]],["service"],["variable","wire"]],["wb_mem_dat",[[24,3],[24,26]],[[24,16],[24,26]],["service"],["variable","wire"]],["wb_mem_rdt",[[25,3],[25,25]],[[25,15],[25,25]],["service"],["variable","wire"]],["wb_mem_ack",[[26,3],[26,19]],[[26,9],[26,19]],["service"],["variable","wire"]],["wb_clk",[[34,3],[34,15]],[[34,9],[34,15]],["service"],["variable","wire"]],["wb_rst",[[35,3],[35,15]],[[35,9],[35,15]],["service"],["variable","wire"]],["clock_gen",[[37,3],[41,22]],[[38,3],[38,12]],["service"],["instance","servant_clock_gen"]],["servant",[[43,3],[59,18]],[[46,3],[46,10]],["service"],["instance","servant"]],["ram",[[76,2],[88,5]],[[78,4],[78,7]],["service"],["instance","servant_ram"]],["rx_done",[[91,2],[91,14]],[[91,7],[91,14]],["service"],["variable","wire"]],["rx_active",[[92,2],[92,16]],[[92,7],[92,16]],["service"],["variable","wire"]],["from_ble",[[93,2],[93,26]],[[93,18],[93,26]],["service"],["variable","wire"]],["rx_from_ble",[[95,2],[101,3]],[[95,10],[95,21]],["service"],["instance","uart_rx"]],["tx_active",[[104,2],[104,16]],[[104,7],[104,16]],["service"],["variable","wire"]],["data_to_ble",[[105,2],[105,28]],[[105,17],[105,28]],["service"],["variable","wire"]],["tx_done",[[106,2],[106,14]],[[106,7],[106,14]],["service"],["variable","wire"]],["tx_to_ble",[[108,2],[114,3]],[[108,10],[108,19]],["service"],["instance","uart_tx"]],["my_adr",[[133,2],[133,28]],[[133,13],[133,19]],["service"],["variable","reg"]],["cyc",[[136,2],[136,10]],[[136,7],[136,10]],["service"],["variable","wire"]],["we",[[137,2],[137,9]],[[137,7],[137,9]],["service"],["variable","wire"]],["sel",[[138,2],[138,16]],[[138,13],[138,16]],["service"],["variable","wire"]],["dat",[[139,2],[139,17]],[[139,14],[139,17]],["service"],["variable","wire"]],["adr",[[140,2],[140,17]],[[140,14],[140,17]],["service"],["variable","wire"]],["recieve",[[143,2],[143,17]],[[143,6],[143,13]],["service"],["variable","reg"]]]]]]],null,0]],["/home/paulblume/jku/BA/serv/build/servant_1.2.1/icestick-icestorm/src/servant_1.2.1/servant/uart_rx.v",[[[[[["uart_rx",[[0,0],[9,2]],[[0,7],[0,14]],[],["module"]],[129,8]],[[["clks_per_bit",[[1,3],[1,31]],[[1,13],[1,25]],["uart_rx"],["parameter-port","parameter"]],["BITS",[[2,4],[2,22]],[[2,14],[2,18]],["uart_rx"],["parameter-port","parameter"]],["clk",[[4,4],[4,18]],[[4,15],[4,18]],["uart_rx"],["port","wire"]],["rx_data",[[5,4],[5,23]],[[5,16],[5,23]],["uart_rx"],["port","wire"]],["rx_done",[[6,4],[6,23]],[[6,16],[6,23]],["uart_rx"],["port","wire"]],["rx_active",[[7,4],[7,25]],[[7,16],[7,25]],["uart_rx"],["port","wire"]],["data",[[8,4],[8,26]],[[8,22],[8,26]],["uart_rx"],["port","output"]],["IDLE",[[12,0],[12,21]],[[12,12],[12,16]],["uart_rx"],["localparam"]],["START",[[13,0],[13,22]],[[13,12],[13,17]],["uart_rx"],["localparam"]],["RECEIVE",[[14,0],[14,24]],[[14,12],[14,19]],["uart_rx"],["localparam"]],["STOP",[[15,0],[15,21]],[[15,12],[15,16]],["uart_rx"],["localparam"]],["r_Rx_temp",[[18,0],[18,24]],[[18,8],[18,17]],["uart_rx"],["variable","reg"]],["rx_bit",[[19,0],[19,23]],[[19,8],[19,14]],["uart_rx"],["variable","reg"]],["temp_active",[[20,0],[20,26]],[[20,8],[20,19]],["uart_rx"],["variable","reg"]],["rx_byte",[[22,0],[22,26]],[[22,15],[22,22]],["uart_rx"],["variable","reg"]],["temp_done",[[24,0],[24,18]],[[24,5],[24,14]],["uart_rx"],["variable","reg"]],["data_index",[[27,0],[27,23]],[[27,10],[27,20]],["uart_rx"],["variable","reg"]],["clock_count",[[28,0],[28,25]],[[28,10],[28,21]],["uart_rx"],["variable","reg"]],["state",[[29,0],[29,22]],[[29,10],[29,15]],["uart_rx"],["variable","reg"]]]]]]],null,0]],["/home/paulblume/jku/BA/serv/build/servant_1.2.1/icestick-icestorm/src/servant_1.2.1/servant/uart_tx.v",[[[[[["uart_tx",[[0,0],[9,2]],[[0,7],[0,14]],[],["module"]],[108,8]],[[["clks_per_bit",[[1,4],[1,32]],[[1,14],[1,26]],["uart_tx"],["parameter-port","parameter"]],["BITS",[[2,4],[2,22]],[[2,14],[2,18]],["uart_tx"],["parameter-port","parameter"]],["clk",[[4,4],[4,14]],[[4,11],[4,14]],["uart_tx"],["port","input"]],["tx_active",[[5,4],[5,19]],[[5,10],[5,19]],["uart_tx"],["port","input"]],["tx_data",[[6,4],[6,33]],[[6,26],[6,33]],["uart_tx"],["port","wire"]],["tx_done",[[7,4],[7,18]],[[7,11],[7,18]],["uart_tx"],["port","output"]],["o_data",[[8,4],[8,29]],[[8,15],[8,21]],["uart_tx"],["port","reg"]],["IDLE",[[11,0],[11,21]],[[11,12],[11,16]],["uart_tx"],["localparam"]],["START",[[12,0],[12,22]],[[12,12],[12,17]],["uart_tx"],["localparam"]],["TRANSMIT",[[13,0],[13,25]],[[13,12],[13,20]],["uart_tx"],["localparam"]],["STOP",[[14,0],[14,21]],[[14,12],[14,16]],["uart_tx"],["localparam"]],["temp_done",[[17,0],[17,17]],[[17,4],[17,13]],["uart_tx"],["variable","reg"]],["temp_data",[[19,0],[19,31]],[[19,15],[19,24]],["uart_tx"],["variable","reg"]],["state",[[21,0],[21,21]],[[21,9],[21,14]],["uart_tx"],["variable","reg"]],["clock_count",[[22,0],[22,24]],[[22,9],[22,20]],["uart_tx"],["variable","reg"]],["data_index",[[23,0],[23,24]],[[23,10],[23,20]],["uart_tx"],["variable","reg"]]]]]]],null,0]],["/home/paulblume/jku/BA/serv/build/servant_1.2.1/icestick-icestorm/src/servant-icestick_pll_1.2.1/pll.vh",[[null,[],null,null,[["/home/paulblume/jku/BA/serv/build/servant_1.2.1/icestick-icestorm/src/servant-icestick_pll_1.2.1/pll.vh",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]]]],null,0]],["/home/paulblume/jku/BA/serv/build/servant_1.2.1/lint-verilator/src/serv_1.2.1/rtl/serv_aligner.v",[[[[[["serv_aligner",[[0,0],[13,39]],[[0,7],[0,19]],[],["module"]],[66,9]],[[["clk",[[2,4],[2,18]],[[2,15],[2,18]],["serv_aligner"],["port","wire"]],["rst",[[3,4],[3,18]],[[3,15],[3,18]],["serv_aligner"],["port","wire"]],["i_ibus_adr",[[5,4],[5,34]],[[5,24],[5,34]],["serv_aligner"],["port","wire"]],["i_ibus_cyc",[[6,4],[6,34]],[[6,24],[6,34]],["serv_aligner"],["port","wire"]],["o_ibus_rdt",[[7,4],[7,34]],[[7,24],[7,34]],["serv_aligner"],["port","wire"]],["o_ibus_ack",[[8,4],[8,34]],[[8,24],[8,34]],["serv_aligner"],["port","wire"]],["o_wb_ibus_adr",[[10,4],[10,37]],[[10,24],[10,37]],["serv_aligner"],["port","wire"]],["o_wb_ibus_cyc",[[11,4],[11,37]],[[11,24],[11,37]],["serv_aligner"],["port","wire"]],["i_wb_ibus_rdt",[[12,4],[12,37]],[[12,24],[12,37]],["serv_aligner"],["port","wire"]],["i_wb_ibus_ack",[[13,4],[13,37]],[[13,24],[13,37]],["serv_aligner"],["port","wire"]],["ibus_rdt_concat",[[15,4],[15,31]],[[15,16],[15,31]],["serv_aligner"],["variable","wire"]],["ack_en",[[16,4],[16,22]],[[16,16],[16,22]],["serv_aligner"],["variable","wire"]],["lower_hw",[[18,4],[18,24]],[[18,16],[18,24]],["serv_aligner"],["variable","reg"]],["ctrl_misal",[[19,4],[19,26]],[[19,16],[19,26]],["serv_aligner"],["variable","reg"]]]]]]],null,0]],["/home/paulblume/jku/BA/serv/build/servant_1.2.1/lint-verilator/src/serv_1.2.1/rtl/serv_alu.v",[[[[[["serv_alu",[[1,0],[18,26]],[[1,7],[1,15]],[],["module"]],[67,9]],[[["clk",[[3,3],[3,22]],[[3,19],[3,22]],["serv_alu"],["port","wire"]],["i_en",[[5,3],[5,23]],[[5,19],[5,23]],["serv_alu"],["port","wire"]],["i_cnt0",[[6,3],[6,25]],[[6,19],[6,25]],["serv_alu"],["port","wire"]],["o_cmp",[[7,3],[7,25]],[[7,20],[7,25]],["serv_alu"],["port","wire"]],["i_sub",[[9,3],[9,24]],[[9,19],[9,24]],["serv_alu"],["port","wire"]],["i_bool_op",[[10,3],[10,29]],[[10,20],[10,29]],["serv_alu"],["port","wire"]],["i_cmp_eq",[[11,3],[11,27]],[[11,19],[11,27]],["serv_alu"],["port","wire"]],["i_cmp_sig",[[12,3],[12,28]],[[12,19],[12,28]],["serv_alu"],["port","wire"]],["i_rd_sel",[[13,3],[13,28]],[[13,20],[13,28]],["serv_alu"],["port","wire"]],["i_rs1",[[15,3],[15,24]],[[15,19],[15,24]],["serv_alu"],["port","wire"]],["i_op_b",[[16,3],[16,25]],[[16,19],[16,25]],["serv_alu"],["port","wire"]],["i_buf",[[17,3],[17,24]],[[17,19],[17,24]],["serv_alu"],["port","wire"]],["o_rd",[[18,3],[18,24]],[[18,20],[18,24]],["serv_alu"],["port","wire"]],["result_add",[[20,3],[20,25]],[[20,15],[20,25]],["serv_alu"],["variable","wire"]],["cmp_r",[[22,3],[22,20]],[[22,15],[22,20]],["serv_alu"],["variable","reg"]],["add_cy",[[24,3],[24,21]],[[24,15],[24,21]],["serv_alu"],["variable","wire"]],["add_cy_r",[[25,3],[25,23]],[[25,15],[25,23]],["serv_alu"],["variable","reg"]],["rs1_sx",[[28,3],[28,35]],[[28,8],[28,14]],["serv_alu"],["variable","wire"]],["op_b_sx",[[29,3],[29,37]],[[29,8],[29,15]],["serv_alu"],["variable","wire"]],["add_b",[[31,3],[31,28]],[[31,8],[31,13]],["serv_alu"],["variable","wire"]],["result_lt",[[35,3],[35,46]],[[35,8],[35,17]],["serv_alu"],["variable","wire"]],["result_eq",[[37,3],[37,50]],[[37,8],[37,17]],["serv_alu"],["variable","wire"]],["result_bool",[[53,3],[53,91]],[[53,8],[53,19]],["serv_alu"],["variable","wire"]]]]]]],null,0]],["/home/paulblume/jku/BA/serv/build/servant_1.2.1/lint-verilator/src/serv_1.2.1/rtl/serv_bufreg.v",[[[[[["serv_bufreg",[[0,0],[23,33]],[[0,7],[0,18]],[],["module"]],[50,9]],[[["MDU",[[1,6],[1,29]],[[1,22],[1,25]],["serv_bufreg"],["parameter-port","parameter"]],["i_clk",[[3,3],[3,26]],[[3,21],[3,26]],["serv_bufreg"],["port","wire"]],["i_cnt0",[[5,3],[5,27]],[[5,21],[5,27]],["serv_bufreg"],["port","wire"]],["i_cnt1",[[6,3],[6,27]],[[6,21],[6,27]],["serv_bufreg"],["port","wire"]],["i_en",[[7,3],[7,25]],[[7,21],[7,25]],["serv_bufreg"],["port","wire"]],["i_init",[[8,3],[8,27]],[[8,21],[8,27]],["serv_bufreg"],["port","wire"]],["i_mdu_op",[[9,3],[9,32]],[[9,24],[9,32]],["serv_bufreg"],["port","wire"]],["o_lsb",[[10,3],[10,29]],[[10,24],[10,29]],["serv_bufreg"],["port","wire"]],["i_rs1_en",[[12,3],[12,29]],[[12,21],[12,29]],["serv_bufreg"],["port","wire"]],["i_imm_en",[[13,3],[13,29]],[[13,21],[13,29]],["serv_bufreg"],["port","wire"]],["i_clr_lsb",[[14,3],[14,30]],[[14,21],[14,30]],["serv_bufreg"],["port","wire"]],["i_sh_signed",[[15,3],[15,32]],[[15,21],[15,32]],["serv_bufreg"],["port","wire"]],["i_rs1",[[17,3],[17,26]],[[17,21],[17,26]],["serv_bufreg"],["port","wire"]],["i_imm",[[18,3],[18,26]],[[18,21],[18,26]],["serv_bufreg"],["port","wire"]],["o_q",[[19,3],[19,25]],[[19,22],[19,25]],["serv_bufreg"],["port","wire"]],["o_dbus_adr",[[21,3],[21,32]],[[21,22],[21,32]],["serv_bufreg"],["port","wire"]],["o_ext_rs1",[[23,3],[23,31]],[[23,22],[23,31]],["serv_bufreg"],["port","wire"]],["c",[[25,3],[25,16]],[[25,15],[25,16]],["serv_bufreg"],["variable","wire"]],["q",[[25,3],[25,19]],[[25,18],[25,19]],["serv_bufreg"],["variable","c"]],["c_r",[[26,3],[26,18]],[[26,15],[26,18]],["serv_bufreg"],["variable","reg"]],["data",[[27,3],[27,25]],[[27,21],[27,25]],["serv_bufreg"],["variable","reg"]],["lsb",[[28,3],[28,27]],[[28,24],[28,27]],["serv_bufreg"],["variable","reg"]],["clr_lsb",[[30,3],[30,43]],[[30,15],[30,22]],["serv_bufreg"],["variable","wire"]]]]]]],null,0]],["/home/paulblume/jku/BA/serv/build/servant_1.2.1/lint-verilator/src/serv_1.2.1/rtl/serv_bufreg2.v",[[[[[["serv_bufreg2",[[0,0],[22,29]],[[0,7],[0,19]],[],["module"]],[64,9]],[[["i_clk",[[2,3],[2,26]],[[2,21],[2,26]],["serv_bufreg2"],["port","wire"]],["i_en",[[4,3],[4,25]],[[4,21],[4,25]],["serv_bufreg2"],["port","wire"]],["i_init",[[5,3],[5,27]],[[5,21],[5,27]],["serv_bufreg2"],["port","wire"]],["i_cnt_done",[[6,3],[6,31]],[[6,21],[6,31]],["serv_bufreg2"],["port","wire"]],["i_lsb",[[7,3],[7,27]],[[7,22],[7,27]],["serv_bufreg2"],["port","wire"]],["i_byte_valid",[[8,3],[8,33]],[[8,21],[8,33]],["serv_bufreg2"],["port","wire"]],["o_sh_done",[[9,3],[9,31]],[[9,22],[9,31]],["serv_bufreg2"],["port","wire"]],["o_sh_done_r",[[10,3],[10,33]],[[10,22],[10,33]],["serv_bufreg2"],["port","wire"]],["i_op_b_sel",[[12,3],[12,31]],[[12,21],[12,31]],["serv_bufreg2"],["port","wire"]],["i_shift_op",[[13,3],[13,31]],[[13,21],[13,31]],["serv_bufreg2"],["port","wire"]],["i_rs2",[[15,3],[15,26]],[[15,21],[15,26]],["serv_bufreg2"],["port","wire"]],["i_imm",[[16,3],[16,26]],[[16,21],[16,26]],["serv_bufreg2"],["port","wire"]],["o_op_b",[[17,3],[17,28]],[[17,22],[17,28]],["serv_bufreg2"],["port","wire"]],["o_q",[[18,3],[18,25]],[[18,22],[18,25]],["serv_bufreg2"],["port","wire"]],["o_dat",[[20,3],[20,27]],[[20,22],[20,27]],["serv_bufreg2"],["port","wire"]],["i_load",[[21,3],[21,27]],[[21,21],[21,27]],["serv_bufreg2"],["port","wire"]],["i_dat",[[22,3],[22,27]],[[22,22],[22,27]],["serv_bufreg2"],["port","wire"]],["dat",[[24,3],[24,19]],[[24,16],[24,19]],["serv_bufreg2"],["variable","reg"]],["dat_en",[[28,3],[28,53]],[[28,10],[28,16]],["serv_bufreg2"],["variable","wire"]],["dat_shamt",[[42,3],[46,53]],[[42,14],[42,23]],["serv_bufreg2"],["variable","wire"]]]]]]],null,0]],["/home/paulblume/jku/BA/serv/build/servant_1.2.1/lint-verilator/src/serv_1.2.1/rtl/serv_compdec.v",[[[[[["serv_compdec",[[9,0],[15,24]],[[9,7],[9,19]],[],["module"]],[233,0]],[[["i_clk",[[11,3],[11,19]],[[11,14],[11,19]],["serv_compdec"],["port","wire"]],["i_instr",[[12,3],[12,29]],[[12,22],[12,29]],["serv_compdec"],["port","wire"]],["i_ack",[[13,3],[13,20]],[[13,15],[13,20]],["serv_compdec"],["port","wire"]],["o_instr",[[14,3],[14,29]],[[14,22],[14,29]],["serv_compdec"],["port","wire"]],["o_iscomp",[[15,3],[15,22]],[[15,14],[15,22]],["serv_compdec"],["port","reg"]],["OPCODE_LOAD",[[17,2],[17,37]],[[17,13],[17,24]],["serv_compdec"],["localparam"]],["OPCODE_OP_IMM",[[18,2],[18,37]],[[18,13],[18,26]],["serv_compdec"],["localparam"]],["OPCODE_STORE",[[19,2],[19,37]],[[19,13],[19,25]],["serv_compdec"],["localparam"]],["OPCODE_OP",[[20,2],[20,37]],[[20,13],[20,22]],["serv_compdec"],["localparam"]],["OPCODE_LUI",[[21,2],[21,37]],[[21,13],[21,23]],["serv_compdec"],["localparam"]],["OPCODE_BRANCH",[[22,2],[22,37]],[[22,13],[22,26]],["serv_compdec"],["localparam"]],["OPCODE_JALR",[[23,2],[23,37]],[[23,13],[23,24]],["serv_compdec"],["localparam"]],["OPCODE_JAL",[[24,2],[24,37]],[[24,13],[24,23]],["serv_compdec"],["localparam"]],["comp_instr",[[26,2],[26,24]],[[26,14],[26,24]],["serv_compdec"],["variable","reg"]],["illegal_instr",[[27,2],[27,20]],[[27,7],[27,20]],["serv_compdec"],["variable","reg"]]]]]]],null,0]],["/home/paulblume/jku/BA/serv/build/servant_1.2.1/lint-verilator/src/serv_1.2.1/rtl/serv_csr.v",[[[[[["serv_csr",[[1,0],[32,25]],[[1,7],[1,15]],[],["module"]],[141,9]],[[["RESET_STRATEGY",[[2,4],[2,37]],[[2,14],[2,28]],["serv_csr"],["parameter-port","parameter"]],["i_clk",[[4,3],[4,24]],[[4,19],[4,24]],["serv_csr"],["port","wire"]],["i_rst",[[5,3],[5,24]],[[5,19],[5,24]],["serv_csr"],["port","wire"]],["i_init",[[7,3],[7,25]],[[7,19],[7,25]],["serv_csr"],["port","wire"]],["i_en",[[8,3],[8,23]],[[8,19],[8,23]],["serv_csr"],["port","wire"]],["i_cnt0to3",[[9,3],[9,28]],[[9,19],[9,28]],["serv_csr"],["port","wire"]],["i_cnt3",[[10,3],[10,25]],[[10,19],[10,25]],["serv_csr"],["port","wire"]],["i_cnt7",[[11,3],[11,25]],[[11,19],[11,25]],["serv_csr"],["port","wire"]],["i_cnt_done",[[12,3],[12,29]],[[12,19],[12,29]],["serv_csr"],["port","wire"]],["i_mem_op",[[13,3],[13,27]],[[13,19],[13,27]],["serv_csr"],["port","wire"]],["i_mtip",[[14,3],[14,25]],[[14,19],[14,25]],["serv_csr"],["port","wire"]],["i_trap",[[15,3],[15,25]],[[15,19],[15,25]],["serv_csr"],["port","wire"]],["o_new_irq",[[16,3],[16,28]],[[16,19],[16,28]],["serv_csr"],["port","reg"]],["i_e_op",[[18,3],[18,25]],[[18,19],[18,25]],["serv_csr"],["port","wire"]],["i_ebreak",[[19,3],[19,27]],[[19,19],[19,27]],["serv_csr"],["port","wire"]],["i_mem_cmd",[[20,3],[20,28]],[[20,19],[20,28]],["serv_csr"],["port","wire"]],["i_mstatus_en",[[21,3],[21,31]],[[21,19],[21,31]],["serv_csr"],["port","wire"]],["i_mie_en",[[22,3],[22,27]],[[22,19],[22,27]],["serv_csr"],["port","wire"]],["i_mcause_en",[[23,3],[23,30]],[[23,19],[23,30]],["serv_csr"],["port","wire"]],["i_csr_source",[[24,3],[24,32]],[[24,20],[24,32]],["serv_csr"],["port","wire"]],["i_mret",[[25,3],[25,25]],[[25,19],[25,25]],["serv_csr"],["port","wire"]],["i_csr_d_sel",[[26,3],[26,30]],[[26,19],[26,30]],["serv_csr"],["port","wire"]],["i_rf_csr_out",[[28,3],[28,31]],[[28,19],[28,31]],["serv_csr"],["port","wire"]],["o_csr_in",[[29,3],[29,28]],[[29,20],[29,28]],["serv_csr"],["port","wire"]],["i_csr_imm",[[30,3],[30,28]],[[30,19],[30,28]],["serv_csr"],["port","wire"]],["i_rs1",[[31,3],[31,24]],[[31,19],[31,24]],["serv_csr"],["port","wire"]],["o_q",[[32,3],[32,23]],[[32,20],[32,23]],["serv_csr"],["port","wire"]],["CSR_SOURCE_CSR",[[34,3],[38,28]],[[35,5],[35,19]],["serv_csr"],["localparam"]],["mstatus_mie",[[40,3],[40,24]],[[40,13],[40,24]],["serv_csr"],["variable","reg"]],["mstatus_mpie",[[41,3],[41,25]],[[41,13],[41,25]],["serv_csr"],["variable","reg"]],["mie_mtie",[[42,3],[42,21]],[[42,13],[42,21]],["serv_csr"],["variable","reg"]],["mcause31",[[44,3],[44,17]],[[44,9],[44,17]],["serv_csr"],["variable","reg"]],["mcause3_0",[[45,3],[45,23]],[[45,14],[45,23]],["serv_csr"],["variable","reg"]],["mcause",[[46,3],[46,15]],[[46,9],[46,15]],["serv_csr"],["variable","wire"]],["csr_in",[[48,3],[48,15]],[[48,9],[48,15]],["serv_csr"],["variable","wire"]],["csr_out",[[49,3],[49,16]],[[49,9],[49,16]],["serv_csr"],["variable","wire"]],["timer_irq_r",[[51,3],[51,20]],[[51,9],[51,20]],["serv_csr"],["variable","reg"]],["d",[[53,3],[53,44]],[[53,9],[53,10]],["serv_csr"],["variable","wire"]],["timer_irq",[[67,3],[67,52]],[[67,9],[67,18]],["serv_csr"],["variable","wire"]]]]]]],null,0]],["/home/paulblume/jku/BA/serv/build/servant_1.2.1/lint-verilator/src/serv_1.2.1/rtl/serv_ctrl.v",[[[[[["serv_ctrl",[[1,0],[28,33]],[[1,7],[1,16]],[],["module"]],[82,9]],[[["RESET_STRATEGY",[[2,4],[2,37]],[[2,14],[2,28]],["serv_ctrl"],["parameter-port","parameter"]],["RESET_PC",[[3,4],[3,30]],[[3,14],[3,22]],["serv_ctrl"],["parameter-port","parameter"]],["WITH_CSR",[[4,4],[4,26]],[[4,14],[4,22]],["serv_ctrl"],["parameter-port","parameter"]],["clk",[[6,3],[6,23]],[[6,20],[6,23]],["serv_ctrl"],["port","wire"]],["i_rst",[[7,3],[7,25]],[[7,20],[7,25]],["serv_ctrl"],["port","wire"]],["i_pc_en",[[9,3],[9,27]],[[9,20],[9,27]],["serv_ctrl"],["port","wire"]],["i_cnt12to31",[[10,3],[10,31]],[[10,20],[10,31]],["serv_ctrl"],["port","wire"]],["i_cnt0",[[11,3],[11,26]],[[11,20],[11,26]],["serv_ctrl"],["port","wire"]],["i_cnt1",[[12,3],[12,27]],[[12,21],[12,27]],["serv_ctrl"],["port","wire"]],["i_cnt2",[[13,3],[13,26]],[[13,20],[13,26]],["serv_ctrl"],["port","wire"]],["i_jump",[[15,3],[15,26]],[[15,20],[15,26]],["serv_ctrl"],["port","wire"]],["i_jal_or_jalr",[[16,3],[16,33]],[[16,20],[16,33]],["serv_ctrl"],["port","wire"]],["i_utype",[[17,3],[17,27]],[[17,20],[17,27]],["serv_ctrl"],["port","wire"]],["i_pc_rel",[[18,3],[18,28]],[[18,20],[18,28]],["serv_ctrl"],["port","wire"]],["i_trap",[[19,3],[19,26]],[[19,20],[19,26]],["serv_ctrl"],["port","wire"]],["i_iscomp",[[20,3],[20,29]],[[20,21],[20,29]],["serv_ctrl"],["port","wire"]],["i_imm",[[22,3],[22,25]],[[22,20],[22,25]],["serv_ctrl"],["port","wire"]],["i_buf",[[23,3],[23,25]],[[23,20],[23,25]],["serv_ctrl"],["port","wire"]],["i_csr_pc",[[24,3],[24,28]],[[24,20],[24,28]],["serv_ctrl"],["port","wire"]],["o_rd",[[25,3],[25,25]],[[25,21],[25,25]],["serv_ctrl"],["port","wire"]],["o_bad_pc",[[26,3],[26,29]],[[26,21],[26,29]],["serv_ctrl"],["port","wire"]],["o_ibus_adr",[[28,3],[28,31]],[[28,21],[28,31]],["serv_ctrl"],["port","reg"]],["pc_plus_4",[[30,3],[30,23]],[[30,14],[30,23]],["serv_ctrl"],["variable","wire"]],["pc_plus_4_cy",[[31,3],[31,26]],[[31,14],[31,26]],["serv_ctrl"],["variable","wire"]],["pc_plus_4_cy_r",[[32,3],[32,28]],[[32,14],[32,28]],["serv_ctrl"],["variable","reg"]],["pc_plus_offset",[[33,3],[33,28]],[[33,14],[33,28]],["serv_ctrl"],["variable","wire"]],["pc_plus_offset_cy",[[34,3],[34,31]],[[34,14],[34,31]],["serv_ctrl"],["variable","wire"]],["pc_plus_offset_cy_r",[[35,3],[35,33]],[[35,14],[35,33]],["serv_ctrl"],["variable","reg"]],["pc_plus_offset_aligned",[[36,3],[36,36]],[[36,14],[36,36]],["serv_ctrl"],["variable","wire"]],["plus_4",[[37,3],[37,20]],[[37,14],[37,20]],["serv_ctrl"],["variable","wire"]],["pc",[[39,3],[39,32]],[[39,14],[39,16]],["serv_ctrl"],["variable","wire"]],["new_pc",[[41,3],[41,20]],[[41,14],[41,20]],["serv_ctrl"],["variable","wire"]],["offset_a",[[43,3],[43,22]],[[43,14],[43,22]],["serv_ctrl"],["variable","wire"]],["offset_b",[[44,3],[44,22]],[[44,14],[44,22]],["serv_ctrl"],["variable","wire"]]]]]]],null,0]],["/home/paulblume/jku/BA/serv/build/servant_1.2.1/lint-verilator/src/serv_1.2.1/rtl/serv_decode.v",[[[[[["serv_decode",[[1,0],[63,33]],[[1,7],[1,18]],[],["module"]],[364,9]],[[["PRE_REGISTER",[[2,4],[2,36]],[[2,20],[2,32]],["serv_decode"],["parameter-port","parameter"]],["MDU",[[3,4],[3,27]],[[3,20],[3,23]],["serv_decode"],["parameter-port","parameter"]],["clk",[[5,3],[5,24]],[[5,21],[5,24]],["serv_decode"],["port","wire"]],["i_wb_rdt",[[7,3],[7,29]],[[7,21],[7,29]],["serv_decode"],["port","wire"]],["i_wb_en",[[8,3],[8,28]],[[8,21],[8,28]],["serv_decode"],["port","wire"]],["o_sh_right",[[10,3],[10,30]],[[10,20],[10,30]],["serv_decode"],["port","reg"]],["o_bne_or_bge",[[11,3],[11,32]],[[11,20],[11,32]],["serv_decode"],["port","reg"]],["o_cond_branch",[[12,3],[12,33]],[[12,20],[12,33]],["serv_decode"],["port","reg"]],["o_e_op",[[13,3],[13,26]],[[13,20],[13,26]],["serv_decode"],["port","reg"]],["o_ebreak",[[14,3],[14,28]],[[14,20],[14,28]],["serv_decode"],["port","reg"]],["o_branch_op",[[15,3],[15,31]],[[15,20],[15,31]],["serv_decode"],["port","reg"]],["o_shift_op",[[16,3],[16,30]],[[16,20],[16,30]],["serv_decode"],["port","reg"]],["o_slt_or_branch",[[17,3],[17,35]],[[17,20],[17,35]],["serv_decode"],["port","reg"]],["o_rd_op",[[18,3],[18,27]],[[18,20],[18,27]],["serv_decode"],["port","reg"]],["o_two_stage_op",[[19,3],[19,34]],[[19,20],[19,34]],["serv_decode"],["port","reg"]],["o_dbus_en",[[20,3],[20,29]],[[20,20],[20,29]],["serv_decode"],["port","reg"]],["o_mdu_op",[[22,3],[22,28]],[[22,20],[22,28]],["serv_decode"],["port","reg"]],["o_ext_funct3",[[24,3],[24,32]],[[24,20],[24,32]],["serv_decode"],["port","reg"]],["o_bufreg_rs1_en",[[26,3],[26,35]],[[26,20],[26,35]],["serv_decode"],["port","reg"]],["o_bufreg_imm_en",[[27,3],[27,35]],[[27,20],[27,35]],["serv_decode"],["port","reg"]],["o_bufreg_clr_lsb",[[28,3],[28,36]],[[28,20],[28,36]],["serv_decode"],["port","reg"]],["o_bufreg_sh_signed",[[29,3],[29,38]],[[29,20],[29,38]],["serv_decode"],["port","reg"]],["o_ctrl_jal_or_jalr",[[31,3],[31,38]],[[31,20],[31,38]],["serv_decode"],["port","reg"]],["o_ctrl_utype",[[32,3],[32,32]],[[32,20],[32,32]],["serv_decode"],["port","reg"]],["o_ctrl_pc_rel",[[33,3],[33,33]],[[33,20],[33,33]],["serv_decode"],["port","reg"]],["o_ctrl_mret",[[34,3],[34,31]],[[34,20],[34,31]],["serv_decode"],["port","reg"]],["o_alu_sub",[[36,3],[36,29]],[[36,20],[36,29]],["serv_decode"],["port","reg"]],["o_alu_bool_op",[[37,3],[37,33]],[[37,20],[37,33]],["serv_decode"],["port","reg"]],["o_alu_cmp_eq",[[38,3],[38,32]],[[38,20],[38,32]],["serv_decode"],["port","reg"]],["o_alu_cmp_sig",[[39,3],[39,33]],[[39,20],[39,33]],["serv_decode"],["port","reg"]],["o_alu_rd_sel",[[40,3],[40,32]],[[40,20],[40,32]],["serv_decode"],["port","reg"]],["o_mem_signed",[[42,3],[42,32]],[[42,20],[42,32]],["serv_decode"],["port","reg"]],["o_mem_word",[[43,3],[43,30]],[[43,20],[43,30]],["serv_decode"],["port","reg"]],["o_mem_half",[[44,3],[44,30]],[[44,20],[44,30]],["serv_decode"],["port","reg"]],["o_mem_cmd",[[45,3],[45,29]],[[45,20],[45,29]],["serv_decode"],["port","reg"]],["o_csr_en",[[47,3],[47,28]],[[47,20],[47,28]],["serv_decode"],["port","reg"]],["o_csr_addr",[[48,3],[48,30]],[[48,20],[48,30]],["serv_decode"],["port","reg"]],["o_csr_mstatus_en",[[49,3],[49,36]],[[49,20],[49,36]],["serv_decode"],["port","reg"]],["o_csr_mie_en",[[50,3],[50,32]],[[50,20],[50,32]],["serv_decode"],["port","reg"]],["o_csr_mcause_en",[[51,3],[51,35]],[[51,20],[51,35]],["serv_decode"],["port","reg"]],["o_csr_source",[[52,3],[52,32]],[[52,20],[52,32]],["serv_decode"],["port","reg"]],["o_csr_d_sel",[[53,3],[53,31]],[[53,20],[53,31]],["serv_decode"],["port","reg"]],["o_csr_imm_en",[[54,3],[54,32]],[[54,20],[54,32]],["serv_decode"],["port","reg"]],["o_mtval_pc",[[55,3],[55,30]],[[55,20],[55,30]],["serv_decode"],["port","reg"]],["o_immdec_ctrl",[[57,3],[57,33]],[[57,20],[57,33]],["serv_decode"],["port","reg"]],["o_immdec_en",[[58,3],[58,31]],[[58,20],[58,31]],["serv_decode"],["port","reg"]],["o_op_b_source",[[59,3],[59,33]],[[59,20],[59,33]],["serv_decode"],["port","reg"]],["o_rd_mem_en",[[61,3],[61,31]],[[61,20],[61,31]],["serv_decode"],["port","reg"]],["o_rd_csr_en",[[62,3],[62,31]],[[62,20],[62,31]],["serv_decode"],["port","reg"]],["o_rd_alu_en",[[63,3],[63,31]],[[63,20],[63,31]],["serv_decode"],["port","reg"]],["opcode",[[65,3],[65,19]],[[65,13],[65,19]],["serv_decode"],["variable","reg"]],["funct3",[[66,3],[66,19]],[[66,13],[66,19]],["serv_decode"],["variable","reg"]],["op20",[[67,3],[67,18]],[[67,14],[67,18]],["serv_decode"],["variable","reg"]],["op21",[[68,3],[68,18]],[[68,14],[68,18]],["serv_decode"],["variable","reg"]],["op22",[[69,3],[69,18]],[[69,14],[69,18]],["serv_decode"],["variable","reg"]],["op26",[[70,3],[70,18]],[[70,14],[70,18]],["serv_decode"],["variable","reg"]],["imm25",[[72,3],[72,18]],[[72,13],[72,18]],["serv_decode"],["variable","reg"]],["imm30",[[73,3],[73,18]],[[73,13],[73,18]],["serv_decode"],["variable","reg"]],["co_mdu_op",[[75,3],[75,58]],[[75,8],[75,17]],["serv_decode"],["variable","wire"]],["co_two_stage_op",[[77,3],[79,63]],[[77,8],[77,23]],["serv_decode"],["variable","wire"]],["co_shift_op",[[80,3],[80,59]],[[80,8],[80,19]],["serv_decode"],["variable","wire"]],["co_slt_or_branch",[[81,3],[81,124]],[[81,8],[81,24]],["serv_decode"],["variable","wire"]],["co_branch_op",[[82,3],[82,32]],[[82,8],[82,20]],["serv_decode"],["variable","wire"]],["co_dbus_en",[[83,3],[83,47]],[[83,8],[83,18]],["serv_decode"],["variable","wire"]],["co_mtval_pc",[[84,3],[84,33]],[[84,8],[84,19]],["serv_decode"],["variable","wire"]],["co_mem_word",[[85,3],[85,33]],[[85,8],[85,19]],["serv_decode"],["variable","wire"]],["co_rd_alu_en",[[86,3],[86,72]],[[86,8],[86,20]],["serv_decode"],["variable","wire"]],["co_rd_mem_en",[[87,3],[87,61]],[[87,8],[87,20]],["serv_decode"],["variable","wire"]],["co_ext_funct3",[[88,3],[88,36]],[[88,14],[88,27]],["serv_decode"],["variable","wire"]],["co_bufreg_rs1_en",[[94,3],[94,64]],[[94,8],[94,24]],["serv_decode"],["variable","wire"]],["co_bufreg_imm_en",[[95,3],[95,37]],[[95,8],[95,24]],["serv_decode"],["variable","wire"]],["co_bufreg_clr_lsb",[[100,3],[100,89]],[[100,8],[100,25]],["serv_decode"],["variable","wire"]],["co_cond_branch",[[105,3],[105,35]],[[105,8],[105,22]],["serv_decode"],["variable","wire"]],["co_ctrl_utype",[[107,3],[107,64]],[[107,8],[107,21]],["serv_decode"],["variable","wire"]],["co_ctrl_jal_or_jalr",[[108,3],[108,51]],[[108,8],[108,27]],["serv_decode"],["variable","wire"]],["co_ctrl_pc_rel",[[113,3],[116,48]],[[113,8],[113,22]],["serv_decode"],["variable","wire"]],["co_rd_op",[[120,3],[122,60]],[[120,8],[120,16]],["serv_decode"],["variable","wire"]],["co_sh_right",[[128,3],[128,33]],[[128,8],[128,19]],["serv_decode"],["variable","wire"]],["co_bne_or_bge",[[129,3],[129,33]],[[129,8],[129,21]],["serv_decode"],["variable","wire"]],["csr_op",[[132,3],[132,50]],[[132,8],[132,14]],["serv_decode"],["variable","wire"]],["co_ebreak",[[136,3],[136,24]],[[136,8],[136,17]],["serv_decode"],["variable","wire"]],["co_ctrl_mret",[[141,3],[141,64]],[[141,8],[141,20]],["serv_decode"],["variable","wire"]],["co_e_op",[[144,3],[144,60]],[[144,8],[144,15]],["serv_decode"],["variable","wire"]],["co_bufreg_sh_signed",[[148,3],[148,35]],[[148,8],[148,27]],["serv_decode"],["variable","wire"]],["co_alu_sub",[[160,3],[160,76]],[[160,8],[160,18]],["serv_decode"],["variable","wire"]],["csr_valid",[[185,3],[185,41]],[[185,8],[185,17]],["serv_decode"],["variable","wire"]],["co_rd_csr_en",[[187,3],[187,29]],[[187,8],[187,20]],["serv_decode"],["variable","wire"]],["co_csr_en",[[189,3],[189,46]],[[189,8],[189,17]],["serv_decode"],["variable","wire"]],["co_csr_mstatus_en",[[190,3],[190,50]],[[190,8],[190,25]],["serv_decode"],["variable","wire"]],["co_csr_mie_en",[[191,3],[191,58]],[[191,8],[191,21]],["serv_decode"],["variable","wire"]],["co_csr_mcause_en",[[192,3],[192,58]],[[192,8],[192,24]],["serv_decode"],["variable","wire"]],["co_csr_source",[[194,3],[194,41]],[[194,14],[194,27]],["serv_decode"],["variable","wire"]],["co_csr_d_sel",[[195,3],[195,32]],[[195,8],[195,20]],["serv_decode"],["variable","wire"]],["co_csr_imm_en",[[196,3],[196,57]],[[196,8],[196,21]],["serv_decode"],["variable","wire"]],["co_csr_addr",[[197,3],[197,55]],[[197,14],[197,25]],["serv_decode"],["variable","wire"]],["co_alu_cmp_eq",[[199,3],[199,44]],[[199,8],[199,21]],["serv_decode"],["variable","wire"]],["co_alu_cmp_sig",[[201,3],[201,77]],[[201,8],[201,22]],["serv_decode"],["variable","wire"]],["co_mem_cmd",[[203,3],[203,31]],[[203,8],[203,18]],["serv_decode"],["variable","wire"]],["co_mem_signed",[[204,3],[204,34]],[[204,8],[204,21]],["serv_decode"],["variable","wire"]],["co_mem_half",[[205,3],[205,33]],[[205,8],[205,19]],["serv_decode"],["variable","wire"]],["co_alu_bool_op",[[207,3],[207,42]],[[207,14],[207,28]],["serv_decode"],["variable","wire"]],["co_immdec_ctrl",[[209,3],[209,28]],[[209,14],[209,28]],["serv_decode"],["variable","wire"]],["co_immdec_en",[[219,3],[219,26]],[[219,14],[219,26]],["serv_decode"],["variable","wire"]],["co_alu_rd_sel",[[225,3],[225,27]],[[225,14],[225,27]],["serv_decode"],["variable","wire"]],["co_op_b_source",[[232,3],[232,34]],[[232,8],[232,22]],["serv_decode"],["variable","wire"]]]]]]],null,0]],["/home/paulblume/jku/BA/serv/build/servant_1.2.1/lint-verilator/src/serv_1.2.1/rtl/serv_immdec.v",[[[[[["serv_immdec",[[1,0],[20,31]],[[1,7],[1,18]],[],["module"]],[94,9]],[[["SHARED_RFADDR_IMM_REGS",[[2,4],[2,40]],[[2,14],[2,36]],["serv_immdec"],["parameter-port","parameter"]],["i_clk",[[4,3],[4,25]],[[4,20],[4,25]],["serv_immdec"],["port","wire"]],["i_cnt_en",[[6,3],[6,28]],[[6,20],[6,28]],["serv_immdec"],["port","wire"]],["i_cnt_done",[[7,3],[7,30]],[[7,20],[7,30]],["serv_immdec"],["port","wire"]],["i_immdec_en",[[9,3],[9,32]],[[9,21],[9,32]],["serv_immdec"],["port","wire"]],["i_csr_imm_en",[[10,3],[10,32]],[[10,20],[10,32]],["serv_immdec"],["port","wire"]],["i_ctrl",[[11,3],[11,27]],[[11,21],[11,27]],["serv_immdec"],["port","wire"]],["o_rd_addr",[[12,3],[12,30]],[[12,21],[12,30]],["serv_immdec"],["port","wire"]],["o_rs1_addr",[[13,3],[13,31]],[[13,21],[13,31]],["serv_immdec"],["port","wire"]],["o_rs2_addr",[[14,3],[14,31]],[[14,21],[14,31]],["serv_immdec"],["port","wire"]],["o_csr_imm",[[16,3],[16,30]],[[16,21],[16,30]],["serv_immdec"],["port","wire"]],["o_imm",[[17,3],[17,26]],[[17,21],[17,26]],["serv_immdec"],["port","wire"]],["i_wb_en",[[19,3],[19,27]],[[19,20],[19,27]],["serv_immdec"],["port","wire"]],["i_wb_rdt",[[20,3],[20,29]],[[20,21],[20,29]],["serv_immdec"],["port","wire"]],["imm31",[[22,3],[22,19]],[[22,14],[22,19]],["serv_immdec"],["variable","reg"]],["imm19_12_20",[[24,3],[24,25]],[[24,14],[24,25]],["serv_immdec"],["variable","reg"]],["imm7",[[25,3],[25,18]],[[25,14],[25,18]],["serv_immdec"],["variable","reg"]],["imm30_25",[[26,3],[26,22]],[[26,14],[26,22]],["serv_immdec"],["variable","reg"]],["imm24_20",[[27,3],[27,22]],[[27,14],[27,22]],["serv_immdec"],["variable","reg"]],["imm11_7",[[28,3],[28,21]],[[28,14],[28,21]],["serv_immdec"],["variable","reg"]],["signbit",[[32,3],[32,45]],[[32,14],[32,21]],["serv_immdec"],["variable","wire"]],["rd_addr",[[60,2],[60,20]],[[60,13],[60,20]],["serv_immdec"],["variable","reg"]],["rs1_addr",[[61,2],[61,21]],[[61,13],[61,21]],["serv_immdec"],["variable","reg"]],["rs2_addr",[[62,2],[62,21]],[[62,13],[62,21]],["serv_immdec"],["variable","reg"]]]]]]],null,0]],["/home/paulblume/jku/BA/serv/build/servant_1.2.1/lint-verilator/src/serv_1.2.1/rtl/serv_mem_if.v",[[[[[["serv_mem_if",[[1,0],[20,31]],[[1,7],[1,18]],[],["module"]],[64,9]],[[["WITH_CSR",[[2,4],[2,32]],[[2,20],[2,28]],["serv_mem_if"],["parameter-port","parameter"]],["i_clk",[[4,3],[4,25]],[[4,20],[4,25]],["serv_mem_if"],["port","wire"]],["i_bytecnt",[[6,3],[6,30]],[[6,21],[6,30]],["serv_mem_if"],["port","wire"]],["i_lsb",[[7,3],[7,26]],[[7,21],[7,26]],["serv_mem_if"],["port","wire"]],["o_byte_valid",[[8,3],[8,33]],[[8,21],[8,33]],["serv_mem_if"],["port","wire"]],["o_misalign",[[9,3],[9,31]],[[9,21],[9,31]],["serv_mem_if"],["port","wire"]],["i_signed",[[11,3],[11,28]],[[11,20],[11,28]],["serv_mem_if"],["port","wire"]],["i_word",[[12,3],[12,26]],[[12,20],[12,26]],["serv_mem_if"],["port","wire"]],["i_half",[[13,3],[13,26]],[[13,20],[13,26]],["serv_mem_if"],["port","wire"]],["i_mdu_op",[[15,3],[15,28]],[[15,20],[15,28]],["serv_mem_if"],["port","wire"]],["i_bufreg2_q",[[17,3],[17,31]],[[17,20],[17,31]],["serv_mem_if"],["port","wire"]],["o_rd",[[18,3],[18,25]],[[18,21],[18,25]],["serv_mem_if"],["port","wire"]],["o_wb_sel",[[20,3],[20,29]],[[20,21],[20,29]],["serv_mem_if"],["port","wire"]],["signbit",[[22,3],[22,24]],[[22,17],[22,24]],["serv_mem_if"],["variable","reg"]],["dat_valid",[[39,3],[43,25]],[[39,8],[39,17]],["serv_mem_if"],["variable","wire"]]]]]]],null,0]],["/home/paulblume/jku/BA/serv/build/servant_1.2.1/lint-verilator/src/serv_1.2.1/rtl/serv_rf_if.v",[[[[[["serv_rf_if",[[1,0],[45,30]],[[1,7],[1,17]],[],["module"]],[148,9]],[[["WITH_CSR",[[2,4],[2,26]],[[2,14],[2,22]],["serv_rf_if"],["parameter-port","parameter"]],["i_cnt_en",[[4,3],[4,30]],[[4,22],[4,30]],["serv_rf_if"],["port","wire"]],["o_wreg0",[[5,3],[5,37]],[[5,30],[5,37]],["serv_rf_if"],["port","wire"]],["o_wreg1",[[6,3],[6,37]],[[6,30],[6,37]],["serv_rf_if"],["port","wire"]],["o_wen0",[[7,3],[7,29]],[[7,23],[7,29]],["serv_rf_if"],["port","wire"]],["o_wen1",[[8,3],[8,29]],[[8,23],[8,29]],["serv_rf_if"],["port","wire"]],["o_wdata0",[[9,3],[9,31]],[[9,23],[9,31]],["serv_rf_if"],["port","wire"]],["o_wdata1",[[10,3],[10,31]],[[10,23],[10,31]],["serv_rf_if"],["port","wire"]],["o_rreg0",[[11,3],[11,37]],[[11,30],[11,37]],["serv_rf_if"],["port","wire"]],["o_rreg1",[[12,3],[12,37]],[[12,30],[12,37]],["serv_rf_if"],["port","wire"]],["i_rdata0",[[13,3],[13,30]],[[13,22],[13,30]],["serv_rf_if"],["port","wire"]],["i_rdata1",[[14,3],[14,30]],[[14,22],[14,30]],["serv_rf_if"],["port","wire"]],["i_trap",[[17,3],[17,28]],[[17,22],[17,28]],["serv_rf_if"],["port","wire"]],["i_mret",[[18,3],[18,28]],[[18,22],[18,28]],["serv_rf_if"],["port","wire"]],["i_mepc",[[19,3],[19,28]],[[19,22],[19,28]],["serv_rf_if"],["port","wire"]],["i_mtval_pc",[[20,3],[20,32]],[[20,22],[20,32]],["serv_rf_if"],["port","wire"]],["i_bufreg_q",[[21,3],[21,32]],[[21,22],[21,32]],["serv_rf_if"],["port","wire"]],["i_bad_pc",[[22,3],[22,30]],[[22,22],[22,30]],["serv_rf_if"],["port","wire"]],["o_csr_pc",[[23,3],[23,31]],[[23,23],[23,31]],["serv_rf_if"],["port","wire"]],["i_csr_en",[[25,3],[25,30]],[[25,22],[25,30]],["serv_rf_if"],["port","wire"]],["i_csr_addr",[[26,3],[26,37]],[[26,27],[26,37]],["serv_rf_if"],["port","wire"]],["i_csr",[[27,3],[27,27]],[[27,22],[27,27]],["serv_rf_if"],["port","wire"]],["o_csr",[[28,3],[28,28]],[[28,23],[28,28]],["serv_rf_if"],["port","wire"]],["i_rd_wen",[[30,3],[30,30]],[[30,22],[30,30]],["serv_rf_if"],["port","wire"]],["i_rd_waddr",[[31,3],[31,37]],[[31,27],[31,37]],["serv_rf_if"],["port","wire"]],["i_ctrl_rd",[[32,3],[32,31]],[[32,22],[32,31]],["serv_rf_if"],["port","wire"]],["i_alu_rd",[[33,3],[33,30]],[[33,22],[33,30]],["serv_rf_if"],["port","wire"]],["i_rd_alu_en",[[34,3],[34,33]],[[34,22],[34,33]],["serv_rf_if"],["port","wire"]],["i_csr_rd",[[35,3],[35,30]],[[35,22],[35,30]],["serv_rf_if"],["port","wire"]],["i_rd_csr_en",[[36,3],[36,33]],[[36,22],[36,33]],["serv_rf_if"],["port","wire"]],["i_mem_rd",[[37,3],[37,30]],[[37,22],[37,30]],["serv_rf_if"],["port","wire"]],["i_rd_mem_en",[[38,3],[38,33]],[[38,22],[38,33]],["serv_rf_if"],["port","wire"]],["i_rs1_raddr",[[41,3],[41,38]],[[41,27],[41,38]],["serv_rf_if"],["port","wire"]],["o_rs1",[[42,3],[42,28]],[[42,23],[42,28]],["serv_rf_if"],["port","wire"]],["i_rs2_raddr",[[44,3],[44,38]],[[44,27],[44,38]],["serv_rf_if"],["port","wire"]],["o_rs2",[[45,3],[45,28]],[[45,23],[45,28]],["serv_rf_if"],["port","wire"]],["rd_wen",[[52,3],[52,47]],[[52,14],[52,20]],["serv_rf_if"],["variable","wire"]],["rd",[[122,6],[124,29]],[[122,17],[122,19]],["serv_rf_if"],["variable","wire"]],["mtval",[[61,3],[61,56]],[[61,14],[61,19]],["serv_rf_if"],["variable","wire"]],["sel_rs2",[[111,3],[111,47]],[[111,8],[111,15]],["serv_rf_if"],["variable","wire"]]]]]]],null,0]],["/home/paulblume/jku/BA/serv/build/servant_1.2.1/lint-verilator/src/serv_1.2.1/rtl/serv_rf_ram_if.v",[[[[[["serv_rf_ram_if",[[1,0],[29,37]],[[1,7],[1,21]],[],["module"]],[149,9]],[[["width",[[2,4],[2,21]],[[2,14],[2,19]],["serv_rf_ram_if"],["parameter-port","parameter"]],["reset_strategy",[[3,4],[3,35]],[[3,14],[3,28]],["serv_rf_ram_if"],["parameter-port","parameter"]],["csr_regs",[[4,4],[4,24]],[[4,14],[4,22]],["serv_rf_ram_if"],["parameter-port","parameter"]],["depth",[[5,4],[5,42]],[[5,14],[5,19]],["serv_rf_ram_if"],["parameter-port","parameter"]],["l2w",[[6,4],[6,33]],[[6,14],[6,17]],["serv_rf_ram_if"],["parameter-port","parameter"]],["i_clk",[[9,3],[9,23]],[[9,18],[9,23]],["serv_rf_ram_if"],["port","wire"]],["i_rst",[[10,3],[10,23]],[[10,18],[10,23]],["serv_rf_ram_if"],["port","wire"]],["i_wreq",[[11,3],[11,24]],[[11,18],[11,24]],["serv_rf_ram_if"],["port","wire"]],["i_rreq",[[12,3],[12,24]],[[12,18],[12,24]],["serv_rf_ram_if"],["port","wire"]],["o_ready",[[13,3],[13,26]],[[13,19],[13,26]],["serv_rf_ram_if"],["port","wire"]],["i_wreg0",[[14,3],[14,47]],[[14,40],[14,47]],["serv_rf_ram_if"],["port","wire"]],["i_wreg1",[[15,3],[15,47]],[[15,40],[15,47]],["serv_rf_ram_if"],["port","wire"]],["i_wen0",[[16,3],[16,24]],[[16,18],[16,24]],["serv_rf_ram_if"],["port","wire"]],["i_wen1",[[17,3],[17,24]],[[17,18],[17,24]],["serv_rf_ram_if"],["port","wire"]],["i_wdata0",[[18,3],[18,26]],[[18,18],[18,26]],["serv_rf_ram_if"],["port","wire"]],["i_wdata1",[[19,3],[19,26]],[[19,18],[19,26]],["serv_rf_ram_if"],["port","wire"]],["i_rreg0",[[20,3],[20,47]],[[20,40],[20,47]],["serv_rf_ram_if"],["port","wire"]],["i_rreg1",[[21,3],[21,47]],[[21,40],[21,47]],["serv_rf_ram_if"],["port","wire"]],["o_rdata0",[[22,3],[22,27]],[[22,19],[22,27]],["serv_rf_ram_if"],["port","wire"]],["o_rdata1",[[23,3],[23,27]],[[23,19],[23,27]],["serv_rf_ram_if"],["port","wire"]],["o_waddr",[[25,3],[25,43]],[[25,36],[25,43]],["serv_rf_ram_if"],["port","wire"]],["o_wdata",[[26,3],[26,36]],[[26,29],[26,36]],["serv_rf_ram_if"],["port","wire"]],["o_wen",[[27,3],[27,24]],[[27,19],[27,24]],["serv_rf_ram_if"],["port","wire"]],["o_raddr",[[28,3],[28,43]],[[28,36],[28,43]],["serv_rf_ram_if"],["port","wire"]],["i_rdata",[[29,3],[29,35]],[[29,28],[29,35]],["serv_rf_ram_if"],["port","wire"]],["rgnt",[[31,3],[31,18]],[[31,14],[31,18]],["serv_rf_ram_if"],["variable","reg"]],["rcnt",[[33,3],[33,20]],[[33,16],[33,20]],["serv_rf_ram_if"],["variable","reg"]],["wcnt",[[39,3],[39,24]],[[39,20],[39,24]],["serv_rf_ram_if"],["variable","wire"]],["wdata0_r",[[41,3],[41,29]],[[41,21],[41,29]],["serv_rf_ram_if"],["variable","reg"]],["wdata1_r",[[42,3],[42,29]],[[42,21],[42,29]],["serv_rf_ram_if"],["variable","reg"]],["wen0_r",[[44,3],[44,20]],[[44,14],[44,20]],["serv_rf_ram_if"],["variable","reg"]],["wen1_r",[[45,3],[45,20]],[[45,14],[45,20]],["serv_rf_ram_if"],["variable","reg"]],["wtrig0",[[46,3],[46,20]],[[46,14],[46,20]],["serv_rf_ram_if"],["variable","wire"]],["wtrig1",[[47,3],[47,20]],[[47,14],[47,20]],["serv_rf_ram_if"],["variable","wire"]],["wtrig0_r",[[53,6],[53,18]],[[53,10],[53,18]],["serv_rf_ram_if"],["variable","reg"]],["wreg",[[64,3],[64,68]],[[64,34],[64,38]],["serv_rf_ram_if"],["variable","wire"]],["rtrig0",[[94,3],[94,17]],[[94,11],[94,17]],["serv_rf_ram_if"],["variable","wire"]],["rtrig1",[[95,3],[95,17]],[[95,11],[95,17]],["serv_rf_ram_if"],["variable","reg"]],["rreg",[[97,3],[97,67]],[[97,34],[97,38]],["serv_rf_ram_if"],["variable","wire"]],["rdata0",[[104,3],[104,26]],[[104,20],[104,26]],["serv_rf_ram_if"],["variable","reg"]],["rdata1",[[105,3],[105,26]],[[105,20],[105,26]],["serv_rf_ram_if"],["variable","reg"]],["rreq_r",[[112,3],[112,20]],[[112,14],[112,20]],["serv_rf_ram_if"],["variable","reg"]]]]]]],null,0]],["/home/paulblume/jku/BA/serv/build/servant_1.2.1/lint-verilator/src/serv_1.2.1/rtl/serv_rf_ram.v",[[[[[["serv_rf_ram",[[0,0],[9,41]],[[0,7],[0,18]],[],["module"]],[43,9]],[[["width",[[1,4],[1,21]],[[1,14],[1,19]],["serv_rf_ram"],["parameter-port","parameter"]],["csr_regs",[[2,4],[2,24]],[[2,14],[2,22]],["serv_rf_ram"],["parameter-port","parameter"]],["depth",[[3,4],[3,42]],[[3,14],[3,19]],["serv_rf_ram"],["parameter-port","parameter"]],["i_clk",[[4,4],[4,20]],[[4,15],[4,20]],["serv_rf_ram"],["port","wire"]],["i_waddr",[[5,4],[5,42]],[[5,35],[5,42]],["serv_rf_ram"],["port","wire"]],["i_wdata",[[6,4],[6,38]],[[6,31],[6,38]],["serv_rf_ram"],["port","wire"]],["i_wen",[[7,4],[7,26]],[[7,21],[7,26]],["serv_rf_ram"],["port","wire"]],["i_raddr",[[8,4],[8,42]],[[8,35],[8,42]],["serv_rf_ram"],["port","wire"]],["o_rdata",[[9,4],[9,39]],[[9,32],[9,39]],["serv_rf_ram"],["port","wire"]],["memory",[[11,3],[11,42]],[[11,24],[11,30]],["serv_rf_ram"],["variable","reg"]],["rdata",[[12,3],[12,29]],[[12,24],[12,29]],["serv_rf_ram"],["variable","reg"]],["regzero",[[30,3],[30,14]],[[30,7],[30,14]],["serv_rf_ram"],["variable","reg"]]]]]]],null,0]],["/home/paulblume/jku/BA/serv/build/servant_1.2.1/lint-verilator/src/serv_1.2.1/rtl/serv_rf_top.v",[[[[[["serv_rf_top",[[2,0],[78,35]],[[2,7],[2,18]],[],["module"]],[212,21]],[[["RESET_PC",[[3,4],[3,30]],[[3,14],[3,22]],["serv_rf_top"],["parameter-port","parameter"]],["COMPRESSED",[[7,4],[7,34]],[[7,20],[7,30]],["serv_rf_top"],["parameter-port","parameter"]],["ALIGN",[[12,4],[12,38]],[[12,20],[12,25]],["serv_rf_top"],["parameter-port","parameter"]],["MDU",[[16,4],[16,27]],[[16,20],[16,23]],["serv_rf_top"],["parameter-port","parameter"]],["PRE_REGISTER",[[21,4],[21,30]],[[21,14],[21,26]],["serv_rf_top"],["parameter-port","parameter"]],["RESET_STRATEGY",[[28,4],[28,37]],[[28,14],[28,28]],["serv_rf_top"],["parameter-port","parameter"]],["WITH_CSR",[[29,4],[29,26]],[[29,14],[29,22]],["serv_rf_top"],["parameter-port","parameter"]],["RF_WIDTH",[[30,4],[30,26]],[[30,14],[30,22]],["serv_rf_top"],["parameter-port","parameter"]],["RF_L2D",[[31,1],[31,59]],[[31,11],[31,17]],["serv_rf_top"],["parameter-port","parameter"]],["clk",[[33,3],[33,24]],[[33,21],[33,24]],["serv_rf_top"],["port","wire"]],["i_rst",[[34,3],[34,26]],[[34,21],[34,26]],["serv_rf_top"],["port","wire"]],["i_timer_irq",[[35,3],[35,32]],[[35,21],[35,32]],["serv_rf_top"],["port","wire"]],["o_ibus_adr",[[59,3],[59,32]],[[59,22],[59,32]],["serv_rf_top"],["port","wire"]],["o_ibus_cyc",[[60,3],[60,32]],[[60,22],[60,32]],["serv_rf_top"],["port","wire"]],["i_ibus_rdt",[[61,3],[61,32]],[[61,22],[61,32]],["serv_rf_top"],["port","wire"]],["i_ibus_ack",[[62,3],[62,31]],[[62,21],[62,31]],["serv_rf_top"],["port","wire"]],["o_dbus_adr",[[63,3],[63,32]],[[63,22],[63,32]],["serv_rf_top"],["port","wire"]],["o_dbus_dat",[[64,3],[64,32]],[[64,22],[64,32]],["serv_rf_top"],["port","wire"]],["o_dbus_sel",[[65,3],[65,32]],[[65,22],[65,32]],["serv_rf_top"],["port","wire"]],["o_dbus_we",[[66,3],[66,31]],[[66,22],[66,31]],["serv_rf_top"],["port","wire"]],["o_dbus_cyc",[[67,3],[67,32]],[[67,22],[67,32]],["serv_rf_top"],["port","wire"]],["i_dbus_rdt",[[68,3],[68,32]],[[68,22],[68,32]],["serv_rf_top"],["port","wire"]],["i_dbus_ack",[[69,3],[69,31]],[[69,21],[69,31]],["serv_rf_top"],["port","wire"]],["o_ext_rs1",[[72,3],[72,31]],[[72,22],[72,31]],["serv_rf_top"],["port","wire"]],["o_ext_rs2",[[73,3],[73,31]],[[73,22],[73,31]],["serv_rf_top"],["port","wire"]],["o_ext_funct3",[[74,3],[74,34]],[[74,22],[74,34]],["serv_rf_top"],["port","wire"]],["i_ext_rd",[[75,3],[75,30]],[[75,22],[75,30]],["serv_rf_top"],["port","wire"]],["i_ext_ready",[[76,3],[76,33]],[[76,22],[76,33]],["serv_rf_top"],["port","wire"]],["o_mdu_valid",[[78,3],[78,33]],[[78,22],[78,33]],["serv_rf_top"],["port","wire"]],["CSR_REGS",[[80,3],[80,36]],[[80,14],[80,22]],["serv_rf_top"],["localparam"]],["rf_wreq",[[82,3],[82,22]],[[82,15],[82,22]],["serv_rf_top"],["variable","wire"]],["rf_rreq",[[83,3],[83,22]],[[83,15],[83,22]],["serv_rf_top"],["variable","wire"]],["wreg0",[[84,3],[84,28]],[[84,23],[84,28]],["serv_rf_top"],["variable","wire"]],["wreg1",[[85,3],[85,28]],[[85,23],[85,28]],["serv_rf_top"],["variable","wire"]],["wen0",[[86,3],[86,19]],[[86,15],[86,19]],["serv_rf_top"],["variable","wire"]],["wen1",[[87,3],[87,19]],[[87,15],[87,19]],["serv_rf_top"],["variable","wire"]],["wdata0",[[88,3],[88,21]],[[88,15],[88,21]],["serv_rf_top"],["variable","wire"]],["wdata1",[[89,3],[89,21]],[[89,15],[89,21]],["serv_rf_top"],["variable","wire"]],["rreg0",[[90,3],[90,28]],[[90,23],[90,28]],["serv_rf_top"],["variable","wire"]],["rreg1",[[91,3],[91,28]],[[91,23],[91,28]],["serv_rf_top"],["variable","wire"]],["rf_ready",[[92,3],[92,23]],[[92,15],[92,23]],["serv_rf_top"],["variable","wire"]],["rdata0",[[93,3],[93,21]],[[93,15],[93,21]],["serv_rf_top"],["variable","wire"]],["rdata1",[[94,3],[94,21]],[[94,15],[94,21]],["serv_rf_top"],["variable","wire"]],["waddr",[[96,3],[96,28]],[[96,23],[96,28]],["serv_rf_top"],["variable","wire"]],["wdata",[[97,3],[97,28]],[[97,23],[97,28]],["serv_rf_top"],["variable","wire"]],["wen",[[98,3],[98,19]],[[98,16],[98,19]],["serv_rf_top"],["variable","wire"]],["raddr",[[99,3],[99,28]],[[99,23],[99,28]],["serv_rf_top"],["variable","wire"]],["rdata",[[100,3],[100,28]],[[100,23],[100,28]],["serv_rf_top"],["variable","wire"]],["rf_ram_if",[[102,3],[126,24]],[[106,3],[106,12]],["serv_rf_top"],["instance","serv_rf_ram_if"]],["rf_ram",[[128,3],[137,23]],[[131,3],[131,9]],["serv_rf_top"],["instance","serv_rf_ram"]],["cpu",[[139,3],[209,34]],[[147,3],[147,6]],["serv_rf_top"],["instance","serv_top"]]]]]]],null,0]],["/home/paulblume/jku/BA/serv/build/servant_1.2.1/lint-verilator/src/serv_1.2.1/rtl/serv_state.v",[[[[[["serv_state",[[0,0],[55,33]],[[0,7],[0,17]],[],["module"]],[203,9]],[[["RESET_STRATEGY",[[1,4],[1,37]],[[1,14],[1,28]],["serv_state"],["parameter-port","parameter"]],["WITH_CSR",[[2,4],[2,32]],[[2,20],[2,28]],["serv_state"],["parameter-port","parameter"]],["ALIGN",[[3,4],[3,28]],[[3,20],[3,25]],["serv_state"],["parameter-port","parameter"]],["MDU",[[4,4],[4,27]],[[4,20],[4,23]],["serv_state"],["parameter-port","parameter"]],["i_clk",[[6,3],[6,25]],[[6,20],[6,25]],["serv_state"],["port","wire"]],["i_rst",[[7,3],[7,25]],[[7,20],[7,25]],["serv_state"],["port","wire"]],["i_new_irq",[[9,3],[9,29]],[[9,20],[9,29]],["serv_state"],["port","wire"]],["i_alu_cmp",[[10,3],[10,29]],[[10,20],[10,29]],["serv_state"],["port","wire"]],["o_init",[[11,3],[11,27]],[[11,21],[11,27]],["serv_state"],["port","wire"]],["o_cnt_en",[[12,3],[12,29]],[[12,21],[12,29]],["serv_state"],["port","wire"]],["o_cnt0to3",[[13,3],[13,30]],[[13,21],[13,30]],["serv_state"],["port","wire"]],["o_cnt12to31",[[14,3],[14,32]],[[14,21],[14,32]],["serv_state"],["port","wire"]],["o_cnt0",[[15,3],[15,27]],[[15,21],[15,27]],["serv_state"],["port","wire"]],["o_cnt1",[[16,3],[16,27]],[[16,21],[16,27]],["serv_state"],["port","wire"]],["o_cnt2",[[17,3],[17,27]],[[17,21],[17,27]],["serv_state"],["port","wire"]],["o_cnt3",[[18,3],[18,27]],[[18,21],[18,27]],["serv_state"],["port","wire"]],["o_cnt7",[[19,3],[19,27]],[[19,21],[19,27]],["serv_state"],["port","wire"]],["o_cnt_done",[[20,3],[20,30]],[[20,20],[20,30]],["serv_state"],["port","reg"]],["o_bufreg_en",[[21,3],[21,32]],[[21,21],[21,32]],["serv_state"],["port","wire"]],["o_ctrl_pc_en",[[22,3],[22,33]],[[22,21],[22,33]],["serv_state"],["port","wire"]],["o_ctrl_jump",[[23,3],[23,31]],[[23,20],[23,31]],["serv_state"],["port","reg"]],["o_ctrl_trap",[[24,3],[24,32]],[[24,21],[24,32]],["serv_state"],["port","wire"]],["i_ctrl_misalign",[[25,3],[25,35]],[[25,20],[25,35]],["serv_state"],["port","wire"]],["i_sh_done",[[26,3],[26,29]],[[26,20],[26,29]],["serv_state"],["port","wire"]],["i_sh_done_r",[[27,3],[27,31]],[[27,20],[27,31]],["serv_state"],["port","wire"]],["o_mem_bytecnt",[[28,3],[28,34]],[[28,21],[28,34]],["serv_state"],["port","wire"]],["i_mem_misalign",[[29,3],[29,34]],[[29,20],[29,34]],["serv_state"],["port","wire"]],["i_bne_or_bge",[[31,3],[31,32]],[[31,20],[31,32]],["serv_state"],["port","wire"]],["i_cond_branch",[[32,3],[32,33]],[[32,20],[32,33]],["serv_state"],["port","wire"]],["i_dbus_en",[[33,3],[33,29]],[[33,20],[33,29]],["serv_state"],["port","wire"]],["i_two_stage_op",[[34,3],[34,34]],[[34,20],[34,34]],["serv_state"],["port","wire"]],["i_branch_op",[[35,3],[35,31]],[[35,20],[35,31]],["serv_state"],["port","wire"]],["i_shift_op",[[36,3],[36,30]],[[36,20],[36,30]],["serv_state"],["port","wire"]],["i_sh_right",[[37,3],[37,30]],[[37,20],[37,30]],["serv_state"],["port","wire"]],["i_slt_or_branch",[[38,3],[38,35]],[[38,20],[38,35]],["serv_state"],["port","wire"]],["i_e_op",[[39,3],[39,26]],[[39,20],[39,26]],["serv_state"],["port","wire"]],["i_rd_op",[[40,3],[40,27]],[[40,20],[40,27]],["serv_state"],["port","wire"]],["i_mdu_op",[[42,3],[42,28]],[[42,20],[42,28]],["serv_state"],["port","wire"]],["o_mdu_valid",[[43,3],[43,32]],[[43,21],[43,32]],["serv_state"],["port","wire"]],["i_mdu_ready",[[45,3],[45,31]],[[45,20],[45,31]],["serv_state"],["port","wire"]],["o_dbus_cyc",[[47,3],[47,31]],[[47,21],[47,31]],["serv_state"],["port","wire"]],["i_dbus_ack",[[48,3],[48,30]],[[48,20],[48,30]],["serv_state"],["port","wire"]],["o_ibus_cyc",[[49,3],[49,31]],[[49,21],[49,31]],["serv_state"],["port","wire"]],["i_ibus_ack",[[50,3],[50,30]],[[50,20],[50,30]],["serv_state"],["port","wire"]],["o_rf_rreq",[[52,3],[52,30]],[[52,21],[52,30]],["serv_state"],["port","wire"]],["o_rf_wreq",[[53,3],[53,30]],[[53,21],[53,30]],["serv_state"],["port","wire"]],["i_rf_ready",[[54,3],[54,30]],[[54,20],[54,30]],["serv_state"],["port","wire"]],["o_rf_rd_en",[[55,3],[55,31]],[[55,21],[55,31]],["serv_state"],["port","wire"]],["stage_two_req",[[57,3],[57,21]],[[57,8],[57,21]],["serv_state"],["variable","reg"]],["init_done",[[58,3],[58,17]],[[58,8],[58,17]],["serv_state"],["variable","reg"]],["misalign_trap_sync",[[59,3],[59,26]],[[59,8],[59,26]],["serv_state"],["variable","wire"]],["o_cnt",[[61,3],[61,18]],[[61,13],[61,18]],["serv_state"],["variable","reg"]],["o_cnt_r",[[62,3],[62,20]],[[62,13],[62,20]],["serv_state"],["variable","reg"]],["ibus_cyc",[[64,3],[64,21]],[[64,13],[64,21]],["serv_state"],["variable","reg"]],["take_branch",[[86,3],[86,84]],[[86,13],[86,24]],["serv_state"],["variable","wire"]],["misalign_trap_sync_r",[[185,2],[185,27]],[[185,7],[185,27]],["serv_state"],["variable","reg"]],["trap_pending",[[189,2],[190,37]],[[189,7],[189,19]],["serv_state"],["variable","wire"]]]]]]],null,0]],["/home/paulblume/jku/BA/serv/build/servant_1.2.1/lint-verilator/src/serv_1.2.1/rtl/serv_top.v",[[[[[["serv_top",[[2,0],[70,35]],[[2,7],[2,15]],[],["module"]],[658,21]],[[["WITH_CSR",[[3,4],[3,26]],[[3,14],[3,22]],["serv_top"],["parameter-port","parameter"]],["PRE_REGISTER",[[4,4],[4,30]],[[4,14],[4,26]],["serv_top"],["parameter-port","parameter"]],["RESET_STRATEGY",[[5,4],[5,37]],[[5,14],[5,28]],["serv_top"],["parameter-port","parameter"]],["RESET_PC",[[6,4],[6,30]],[[6,14],[6,22]],["serv_top"],["parameter-port","parameter"]],["MDU",[[7,4],[7,30]],[[7,20],[7,23]],["serv_top"],["parameter-port","parameter"]],["COMPRESSED",[[8,4],[8,32]],[[8,20],[8,30]],["serv_top"],["parameter-port","parameter"]],["ALIGN",[[9,4],[9,38]],[[9,20],[9,25]],["serv_top"],["parameter-port","parameter"]],["clk",[[11,3],[11,25]],[[11,22],[11,25]],["serv_top"],["port","wire"]],["i_rst",[[12,3],[12,27]],[[12,22],[12,27]],["serv_top"],["port","wire"]],["i_timer_irq",[[13,3],[13,33]],[[13,22],[13,33]],["serv_top"],["port","wire"]],["o_rf_rreq",[[38,3],[38,32]],[[38,23],[38,32]],["serv_top"],["port","wire"]],["o_rf_wreq",[[39,3],[39,32]],[[39,23],[39,32]],["serv_top"],["port","wire"]],["i_rf_ready",[[40,3],[40,32]],[[40,22],[40,32]],["serv_top"],["port","wire"]],["o_wreg0",[[41,3],[41,37]],[[41,30],[41,37]],["serv_top"],["port","wire"]],["o_wreg1",[[42,3],[42,37]],[[42,30],[42,37]],["serv_top"],["port","wire"]],["o_wen0",[[43,3],[43,29]],[[43,23],[43,29]],["serv_top"],["port","wire"]],["o_wen1",[[44,3],[44,29]],[[44,23],[44,29]],["serv_top"],["port","wire"]],["o_wdata0",[[45,3],[45,31]],[[45,23],[45,31]],["serv_top"],["port","wire"]],["o_wdata1",[[46,3],[46,31]],[[46,23],[46,31]],["serv_top"],["port","wire"]],["o_rreg0",[[47,3],[47,37]],[[47,30],[47,37]],["serv_top"],["port","wire"]],["o_rreg1",[[48,3],[48,37]],[[48,30],[48,37]],["serv_top"],["port","wire"]],["i_rdata0",[[49,3],[49,30]],[[49,22],[49,30]],["serv_top"],["port","wire"]],["i_rdata1",[[50,3],[50,30]],[[50,22],[50,30]],["serv_top"],["port","wire"]],["o_ibus_adr",[[52,3],[52,39]],[[52,29],[52,39]],["serv_top"],["port","wire"]],["o_ibus_cyc",[[53,3],[53,33]],[[53,23],[53,33]],["serv_top"],["port","wire"]],["i_ibus_rdt",[[54,3],[54,38]],[[54,28],[54,38]],["serv_top"],["port","wire"]],["i_ibus_ack",[[55,3],[55,32]],[[55,22],[55,32]],["serv_top"],["port","wire"]],["o_dbus_adr",[[56,3],[56,39]],[[56,29],[56,39]],["serv_top"],["port","wire"]],["o_dbus_dat",[[57,3],[57,39]],[[57,29],[57,39]],["serv_top"],["port","wire"]],["o_dbus_sel",[[58,3],[58,38]],[[58,28],[58,38]],["serv_top"],["port","wire"]],["o_dbus_we",[[59,3],[59,32]],[[59,23],[59,32]],["serv_top"],["port","wire"]],["o_dbus_cyc",[[60,3],[60,33]],[[60,23],[60,33]],["serv_top"],["port","wire"]],["i_dbus_rdt",[[61,3],[61,38]],[[61,28],[61,38]],["serv_top"],["port","wire"]],["i_dbus_ack",[[62,3],[62,32]],[[62,22],[62,32]],["serv_top"],["port","wire"]],["o_ext_funct3",[[64,3],[64,34]],[[64,22],[64,34]],["serv_top"],["port","wire"]],["i_ext_ready",[[65,3],[65,33]],[[65,22],[65,33]],["serv_top"],["port","wire"]],["i_ext_rd",[[66,3],[66,30]],[[66,22],[66,30]],["serv_top"],["port","wire"]],["o_ext_rs1",[[67,3],[67,31]],[[67,22],[67,31]],["serv_top"],["port","wire"]],["o_ext_rs2",[[68,3],[68,31]],[[68,22],[68,31]],["serv_top"],["port","wire"]],["o_mdu_valid",[[70,3],[70,33]],[[70,22],[70,33]],["serv_top"],["port","wire"]],["rd_addr",[[72,3],[72,24]],[[72,17],[72,24]],["serv_top"],["variable","wire"]],["rs1_addr",[[73,3],[73,25]],[[73,17],[73,25]],["serv_top"],["variable","wire"]],["rs2_addr",[[74,3],[74,25]],[[74,17],[74,25]],["serv_top"],["variable","wire"]],["immdec_ctrl",[[76,3],[76,27]],[[76,16],[76,27]],["serv_top"],["variable","wire"]],["immdec_en",[[77,3],[77,24]],[[77,15],[77,24]],["serv_top"],["variable","wire"]],["sh_right",[[79,3],[79,25]],[[79,17],[79,25]],["serv_top"],["variable","wire"]],["bne_or_bge",[[80,3],[80,20]],[[80,10],[80,20]],["serv_top"],["variable","wire"]],["cond_branch",[[81,3],[81,21]],[[81,10],[81,21]],["serv_top"],["variable","wire"]],["two_stage_op",[[82,3],[82,22]],[[82,10],[82,22]],["serv_top"],["variable","wire"]],["e_op",[[83,3],[83,14]],[[83,10],[83,14]],["serv_top"],["variable","wire"]],["ebreak",[[84,3],[84,16]],[[84,10],[84,16]],["serv_top"],["variable","wire"]],["branch_op",[[85,3],[85,19]],[[85,10],[85,19]],["serv_top"],["variable","wire"]],["shift_op",[[86,3],[86,18]],[[86,10],[86,18]],["serv_top"],["variable","wire"]],["slt_or_branch",[[87,3],[87,23]],[[87,10],[87,23]],["serv_top"],["variable","wire"]],["rd_op",[[88,3],[88,15]],[[88,10],[88,15]],["serv_top"],["variable","wire"]],["mdu_op",[[89,3],[89,16]],[[89,10],[89,16]],["serv_top"],["variable","wire"]],["rd_alu_en",[[91,3],[91,19]],[[91,10],[91,19]],["serv_top"],["variable","wire"]],["rd_csr_en",[[92,3],[92,19]],[[92,10],[92,19]],["serv_top"],["variable","wire"]],["rd_mem_en",[[93,3],[93,19]],[[93,10],[93,19]],["serv_top"],["variable","wire"]],["ctrl_rd",[[94,3],[94,24]],[[94,17],[94,24]],["serv_top"],["variable","wire"]],["alu_rd",[[95,3],[95,23]],[[95,17],[95,23]],["serv_top"],["variable","wire"]],["mem_rd",[[96,3],[96,23]],[[96,17],[96,23]],["serv_top"],["variable","wire"]],["csr_rd",[[97,3],[97,23]],[[97,17],[97,23]],["serv_top"],["variable","wire"]],["mtval_pc",[[98,3],[98,18]],[[98,10],[98,18]],["serv_top"],["variable","wire"]],["ctrl_pc_en",[[100,3],[100,27]],[[100,17],[100,27]],["serv_top"],["variable","wire"]],["jump",[[101,3],[101,21]],[[101,17],[101,21]],["serv_top"],["variable","wire"]],["jal_or_jalr",[[102,3],[102,28]],[[102,17],[102,28]],["serv_top"],["variable","wire"]],["utype",[[103,3],[103,22]],[[103,17],[103,22]],["serv_top"],["variable","wire"]],["mret",[[104,3],[104,14]],[[104,10],[104,14]],["serv_top"],["variable","wire"]],["imm",[[105,3],[105,20]],[[105,17],[105,20]],["serv_top"],["variable","wire"]],["trap",[[106,3],[106,14]],[[106,10],[106,14]],["serv_top"],["variable","wire"]],["pc_rel",[[107,3],[107,16]],[[107,10],[107,16]],["serv_top"],["variable","wire"]],["iscomp",[[108,3],[108,23]],[[108,17],[108,23]],["serv_top"],["variable","wire"]],["init",[[110,3],[110,21]],[[110,17],[110,21]],["serv_top"],["variable","wire"]],["cnt_en",[[111,3],[111,23]],[[111,17],[111,23]],["serv_top"],["variable","wire"]],["cnt0to3",[[112,3],[112,17]],[[112,10],[112,17]],["serv_top"],["variable","wire"]],["cnt12to31",[[113,3],[113,19]],[[113,10],[113,19]],["serv_top"],["variable","wire"]],["cnt0",[[114,3],[114,21]],[[114,17],[114,21]],["serv_top"],["variable","wire"]],["cnt1",[[115,3],[115,21]],[[115,17],[115,21]],["serv_top"],["variable","wire"]],["cnt2",[[116,3],[116,21]],[[116,17],[116,21]],["serv_top"],["variable","wire"]],["cnt3",[[117,3],[117,21]],[[117,17],[117,21]],["serv_top"],["variable","wire"]],["cnt7",[[118,3],[118,21]],[[118,17],[118,21]],["serv_top"],["variable","wire"]],["cnt_done",[[120,3],[120,18]],[[120,10],[120,18]],["serv_top"],["variable","wire"]],["bufreg_en",[[122,3],[122,19]],[[122,10],[122,19]],["serv_top"],["variable","wire"]],["bufreg_sh_signed",[[123,3],[123,33]],[[123,17],[123,33]],["serv_top"],["variable","wire"]],["bufreg_rs1_en",[[124,3],[124,23]],[[124,10],[124,23]],["serv_top"],["variable","wire"]],["bufreg_imm_en",[[125,3],[125,23]],[[125,10],[125,23]],["serv_top"],["variable","wire"]],["bufreg_clr_lsb",[[126,3],[126,24]],[[126,10],[126,24]],["serv_top"],["variable","wire"]],["bufreg_q",[[127,3],[127,18]],[[127,10],[127,18]],["serv_top"],["variable","wire"]],["bufreg2_q",[[128,3],[128,19]],[[128,10],[128,19]],["serv_top"],["variable","wire"]],["dbus_rdt",[[129,3],[129,23]],[[129,15],[129,23]],["serv_top"],["variable","wire"]],["dbus_ack",[[130,3],[130,23]],[[130,15],[130,23]],["serv_top"],["variable","wire"]],["alu_sub",[[132,3],[132,24]],[[132,17],[132,24]],["serv_top"],["variable","wire"]],["alu_bool_op",[[133,3],[133,27]],[[133,16],[133,27]],["serv_top"],["variable","wire"]],["alu_cmp_eq",[[134,3],[134,27]],[[134,17],[134,27]],["serv_top"],["variable","wire"]],["alu_cmp_sig",[[135,3],[135,28]],[[135,17],[135,28]],["serv_top"],["variable","wire"]],["alu_cmp",[[136,3],[136,24]],[[136,17],[136,24]],["serv_top"],["variable","wire"]],["alu_rd_sel",[[137,3],[137,27]],[[137,17],[137,27]],["serv_top"],["variable","wire"]],["rs1",[[139,3],[139,20]],[[139,17],[139,20]],["serv_top"],["variable","wire"]],["rs2",[[140,3],[140,20]],[[140,17],[140,20]],["serv_top"],["variable","wire"]],["rd_en",[[141,3],[141,22]],[[141,17],[141,22]],["serv_top"],["variable","wire"]],["op_b",[[143,3],[143,21]],[[143,17],[143,21]],["serv_top"],["variable","wire"]],["op_b_sel",[[144,3],[144,25]],[[144,17],[144,25]],["serv_top"],["variable","wire"]],["mem_signed",[[146,3],[146,27]],[[146,17],[146,27]],["serv_top"],["variable","wire"]],["mem_word",[[147,3],[147,25]],[[147,17],[147,25]],["serv_top"],["variable","wire"]],["mem_half",[[148,3],[148,25]],[[148,17],[148,25]],["serv_top"],["variable","wire"]],["mem_bytecnt",[[149,3],[149,27]],[[149,16],[149,27]],["serv_top"],["variable","wire"]],["sh_done",[[150,3],[150,17]],[[150,10],[150,17]],["serv_top"],["variable","wire"]],["sh_done_r",[[151,3],[151,19]],[[151,10],[151,19]],["serv_top"],["variable","wire"]],["byte_valid",[[152,3],[152,20]],[[152,10],[152,20]],["serv_top"],["variable","wire"]],["mem_misalign",[[154,3],[154,22]],[[154,10],[154,22]],["serv_top"],["variable","wire"]],["bad_pc",[[156,3],[156,16]],[[156,10],[156,16]],["serv_top"],["variable","wire"]],["csr_mstatus_en",[[158,3],[158,24]],[[158,10],[158,24]],["serv_top"],["variable","wire"]],["csr_mie_en",[[159,3],[159,20]],[[159,10],[159,20]],["serv_top"],["variable","wire"]],["csr_mcause_en",[[160,3],[160,23]],[[160,10],[160,23]],["serv_top"],["variable","wire"]],["csr_source",[[161,3],[161,25]],[[161,15],[161,25]],["serv_top"],["variable","wire"]],["csr_imm",[[162,3],[162,17]],[[162,10],[162,17]],["serv_top"],["variable","wire"]],["csr_d_sel",[[163,3],[163,19]],[[163,10],[163,19]],["serv_top"],["variable","wire"]],["csr_en",[[164,3],[164,16]],[[164,10],[164,16]],["serv_top"],["variable","wire"]],["csr_addr",[[165,3],[165,24]],[[165,16],[165,24]],["serv_top"],["variable","wire"]],["csr_pc",[[166,3],[166,16]],[[166,10],[166,16]],["serv_top"],["variable","wire"]],["csr_imm_en",[[167,3],[167,20]],[[167,10],[167,20]],["serv_top"],["variable","wire"]],["csr_in",[[168,3],[168,16]],[[168,10],[168,16]],["serv_top"],["variable","wire"]],["rf_csr_out",[[169,3],[169,20]],[[169,10],[169,20]],["serv_top"],["variable","wire"]],["dbus_en",[[170,3],[170,17]],[[170,10],[170,17]],["serv_top"],["variable","wire"]],["new_irq",[[172,3],[172,17]],[[172,10],[172,17]],["serv_top"],["variable","wire"]],["lsb",[[174,3],[174,19]],[[174,16],[174,19]],["serv_top"],["variable","wire"]],["i_wb_rdt",[[176,3],[176,23]],[[176,15],[176,23]],["serv_top"],["variable","wire"]],["wb_ibus_adr",[[178,3],[178,26]],[[178,15],[178,26]],["serv_top"],["variable","wire"]],["wb_ibus_cyc",[[179,3],[179,26]],[[179,15],[179,26]],["serv_top"],["variable","wire"]],["wb_ibus_rdt",[[180,3],[180,26]],[[180,15],[180,26]],["serv_top"],["variable","wire"]],["wb_ibus_ack",[[181,3],[181,26]],[[181,15],[181,26]],["serv_top"],["variable","wire"]],["align",[[185,9],[198,39]],[[185,23],[185,28]],["serv_top"],["instance","serv_aligner"]],["compdec",[[209,9],[215,30]],[[209,22],[209,29]],["serv_top"],["instance","serv_compdec"]],["state",[[222,3],[278,30]],[[227,3],[227,8]],["serv_top"],["instance","serv_state"]],["decode",[[280,3],[344,38]],[[283,3],[283,9]],["serv_top"],["instance","serv_decode"]],["immdec",[[346,3],[364,37]],[[346,15],[346,21]],["serv_top"],["instance","serv_immdec"]],["bufreg",[[366,3],[389,30]],[[368,3],[368,9]],["serv_top"],["instance","serv_bufreg"]],["bufreg2",[[391,3],[413,31]],[[391,16],[391,23]],["serv_top"],["instance","serv_bufreg2"]],["ctrl",[[415,3],[443,32]],[[419,3],[419,7]],["serv_top"],["instance","serv_ctrl"]],["alu",[[445,3],[462,27]],[[445,12],[445,15]],["serv_top"],["instance","serv_alu"]],["rf_if",[[464,3],[511,32]],[[466,3],[466,8]],["serv_top"],["instance","serv_rf_if"]],["mem_if",[[513,3],[532,33]],[[515,3],[515,9]],["serv_top"],["instance","serv_mem_if"]],["csr",[[536,2],[568,28]],[[538,2],[538,5]],["serv_top"],["instance","serv_csr"]]]]]]],null,0]],["/home/paulblume/jku/BA/serv/build/servant_1.2.1/lint-verilator/src/servant_1.2.1/servant/servant_arbiter.v",[[[[[["servant_arbiter",[[3,0],[24,35]],[[3,7],[3,22]],[],["module"]],[38,9]],[[["i_wb_cpu_dbus_adr",[[5,3],[5,39]],[[5,22],[5,39]],["servant_arbiter"],["port","wire"]],["i_wb_cpu_dbus_dat",[[6,3],[6,39]],[[6,22],[6,39]],["servant_arbiter"],["port","wire"]],["i_wb_cpu_dbus_sel",[[7,3],[7,39]],[[7,22],[7,39]],["servant_arbiter"],["port","wire"]],["i_wb_cpu_dbus_we",[[8,3],[8,37]],[[8,21],[8,37]],["servant_arbiter"],["port","wire"]],["i_wb_cpu_dbus_cyc",[[9,3],[9,38]],[[9,21],[9,38]],["servant_arbiter"],["port","wire"]],["o_wb_cpu_dbus_rdt",[[10,3],[10,39]],[[10,22],[10,39]],["servant_arbiter"],["port","wire"]],["o_wb_cpu_dbus_ack",[[11,3],[11,39]],[[11,22],[11,39]],["servant_arbiter"],["port","wire"]],["i_wb_cpu_ibus_adr",[[13,3],[13,39]],[[13,22],[13,39]],["servant_arbiter"],["port","wire"]],["i_wb_cpu_ibus_cyc",[[14,3],[14,38]],[[14,21],[14,38]],["servant_arbiter"],["port","wire"]],["o_wb_cpu_ibus_rdt",[[15,3],[15,39]],[[15,22],[15,39]],["servant_arbiter"],["port","wire"]],["o_wb_cpu_ibus_ack",[[16,3],[16,39]],[[16,22],[16,39]],["servant_arbiter"],["port","wire"]],["o_wb_cpu_adr",[[18,3],[18,34]],[[18,22],[18,34]],["servant_arbiter"],["port","wire"]],["o_wb_cpu_dat",[[19,3],[19,34]],[[19,22],[19,34]],["servant_arbiter"],["port","wire"]],["o_wb_cpu_sel",[[20,3],[20,34]],[[20,22],[20,34]],["servant_arbiter"],["port","wire"]],["o_wb_cpu_we",[[21,3],[21,33]],[[21,22],[21,33]],["servant_arbiter"],["port","wire"]],["o_wb_cpu_cyc",[[22,3],[22,34]],[[22,22],[22,34]],["servant_arbiter"],["port","wire"]],["i_wb_cpu_rdt",[[23,3],[23,34]],[[23,22],[23,34]],["servant_arbiter"],["port","wire"]],["i_wb_cpu_ack",[[24,3],[24,33]],[[24,21],[24,33]],["servant_arbiter"],["port","wire"]]]]]]],null,0]],["/home/paulblume/jku/BA/serv/build/servant_1.2.1/lint-verilator/src/servant_1.2.1/servant/servant_clock_gen.v",[[[[[["servant_clock_gen",[[1,0],[5,22]],[[1,7],[1,24]],[],["module"]],[25,9]],[[["i_clk",[[3,3],[3,20]],[[3,15],[3,20]],["servant_clock_gen"],["port","wire"]],["o_clk",[[4,3],[4,20]],[[4,15],[4,20]],["servant_clock_gen"],["port","wire"]],["o_rst",[[5,3],[5,20]],[[5,15],[5,20]],["servant_clock_gen"],["port","wire"]],["PLL",[[7,3],[7,33]],[[7,20],[7,23]],["servant_clock_gen"],["parameter"]],["pll",[[11,2],[14,20]],[[11,26],[11,29]],["servant_clock_gen"],["instance","ice40_pll"]],["rst_reg",[[18,2],[18,30]],[[18,12],[18,19]],["servant_clock_gen"],["variable","reg"]]]]]]],null,0]],["/home/paulblume/jku/BA/serv/build/servant_1.2.1/lint-verilator/src/servant_1.2.1/servant/servant_gpio.v",[[[[[["servant_gpio",[[0,0],[6,22]],[[0,7],[0,19]],[],["module"]],[13,9]],[[["i_wb_clk",[[1,3],[1,22]],[[1,14],[1,22]],["servant_gpio"],["port","wire"]],["i_wb_dat",[[2,3],[2,22]],[[2,14],[2,22]],["servant_gpio"],["port","wire"]],["i_wb_we",[[3,3],[3,21]],[[3,14],[3,21]],["servant_gpio"],["port","wire"]],["i_wb_cyc",[[4,3],[4,22]],[[4,14],[4,22]],["servant_gpio"],["port","wire"]],["o_wb_rdt",[[5,3],[5,22]],[[5,14],[5,22]],["servant_gpio"],["port","reg"]],["o_gpio",[[6,3],[6,20]],[[6,14],[6,20]],["servant_gpio"],["port","reg"]]]]]]],null,0]],["/home/paulblume/jku/BA/serv/build/servant_1.2.1/lint-verilator/src/servant_1.2.1/servant/servant_mux.v",[[[[[["servant_mux",[[6,0],[33,38]],[[6,7],[6,18]],[],["module"]],[88,9]],[[["i_clk",[[8,3],[8,26]],[[8,21],[8,26]],["servant_mux"],["port","wire"]],["i_rst",[[9,3],[9,26]],[[9,21],[9,26]],["servant_mux"],["port","wire"]],["i_wb_cpu_adr",[[10,3],[10,34]],[[10,22],[10,34]],["servant_mux"],["port","wire"]],["i_wb_cpu_dat",[[11,3],[11,34]],[[11,22],[11,34]],["servant_mux"],["port","wire"]],["i_wb_cpu_sel",[[12,3],[12,34]],[[12,22],[12,34]],["servant_mux"],["port","wire"]],["i_wb_cpu_we",[[13,3],[13,32]],[[13,21],[13,32]],["servant_mux"],["port","wire"]],["i_wb_cpu_cyc",[[14,3],[14,33]],[[14,21],[14,33]],["servant_mux"],["port","wire"]],["o_wb_cpu_rdt",[[15,3],[15,34]],[[15,22],[15,34]],["servant_mux"],["port","wire"]],["o_wb_cpu_ack",[[16,3],[16,33]],[[16,21],[16,33]],["servant_mux"],["port","reg"]],["o_wb_mem_adr",[[18,3],[18,34]],[[18,22],[18,34]],["servant_mux"],["port","wire"]],["o_wb_mem_dat",[[19,3],[19,34]],[[19,22],[19,34]],["servant_mux"],["port","wire"]],["o_wb_mem_sel",[[20,3],[20,34]],[[20,22],[20,34]],["servant_mux"],["port","wire"]],["o_wb_mem_we",[[21,3],[21,33]],[[21,22],[21,33]],["servant_mux"],["port","wire"]],["o_wb_mem_cyc",[[22,3],[22,34]],[[22,22],[22,34]],["servant_mux"],["port","wire"]],["i_wb_mem_rdt",[[23,3],[23,34]],[[23,22],[23,34]],["servant_mux"],["port","wire"]],["o_wb_gpio_dat",[[25,3],[25,35]],[[25,22],[25,35]],["servant_mux"],["port","wire"]],["o_wb_gpio_we",[[26,3],[26,34]],[[26,22],[26,34]],["servant_mux"],["port","wire"]],["o_wb_gpio_cyc",[[27,3],[27,35]],[[27,22],[27,35]],["servant_mux"],["port","wire"]],["i_wb_gpio_rdt",[[28,3],[28,34]],[[28,21],[28,34]],["servant_mux"],["port","wire"]],["o_wb_timer_dat",[[30,3],[30,36]],[[30,22],[30,36]],["servant_mux"],["port","wire"]],["o_wb_timer_we",[[31,3],[31,35]],[[31,22],[31,35]],["servant_mux"],["port","wire"]],["o_wb_timer_cyc",[[32,3],[32,36]],[[32,22],[32,36]],["servant_mux"],["port","wire"]],["i_wb_timer_rdt",[[33,3],[33,36]],[[33,22],[33,36]],["servant_mux"],["port","wire"]],["sim",[[35,3],[35,21]],[[35,13],[35,16]],["servant_mux"],["parameter"]],["s",[[37,3],[37,40]],[[37,17],[37,18]],["servant_mux"],["variable","wire"]],["sig_en",[[65,2],[65,75]],[[65,7],[65,13]],["servant_mux"],["variable","wire"]],["halt_en",[[66,2],[66,76]],[[66,7],[66,14]],["servant_mux"],["variable","wire"]],["signature_file",[[68,2],[68,29]],[[68,15],[68,29]],["servant_mux"],["variable","reg"]],["f",[[69,2],[69,20]],[[69,15],[69,16]],["servant_mux"],["variable","integer"]]]]]]],null,0]],["/home/paulblume/jku/BA/serv/build/servant_1.2.1/lint-verilator/src/servant_1.2.1/servant/servant_ram.v",[[[[[["servant_ram",[[1,0],[15,27]],[[1,7],[1,18]],[],["module"]],[45,9]],[[["depth",[[3,4],[3,25]],[[3,14],[3,19]],["servant_ram"],["parameter-port","parameter"]],["aw",[[4,4],[4,35]],[[4,14],[4,16]],["servant_ram"],["parameter-port","parameter"]],["RESET_STRATEGY",[[5,4],[5,33]],[[5,14],[5,28]],["servant_ram"],["parameter-port","parameter"]],["memfile",[[6,4],[6,26]],[[6,14],[6,21]],["servant_ram"],["parameter-port","parameter"]],["i_wb_clk",[[7,4],[7,25]],[[7,17],[7,25]],["servant_ram"],["port","wire"]],["i_wb_rst",[[8,4],[8,25]],[[8,17],[8,25]],["servant_ram"],["port","wire"]],["i_wb_adr",[[9,4],[9,32]],[[9,24],[9,32]],["servant_ram"],["port","wire"]],["i_wb_dat",[[10,4],[10,31]],[[10,23],[10,31]],["servant_ram"],["port","wire"]],["i_wb_sel",[[11,4],[11,30]],[[11,22],[11,30]],["servant_ram"],["port","wire"]],["i_wb_we",[[12,4],[12,24]],[[12,17],[12,24]],["servant_ram"],["port","wire"]],["i_wb_cyc",[[13,4],[13,25]],[[13,17],[13,25]],["servant_ram"],["port","wire"]],["o_wb_rdt",[[14,4],[14,31]],[[14,23],[14,31]],["servant_ram"],["port","reg"]],["o_wb_ack",[[15,4],[15,25]],[[15,17],[15,25]],["servant_ram"],["port","reg"]],["we",[[17,3],[17,55]],[[17,16],[17,18]],["servant_ram"],["variable","wire"]],["mem",[[19,3],[19,33]],[[19,16],[19,19]],["servant_ram"],["variable","reg"]],["addr",[[21,3],[21,41]],[[21,18],[21,22]],["servant_ram"],["variable","wire"]]]]]]],null,0]],["/home/paulblume/jku/BA/serv/build/servant_1.2.1/lint-verilator/src/servant_1.2.1/servant/servant_timer.v",[[[[[["servant_timer",[[1,0],[11,31]],[[1,7],[1,20]],[],["module"]],[36,9]],[[["WIDTH",[[2,4],[2,24]],[[2,14],[2,19]],["servant_timer"],["parameter-port","parameter"]],["RESET_STRATEGY",[[3,4],[3,33]],[[3,14],[3,28]],["servant_timer"],["parameter-port","parameter"]],["DIVIDER",[[4,4],[4,25]],[[4,14],[4,21]],["servant_timer"],["parameter-port","parameter"]],["i_clk",[[5,3],[5,25]],[[5,20],[5,25]],["servant_timer"],["port","wire"]],["i_rst",[[6,3],[6,25]],[[6,20],[6,25]],["servant_timer"],["port","wire"]],["o_irq",[[7,3],[7,25]],[[7,20],[7,25]],["servant_timer"],["port","reg"]],["i_wb_dat",[[8,3],[8,29]],[[8,21],[8,29]],["servant_timer"],["port","wire"]],["i_wb_we",[[9,3],[9,27]],[[9,20],[9,27]],["servant_timer"],["port","wire"]],["i_wb_cyc",[[10,3],[10,28]],[[10,20],[10,28]],["servant_timer"],["port","wire"]],["o_wb_dat",[[11,3],[11,29]],[[11,21],[11,29]],["servant_timer"],["port","reg"]],["HIGH",[[13,3],[13,37]],[[13,14],[13,18]],["servant_timer"],["localparam"]],["mtime",[[15,3],[15,26]],[[15,21],[15,26]],["servant_timer"],["variable","reg"]],["mtimecmp",[[16,3],[16,29]],[[16,21],[16,29]],["servant_timer"],["variable","reg"]],["mtimeslice",[[18,3],[18,56]],[[18,21],[18,31]],["servant_timer"],["variable","wire"]]]]]]],null,0]],["/home/paulblume/jku/BA/serv/build/servant_1.2.1/lint-verilator/src/servant_1.2.1/servant/servant.v",[[[[[["servant",[[1,0],[5,16]],[[1,7],[1,14]],[],["module"]],[233,9]],[[["wb_clk",[[3,1],[3,19]],[[3,13],[3,19]],["servant"],["port","wire"]],["wb_rst",[[4,1],[4,19]],[[4,13],[4,19]],["servant"],["port","wire"]],["q",[[5,1],[5,14]],[[5,13],[5,14]],["servant"],["port","wire"]],["memfile",[[7,3],[7,42]],[[7,13],[7,20]],["servant"],["parameter"]],["memsize",[[8,3],[8,28]],[[8,13],[8,20]],["servant"],["parameter"]],["reset_strategy",[[9,3],[9,37]],[[9,13],[9,27]],["servant"],["parameter"]],["sim",[[10,3],[10,21]],[[10,13],[10,16]],["servant"],["parameter"]],["with_csr",[[11,3],[11,26]],[[11,13],[11,21]],["servant"],["parameter"]],["compress",[[12,3],[12,32]],[[12,19],[12,27]],["servant"],["parameter"]],["align",[[13,3],[13,36]],[[13,19],[13,24]],["servant"],["parameter"]],["timer_irq",[[15,3],[15,18]],[[15,9],[15,18]],["servant"],["variable","wire"]],["wb_ibus_adr",[[17,3],[17,27]],[[17,16],[17,27]],["servant"],["variable","wire"]],["wb_ibus_cyc",[[18,3],[18,20]],[[18,9],[18,20]],["servant"],["variable","wire"]],["wb_ibus_rdt",[[19,3],[19,27]],[[19,16],[19,27]],["servant"],["variable","wire"]],["wb_ibus_ack",[[20,3],[20,20]],[[20,9],[20,20]],["servant"],["variable","wire"]],["wb_dbus_adr",[[22,3],[22,27]],[[22,16],[22,27]],["servant"],["variable","wire"]],["wb_dbus_dat",[[23,3],[23,27]],[[23,16],[23,27]],["servant"],["variable","wire"]],["wb_dbus_sel",[[24,3],[24,26]],[[24,15],[24,26]],["servant"],["variable","wire"]],["wb_dbus_we",[[25,3],[25,19]],[[25,9],[25,19]],["servant"],["variable","wire"]],["wb_dbus_cyc",[[26,3],[26,20]],[[26,9],[26,20]],["servant"],["variable","wire"]],["wb_dbus_rdt",[[27,3],[27,27]],[[27,16],[27,27]],["servant"],["variable","wire"]],["wb_dbus_ack",[[28,3],[28,20]],[[28,9],[28,20]],["servant"],["variable","wire"]],["wb_dmem_adr",[[30,3],[30,27]],[[30,16],[30,27]],["servant"],["variable","wire"]],["wb_dmem_dat",[[31,3],[31,27]],[[31,16],[31,27]],["servant"],["variable","wire"]],["wb_dmem_sel",[[32,3],[32,26]],[[32,15],[32,26]],["servant"],["variable","wire"]],["wb_dmem_we",[[33,3],[33,19]],[[33,9],[33,19]],["servant"],["variable","wire"]],["wb_dmem_cyc",[[34,3],[34,20]],[[34,9],[34,20]],["servant"],["variable","wire"]],["wb_dmem_rdt",[[35,3],[35,27]],[[35,16],[35,27]],["servant"],["variable","wire"]],["wb_dmem_ack",[[36,3],[36,20]],[[36,9],[36,20]],["servant"],["variable","wire"]],["wb_mem_adr",[[38,3],[38,26]],[[38,16],[38,26]],["servant"],["variable","wire"]],["wb_mem_dat",[[39,3],[39,26]],[[39,16],[39,26]],["servant"],["variable","wire"]],["wb_mem_sel",[[40,3],[40,25]],[[40,15],[40,25]],["servant"],["variable","wire"]],["wb_mem_we",[[41,3],[41,18]],[[41,9],[41,18]],["servant"],["variable","wire"]],["wb_mem_cyc",[[42,3],[42,19]],[[42,9],[42,19]],["servant"],["variable","wire"]],["wb_mem_rdt",[[43,3],[43,26]],[[43,16],[43,26]],["servant"],["variable","wire"]],["wb_mem_ack",[[44,3],[44,19]],[[44,9],[44,19]],["servant"],["variable","wire"]],["wb_gpio_dat",[[46,3],[46,20]],[[46,9],[46,20]],["servant"],["variable","wire"]],["wb_gpio_we",[[47,3],[47,19]],[[47,9],[47,19]],["servant"],["variable","wire"]],["wb_gpio_cyc",[[48,3],[48,20]],[[48,9],[48,20]],["servant"],["variable","wire"]],["wb_gpio_rdt",[[49,3],[49,20]],[[49,9],[49,20]],["servant"],["variable","wire"]],["wb_timer_dat",[[51,3],[51,28]],[[51,16],[51,28]],["servant"],["variable","wire"]],["wb_timer_we",[[52,3],[52,20]],[[52,9],[52,20]],["servant"],["variable","wire"]],["wb_timer_cyc",[[53,3],[53,21]],[[53,9],[53,21]],["servant"],["variable","wire"]],["wb_timer_rdt",[[54,3],[54,28]],[[54,16],[54,28]],["servant"],["variable","wire"]],["mdu_rs1",[[56,3],[56,22]],[[56,15],[56,22]],["servant"],["variable","wire"]],["mdu_rs2",[[57,3],[57,22]],[[57,15],[57,22]],["servant"],["variable","wire"]],["mdu_op",[[58,3],[58,21]],[[58,15],[58,21]],["servant"],["variable","wire"]],["mdu_valid",[[59,3],[59,24]],[[59,15],[59,24]],["servant"],["variable","wire"]],["mdu_rd",[[60,3],[60,21]],[[60,15],[60,21]],["servant"],["variable","wire"]],["mdu_ready",[[61,3],[61,24]],[[61,15],[61,24]],["servant"],["variable","wire"]],["arbiter",[[63,3],[83,33]],[[63,19],[63,26]],["servant"],["instance","servant_arbiter"]],["servant_mux",[[85,3],[112,37]],[[85,22],[85,33]],["servant"],["instance","servant_mux"]],["ram",[[114,3],[128,29]],[[118,3],[118,6]],["servant"],["instance","servant_ram"]],["timer",[[132,2],[142,30]],[[135,2],[135,7]],["servant"],["instance","servant_timer"]],["gpio",[[149,3],[155,20]],[[149,16],[149,20]],["servant"],["instance","servant_gpio"]],["cpu",[[157,3],[215,32]],[[166,3],[166,6]],["servant"],["instance","serv_rf_top"]]]]]]],null,0]],["/home/paulblume/jku/BA/serv/fusesoc_libraries/serv/bench/servant_sim.v",[[[[[["servant_sim",[[1,0],[4,18]],[[1,7],[1,18]],[],["module"]],[28,9]],[[["wb_clk",[[2,3],[2,21]],[[2,15],[2,21]],["servant_sim"],["port","wire"]],["wb_rst",[[3,3],[3,21]],[[3,15],[3,21]],["servant_sim"],["port","wire"]],["q",[[4,3],[4,16]],[[4,15],[4,16]],["servant_sim"],["port","wire"]],["memfile",[[6,3],[6,26]],[[6,13],[6,20]],["servant_sim"],["parameter"]],["memsize",[[7,3],[7,28]],[[7,13],[7,20]],["servant_sim"],["parameter"]],["with_csr",[[8,3],[8,26]],[[8,13],[8,21]],["servant_sim"],["parameter"]],["compressed",[[9,3],[9,28]],[[9,13],[9,23]],["servant_sim"],["parameter"]],["align",[[10,3],[10,32]],[[10,13],[10,18]],["servant_sim"],["parameter"]],["firmware_file",[[12,3],[12,29]],[[12,16],[12,29]],["servant_sim"],["variable","reg"]],["dut",[[19,3],[26,25]],[[26,3],[26,6]],["servant_sim"],["instance","servant"]]]]]]],null,0]],["/home/paulblume/jku/BA/serv/fusesoc_libraries/serv/bench/servant_tb.v",[[[[[["servant_tb",[[1,0],[1,18]],[[1,7],[1,17]],[],["module"]],[25,9]],[[["memfile",[[3,3],[3,26]],[[3,13],[3,20]],["servant_tb"],["parameter"]],["memsize",[[4,3],[4,28]],[[4,13],[4,20]],["servant_tb"],["parameter"]],["with_csr",[[5,3],[5,26]],[[5,13],[5,21]],["servant_tb"],["parameter"]],["wb_clk",[[7,3],[7,20]],[[7,7],[7,13]],["servant_tb"],["variable","reg"]],["wb_rst",[[8,3],[8,20]],[[8,7],[8,13]],["servant_tb"],["variable","reg"]],["q",[[10,3],[10,9]],[[10,8],[10,9]],["servant_tb"],["variable","wire"]],["vtu",[[15,3],[15,22]],[[15,17],[15,20]],["servant_tb"],["instance","vlog_tb_utils"]],["uart_decoder",[[17,3],[17,41]],[[17,25],[17,37]],["servant_tb"],["instance","uart_decoder"]],["dut",[[19,3],[23,25]],[[23,3],[23,6]],["servant_tb"],["instance","servant_sim"]]]]]]],null,0]],["/home/paulblume/jku/BA/serv/fusesoc_libraries/serv/bench/uart_decoder.v",[[[[[["uart_decoder",[[0,0],[2,14]],[[0,7],[0,19]],[],["module"]],[17,9]],[[["BAUD_RATE",[[1,4],[1,32]],[[1,14],[1,23]],["uart_decoder"],["parameter-port","parameter"]],["rx",[[2,4],[2,12]],[[2,10],[2,12]],["uart_decoder"],["port","input"]],["T",[[4,3],[4,39]],[[4,14],[4,15]],["uart_decoder"],["localparam"]],["i",[[6,3],[6,12]],[[6,11],[6,12]],["uart_decoder"],["variable","integer"]],["ch",[[7,3],[7,15]],[[7,13],[7,15]],["uart_decoder"],["variable","reg"]]]]]]],null,0]],["/home/paulblume/jku/BA/serv/fusesoc_libraries/serv/data/chameleon96/CV_96.v",[[[[[["CV_96",[[1,0],[4,2]],[[1,7],[1,12]],[],["module"]],[27,1]],[[["q",[[2,1],[2,9]],[[2,8],[2,9]],["CV_96"],["port","output"]],["uart_txd",[[3,1],[3,16]],[[3,8],[3,16]],["CV_96"],["port","output"]],["clk",[[6,0],[6,8]],[[6,5],[6,8]],["CV_96"],["variable","wire"]],["u0",[[8,0],[10,1]],[[8,6],[8,8]],["CV_96"],["instance","HPS"]],["u1",[[13,0],[18,1]],[[13,9],[13,11]],["CV_96"],["instance","servive"]]]]]]],null,0]],["/home/paulblume/jku/BA/serv/fusesoc_libraries/serv/data/chameleon96/HPS.sv",[[[[[["HPS",[[1,0],[4,2]],[[1,7],[1,10]],[],["module"]],[107,1]],[[["h2f_rst_n",[[2,2],[2,36]],[[2,27],[2,36]],["HPS"],["port","wire"]],["h2f_user0_clk",[[3,2],[3,40]],[[3,27],[3,40]],["HPS"],["port","wire"]],["clocks_resets",[[7,0],[26,1]],[[7,37],[7,50]],["HPS"],["instance","cyclonev_hps_interface_clocks_resets"]],["debug_apb",[[29,0],[36,1]],[[29,31],[29,40]],["HPS"],["instance","cyclonev_hps_interface_dbg_apb"]],["tpiu",[[39,0],[43,1]],[[39,34],[39,38]],["HPS"],["instance","cyclonev_hps_interface_tpiu_trace"]],["boot_from_fpga",[[46,0],[65,1]],[[46,38],[46,52]],["HPS"],["instance","cyclonev_hps_interface_boot_from_fpga"]],["fpga2hps",[[68,0],[72,1]],[[68,32],[68,40]],["HPS"],["instance","cyclonev_hps_interface_fpga2hps"]],["hps2fpga",[[75,0],[79,1]],[[75,32],[75,40]],["HPS"],["instance","cyclonev_hps_interface_hps2fpga"]],["f2sdram",[[82,0],[104,1]],[[82,34],[82,41]],["HPS"],["instance","cyclonev_hps_interface_fpga2sdram"]]]]]]],null,0]],["/home/paulblume/jku/BA/serv/fusesoc_libraries/serv/rtl/serv_aligner.v",[[[[[["serv_aligner",[[0,0],[13,39]],[[0,7],[0,19]],[],["module"]],[66,9]],[[["clk",[[2,4],[2,18]],[[2,15],[2,18]],["serv_aligner"],["port","wire"]],["rst",[[3,4],[3,18]],[[3,15],[3,18]],["serv_aligner"],["port","wire"]],["i_ibus_adr",[[5,4],[5,34]],[[5,24],[5,34]],["serv_aligner"],["port","wire"]],["i_ibus_cyc",[[6,4],[6,34]],[[6,24],[6,34]],["serv_aligner"],["port","wire"]],["o_ibus_rdt",[[7,4],[7,34]],[[7,24],[7,34]],["serv_aligner"],["port","wire"]],["o_ibus_ack",[[8,4],[8,34]],[[8,24],[8,34]],["serv_aligner"],["port","wire"]],["o_wb_ibus_adr",[[10,4],[10,37]],[[10,24],[10,37]],["serv_aligner"],["port","wire"]],["o_wb_ibus_cyc",[[11,4],[11,37]],[[11,24],[11,37]],["serv_aligner"],["port","wire"]],["i_wb_ibus_rdt",[[12,4],[12,37]],[[12,24],[12,37]],["serv_aligner"],["port","wire"]],["i_wb_ibus_ack",[[13,4],[13,37]],[[13,24],[13,37]],["serv_aligner"],["port","wire"]],["ibus_rdt_concat",[[15,4],[15,31]],[[15,16],[15,31]],["serv_aligner"],["variable","wire"]],["ack_en",[[16,4],[16,22]],[[16,16],[16,22]],["serv_aligner"],["variable","wire"]],["lower_hw",[[18,4],[18,24]],[[18,16],[18,24]],["serv_aligner"],["variable","reg"]],["ctrl_misal",[[19,4],[19,26]],[[19,16],[19,26]],["serv_aligner"],["variable","reg"]]]]]]],null,0]],["/home/paulblume/jku/BA/serv/fusesoc_libraries/serv/rtl/serv_alu.v",[[[[[["serv_alu",[[1,0],[18,26]],[[1,7],[1,15]],[],["module"]],[67,9]],[[["clk",[[3,3],[3,22]],[[3,19],[3,22]],["serv_alu"],["port","wire"]],["i_en",[[5,3],[5,23]],[[5,19],[5,23]],["serv_alu"],["port","wire"]],["i_cnt0",[[6,3],[6,25]],[[6,19],[6,25]],["serv_alu"],["port","wire"]],["o_cmp",[[7,3],[7,25]],[[7,20],[7,25]],["serv_alu"],["port","wire"]],["i_sub",[[9,3],[9,24]],[[9,19],[9,24]],["serv_alu"],["port","wire"]],["i_bool_op",[[10,3],[10,29]],[[10,20],[10,29]],["serv_alu"],["port","wire"]],["i_cmp_eq",[[11,3],[11,27]],[[11,19],[11,27]],["serv_alu"],["port","wire"]],["i_cmp_sig",[[12,3],[12,28]],[[12,19],[12,28]],["serv_alu"],["port","wire"]],["i_rd_sel",[[13,3],[13,28]],[[13,20],[13,28]],["serv_alu"],["port","wire"]],["i_rs1",[[15,3],[15,24]],[[15,19],[15,24]],["serv_alu"],["port","wire"]],["i_op_b",[[16,3],[16,25]],[[16,19],[16,25]],["serv_alu"],["port","wire"]],["i_buf",[[17,3],[17,24]],[[17,19],[17,24]],["serv_alu"],["port","wire"]],["o_rd",[[18,3],[18,24]],[[18,20],[18,24]],["serv_alu"],["port","wire"]],["result_add",[[20,3],[20,25]],[[20,15],[20,25]],["serv_alu"],["variable","wire"]],["cmp_r",[[22,3],[22,20]],[[22,15],[22,20]],["serv_alu"],["variable","reg"]],["add_cy",[[24,3],[24,21]],[[24,15],[24,21]],["serv_alu"],["variable","wire"]],["add_cy_r",[[25,3],[25,23]],[[25,15],[25,23]],["serv_alu"],["variable","reg"]],["rs1_sx",[[28,3],[28,35]],[[28,8],[28,14]],["serv_alu"],["variable","wire"]],["op_b_sx",[[29,3],[29,37]],[[29,8],[29,15]],["serv_alu"],["variable","wire"]],["add_b",[[31,3],[31,28]],[[31,8],[31,13]],["serv_alu"],["variable","wire"]],["result_lt",[[35,3],[35,46]],[[35,8],[35,17]],["serv_alu"],["variable","wire"]],["result_eq",[[37,3],[37,50]],[[37,8],[37,17]],["serv_alu"],["variable","wire"]],["result_bool",[[53,3],[53,91]],[[53,8],[53,19]],["serv_alu"],["variable","wire"]]]]]]],null,0]],["/home/paulblume/jku/BA/serv/fusesoc_libraries/serv/rtl/serv_bufreg.v",[[[[[["serv_bufreg",[[0,0],[23,33]],[[0,7],[0,18]],[],["module"]],[50,9]],[[["MDU",[[1,6],[1,29]],[[1,22],[1,25]],["serv_bufreg"],["parameter-port","parameter"]],["i_clk",[[3,3],[3,26]],[[3,21],[3,26]],["serv_bufreg"],["port","wire"]],["i_cnt0",[[5,3],[5,27]],[[5,21],[5,27]],["serv_bufreg"],["port","wire"]],["i_cnt1",[[6,3],[6,27]],[[6,21],[6,27]],["serv_bufreg"],["port","wire"]],["i_en",[[7,3],[7,25]],[[7,21],[7,25]],["serv_bufreg"],["port","wire"]],["i_init",[[8,3],[8,27]],[[8,21],[8,27]],["serv_bufreg"],["port","wire"]],["i_mdu_op",[[9,3],[9,32]],[[9,24],[9,32]],["serv_bufreg"],["port","wire"]],["o_lsb",[[10,3],[10,29]],[[10,24],[10,29]],["serv_bufreg"],["port","wire"]],["i_rs1_en",[[12,3],[12,29]],[[12,21],[12,29]],["serv_bufreg"],["port","wire"]],["i_imm_en",[[13,3],[13,29]],[[13,21],[13,29]],["serv_bufreg"],["port","wire"]],["i_clr_lsb",[[14,3],[14,30]],[[14,21],[14,30]],["serv_bufreg"],["port","wire"]],["i_sh_signed",[[15,3],[15,32]],[[15,21],[15,32]],["serv_bufreg"],["port","wire"]],["i_rs1",[[17,3],[17,26]],[[17,21],[17,26]],["serv_bufreg"],["port","wire"]],["i_imm",[[18,3],[18,26]],[[18,21],[18,26]],["serv_bufreg"],["port","wire"]],["o_q",[[19,3],[19,25]],[[19,22],[19,25]],["serv_bufreg"],["port","wire"]],["o_dbus_adr",[[21,3],[21,32]],[[21,22],[21,32]],["serv_bufreg"],["port","wire"]],["o_ext_rs1",[[23,3],[23,31]],[[23,22],[23,31]],["serv_bufreg"],["port","wire"]],["c",[[25,3],[25,16]],[[25,15],[25,16]],["serv_bufreg"],["variable","wire"]],["q",[[25,3],[25,19]],[[25,18],[25,19]],["serv_bufreg"],["variable","c"]],["c_r",[[26,3],[26,18]],[[26,15],[26,18]],["serv_bufreg"],["variable","reg"]],["data",[[27,3],[27,25]],[[27,21],[27,25]],["serv_bufreg"],["variable","reg"]],["lsb",[[28,3],[28,27]],[[28,24],[28,27]],["serv_bufreg"],["variable","reg"]],["clr_lsb",[[30,3],[30,43]],[[30,15],[30,22]],["serv_bufreg"],["variable","wire"]]]]]]],null,0]],["/home/paulblume/jku/BA/serv/fusesoc_libraries/serv/rtl/serv_bufreg2.v",[[[[[["serv_bufreg2",[[0,0],[22,29]],[[0,7],[0,19]],[],["module"]],[64,9]],[[["i_clk",[[2,3],[2,26]],[[2,21],[2,26]],["serv_bufreg2"],["port","wire"]],["i_en",[[4,3],[4,25]],[[4,21],[4,25]],["serv_bufreg2"],["port","wire"]],["i_init",[[5,3],[5,27]],[[5,21],[5,27]],["serv_bufreg2"],["port","wire"]],["i_cnt_done",[[6,3],[6,31]],[[6,21],[6,31]],["serv_bufreg2"],["port","wire"]],["i_lsb",[[7,3],[7,27]],[[7,22],[7,27]],["serv_bufreg2"],["port","wire"]],["i_byte_valid",[[8,3],[8,33]],[[8,21],[8,33]],["serv_bufreg2"],["port","wire"]],["o_sh_done",[[9,3],[9,31]],[[9,22],[9,31]],["serv_bufreg2"],["port","wire"]],["o_sh_done_r",[[10,3],[10,33]],[[10,22],[10,33]],["serv_bufreg2"],["port","wire"]],["i_op_b_sel",[[12,3],[12,31]],[[12,21],[12,31]],["serv_bufreg2"],["port","wire"]],["i_shift_op",[[13,3],[13,31]],[[13,21],[13,31]],["serv_bufreg2"],["port","wire"]],["i_rs2",[[15,3],[15,26]],[[15,21],[15,26]],["serv_bufreg2"],["port","wire"]],["i_imm",[[16,3],[16,26]],[[16,21],[16,26]],["serv_bufreg2"],["port","wire"]],["o_op_b",[[17,3],[17,28]],[[17,22],[17,28]],["serv_bufreg2"],["port","wire"]],["o_q",[[18,3],[18,25]],[[18,22],[18,25]],["serv_bufreg2"],["port","wire"]],["o_dat",[[20,3],[20,27]],[[20,22],[20,27]],["serv_bufreg2"],["port","wire"]],["i_load",[[21,3],[21,27]],[[21,21],[21,27]],["serv_bufreg2"],["port","wire"]],["i_dat",[[22,3],[22,27]],[[22,22],[22,27]],["serv_bufreg2"],["port","wire"]],["dat",[[24,3],[24,19]],[[24,16],[24,19]],["serv_bufreg2"],["variable","reg"]],["dat_en",[[28,3],[28,53]],[[28,10],[28,16]],["serv_bufreg2"],["variable","wire"]],["dat_shamt",[[42,3],[46,53]],[[42,14],[42,23]],["serv_bufreg2"],["variable","wire"]]]]]]],null,0]],["/home/paulblume/jku/BA/serv/fusesoc_libraries/serv/rtl/serv_compdec.v",[[[[[["serv_compdec",[[9,0],[15,24]],[[9,7],[9,19]],[],["module"]],[233,0]],[[["i_clk",[[11,3],[11,19]],[[11,14],[11,19]],["serv_compdec"],["port","wire"]],["i_instr",[[12,3],[12,29]],[[12,22],[12,29]],["serv_compdec"],["port","wire"]],["i_ack",[[13,3],[13,20]],[[13,15],[13,20]],["serv_compdec"],["port","wire"]],["o_instr",[[14,3],[14,29]],[[14,22],[14,29]],["serv_compdec"],["port","wire"]],["o_iscomp",[[15,3],[15,22]],[[15,14],[15,22]],["serv_compdec"],["port","reg"]],["OPCODE_LOAD",[[17,2],[17,37]],[[17,13],[17,24]],["serv_compdec"],["localparam"]],["OPCODE_OP_IMM",[[18,2],[18,37]],[[18,13],[18,26]],["serv_compdec"],["localparam"]],["OPCODE_STORE",[[19,2],[19,37]],[[19,13],[19,25]],["serv_compdec"],["localparam"]],["OPCODE_OP",[[20,2],[20,37]],[[20,13],[20,22]],["serv_compdec"],["localparam"]],["OPCODE_LUI",[[21,2],[21,37]],[[21,13],[21,23]],["serv_compdec"],["localparam"]],["OPCODE_BRANCH",[[22,2],[22,37]],[[22,13],[22,26]],["serv_compdec"],["localparam"]],["OPCODE_JALR",[[23,2],[23,37]],[[23,13],[23,24]],["serv_compdec"],["localparam"]],["OPCODE_JAL",[[24,2],[24,37]],[[24,13],[24,23]],["serv_compdec"],["localparam"]],["comp_instr",[[26,2],[26,24]],[[26,14],[26,24]],["serv_compdec"],["variable","reg"]],["illegal_instr",[[27,2],[27,20]],[[27,7],[27,20]],["serv_compdec"],["variable","reg"]]]]]]],null,0]],["/home/paulblume/jku/BA/serv/fusesoc_libraries/serv/rtl/serv_csr.v",[[[[[["serv_csr",[[1,0],[32,25]],[[1,7],[1,15]],[],["module"]],[141,9]],[[["RESET_STRATEGY",[[2,4],[2,37]],[[2,14],[2,28]],["serv_csr"],["parameter-port","parameter"]],["i_clk",[[4,3],[4,24]],[[4,19],[4,24]],["serv_csr"],["port","wire"]],["i_rst",[[5,3],[5,24]],[[5,19],[5,24]],["serv_csr"],["port","wire"]],["i_init",[[7,3],[7,25]],[[7,19],[7,25]],["serv_csr"],["port","wire"]],["i_en",[[8,3],[8,23]],[[8,19],[8,23]],["serv_csr"],["port","wire"]],["i_cnt0to3",[[9,3],[9,28]],[[9,19],[9,28]],["serv_csr"],["port","wire"]],["i_cnt3",[[10,3],[10,25]],[[10,19],[10,25]],["serv_csr"],["port","wire"]],["i_cnt7",[[11,3],[11,25]],[[11,19],[11,25]],["serv_csr"],["port","wire"]],["i_cnt_done",[[12,3],[12,29]],[[12,19],[12,29]],["serv_csr"],["port","wire"]],["i_mem_op",[[13,3],[13,27]],[[13,19],[13,27]],["serv_csr"],["port","wire"]],["i_mtip",[[14,3],[14,25]],[[14,19],[14,25]],["serv_csr"],["port","wire"]],["i_trap",[[15,3],[15,25]],[[15,19],[15,25]],["serv_csr"],["port","wire"]],["o_new_irq",[[16,3],[16,28]],[[16,19],[16,28]],["serv_csr"],["port","reg"]],["i_e_op",[[18,3],[18,25]],[[18,19],[18,25]],["serv_csr"],["port","wire"]],["i_ebreak",[[19,3],[19,27]],[[19,19],[19,27]],["serv_csr"],["port","wire"]],["i_mem_cmd",[[20,3],[20,28]],[[20,19],[20,28]],["serv_csr"],["port","wire"]],["i_mstatus_en",[[21,3],[21,31]],[[21,19],[21,31]],["serv_csr"],["port","wire"]],["i_mie_en",[[22,3],[22,27]],[[22,19],[22,27]],["serv_csr"],["port","wire"]],["i_mcause_en",[[23,3],[23,30]],[[23,19],[23,30]],["serv_csr"],["port","wire"]],["i_csr_source",[[24,3],[24,32]],[[24,20],[24,32]],["serv_csr"],["port","wire"]],["i_mret",[[25,3],[25,25]],[[25,19],[25,25]],["serv_csr"],["port","wire"]],["i_csr_d_sel",[[26,3],[26,30]],[[26,19],[26,30]],["serv_csr"],["port","wire"]],["i_rf_csr_out",[[28,3],[28,31]],[[28,19],[28,31]],["serv_csr"],["port","wire"]],["o_csr_in",[[29,3],[29,28]],[[29,20],[29,28]],["serv_csr"],["port","wire"]],["i_csr_imm",[[30,3],[30,28]],[[30,19],[30,28]],["serv_csr"],["port","wire"]],["i_rs1",[[31,3],[31,24]],[[31,19],[31,24]],["serv_csr"],["port","wire"]],["o_q",[[32,3],[32,23]],[[32,20],[32,23]],["serv_csr"],["port","wire"]],["CSR_SOURCE_CSR",[[34,3],[38,28]],[[35,5],[35,19]],["serv_csr"],["localparam"]],["mstatus_mie",[[40,3],[40,24]],[[40,13],[40,24]],["serv_csr"],["variable","reg"]],["mstatus_mpie",[[41,3],[41,25]],[[41,13],[41,25]],["serv_csr"],["variable","reg"]],["mie_mtie",[[42,3],[42,21]],[[42,13],[42,21]],["serv_csr"],["variable","reg"]],["mcause31",[[44,3],[44,17]],[[44,9],[44,17]],["serv_csr"],["variable","reg"]],["mcause3_0",[[45,3],[45,23]],[[45,14],[45,23]],["serv_csr"],["variable","reg"]],["mcause",[[46,3],[46,15]],[[46,9],[46,15]],["serv_csr"],["variable","wire"]],["csr_in",[[48,3],[48,15]],[[48,9],[48,15]],["serv_csr"],["variable","wire"]],["csr_out",[[49,3],[49,16]],[[49,9],[49,16]],["serv_csr"],["variable","wire"]],["timer_irq_r",[[51,3],[51,20]],[[51,9],[51,20]],["serv_csr"],["variable","reg"]],["d",[[53,3],[53,44]],[[53,9],[53,10]],["serv_csr"],["variable","wire"]],["timer_irq",[[67,3],[67,52]],[[67,9],[67,18]],["serv_csr"],["variable","wire"]]]]]]],null,0]],["/home/paulblume/jku/BA/serv/fusesoc_libraries/serv/rtl/serv_ctrl.v",[[[[[["serv_ctrl",[[1,0],[28,33]],[[1,7],[1,16]],[],["module"]],[82,9]],[[["RESET_STRATEGY",[[2,4],[2,37]],[[2,14],[2,28]],["serv_ctrl"],["parameter-port","parameter"]],["RESET_PC",[[3,4],[3,30]],[[3,14],[3,22]],["serv_ctrl"],["parameter-port","parameter"]],["WITH_CSR",[[4,4],[4,26]],[[4,14],[4,22]],["serv_ctrl"],["parameter-port","parameter"]],["clk",[[6,3],[6,23]],[[6,20],[6,23]],["serv_ctrl"],["port","wire"]],["i_rst",[[7,3],[7,25]],[[7,20],[7,25]],["serv_ctrl"],["port","wire"]],["i_pc_en",[[9,3],[9,27]],[[9,20],[9,27]],["serv_ctrl"],["port","wire"]],["i_cnt12to31",[[10,3],[10,31]],[[10,20],[10,31]],["serv_ctrl"],["port","wire"]],["i_cnt0",[[11,3],[11,26]],[[11,20],[11,26]],["serv_ctrl"],["port","wire"]],["i_cnt1",[[12,3],[12,27]],[[12,21],[12,27]],["serv_ctrl"],["port","wire"]],["i_cnt2",[[13,3],[13,26]],[[13,20],[13,26]],["serv_ctrl"],["port","wire"]],["i_jump",[[15,3],[15,26]],[[15,20],[15,26]],["serv_ctrl"],["port","wire"]],["i_jal_or_jalr",[[16,3],[16,33]],[[16,20],[16,33]],["serv_ctrl"],["port","wire"]],["i_utype",[[17,3],[17,27]],[[17,20],[17,27]],["serv_ctrl"],["port","wire"]],["i_pc_rel",[[18,3],[18,28]],[[18,20],[18,28]],["serv_ctrl"],["port","wire"]],["i_trap",[[19,3],[19,26]],[[19,20],[19,26]],["serv_ctrl"],["port","wire"]],["i_iscomp",[[20,3],[20,29]],[[20,21],[20,29]],["serv_ctrl"],["port","wire"]],["i_imm",[[22,3],[22,25]],[[22,20],[22,25]],["serv_ctrl"],["port","wire"]],["i_buf",[[23,3],[23,25]],[[23,20],[23,25]],["serv_ctrl"],["port","wire"]],["i_csr_pc",[[24,3],[24,28]],[[24,20],[24,28]],["serv_ctrl"],["port","wire"]],["o_rd",[[25,3],[25,25]],[[25,21],[25,25]],["serv_ctrl"],["port","wire"]],["o_bad_pc",[[26,3],[26,29]],[[26,21],[26,29]],["serv_ctrl"],["port","wire"]],["o_ibus_adr",[[28,3],[28,31]],[[28,21],[28,31]],["serv_ctrl"],["port","reg"]],["pc_plus_4",[[30,3],[30,23]],[[30,14],[30,23]],["serv_ctrl"],["variable","wire"]],["pc_plus_4_cy",[[31,3],[31,26]],[[31,14],[31,26]],["serv_ctrl"],["variable","wire"]],["pc_plus_4_cy_r",[[32,3],[32,28]],[[32,14],[32,28]],["serv_ctrl"],["variable","reg"]],["pc_plus_offset",[[33,3],[33,28]],[[33,14],[33,28]],["serv_ctrl"],["variable","wire"]],["pc_plus_offset_cy",[[34,3],[34,31]],[[34,14],[34,31]],["serv_ctrl"],["variable","wire"]],["pc_plus_offset_cy_r",[[35,3],[35,33]],[[35,14],[35,33]],["serv_ctrl"],["variable","reg"]],["pc_plus_offset_aligned",[[36,3],[36,36]],[[36,14],[36,36]],["serv_ctrl"],["variable","wire"]],["plus_4",[[37,3],[37,20]],[[37,14],[37,20]],["serv_ctrl"],["variable","wire"]],["pc",[[39,3],[39,32]],[[39,14],[39,16]],["serv_ctrl"],["variable","wire"]],["new_pc",[[41,3],[41,20]],[[41,14],[41,20]],["serv_ctrl"],["variable","wire"]],["offset_a",[[43,3],[43,22]],[[43,14],[43,22]],["serv_ctrl"],["variable","wire"]],["offset_b",[[44,3],[44,22]],[[44,14],[44,22]],["serv_ctrl"],["variable","wire"]]]]]]],null,0]],["/home/paulblume/jku/BA/serv/fusesoc_libraries/serv/rtl/serv_decode.v",[[[[[["serv_decode",[[1,0],[63,33]],[[1,7],[1,18]],[],["module"]],[364,9]],[[["PRE_REGISTER",[[2,4],[2,36]],[[2,20],[2,32]],["serv_decode"],["parameter-port","parameter"]],["MDU",[[3,4],[3,27]],[[3,20],[3,23]],["serv_decode"],["parameter-port","parameter"]],["clk",[[5,3],[5,24]],[[5,21],[5,24]],["serv_decode"],["port","wire"]],["i_wb_rdt",[[7,3],[7,29]],[[7,21],[7,29]],["serv_decode"],["port","wire"]],["i_wb_en",[[8,3],[8,28]],[[8,21],[8,28]],["serv_decode"],["port","wire"]],["o_sh_right",[[10,3],[10,30]],[[10,20],[10,30]],["serv_decode"],["port","reg"]],["o_bne_or_bge",[[11,3],[11,32]],[[11,20],[11,32]],["serv_decode"],["port","reg"]],["o_cond_branch",[[12,3],[12,33]],[[12,20],[12,33]],["serv_decode"],["port","reg"]],["o_e_op",[[13,3],[13,26]],[[13,20],[13,26]],["serv_decode"],["port","reg"]],["o_ebreak",[[14,3],[14,28]],[[14,20],[14,28]],["serv_decode"],["port","reg"]],["o_branch_op",[[15,3],[15,31]],[[15,20],[15,31]],["serv_decode"],["port","reg"]],["o_shift_op",[[16,3],[16,30]],[[16,20],[16,30]],["serv_decode"],["port","reg"]],["o_slt_or_branch",[[17,3],[17,35]],[[17,20],[17,35]],["serv_decode"],["port","reg"]],["o_rd_op",[[18,3],[18,27]],[[18,20],[18,27]],["serv_decode"],["port","reg"]],["o_two_stage_op",[[19,3],[19,34]],[[19,20],[19,34]],["serv_decode"],["port","reg"]],["o_dbus_en",[[20,3],[20,29]],[[20,20],[20,29]],["serv_decode"],["port","reg"]],["o_mdu_op",[[22,3],[22,28]],[[22,20],[22,28]],["serv_decode"],["port","reg"]],["o_ext_funct3",[[24,3],[24,32]],[[24,20],[24,32]],["serv_decode"],["port","reg"]],["o_bufreg_rs1_en",[[26,3],[26,35]],[[26,20],[26,35]],["serv_decode"],["port","reg"]],["o_bufreg_imm_en",[[27,3],[27,35]],[[27,20],[27,35]],["serv_decode"],["port","reg"]],["o_bufreg_clr_lsb",[[28,3],[28,36]],[[28,20],[28,36]],["serv_decode"],["port","reg"]],["o_bufreg_sh_signed",[[29,3],[29,38]],[[29,20],[29,38]],["serv_decode"],["port","reg"]],["o_ctrl_jal_or_jalr",[[31,3],[31,38]],[[31,20],[31,38]],["serv_decode"],["port","reg"]],["o_ctrl_utype",[[32,3],[32,32]],[[32,20],[32,32]],["serv_decode"],["port","reg"]],["o_ctrl_pc_rel",[[33,3],[33,33]],[[33,20],[33,33]],["serv_decode"],["port","reg"]],["o_ctrl_mret",[[34,3],[34,31]],[[34,20],[34,31]],["serv_decode"],["port","reg"]],["o_alu_sub",[[36,3],[36,29]],[[36,20],[36,29]],["serv_decode"],["port","reg"]],["o_alu_bool_op",[[37,3],[37,33]],[[37,20],[37,33]],["serv_decode"],["port","reg"]],["o_alu_cmp_eq",[[38,3],[38,32]],[[38,20],[38,32]],["serv_decode"],["port","reg"]],["o_alu_cmp_sig",[[39,3],[39,33]],[[39,20],[39,33]],["serv_decode"],["port","reg"]],["o_alu_rd_sel",[[40,3],[40,32]],[[40,20],[40,32]],["serv_decode"],["port","reg"]],["o_mem_signed",[[42,3],[42,32]],[[42,20],[42,32]],["serv_decode"],["port","reg"]],["o_mem_word",[[43,3],[43,30]],[[43,20],[43,30]],["serv_decode"],["port","reg"]],["o_mem_half",[[44,3],[44,30]],[[44,20],[44,30]],["serv_decode"],["port","reg"]],["o_mem_cmd",[[45,3],[45,29]],[[45,20],[45,29]],["serv_decode"],["port","reg"]],["o_csr_en",[[47,3],[47,28]],[[47,20],[47,28]],["serv_decode"],["port","reg"]],["o_csr_addr",[[48,3],[48,30]],[[48,20],[48,30]],["serv_decode"],["port","reg"]],["o_csr_mstatus_en",[[49,3],[49,36]],[[49,20],[49,36]],["serv_decode"],["port","reg"]],["o_csr_mie_en",[[50,3],[50,32]],[[50,20],[50,32]],["serv_decode"],["port","reg"]],["o_csr_mcause_en",[[51,3],[51,35]],[[51,20],[51,35]],["serv_decode"],["port","reg"]],["o_csr_source",[[52,3],[52,32]],[[52,20],[52,32]],["serv_decode"],["port","reg"]],["o_csr_d_sel",[[53,3],[53,31]],[[53,20],[53,31]],["serv_decode"],["port","reg"]],["o_csr_imm_en",[[54,3],[54,32]],[[54,20],[54,32]],["serv_decode"],["port","reg"]],["o_mtval_pc",[[55,3],[55,30]],[[55,20],[55,30]],["serv_decode"],["port","reg"]],["o_immdec_ctrl",[[57,3],[57,33]],[[57,20],[57,33]],["serv_decode"],["port","reg"]],["o_immdec_en",[[58,3],[58,31]],[[58,20],[58,31]],["serv_decode"],["port","reg"]],["o_op_b_source",[[59,3],[59,33]],[[59,20],[59,33]],["serv_decode"],["port","reg"]],["o_rd_mem_en",[[61,3],[61,31]],[[61,20],[61,31]],["serv_decode"],["port","reg"]],["o_rd_csr_en",[[62,3],[62,31]],[[62,20],[62,31]],["serv_decode"],["port","reg"]],["o_rd_alu_en",[[63,3],[63,31]],[[63,20],[63,31]],["serv_decode"],["port","reg"]],["opcode",[[65,3],[65,19]],[[65,13],[65,19]],["serv_decode"],["variable","reg"]],["funct3",[[66,3],[66,19]],[[66,13],[66,19]],["serv_decode"],["variable","reg"]],["op20",[[67,3],[67,18]],[[67,14],[67,18]],["serv_decode"],["variable","reg"]],["op21",[[68,3],[68,18]],[[68,14],[68,18]],["serv_decode"],["variable","reg"]],["op22",[[69,3],[69,18]],[[69,14],[69,18]],["serv_decode"],["variable","reg"]],["op26",[[70,3],[70,18]],[[70,14],[70,18]],["serv_decode"],["variable","reg"]],["imm25",[[72,3],[72,18]],[[72,13],[72,18]],["serv_decode"],["variable","reg"]],["imm30",[[73,3],[73,18]],[[73,13],[73,18]],["serv_decode"],["variable","reg"]],["co_mdu_op",[[75,3],[75,58]],[[75,8],[75,17]],["serv_decode"],["variable","wire"]],["co_two_stage_op",[[77,3],[79,63]],[[77,8],[77,23]],["serv_decode"],["variable","wire"]],["co_shift_op",[[80,3],[80,59]],[[80,8],[80,19]],["serv_decode"],["variable","wire"]],["co_slt_or_branch",[[81,3],[81,124]],[[81,8],[81,24]],["serv_decode"],["variable","wire"]],["co_branch_op",[[82,3],[82,32]],[[82,8],[82,20]],["serv_decode"],["variable","wire"]],["co_dbus_en",[[83,3],[83,47]],[[83,8],[83,18]],["serv_decode"],["variable","wire"]],["co_mtval_pc",[[84,3],[84,33]],[[84,8],[84,19]],["serv_decode"],["variable","wire"]],["co_mem_word",[[85,3],[85,33]],[[85,8],[85,19]],["serv_decode"],["variable","wire"]],["co_rd_alu_en",[[86,3],[86,72]],[[86,8],[86,20]],["serv_decode"],["variable","wire"]],["co_rd_mem_en",[[87,3],[87,61]],[[87,8],[87,20]],["serv_decode"],["variable","wire"]],["co_ext_funct3",[[88,3],[88,36]],[[88,14],[88,27]],["serv_decode"],["variable","wire"]],["co_bufreg_rs1_en",[[94,3],[94,64]],[[94,8],[94,24]],["serv_decode"],["variable","wire"]],["co_bufreg_imm_en",[[95,3],[95,37]],[[95,8],[95,24]],["serv_decode"],["variable","wire"]],["co_bufreg_clr_lsb",[[100,3],[100,89]],[[100,8],[100,25]],["serv_decode"],["variable","wire"]],["co_cond_branch",[[105,3],[105,35]],[[105,8],[105,22]],["serv_decode"],["variable","wire"]],["co_ctrl_utype",[[107,3],[107,64]],[[107,8],[107,21]],["serv_decode"],["variable","wire"]],["co_ctrl_jal_or_jalr",[[108,3],[108,51]],[[108,8],[108,27]],["serv_decode"],["variable","wire"]],["co_ctrl_pc_rel",[[113,3],[116,48]],[[113,8],[113,22]],["serv_decode"],["variable","wire"]],["co_rd_op",[[120,3],[122,60]],[[120,8],[120,16]],["serv_decode"],["variable","wire"]],["co_sh_right",[[128,3],[128,33]],[[128,8],[128,19]],["serv_decode"],["variable","wire"]],["co_bne_or_bge",[[129,3],[129,33]],[[129,8],[129,21]],["serv_decode"],["variable","wire"]],["csr_op",[[132,3],[132,50]],[[132,8],[132,14]],["serv_decode"],["variable","wire"]],["co_ebreak",[[136,3],[136,24]],[[136,8],[136,17]],["serv_decode"],["variable","wire"]],["co_ctrl_mret",[[141,3],[141,64]],[[141,8],[141,20]],["serv_decode"],["variable","wire"]],["co_e_op",[[144,3],[144,60]],[[144,8],[144,15]],["serv_decode"],["variable","wire"]],["co_bufreg_sh_signed",[[148,3],[148,35]],[[148,8],[148,27]],["serv_decode"],["variable","wire"]],["co_alu_sub",[[160,3],[160,76]],[[160,8],[160,18]],["serv_decode"],["variable","wire"]],["csr_valid",[[185,3],[185,41]],[[185,8],[185,17]],["serv_decode"],["variable","wire"]],["co_rd_csr_en",[[187,3],[187,29]],[[187,8],[187,20]],["serv_decode"],["variable","wire"]],["co_csr_en",[[189,3],[189,46]],[[189,8],[189,17]],["serv_decode"],["variable","wire"]],["co_csr_mstatus_en",[[190,3],[190,50]],[[190,8],[190,25]],["serv_decode"],["variable","wire"]],["co_csr_mie_en",[[191,3],[191,58]],[[191,8],[191,21]],["serv_decode"],["variable","wire"]],["co_csr_mcause_en",[[192,3],[192,58]],[[192,8],[192,24]],["serv_decode"],["variable","wire"]],["co_csr_source",[[194,3],[194,41]],[[194,14],[194,27]],["serv_decode"],["variable","wire"]],["co_csr_d_sel",[[195,3],[195,32]],[[195,8],[195,20]],["serv_decode"],["variable","wire"]],["co_csr_imm_en",[[196,3],[196,57]],[[196,8],[196,21]],["serv_decode"],["variable","wire"]],["co_csr_addr",[[197,3],[197,55]],[[197,14],[197,25]],["serv_decode"],["variable","wire"]],["co_alu_cmp_eq",[[199,3],[199,44]],[[199,8],[199,21]],["serv_decode"],["variable","wire"]],["co_alu_cmp_sig",[[201,3],[201,77]],[[201,8],[201,22]],["serv_decode"],["variable","wire"]],["co_mem_cmd",[[203,3],[203,31]],[[203,8],[203,18]],["serv_decode"],["variable","wire"]],["co_mem_signed",[[204,3],[204,34]],[[204,8],[204,21]],["serv_decode"],["variable","wire"]],["co_mem_half",[[205,3],[205,33]],[[205,8],[205,19]],["serv_decode"],["variable","wire"]],["co_alu_bool_op",[[207,3],[207,42]],[[207,14],[207,28]],["serv_decode"],["variable","wire"]],["co_immdec_ctrl",[[209,3],[209,28]],[[209,14],[209,28]],["serv_decode"],["variable","wire"]],["co_immdec_en",[[219,3],[219,26]],[[219,14],[219,26]],["serv_decode"],["variable","wire"]],["co_alu_rd_sel",[[225,3],[225,27]],[[225,14],[225,27]],["serv_decode"],["variable","wire"]],["co_op_b_source",[[232,3],[232,34]],[[232,8],[232,22]],["serv_decode"],["variable","wire"]]]]]]],null,0]],["/home/paulblume/jku/BA/serv/fusesoc_libraries/serv/rtl/serv_immdec.v",[[[[[["serv_immdec",[[1,0],[20,31]],[[1,7],[1,18]],[],["module"]],[94,9]],[[["SHARED_RFADDR_IMM_REGS",[[2,4],[2,40]],[[2,14],[2,36]],["serv_immdec"],["parameter-port","parameter"]],["i_clk",[[4,3],[4,25]],[[4,20],[4,25]],["serv_immdec"],["port","wire"]],["i_cnt_en",[[6,3],[6,28]],[[6,20],[6,28]],["serv_immdec"],["port","wire"]],["i_cnt_done",[[7,3],[7,30]],[[7,20],[7,30]],["serv_immdec"],["port","wire"]],["i_immdec_en",[[9,3],[9,32]],[[9,21],[9,32]],["serv_immdec"],["port","wire"]],["i_csr_imm_en",[[10,3],[10,32]],[[10,20],[10,32]],["serv_immdec"],["port","wire"]],["i_ctrl",[[11,3],[11,27]],[[11,21],[11,27]],["serv_immdec"],["port","wire"]],["o_rd_addr",[[12,3],[12,30]],[[12,21],[12,30]],["serv_immdec"],["port","wire"]],["o_rs1_addr",[[13,3],[13,31]],[[13,21],[13,31]],["serv_immdec"],["port","wire"]],["o_rs2_addr",[[14,3],[14,31]],[[14,21],[14,31]],["serv_immdec"],["port","wire"]],["o_csr_imm",[[16,3],[16,30]],[[16,21],[16,30]],["serv_immdec"],["port","wire"]],["o_imm",[[17,3],[17,26]],[[17,21],[17,26]],["serv_immdec"],["port","wire"]],["i_wb_en",[[19,3],[19,27]],[[19,20],[19,27]],["serv_immdec"],["port","wire"]],["i_wb_rdt",[[20,3],[20,29]],[[20,21],[20,29]],["serv_immdec"],["port","wire"]],["imm31",[[22,3],[22,19]],[[22,14],[22,19]],["serv_immdec"],["variable","reg"]],["imm19_12_20",[[24,3],[24,25]],[[24,14],[24,25]],["serv_immdec"],["variable","reg"]],["imm7",[[25,3],[25,18]],[[25,14],[25,18]],["serv_immdec"],["variable","reg"]],["imm30_25",[[26,3],[26,22]],[[26,14],[26,22]],["serv_immdec"],["variable","reg"]],["imm24_20",[[27,3],[27,22]],[[27,14],[27,22]],["serv_immdec"],["variable","reg"]],["imm11_7",[[28,3],[28,21]],[[28,14],[28,21]],["serv_immdec"],["variable","reg"]],["signbit",[[32,3],[32,45]],[[32,14],[32,21]],["serv_immdec"],["variable","wire"]],["rd_addr",[[60,2],[60,20]],[[60,13],[60,20]],["serv_immdec"],["variable","reg"]],["rs1_addr",[[61,2],[61,21]],[[61,13],[61,21]],["serv_immdec"],["variable","reg"]],["rs2_addr",[[62,2],[62,21]],[[62,13],[62,21]],["serv_immdec"],["variable","reg"]]]]]]],null,0]],["/home/paulblume/jku/BA/serv/fusesoc_libraries/serv/rtl/serv_mem_if.v",[[[[[["serv_mem_if",[[1,0],[20,31]],[[1,7],[1,18]],[],["module"]],[64,9]],[[["WITH_CSR",[[2,4],[2,32]],[[2,20],[2,28]],["serv_mem_if"],["parameter-port","parameter"]],["i_clk",[[4,3],[4,25]],[[4,20],[4,25]],["serv_mem_if"],["port","wire"]],["i_bytecnt",[[6,3],[6,30]],[[6,21],[6,30]],["serv_mem_if"],["port","wire"]],["i_lsb",[[7,3],[7,26]],[[7,21],[7,26]],["serv_mem_if"],["port","wire"]],["o_byte_valid",[[8,3],[8,33]],[[8,21],[8,33]],["serv_mem_if"],["port","wire"]],["o_misalign",[[9,3],[9,31]],[[9,21],[9,31]],["serv_mem_if"],["port","wire"]],["i_signed",[[11,3],[11,28]],[[11,20],[11,28]],["serv_mem_if"],["port","wire"]],["i_word",[[12,3],[12,26]],[[12,20],[12,26]],["serv_mem_if"],["port","wire"]],["i_half",[[13,3],[13,26]],[[13,20],[13,26]],["serv_mem_if"],["port","wire"]],["i_mdu_op",[[15,3],[15,28]],[[15,20],[15,28]],["serv_mem_if"],["port","wire"]],["i_bufreg2_q",[[17,3],[17,31]],[[17,20],[17,31]],["serv_mem_if"],["port","wire"]],["o_rd",[[18,3],[18,25]],[[18,21],[18,25]],["serv_mem_if"],["port","wire"]],["o_wb_sel",[[20,3],[20,29]],[[20,21],[20,29]],["serv_mem_if"],["port","wire"]],["signbit",[[22,3],[22,24]],[[22,17],[22,24]],["serv_mem_if"],["variable","reg"]],["dat_valid",[[39,3],[43,25]],[[39,8],[39,17]],["serv_mem_if"],["variable","wire"]]]]]]],null,0]],["/home/paulblume/jku/BA/serv/fusesoc_libraries/serv/rtl/serv_rf_if.v",[[[[[["serv_rf_if",[[1,0],[45,30]],[[1,7],[1,17]],[],["module"]],[148,9]],[[["WITH_CSR",[[2,4],[2,26]],[[2,14],[2,22]],["serv_rf_if"],["parameter-port","parameter"]],["i_cnt_en",[[4,3],[4,30]],[[4,22],[4,30]],["serv_rf_if"],["port","wire"]],["o_wreg0",[[5,3],[5,37]],[[5,30],[5,37]],["serv_rf_if"],["port","wire"]],["o_wreg1",[[6,3],[6,37]],[[6,30],[6,37]],["serv_rf_if"],["port","wire"]],["o_wen0",[[7,3],[7,29]],[[7,23],[7,29]],["serv_rf_if"],["port","wire"]],["o_wen1",[[8,3],[8,29]],[[8,23],[8,29]],["serv_rf_if"],["port","wire"]],["o_wdata0",[[9,3],[9,31]],[[9,23],[9,31]],["serv_rf_if"],["port","wire"]],["o_wdata1",[[10,3],[10,31]],[[10,23],[10,31]],["serv_rf_if"],["port","wire"]],["o_rreg0",[[11,3],[11,37]],[[11,30],[11,37]],["serv_rf_if"],["port","wire"]],["o_rreg1",[[12,3],[12,37]],[[12,30],[12,37]],["serv_rf_if"],["port","wire"]],["i_rdata0",[[13,3],[13,30]],[[13,22],[13,30]],["serv_rf_if"],["port","wire"]],["i_rdata1",[[14,3],[14,30]],[[14,22],[14,30]],["serv_rf_if"],["port","wire"]],["i_trap",[[17,3],[17,28]],[[17,22],[17,28]],["serv_rf_if"],["port","wire"]],["i_mret",[[18,3],[18,28]],[[18,22],[18,28]],["serv_rf_if"],["port","wire"]],["i_mepc",[[19,3],[19,28]],[[19,22],[19,28]],["serv_rf_if"],["port","wire"]],["i_mtval_pc",[[20,3],[20,32]],[[20,22],[20,32]],["serv_rf_if"],["port","wire"]],["i_bufreg_q",[[21,3],[21,32]],[[21,22],[21,32]],["serv_rf_if"],["port","wire"]],["i_bad_pc",[[22,3],[22,30]],[[22,22],[22,30]],["serv_rf_if"],["port","wire"]],["o_csr_pc",[[23,3],[23,31]],[[23,23],[23,31]],["serv_rf_if"],["port","wire"]],["i_csr_en",[[25,3],[25,30]],[[25,22],[25,30]],["serv_rf_if"],["port","wire"]],["i_csr_addr",[[26,3],[26,37]],[[26,27],[26,37]],["serv_rf_if"],["port","wire"]],["i_csr",[[27,3],[27,27]],[[27,22],[27,27]],["serv_rf_if"],["port","wire"]],["o_csr",[[28,3],[28,28]],[[28,23],[28,28]],["serv_rf_if"],["port","wire"]],["i_rd_wen",[[30,3],[30,30]],[[30,22],[30,30]],["serv_rf_if"],["port","wire"]],["i_rd_waddr",[[31,3],[31,37]],[[31,27],[31,37]],["serv_rf_if"],["port","wire"]],["i_ctrl_rd",[[32,3],[32,31]],[[32,22],[32,31]],["serv_rf_if"],["port","wire"]],["i_alu_rd",[[33,3],[33,30]],[[33,22],[33,30]],["serv_rf_if"],["port","wire"]],["i_rd_alu_en",[[34,3],[34,33]],[[34,22],[34,33]],["serv_rf_if"],["port","wire"]],["i_csr_rd",[[35,3],[35,30]],[[35,22],[35,30]],["serv_rf_if"],["port","wire"]],["i_rd_csr_en",[[36,3],[36,33]],[[36,22],[36,33]],["serv_rf_if"],["port","wire"]],["i_mem_rd",[[37,3],[37,30]],[[37,22],[37,30]],["serv_rf_if"],["port","wire"]],["i_rd_mem_en",[[38,3],[38,33]],[[38,22],[38,33]],["serv_rf_if"],["port","wire"]],["i_rs1_raddr",[[41,3],[41,38]],[[41,27],[41,38]],["serv_rf_if"],["port","wire"]],["o_rs1",[[42,3],[42,28]],[[42,23],[42,28]],["serv_rf_if"],["port","wire"]],["i_rs2_raddr",[[44,3],[44,38]],[[44,27],[44,38]],["serv_rf_if"],["port","wire"]],["o_rs2",[[45,3],[45,28]],[[45,23],[45,28]],["serv_rf_if"],["port","wire"]],["rd_wen",[[52,3],[52,47]],[[52,14],[52,20]],["serv_rf_if"],["variable","wire"]],["rd",[[122,6],[124,29]],[[122,17],[122,19]],["serv_rf_if"],["variable","wire"]],["mtval",[[61,3],[61,56]],[[61,14],[61,19]],["serv_rf_if"],["variable","wire"]],["sel_rs2",[[111,3],[111,47]],[[111,8],[111,15]],["serv_rf_if"],["variable","wire"]]]]]]],null,0]],["/home/paulblume/jku/BA/serv/fusesoc_libraries/serv/rtl/serv_rf_ram_if.v",[[[[[["serv_rf_ram_if",[[1,0],[29,37]],[[1,7],[1,21]],[],["module"]],[149,9]],[[["width",[[2,4],[2,21]],[[2,14],[2,19]],["serv_rf_ram_if"],["parameter-port","parameter"]],["reset_strategy",[[3,4],[3,35]],[[3,14],[3,28]],["serv_rf_ram_if"],["parameter-port","parameter"]],["csr_regs",[[4,4],[4,24]],[[4,14],[4,22]],["serv_rf_ram_if"],["parameter-port","parameter"]],["depth",[[5,4],[5,42]],[[5,14],[5,19]],["serv_rf_ram_if"],["parameter-port","parameter"]],["l2w",[[6,4],[6,33]],[[6,14],[6,17]],["serv_rf_ram_if"],["parameter-port","parameter"]],["i_clk",[[9,3],[9,23]],[[9,18],[9,23]],["serv_rf_ram_if"],["port","wire"]],["i_rst",[[10,3],[10,23]],[[10,18],[10,23]],["serv_rf_ram_if"],["port","wire"]],["i_wreq",[[11,3],[11,24]],[[11,18],[11,24]],["serv_rf_ram_if"],["port","wire"]],["i_rreq",[[12,3],[12,24]],[[12,18],[12,24]],["serv_rf_ram_if"],["port","wire"]],["o_ready",[[13,3],[13,26]],[[13,19],[13,26]],["serv_rf_ram_if"],["port","wire"]],["i_wreg0",[[14,3],[14,47]],[[14,40],[14,47]],["serv_rf_ram_if"],["port","wire"]],["i_wreg1",[[15,3],[15,47]],[[15,40],[15,47]],["serv_rf_ram_if"],["port","wire"]],["i_wen0",[[16,3],[16,24]],[[16,18],[16,24]],["serv_rf_ram_if"],["port","wire"]],["i_wen1",[[17,3],[17,24]],[[17,18],[17,24]],["serv_rf_ram_if"],["port","wire"]],["i_wdata0",[[18,3],[18,26]],[[18,18],[18,26]],["serv_rf_ram_if"],["port","wire"]],["i_wdata1",[[19,3],[19,26]],[[19,18],[19,26]],["serv_rf_ram_if"],["port","wire"]],["i_rreg0",[[20,3],[20,47]],[[20,40],[20,47]],["serv_rf_ram_if"],["port","wire"]],["i_rreg1",[[21,3],[21,47]],[[21,40],[21,47]],["serv_rf_ram_if"],["port","wire"]],["o_rdata0",[[22,3],[22,27]],[[22,19],[22,27]],["serv_rf_ram_if"],["port","wire"]],["o_rdata1",[[23,3],[23,27]],[[23,19],[23,27]],["serv_rf_ram_if"],["port","wire"]],["o_waddr",[[25,3],[25,43]],[[25,36],[25,43]],["serv_rf_ram_if"],["port","wire"]],["o_wdata",[[26,3],[26,36]],[[26,29],[26,36]],["serv_rf_ram_if"],["port","wire"]],["o_wen",[[27,3],[27,24]],[[27,19],[27,24]],["serv_rf_ram_if"],["port","wire"]],["o_raddr",[[28,3],[28,43]],[[28,36],[28,43]],["serv_rf_ram_if"],["port","wire"]],["i_rdata",[[29,3],[29,35]],[[29,28],[29,35]],["serv_rf_ram_if"],["port","wire"]],["rgnt",[[31,3],[31,18]],[[31,14],[31,18]],["serv_rf_ram_if"],["variable","reg"]],["rcnt",[[33,3],[33,20]],[[33,16],[33,20]],["serv_rf_ram_if"],["variable","reg"]],["wcnt",[[39,3],[39,24]],[[39,20],[39,24]],["serv_rf_ram_if"],["variable","wire"]],["wdata0_r",[[41,3],[41,29]],[[41,21],[41,29]],["serv_rf_ram_if"],["variable","reg"]],["wdata1_r",[[42,3],[42,29]],[[42,21],[42,29]],["serv_rf_ram_if"],["variable","reg"]],["wen0_r",[[44,3],[44,20]],[[44,14],[44,20]],["serv_rf_ram_if"],["variable","reg"]],["wen1_r",[[45,3],[45,20]],[[45,14],[45,20]],["serv_rf_ram_if"],["variable","reg"]],["wtrig0",[[46,3],[46,20]],[[46,14],[46,20]],["serv_rf_ram_if"],["variable","wire"]],["wtrig1",[[47,3],[47,20]],[[47,14],[47,20]],["serv_rf_ram_if"],["variable","wire"]],["wtrig0_r",[[53,6],[53,18]],[[53,10],[53,18]],["serv_rf_ram_if"],["variable","reg"]],["wreg",[[64,3],[64,68]],[[64,34],[64,38]],["serv_rf_ram_if"],["variable","wire"]],["rtrig0",[[94,3],[94,17]],[[94,11],[94,17]],["serv_rf_ram_if"],["variable","wire"]],["rtrig1",[[95,3],[95,17]],[[95,11],[95,17]],["serv_rf_ram_if"],["variable","reg"]],["rreg",[[97,3],[97,67]],[[97,34],[97,38]],["serv_rf_ram_if"],["variable","wire"]],["rdata0",[[104,3],[104,26]],[[104,20],[104,26]],["serv_rf_ram_if"],["variable","reg"]],["rdata1",[[105,3],[105,26]],[[105,20],[105,26]],["serv_rf_ram_if"],["variable","reg"]],["rreq_r",[[112,3],[112,20]],[[112,14],[112,20]],["serv_rf_ram_if"],["variable","reg"]]]]]]],null,0]],["/home/paulblume/jku/BA/serv/fusesoc_libraries/serv/rtl/serv_rf_ram.v",[[[[[["serv_rf_ram",[[0,0],[9,41]],[[0,7],[0,18]],[],["module"]],[43,9]],[[["width",[[1,4],[1,21]],[[1,14],[1,19]],["serv_rf_ram"],["parameter-port","parameter"]],["csr_regs",[[2,4],[2,24]],[[2,14],[2,22]],["serv_rf_ram"],["parameter-port","parameter"]],["depth",[[3,4],[3,42]],[[3,14],[3,19]],["serv_rf_ram"],["parameter-port","parameter"]],["i_clk",[[4,4],[4,20]],[[4,15],[4,20]],["serv_rf_ram"],["port","wire"]],["i_waddr",[[5,4],[5,42]],[[5,35],[5,42]],["serv_rf_ram"],["port","wire"]],["i_wdata",[[6,4],[6,38]],[[6,31],[6,38]],["serv_rf_ram"],["port","wire"]],["i_wen",[[7,4],[7,26]],[[7,21],[7,26]],["serv_rf_ram"],["port","wire"]],["i_raddr",[[8,4],[8,42]],[[8,35],[8,42]],["serv_rf_ram"],["port","wire"]],["o_rdata",[[9,4],[9,39]],[[9,32],[9,39]],["serv_rf_ram"],["port","wire"]],["memory",[[11,3],[11,42]],[[11,24],[11,30]],["serv_rf_ram"],["variable","reg"]],["rdata",[[12,3],[12,29]],[[12,24],[12,29]],["serv_rf_ram"],["variable","reg"]],["regzero",[[30,3],[30,14]],[[30,7],[30,14]],["serv_rf_ram"],["variable","reg"]]]]]]],null,0]],["/home/paulblume/jku/BA/serv/fusesoc_libraries/serv/rtl/serv_rf_top.v",[[[[[["serv_rf_top",[[2,0],[78,35]],[[2,7],[2,18]],[],["module"]],[212,21]],[[["RESET_PC",[[3,4],[3,30]],[[3,14],[3,22]],["serv_rf_top"],["parameter-port","parameter"]],["COMPRESSED",[[7,4],[7,34]],[[7,20],[7,30]],["serv_rf_top"],["parameter-port","parameter"]],["ALIGN",[[12,4],[12,38]],[[12,20],[12,25]],["serv_rf_top"],["parameter-port","parameter"]],["MDU",[[16,4],[16,27]],[[16,20],[16,23]],["serv_rf_top"],["parameter-port","parameter"]],["PRE_REGISTER",[[21,4],[21,30]],[[21,14],[21,26]],["serv_rf_top"],["parameter-port","parameter"]],["RESET_STRATEGY",[[28,4],[28,37]],[[28,14],[28,28]],["serv_rf_top"],["parameter-port","parameter"]],["WITH_CSR",[[29,4],[29,26]],[[29,14],[29,22]],["serv_rf_top"],["parameter-port","parameter"]],["RF_WIDTH",[[30,4],[30,26]],[[30,14],[30,22]],["serv_rf_top"],["parameter-port","parameter"]],["RF_L2D",[[31,1],[31,59]],[[31,11],[31,17]],["serv_rf_top"],["parameter-port","parameter"]],["clk",[[33,3],[33,24]],[[33,21],[33,24]],["serv_rf_top"],["port","wire"]],["i_rst",[[34,3],[34,26]],[[34,21],[34,26]],["serv_rf_top"],["port","wire"]],["i_timer_irq",[[35,3],[35,32]],[[35,21],[35,32]],["serv_rf_top"],["port","wire"]],["o_ibus_adr",[[59,3],[59,32]],[[59,22],[59,32]],["serv_rf_top"],["port","wire"]],["o_ibus_cyc",[[60,3],[60,32]],[[60,22],[60,32]],["serv_rf_top"],["port","wire"]],["i_ibus_rdt",[[61,3],[61,32]],[[61,22],[61,32]],["serv_rf_top"],["port","wire"]],["i_ibus_ack",[[62,3],[62,31]],[[62,21],[62,31]],["serv_rf_top"],["port","wire"]],["o_dbus_adr",[[63,3],[63,32]],[[63,22],[63,32]],["serv_rf_top"],["port","wire"]],["o_dbus_dat",[[64,3],[64,32]],[[64,22],[64,32]],["serv_rf_top"],["port","wire"]],["o_dbus_sel",[[65,3],[65,32]],[[65,22],[65,32]],["serv_rf_top"],["port","wire"]],["o_dbus_we",[[66,3],[66,31]],[[66,22],[66,31]],["serv_rf_top"],["port","wire"]],["o_dbus_cyc",[[67,3],[67,32]],[[67,22],[67,32]],["serv_rf_top"],["port","wire"]],["i_dbus_rdt",[[68,3],[68,32]],[[68,22],[68,32]],["serv_rf_top"],["port","wire"]],["i_dbus_ack",[[69,3],[69,31]],[[69,21],[69,31]],["serv_rf_top"],["port","wire"]],["o_ext_rs1",[[72,3],[72,31]],[[72,22],[72,31]],["serv_rf_top"],["port","wire"]],["o_ext_rs2",[[73,3],[73,31]],[[73,22],[73,31]],["serv_rf_top"],["port","wire"]],["o_ext_funct3",[[74,3],[74,34]],[[74,22],[74,34]],["serv_rf_top"],["port","wire"]],["i_ext_rd",[[75,3],[75,30]],[[75,22],[75,30]],["serv_rf_top"],["port","wire"]],["i_ext_ready",[[76,3],[76,33]],[[76,22],[76,33]],["serv_rf_top"],["port","wire"]],["o_mdu_valid",[[78,3],[78,33]],[[78,22],[78,33]],["serv_rf_top"],["port","wire"]],["CSR_REGS",[[80,3],[80,36]],[[80,14],[80,22]],["serv_rf_top"],["localparam"]],["rf_wreq",[[82,3],[82,22]],[[82,15],[82,22]],["serv_rf_top"],["variable","wire"]],["rf_rreq",[[83,3],[83,22]],[[83,15],[83,22]],["serv_rf_top"],["variable","wire"]],["wreg0",[[84,3],[84,28]],[[84,23],[84,28]],["serv_rf_top"],["variable","wire"]],["wreg1",[[85,3],[85,28]],[[85,23],[85,28]],["serv_rf_top"],["variable","wire"]],["wen0",[[86,3],[86,19]],[[86,15],[86,19]],["serv_rf_top"],["variable","wire"]],["wen1",[[87,3],[87,19]],[[87,15],[87,19]],["serv_rf_top"],["variable","wire"]],["wdata0",[[88,3],[88,21]],[[88,15],[88,21]],["serv_rf_top"],["variable","wire"]],["wdata1",[[89,3],[89,21]],[[89,15],[89,21]],["serv_rf_top"],["variable","wire"]],["rreg0",[[90,3],[90,28]],[[90,23],[90,28]],["serv_rf_top"],["variable","wire"]],["rreg1",[[91,3],[91,28]],[[91,23],[91,28]],["serv_rf_top"],["variable","wire"]],["rf_ready",[[92,3],[92,23]],[[92,15],[92,23]],["serv_rf_top"],["variable","wire"]],["rdata0",[[93,3],[93,21]],[[93,15],[93,21]],["serv_rf_top"],["variable","wire"]],["rdata1",[[94,3],[94,21]],[[94,15],[94,21]],["serv_rf_top"],["variable","wire"]],["waddr",[[96,3],[96,28]],[[96,23],[96,28]],["serv_rf_top"],["variable","wire"]],["wdata",[[97,3],[97,28]],[[97,23],[97,28]],["serv_rf_top"],["variable","wire"]],["wen",[[98,3],[98,19]],[[98,16],[98,19]],["serv_rf_top"],["variable","wire"]],["raddr",[[99,3],[99,28]],[[99,23],[99,28]],["serv_rf_top"],["variable","wire"]],["rdata",[[100,3],[100,28]],[[100,23],[100,28]],["serv_rf_top"],["variable","wire"]],["rf_ram_if",[[102,3],[126,24]],[[106,3],[106,12]],["serv_rf_top"],["instance","serv_rf_ram_if"]],["rf_ram",[[128,3],[137,23]],[[131,3],[131,9]],["serv_rf_top"],["instance","serv_rf_ram"]],["cpu",[[139,3],[209,34]],[[147,3],[147,6]],["serv_rf_top"],["instance","serv_top"]]]]]]],null,0]],["/home/paulblume/jku/BA/serv/fusesoc_libraries/serv/rtl/serv_state.v",[[[[[["serv_state",[[0,0],[55,33]],[[0,7],[0,17]],[],["module"]],[203,9]],[[["RESET_STRATEGY",[[1,4],[1,37]],[[1,14],[1,28]],["serv_state"],["parameter-port","parameter"]],["WITH_CSR",[[2,4],[2,32]],[[2,20],[2,28]],["serv_state"],["parameter-port","parameter"]],["ALIGN",[[3,4],[3,28]],[[3,20],[3,25]],["serv_state"],["parameter-port","parameter"]],["MDU",[[4,4],[4,27]],[[4,20],[4,23]],["serv_state"],["parameter-port","parameter"]],["i_clk",[[6,3],[6,25]],[[6,20],[6,25]],["serv_state"],["port","wire"]],["i_rst",[[7,3],[7,25]],[[7,20],[7,25]],["serv_state"],["port","wire"]],["i_new_irq",[[9,3],[9,29]],[[9,20],[9,29]],["serv_state"],["port","wire"]],["i_alu_cmp",[[10,3],[10,29]],[[10,20],[10,29]],["serv_state"],["port","wire"]],["o_init",[[11,3],[11,27]],[[11,21],[11,27]],["serv_state"],["port","wire"]],["o_cnt_en",[[12,3],[12,29]],[[12,21],[12,29]],["serv_state"],["port","wire"]],["o_cnt0to3",[[13,3],[13,30]],[[13,21],[13,30]],["serv_state"],["port","wire"]],["o_cnt12to31",[[14,3],[14,32]],[[14,21],[14,32]],["serv_state"],["port","wire"]],["o_cnt0",[[15,3],[15,27]],[[15,21],[15,27]],["serv_state"],["port","wire"]],["o_cnt1",[[16,3],[16,27]],[[16,21],[16,27]],["serv_state"],["port","wire"]],["o_cnt2",[[17,3],[17,27]],[[17,21],[17,27]],["serv_state"],["port","wire"]],["o_cnt3",[[18,3],[18,27]],[[18,21],[18,27]],["serv_state"],["port","wire"]],["o_cnt7",[[19,3],[19,27]],[[19,21],[19,27]],["serv_state"],["port","wire"]],["o_cnt_done",[[20,3],[20,30]],[[20,20],[20,30]],["serv_state"],["port","reg"]],["o_bufreg_en",[[21,3],[21,32]],[[21,21],[21,32]],["serv_state"],["port","wire"]],["o_ctrl_pc_en",[[22,3],[22,33]],[[22,21],[22,33]],["serv_state"],["port","wire"]],["o_ctrl_jump",[[23,3],[23,31]],[[23,20],[23,31]],["serv_state"],["port","reg"]],["o_ctrl_trap",[[24,3],[24,32]],[[24,21],[24,32]],["serv_state"],["port","wire"]],["i_ctrl_misalign",[[25,3],[25,35]],[[25,20],[25,35]],["serv_state"],["port","wire"]],["i_sh_done",[[26,3],[26,29]],[[26,20],[26,29]],["serv_state"],["port","wire"]],["i_sh_done_r",[[27,3],[27,31]],[[27,20],[27,31]],["serv_state"],["port","wire"]],["o_mem_bytecnt",[[28,3],[28,34]],[[28,21],[28,34]],["serv_state"],["port","wire"]],["i_mem_misalign",[[29,3],[29,34]],[[29,20],[29,34]],["serv_state"],["port","wire"]],["i_bne_or_bge",[[31,3],[31,32]],[[31,20],[31,32]],["serv_state"],["port","wire"]],["i_cond_branch",[[32,3],[32,33]],[[32,20],[32,33]],["serv_state"],["port","wire"]],["i_dbus_en",[[33,3],[33,29]],[[33,20],[33,29]],["serv_state"],["port","wire"]],["i_two_stage_op",[[34,3],[34,34]],[[34,20],[34,34]],["serv_state"],["port","wire"]],["i_branch_op",[[35,3],[35,31]],[[35,20],[35,31]],["serv_state"],["port","wire"]],["i_shift_op",[[36,3],[36,30]],[[36,20],[36,30]],["serv_state"],["port","wire"]],["i_sh_right",[[37,3],[37,30]],[[37,20],[37,30]],["serv_state"],["port","wire"]],["i_slt_or_branch",[[38,3],[38,35]],[[38,20],[38,35]],["serv_state"],["port","wire"]],["i_e_op",[[39,3],[39,26]],[[39,20],[39,26]],["serv_state"],["port","wire"]],["i_rd_op",[[40,3],[40,27]],[[40,20],[40,27]],["serv_state"],["port","wire"]],["i_mdu_op",[[42,3],[42,28]],[[42,20],[42,28]],["serv_state"],["port","wire"]],["o_mdu_valid",[[43,3],[43,32]],[[43,21],[43,32]],["serv_state"],["port","wire"]],["i_mdu_ready",[[45,3],[45,31]],[[45,20],[45,31]],["serv_state"],["port","wire"]],["o_dbus_cyc",[[47,3],[47,31]],[[47,21],[47,31]],["serv_state"],["port","wire"]],["i_dbus_ack",[[48,3],[48,30]],[[48,20],[48,30]],["serv_state"],["port","wire"]],["o_ibus_cyc",[[49,3],[49,31]],[[49,21],[49,31]],["serv_state"],["port","wire"]],["i_ibus_ack",[[50,3],[50,30]],[[50,20],[50,30]],["serv_state"],["port","wire"]],["o_rf_rreq",[[52,3],[52,30]],[[52,21],[52,30]],["serv_state"],["port","wire"]],["o_rf_wreq",[[53,3],[53,30]],[[53,21],[53,30]],["serv_state"],["port","wire"]],["i_rf_ready",[[54,3],[54,30]],[[54,20],[54,30]],["serv_state"],["port","wire"]],["o_rf_rd_en",[[55,3],[55,31]],[[55,21],[55,31]],["serv_state"],["port","wire"]],["stage_two_req",[[57,3],[57,21]],[[57,8],[57,21]],["serv_state"],["variable","reg"]],["init_done",[[58,3],[58,17]],[[58,8],[58,17]],["serv_state"],["variable","reg"]],["misalign_trap_sync",[[59,3],[59,26]],[[59,8],[59,26]],["serv_state"],["variable","wire"]],["o_cnt",[[61,3],[61,18]],[[61,13],[61,18]],["serv_state"],["variable","reg"]],["o_cnt_r",[[62,3],[62,20]],[[62,13],[62,20]],["serv_state"],["variable","reg"]],["ibus_cyc",[[64,3],[64,21]],[[64,13],[64,21]],["serv_state"],["variable","reg"]],["take_branch",[[86,3],[86,84]],[[86,13],[86,24]],["serv_state"],["variable","wire"]],["misalign_trap_sync_r",[[185,2],[185,27]],[[185,7],[185,27]],["serv_state"],["variable","reg"]],["trap_pending",[[189,2],[190,37]],[[189,7],[189,19]],["serv_state"],["variable","wire"]]]]]]],null,0]],["/home/paulblume/jku/BA/serv/fusesoc_libraries/serv/rtl/serv_synth_wrapper.v",[[[[[["serv_synth_wrapper",[[2,0],[39,39]],[[2,7],[2,25]],[],["module"]],[131,21]],[[["PRE_REGISTER",[[8,4],[8,30]],[[8,14],[8,26]],["serv_synth_wrapper"],["parameter-port","parameter"]],["RESET_STRATEGY",[[15,4],[15,37]],[[15,14],[15,28]],["serv_synth_wrapper"],["parameter-port","parameter"]],["WITH_CSR",[[16,4],[16,26]],[[16,14],[16,22]],["serv_synth_wrapper"],["parameter-port","parameter"]],["RF_WIDTH",[[17,4],[17,26]],[[17,14],[17,22]],["serv_synth_wrapper"],["parameter-port","parameter"]],["RF_L2D",[[18,1],[18,59]],[[18,11],[18,17]],["serv_synth_wrapper"],["parameter-port","parameter"]],["clk",[[20,3],[20,25]],[[20,22],[20,25]],["serv_synth_wrapper"],["port","wire"]],["i_rst",[[21,3],[21,27]],[[21,22],[21,27]],["serv_synth_wrapper"],["port","wire"]],["i_timer_irq",[[22,3],[22,33]],[[22,22],[22,33]],["serv_synth_wrapper"],["port","wire"]],["o_ibus_adr",[[23,3],[23,39]],[[23,29],[23,39]],["serv_synth_wrapper"],["port","wire"]],["o_ibus_cyc",[[24,3],[24,33]],[[24,23],[24,33]],["serv_synth_wrapper"],["port","wire"]],["i_ibus_rdt",[[25,3],[25,38]],[[25,28],[25,38]],["serv_synth_wrapper"],["port","wire"]],["i_ibus_ack",[[26,3],[26,32]],[[26,22],[26,32]],["serv_synth_wrapper"],["port","wire"]],["o_dbus_adr",[[27,3],[27,39]],[[27,29],[27,39]],["serv_synth_wrapper"],["port","wire"]],["o_dbus_dat",[[28,3],[28,39]],[[28,29],[28,39]],["serv_synth_wrapper"],["port","wire"]],["o_dbus_sel",[[29,3],[29,38]],[[29,28],[29,38]],["serv_synth_wrapper"],["port","wire"]],["o_dbus_we",[[30,3],[30,32]],[[30,23],[30,32]],["serv_synth_wrapper"],["port","wire"]],["o_dbus_cyc",[[31,3],[31,33]],[[31,23],[31,33]],["serv_synth_wrapper"],["port","wire"]],["i_dbus_rdt",[[32,3],[32,38]],[[32,28],[32,38]],["serv_synth_wrapper"],["port","wire"]],["i_dbus_ack",[[33,3],[33,32]],[[33,22],[33,32]],["serv_synth_wrapper"],["port","wire"]],["o_waddr",[[35,3],[35,37]],[[35,30],[35,37]],["serv_synth_wrapper"],["port","wire"]],["o_wdata",[[36,3],[36,37]],[[36,30],[36,37]],["serv_synth_wrapper"],["port","wire"]],["o_wen",[[37,3],[37,28]],[[37,23],[37,28]],["serv_synth_wrapper"],["port","wire"]],["o_raddr",[[38,3],[38,37]],[[38,30],[38,37]],["serv_synth_wrapper"],["port","wire"]],["i_rdata",[[39,3],[39,37]],[[39,30],[39,37]],["serv_synth_wrapper"],["port","wire"]],["CSR_REGS",[[41,3],[41,36]],[[41,14],[41,22]],["serv_synth_wrapper"],["localparam"]],["rf_wreq",[[43,3],[43,22]],[[43,15],[43,22]],["serv_synth_wrapper"],["variable","wire"]],["rf_rreq",[[44,3],[44,22]],[[44,15],[44,22]],["serv_synth_wrapper"],["variable","wire"]],["wreg0",[[45,3],[45,28]],[[45,23],[45,28]],["serv_synth_wrapper"],["variable","wire"]],["wreg1",[[46,3],[46,28]],[[46,23],[46,28]],["serv_synth_wrapper"],["variable","wire"]],["wen0",[[47,3],[47,19]],[[47,15],[47,19]],["serv_synth_wrapper"],["variable","wire"]],["wen1",[[48,3],[48,19]],[[48,15],[48,19]],["serv_synth_wrapper"],["variable","wire"]],["wdata0",[[49,3],[49,21]],[[49,15],[49,21]],["serv_synth_wrapper"],["variable","wire"]],["wdata1",[[50,3],[50,21]],[[50,15],[50,21]],["serv_synth_wrapper"],["variable","wire"]],["rreg0",[[51,3],[51,28]],[[51,23],[51,28]],["serv_synth_wrapper"],["variable","wire"]],["rreg1",[[52,3],[52,28]],[[52,23],[52,28]],["serv_synth_wrapper"],["variable","wire"]],["rf_ready",[[53,3],[53,23]],[[53,15],[53,23]],["serv_synth_wrapper"],["variable","wire"]],["rdata0",[[54,3],[54,21]],[[54,15],[54,21]],["serv_synth_wrapper"],["variable","wire"]],["rdata1",[[55,3],[55,21]],[[55,15],[55,21]],["serv_synth_wrapper"],["variable","wire"]],["rf_ram_if",[[57,3],[81,26]],[[61,3],[61,12]],["serv_synth_wrapper"],["instance","serv_rf_ram_if"]],["cpu",[[83,3],[128,23]],[[89,3],[89,6]],["serv_synth_wrapper"],["instance","serv_top"]]]]]]],null,0]],["/home/paulblume/jku/BA/serv/fusesoc_libraries/serv/rtl/serv_top.v",[[[[[["serv_top",[[2,0],[70,35]],[[2,7],[2,15]],[],["module"]],[658,21]],[[["WITH_CSR",[[3,4],[3,26]],[[3,14],[3,22]],["serv_top"],["parameter-port","parameter"]],["PRE_REGISTER",[[4,4],[4,30]],[[4,14],[4,26]],["serv_top"],["parameter-port","parameter"]],["RESET_STRATEGY",[[5,4],[5,37]],[[5,14],[5,28]],["serv_top"],["parameter-port","parameter"]],["RESET_PC",[[6,4],[6,30]],[[6,14],[6,22]],["serv_top"],["parameter-port","parameter"]],["MDU",[[7,4],[7,30]],[[7,20],[7,23]],["serv_top"],["parameter-port","parameter"]],["COMPRESSED",[[8,4],[8,32]],[[8,20],[8,30]],["serv_top"],["parameter-port","parameter"]],["ALIGN",[[9,4],[9,38]],[[9,20],[9,25]],["serv_top"],["parameter-port","parameter"]],["clk",[[11,3],[11,25]],[[11,22],[11,25]],["serv_top"],["port","wire"]],["i_rst",[[12,3],[12,27]],[[12,22],[12,27]],["serv_top"],["port","wire"]],["i_timer_irq",[[13,3],[13,33]],[[13,22],[13,33]],["serv_top"],["port","wire"]],["o_rf_rreq",[[38,3],[38,32]],[[38,23],[38,32]],["serv_top"],["port","wire"]],["o_rf_wreq",[[39,3],[39,32]],[[39,23],[39,32]],["serv_top"],["port","wire"]],["i_rf_ready",[[40,3],[40,32]],[[40,22],[40,32]],["serv_top"],["port","wire"]],["o_wreg0",[[41,3],[41,37]],[[41,30],[41,37]],["serv_top"],["port","wire"]],["o_wreg1",[[42,3],[42,37]],[[42,30],[42,37]],["serv_top"],["port","wire"]],["o_wen0",[[43,3],[43,29]],[[43,23],[43,29]],["serv_top"],["port","wire"]],["o_wen1",[[44,3],[44,29]],[[44,23],[44,29]],["serv_top"],["port","wire"]],["o_wdata0",[[45,3],[45,31]],[[45,23],[45,31]],["serv_top"],["port","wire"]],["o_wdata1",[[46,3],[46,31]],[[46,23],[46,31]],["serv_top"],["port","wire"]],["o_rreg0",[[47,3],[47,37]],[[47,30],[47,37]],["serv_top"],["port","wire"]],["o_rreg1",[[48,3],[48,37]],[[48,30],[48,37]],["serv_top"],["port","wire"]],["i_rdata0",[[49,3],[49,30]],[[49,22],[49,30]],["serv_top"],["port","wire"]],["i_rdata1",[[50,3],[50,30]],[[50,22],[50,30]],["serv_top"],["port","wire"]],["o_ibus_adr",[[52,3],[52,39]],[[52,29],[52,39]],["serv_top"],["port","wire"]],["o_ibus_cyc",[[53,3],[53,33]],[[53,23],[53,33]],["serv_top"],["port","wire"]],["i_ibus_rdt",[[54,3],[54,38]],[[54,28],[54,38]],["serv_top"],["port","wire"]],["i_ibus_ack",[[55,3],[55,32]],[[55,22],[55,32]],["serv_top"],["port","wire"]],["o_dbus_adr",[[56,3],[56,39]],[[56,29],[56,39]],["serv_top"],["port","wire"]],["o_dbus_dat",[[57,3],[57,39]],[[57,29],[57,39]],["serv_top"],["port","wire"]],["o_dbus_sel",[[58,3],[58,38]],[[58,28],[58,38]],["serv_top"],["port","wire"]],["o_dbus_we",[[59,3],[59,32]],[[59,23],[59,32]],["serv_top"],["port","wire"]],["o_dbus_cyc",[[60,3],[60,33]],[[60,23],[60,33]],["serv_top"],["port","wire"]],["i_dbus_rdt",[[61,3],[61,38]],[[61,28],[61,38]],["serv_top"],["port","wire"]],["i_dbus_ack",[[62,3],[62,32]],[[62,22],[62,32]],["serv_top"],["port","wire"]],["o_ext_funct3",[[64,3],[64,34]],[[64,22],[64,34]],["serv_top"],["port","wire"]],["i_ext_ready",[[65,3],[65,33]],[[65,22],[65,33]],["serv_top"],["port","wire"]],["i_ext_rd",[[66,3],[66,30]],[[66,22],[66,30]],["serv_top"],["port","wire"]],["o_ext_rs1",[[67,3],[67,31]],[[67,22],[67,31]],["serv_top"],["port","wire"]],["o_ext_rs2",[[68,3],[68,31]],[[68,22],[68,31]],["serv_top"],["port","wire"]],["o_mdu_valid",[[70,3],[70,33]],[[70,22],[70,33]],["serv_top"],["port","wire"]],["rd_addr",[[72,3],[72,24]],[[72,17],[72,24]],["serv_top"],["variable","wire"]],["rs1_addr",[[73,3],[73,25]],[[73,17],[73,25]],["serv_top"],["variable","wire"]],["rs2_addr",[[74,3],[74,25]],[[74,17],[74,25]],["serv_top"],["variable","wire"]],["immdec_ctrl",[[76,3],[76,27]],[[76,16],[76,27]],["serv_top"],["variable","wire"]],["immdec_en",[[77,3],[77,24]],[[77,15],[77,24]],["serv_top"],["variable","wire"]],["sh_right",[[79,3],[79,25]],[[79,17],[79,25]],["serv_top"],["variable","wire"]],["bne_or_bge",[[80,3],[80,20]],[[80,10],[80,20]],["serv_top"],["variable","wire"]],["cond_branch",[[81,3],[81,21]],[[81,10],[81,21]],["serv_top"],["variable","wire"]],["two_stage_op",[[82,3],[82,22]],[[82,10],[82,22]],["serv_top"],["variable","wire"]],["e_op",[[83,3],[83,14]],[[83,10],[83,14]],["serv_top"],["variable","wire"]],["ebreak",[[84,3],[84,16]],[[84,10],[84,16]],["serv_top"],["variable","wire"]],["branch_op",[[85,3],[85,19]],[[85,10],[85,19]],["serv_top"],["variable","wire"]],["shift_op",[[86,3],[86,18]],[[86,10],[86,18]],["serv_top"],["variable","wire"]],["slt_or_branch",[[87,3],[87,23]],[[87,10],[87,23]],["serv_top"],["variable","wire"]],["rd_op",[[88,3],[88,15]],[[88,10],[88,15]],["serv_top"],["variable","wire"]],["mdu_op",[[89,3],[89,16]],[[89,10],[89,16]],["serv_top"],["variable","wire"]],["rd_alu_en",[[91,3],[91,19]],[[91,10],[91,19]],["serv_top"],["variable","wire"]],["rd_csr_en",[[92,3],[92,19]],[[92,10],[92,19]],["serv_top"],["variable","wire"]],["rd_mem_en",[[93,3],[93,19]],[[93,10],[93,19]],["serv_top"],["variable","wire"]],["ctrl_rd",[[94,3],[94,24]],[[94,17],[94,24]],["serv_top"],["variable","wire"]],["alu_rd",[[95,3],[95,23]],[[95,17],[95,23]],["serv_top"],["variable","wire"]],["mem_rd",[[96,3],[96,23]],[[96,17],[96,23]],["serv_top"],["variable","wire"]],["csr_rd",[[97,3],[97,23]],[[97,17],[97,23]],["serv_top"],["variable","wire"]],["mtval_pc",[[98,3],[98,18]],[[98,10],[98,18]],["serv_top"],["variable","wire"]],["ctrl_pc_en",[[100,3],[100,27]],[[100,17],[100,27]],["serv_top"],["variable","wire"]],["jump",[[101,3],[101,21]],[[101,17],[101,21]],["serv_top"],["variable","wire"]],["jal_or_jalr",[[102,3],[102,28]],[[102,17],[102,28]],["serv_top"],["variable","wire"]],["utype",[[103,3],[103,22]],[[103,17],[103,22]],["serv_top"],["variable","wire"]],["mret",[[104,3],[104,14]],[[104,10],[104,14]],["serv_top"],["variable","wire"]],["imm",[[105,3],[105,20]],[[105,17],[105,20]],["serv_top"],["variable","wire"]],["trap",[[106,3],[106,14]],[[106,10],[106,14]],["serv_top"],["variable","wire"]],["pc_rel",[[107,3],[107,16]],[[107,10],[107,16]],["serv_top"],["variable","wire"]],["iscomp",[[108,3],[108,23]],[[108,17],[108,23]],["serv_top"],["variable","wire"]],["init",[[110,3],[110,21]],[[110,17],[110,21]],["serv_top"],["variable","wire"]],["cnt_en",[[111,3],[111,23]],[[111,17],[111,23]],["serv_top"],["variable","wire"]],["cnt0to3",[[112,3],[112,17]],[[112,10],[112,17]],["serv_top"],["variable","wire"]],["cnt12to31",[[113,3],[113,19]],[[113,10],[113,19]],["serv_top"],["variable","wire"]],["cnt0",[[114,3],[114,21]],[[114,17],[114,21]],["serv_top"],["variable","wire"]],["cnt1",[[115,3],[115,21]],[[115,17],[115,21]],["serv_top"],["variable","wire"]],["cnt2",[[116,3],[116,21]],[[116,17],[116,21]],["serv_top"],["variable","wire"]],["cnt3",[[117,3],[117,21]],[[117,17],[117,21]],["serv_top"],["variable","wire"]],["cnt7",[[118,3],[118,21]],[[118,17],[118,21]],["serv_top"],["variable","wire"]],["cnt_done",[[120,3],[120,18]],[[120,10],[120,18]],["serv_top"],["variable","wire"]],["bufreg_en",[[122,3],[122,19]],[[122,10],[122,19]],["serv_top"],["variable","wire"]],["bufreg_sh_signed",[[123,3],[123,33]],[[123,17],[123,33]],["serv_top"],["variable","wire"]],["bufreg_rs1_en",[[124,3],[124,23]],[[124,10],[124,23]],["serv_top"],["variable","wire"]],["bufreg_imm_en",[[125,3],[125,23]],[[125,10],[125,23]],["serv_top"],["variable","wire"]],["bufreg_clr_lsb",[[126,3],[126,24]],[[126,10],[126,24]],["serv_top"],["variable","wire"]],["bufreg_q",[[127,3],[127,18]],[[127,10],[127,18]],["serv_top"],["variable","wire"]],["bufreg2_q",[[128,3],[128,19]],[[128,10],[128,19]],["serv_top"],["variable","wire"]],["dbus_rdt",[[129,3],[129,23]],[[129,15],[129,23]],["serv_top"],["variable","wire"]],["dbus_ack",[[130,3],[130,23]],[[130,15],[130,23]],["serv_top"],["variable","wire"]],["alu_sub",[[132,3],[132,24]],[[132,17],[132,24]],["serv_top"],["variable","wire"]],["alu_bool_op",[[133,3],[133,27]],[[133,16],[133,27]],["serv_top"],["variable","wire"]],["alu_cmp_eq",[[134,3],[134,27]],[[134,17],[134,27]],["serv_top"],["variable","wire"]],["alu_cmp_sig",[[135,3],[135,28]],[[135,17],[135,28]],["serv_top"],["variable","wire"]],["alu_cmp",[[136,3],[136,24]],[[136,17],[136,24]],["serv_top"],["variable","wire"]],["alu_rd_sel",[[137,3],[137,27]],[[137,17],[137,27]],["serv_top"],["variable","wire"]],["rs1",[[139,3],[139,20]],[[139,17],[139,20]],["serv_top"],["variable","wire"]],["rs2",[[140,3],[140,20]],[[140,17],[140,20]],["serv_top"],["variable","wire"]],["rd_en",[[141,3],[141,22]],[[141,17],[141,22]],["serv_top"],["variable","wire"]],["op_b",[[143,3],[143,21]],[[143,17],[143,21]],["serv_top"],["variable","wire"]],["op_b_sel",[[144,3],[144,25]],[[144,17],[144,25]],["serv_top"],["variable","wire"]],["mem_signed",[[146,3],[146,27]],[[146,17],[146,27]],["serv_top"],["variable","wire"]],["mem_word",[[147,3],[147,25]],[[147,17],[147,25]],["serv_top"],["variable","wire"]],["mem_half",[[148,3],[148,25]],[[148,17],[148,25]],["serv_top"],["variable","wire"]],["mem_bytecnt",[[149,3],[149,27]],[[149,16],[149,27]],["serv_top"],["variable","wire"]],["sh_done",[[150,3],[150,17]],[[150,10],[150,17]],["serv_top"],["variable","wire"]],["sh_done_r",[[151,3],[151,19]],[[151,10],[151,19]],["serv_top"],["variable","wire"]],["byte_valid",[[152,3],[152,20]],[[152,10],[152,20]],["serv_top"],["variable","wire"]],["mem_misalign",[[154,3],[154,22]],[[154,10],[154,22]],["serv_top"],["variable","wire"]],["bad_pc",[[156,3],[156,16]],[[156,10],[156,16]],["serv_top"],["variable","wire"]],["csr_mstatus_en",[[158,3],[158,24]],[[158,10],[158,24]],["serv_top"],["variable","wire"]],["csr_mie_en",[[159,3],[159,20]],[[159,10],[159,20]],["serv_top"],["variable","wire"]],["csr_mcause_en",[[160,3],[160,23]],[[160,10],[160,23]],["serv_top"],["variable","wire"]],["csr_source",[[161,3],[161,25]],[[161,15],[161,25]],["serv_top"],["variable","wire"]],["csr_imm",[[162,3],[162,17]],[[162,10],[162,17]],["serv_top"],["variable","wire"]],["csr_d_sel",[[163,3],[163,19]],[[163,10],[163,19]],["serv_top"],["variable","wire"]],["csr_en",[[164,3],[164,16]],[[164,10],[164,16]],["serv_top"],["variable","wire"]],["csr_addr",[[165,3],[165,24]],[[165,16],[165,24]],["serv_top"],["variable","wire"]],["csr_pc",[[166,3],[166,16]],[[166,10],[166,16]],["serv_top"],["variable","wire"]],["csr_imm_en",[[167,3],[167,20]],[[167,10],[167,20]],["serv_top"],["variable","wire"]],["csr_in",[[168,3],[168,16]],[[168,10],[168,16]],["serv_top"],["variable","wire"]],["rf_csr_out",[[169,3],[169,20]],[[169,10],[169,20]],["serv_top"],["variable","wire"]],["dbus_en",[[170,3],[170,17]],[[170,10],[170,17]],["serv_top"],["variable","wire"]],["new_irq",[[172,3],[172,17]],[[172,10],[172,17]],["serv_top"],["variable","wire"]],["lsb",[[174,3],[174,19]],[[174,16],[174,19]],["serv_top"],["variable","wire"]],["i_wb_rdt",[[176,3],[176,23]],[[176,15],[176,23]],["serv_top"],["variable","wire"]],["wb_ibus_adr",[[178,3],[178,26]],[[178,15],[178,26]],["serv_top"],["variable","wire"]],["wb_ibus_cyc",[[179,3],[179,26]],[[179,15],[179,26]],["serv_top"],["variable","wire"]],["wb_ibus_rdt",[[180,3],[180,26]],[[180,15],[180,26]],["serv_top"],["variable","wire"]],["wb_ibus_ack",[[181,3],[181,26]],[[181,15],[181,26]],["serv_top"],["variable","wire"]],["align",[[185,9],[198,39]],[[185,23],[185,28]],["serv_top"],["instance","serv_aligner"]],["compdec",[[209,9],[215,30]],[[209,22],[209,29]],["serv_top"],["instance","serv_compdec"]],["state",[[222,3],[278,30]],[[227,3],[227,8]],["serv_top"],["instance","serv_state"]],["decode",[[280,3],[344,38]],[[283,3],[283,9]],["serv_top"],["instance","serv_decode"]],["immdec",[[346,3],[364,37]],[[346,15],[346,21]],["serv_top"],["instance","serv_immdec"]],["bufreg",[[366,3],[389,30]],[[368,3],[368,9]],["serv_top"],["instance","serv_bufreg"]],["bufreg2",[[391,3],[413,31]],[[391,16],[391,23]],["serv_top"],["instance","serv_bufreg2"]],["ctrl",[[415,3],[443,32]],[[419,3],[419,7]],["serv_top"],["instance","serv_ctrl"]],["alu",[[445,3],[462,27]],[[445,12],[445,15]],["serv_top"],["instance","serv_alu"]],["rf_if",[[464,3],[511,32]],[[466,3],[466,8]],["serv_top"],["instance","serv_rf_if"]],["mem_if",[[513,3],[532,33]],[[515,3],[515,9]],["serv_top"],["instance","serv_mem_if"]],["csr",[[536,2],[568,28]],[[538,2],[538,5]],["serv_top"],["instance","serv_csr"]]]]]]],null,0]],["/home/paulblume/jku/BA/serv/fusesoc_libraries/serv/servant/ecppll.v",[[[[[["pll",[[0,0],[3,2]],[[0,7],[0,10]],[],["module"]],[37,9]],[[["clki",[[0,11],[0,21]],[[0,17],[0,21]],["pll"],["port","input"]],["locked",[[1,4],[1,17]],[[1,11],[1,17]],["pll"],["port","output"]],["clko",[[2,4],[2,15]],[[2,11],[2,15]],["pll"],["port","output"]],["clkfb",[[4,0],[4,10]],[[4,5],[4,10]],["pll"],["variable","wire"]],["clkos",[[5,0],[5,10]],[[5,5],[5,10]],["pll"],["variable","wire"]],["clkop",[[6,0],[6,10]],[[6,5],[6,10]],["pll"],["variable","wire"]],["pll_i",[[8,0],[35,2]],[[21,6],[21,11]],["pll"],["instance","EHXPLLL"]]]]]]],null,0]],["/home/paulblume/jku/BA/serv/fusesoc_libraries/serv/servant/ice40_pll.v",[[[[[["ice40_pll",[[1,0],[5,17]],[[1,7],[1,16]],[],["module"]],[39,9]],[[["i_clk",[[3,3],[3,15]],[[3,10],[3,15]],["ice40_pll"],["port","input"]],["o_clk",[[4,3],[4,15]],[[4,10],[4,15]],["ice40_pll"],["port","output"]],["o_rst",[[5,3],[5,15]],[[5,10],[5,15]],["ice40_pll"],["port","output"]],["PLL",[[7,3],[7,26]],[[7,13],[7,16]],["ice40_pll"],["parameter"]],["locked",[[9,3],[9,16]],[[9,10],[9,16]],["ice40_pll"],["variable","wire"]],["rst_reg",[[11,3],[11,20]],[[11,13],[11,20]],["ice40_pll"],["variable","reg"]],["pll",[[[18,2],[19,6]],[[0,0],[32,19]],[[19,6],[26,24]]],[[20,2],[20,5]],["ice40_pll"],["instance","SB_PLL40_CORE"]],["pll",[[[28,2],[29,6]],[[0,0],[32,19]],[[29,6],[36,24]]],[[30,2],[30,5]],["ice40_pll"],["instance","SB_PLL40_PAD"]]]]]],["/home/paulblume/jku/BA/serv/build/servant_1.2.1/icestick-icestorm/src/servant-icestick_pll_1.2.1/pll.vh"]],null,0]],["/home/paulblume/jku/BA/serv/fusesoc_libraries/serv/servant/servant_ac701.v",[[[[[["servant_ac701",[[1,0],[6,18]],[[1,7],[1,20]],[],["module"]],[61,9]],[[["sys_clk_p",[[3,3],[3,24]],[[3,15],[3,24]],["servant_ac701"],["port","wire"]],["sys_clk_n",[[4,3],[4,24]],[[4,15],[4,24]],["servant_ac701"],["port","wire"]],["btn",[[5,3],[5,17]],[[5,14],[5,17]],["servant_ac701"],["port","wire"]],["q",[[6,3],[6,16]],[[6,15],[6,16]],["servant_ac701"],["port","wire"]],["frequency",[[8,3],[8,28]],[[8,13],[8,22]],["servant_ac701"],["parameter"]],["memfile",[[9,3],[9,42]],[[9,13],[9,20]],["servant_ac701"],["parameter"]],["memsize",[[10,3],[10,28]],[[10,13],[10,20]],["servant_ac701"],["parameter"]],["PLL",[[11,3],[11,26]],[[11,13],[11,16]],["servant_ac701"],["parameter"]],["wb_clk",[[13,3],[13,19]],[[13,13],[13,19]],["servant_ac701"],["variable","wire"]],["wb_rst",[[14,3],[14,19]],[[14,13],[14,19]],["servant_ac701"],["variable","reg"]],["clk",[[15,3],[15,16]],[[15,13],[15,16]],["servant_ac701"],["variable","wire"]],["clkfb",[[16,3],[16,18]],[[16,13],[16,18]],["servant_ac701"],["variable","wire"]],["locked",[[17,3],[17,19]],[[17,13],[17,19]],["servant_ac701"],["variable","wire"]],["locked_r",[[18,3],[18,21]],[[18,13],[18,21]],["servant_ac701"],["variable","reg"]],["ibufds",[[20,3],[25,4]],[[20,10],[20,16]],["servant_ac701"],["instance","IBUFDS"]],["PLLE2_BASE_inst",[[27,3],[46,22]],[[34,3],[34,18]],["servant_ac701"],["instance","PLLE2_BASE"]],["servant",[[53,3],[59,18]],[[56,3],[56,10]],["servant_ac701"],["instance","servant"]]]]]]],null,0]],["/home/paulblume/jku/BA/serv/fusesoc_libraries/serv/servant/servant_arbiter.v",[[[[[["servant_arbiter",[[3,0],[24,35]],[[3,7],[3,22]],[],["module"]],[38,9]],[[["i_wb_cpu_dbus_adr",[[5,3],[5,39]],[[5,22],[5,39]],["servant_arbiter"],["port","wire"]],["i_wb_cpu_dbus_dat",[[6,3],[6,39]],[[6,22],[6,39]],["servant_arbiter"],["port","wire"]],["i_wb_cpu_dbus_sel",[[7,3],[7,39]],[[7,22],[7,39]],["servant_arbiter"],["port","wire"]],["i_wb_cpu_dbus_we",[[8,3],[8,37]],[[8,21],[8,37]],["servant_arbiter"],["port","wire"]],["i_wb_cpu_dbus_cyc",[[9,3],[9,38]],[[9,21],[9,38]],["servant_arbiter"],["port","wire"]],["o_wb_cpu_dbus_rdt",[[10,3],[10,39]],[[10,22],[10,39]],["servant_arbiter"],["port","wire"]],["o_wb_cpu_dbus_ack",[[11,3],[11,39]],[[11,22],[11,39]],["servant_arbiter"],["port","wire"]],["i_wb_cpu_ibus_adr",[[13,3],[13,39]],[[13,22],[13,39]],["servant_arbiter"],["port","wire"]],["i_wb_cpu_ibus_cyc",[[14,3],[14,38]],[[14,21],[14,38]],["servant_arbiter"],["port","wire"]],["o_wb_cpu_ibus_rdt",[[15,3],[15,39]],[[15,22],[15,39]],["servant_arbiter"],["port","wire"]],["o_wb_cpu_ibus_ack",[[16,3],[16,39]],[[16,22],[16,39]],["servant_arbiter"],["port","wire"]],["o_wb_cpu_adr",[[18,3],[18,34]],[[18,22],[18,34]],["servant_arbiter"],["port","wire"]],["o_wb_cpu_dat",[[19,3],[19,34]],[[19,22],[19,34]],["servant_arbiter"],["port","wire"]],["o_wb_cpu_sel",[[20,3],[20,34]],[[20,22],[20,34]],["servant_arbiter"],["port","wire"]],["o_wb_cpu_we",[[21,3],[21,33]],[[21,22],[21,33]],["servant_arbiter"],["port","wire"]],["o_wb_cpu_cyc",[[22,3],[22,34]],[[22,22],[22,34]],["servant_arbiter"],["port","wire"]],["i_wb_cpu_rdt",[[23,3],[23,34]],[[23,22],[23,34]],["servant_arbiter"],["port","wire"]],["i_wb_cpu_ack",[[24,3],[24,33]],[[24,21],[24,33]],["servant_arbiter"],["port","wire"]]]]]]],null,0]],["/home/paulblume/jku/BA/serv/fusesoc_libraries/serv/servant/servant_ax309_clock_gen.v",[[[[[["servant_ax309_clock_gen",[[1,0],[5,22]],[[1,7],[1,30]],[],["module"]],[34,9]],[[["i_clk",[[2,3],[2,20]],[[2,15],[2,20]],["servant_ax309_clock_gen"],["port","wire"]],["i_rst",[[3,3],[3,20]],[[3,15],[3,20]],["servant_ax309_clock_gen"],["port","wire"]],["o_clk",[[4,3],[4,20]],[[4,15],[4,20]],["servant_ax309_clock_gen"],["port","wire"]],["o_rst",[[5,3],[5,20]],[[5,15],[5,20]],["servant_ax309_clock_gen"],["port","reg"]],["clkfb",[[7,3],[7,15]],[[7,10],[7,15]],["servant_ax309_clock_gen"],["variable","wire"]],["locked",[[8,3],[8,16]],[[8,10],[8,16]],["servant_ax309_clock_gen"],["variable","wire"]],["locked_r",[[9,3],[9,18]],[[9,10],[9,18]],["servant_ax309_clock_gen"],["variable","reg"]],["PLL_BASE_inst",[[11,3],[27,22]],[[17,3],[17,16]],["servant_ax309_clock_gen"],["instance","PLL_BASE"]]]]]]],null,0]],["/home/paulblume/jku/BA/serv/fusesoc_libraries/serv/servant/servant_ax309.v",[[[[[["servant_ax309",[[1,0],[6,16]],[[1,7],[1,20]],[],["module"]],[31,9]],[[["i_clk",[[3,1],[3,18]],[[3,13],[3,18]],["servant_ax309"],["port","wire"]],["i_rst",[[4,1],[4,18]],[[4,13],[4,18]],["servant_ax309"],["port","wire"]],["o_uart_tx",[[5,1],[5,22]],[[5,13],[5,22]],["servant_ax309"],["port","wire"]],["q",[[6,1],[6,14]],[[6,13],[6,14]],["servant_ax309"],["port","wire"]],["memfile",[[8,3],[8,42]],[[8,13],[8,20]],["servant_ax309"],["parameter"]],["memsize",[[9,3],[9,28]],[[9,13],[9,20]],["servant_ax309"],["parameter"]],["wb_clk",[[11,3],[11,19]],[[11,13],[11,19]],["servant_ax309"],["variable","wire"]],["wb_rst",[[12,3],[12,19]],[[12,13],[12,19]],["servant_ax309"],["variable","wire"]],["clock_gen",[[16,3],[21,22]],[[17,3],[17,12]],["servant_ax309"],["instance","servant_ax309_clock_gen"]],["servant",[[23,3],[29,18]],[[26,3],[26,10]],["servant_ax309"],["instance","servant"]]]]]]],null,0]],["/home/paulblume/jku/BA/serv/fusesoc_libraries/serv/servant/servant_clock_gen.v",[[[[[["servant_clock_gen",[[1,0],[5,22]],[[1,7],[1,24]],[],["module"]],[25,9]],[[["i_clk",[[3,3],[3,20]],[[3,15],[3,20]],["servant_clock_gen"],["port","wire"]],["o_clk",[[4,3],[4,20]],[[4,15],[4,20]],["servant_clock_gen"],["port","wire"]],["o_rst",[[5,3],[5,20]],[[5,15],[5,20]],["servant_clock_gen"],["port","wire"]],["PLL",[[7,3],[7,33]],[[7,20],[7,23]],["servant_clock_gen"],["parameter"]],["pll",[[11,2],[14,20]],[[11,26],[11,29]],["servant_clock_gen"],["instance","ice40_pll"]],["rst_reg",[[18,2],[18,30]],[[18,12],[18,19]],["servant_clock_gen"],["variable","reg"]]]]]]],null,0]],["/home/paulblume/jku/BA/serv/fusesoc_libraries/serv/servant/servant_ecp5_clock_gen.v",[[[[[["servant_ecp5_clock_gen",[[1,0],[6,17]],[[1,7],[1,29]],[],["module"]],[24,9]],[[["i_clk",[[3,3],[3,15]],[[3,10],[3,15]],["servant_ecp5_clock_gen"],["port","input"]],["i_rst",[[4,3],[4,15]],[[4,10],[4,15]],["servant_ecp5_clock_gen"],["port","input"]],["o_clk",[[5,3],[5,15]],[[5,10],[5,15]],["servant_ecp5_clock_gen"],["port","output"]],["o_rst",[[6,3],[6,15]],[[6,10],[6,15]],["servant_ecp5_clock_gen"],["port","output"]],["locked",[[8,3],[8,16]],[[8,10],[8,16]],["servant_ecp5_clock_gen"],["variable","wire"]],["rst_reg",[[10,3],[10,20]],[[10,13],[10,20]],["servant_ecp5_clock_gen"],["variable","reg"]],["pll",[[19,3],[22,23]],[[19,7],[19,10]],["servant_ecp5_clock_gen"],["instance","pll"]]]]]]],null,0]],["/home/paulblume/jku/BA/serv/fusesoc_libraries/serv/servant/servant_ecp5.v",[[[[[["servant_ecp5",[[1,0],[7,16]],[[1,7],[1,19]],[],["module"]],[32,9]],[[["clk",[[3,1],[3,16]],[[3,13],[3,16]],["servant_ecp5"],["port","wire"]],["btn0",[[4,1],[4,16]],[[4,12],[4,16]],["servant_ecp5"],["port","wire"]],["wifi_gpio0",[[5,1],[5,23]],[[5,13],[5,23]],["servant_ecp5"],["port","wire"]],["uart_txd",[[6,1],[6,21]],[[6,13],[6,21]],["servant_ecp5"],["port","wire"]],["q",[[7,1],[7,14]],[[7,13],[7,14]],["servant_ecp5"],["port","wire"]],["memfile",[[9,3],[9,42]],[[9,13],[9,20]],["servant_ecp5"],["parameter"]],["memsize",[[10,3],[10,28]],[[10,13],[10,20]],["servant_ecp5"],["parameter"]],["wb_clk",[[12,3],[12,19]],[[12,13],[12,19]],["servant_ecp5"],["variable","wire"]],["wb_rst",[[13,3],[13,19]],[[13,13],[13,19]],["servant_ecp5"],["variable","wire"]],["clock_gen",[[18,3],[22,22]],[[18,26],[18,35]],["servant_ecp5"],["instance","servant_ecp5_clock_gen"]],["servant",[[24,3],[30,18]],[[27,3],[27,10]],["servant_ecp5"],["instance","servant"]]]]]]],null,0]],["/home/paulblume/jku/BA/serv/fusesoc_libraries/serv/servant/servant_gpio.v",[[[[[["servant_gpio",[[0,0],[6,22]],[[0,7],[0,19]],[],["module"]],[13,9]],[[["i_wb_clk",[[1,3],[1,22]],[[1,14],[1,22]],["servant_gpio"],["port","wire"]],["i_wb_dat",[[2,3],[2,22]],[[2,14],[2,22]],["servant_gpio"],["port","wire"]],["i_wb_we",[[3,3],[3,21]],[[3,14],[3,21]],["servant_gpio"],["port","wire"]],["i_wb_cyc",[[4,3],[4,22]],[[4,14],[4,22]],["servant_gpio"],["port","wire"]],["o_wb_rdt",[[5,3],[5,22]],[[5,14],[5,22]],["servant_gpio"],["port","reg"]],["o_gpio",[[6,3],[6,20]],[[6,14],[6,20]],["servant_gpio"],["port","reg"]]]]]]],null,0]],["/home/paulblume/jku/BA/serv/fusesoc_libraries/serv/servant/servant_lx9_clock_gen.v",[[[[[["servant_lx9_clock_gen",[[1,0],[5,22]],[[1,7],[1,28]],[],["module"]],[34,9]],[[["i_clk",[[2,3],[2,20]],[[2,15],[2,20]],["servant_lx9_clock_gen"],["port","wire"]],["i_rst",[[3,3],[3,20]],[[3,15],[3,20]],["servant_lx9_clock_gen"],["port","wire"]],["o_clk",[[4,3],[4,20]],[[4,15],[4,20]],["servant_lx9_clock_gen"],["port","wire"]],["o_rst",[[5,3],[5,20]],[[5,15],[5,20]],["servant_lx9_clock_gen"],["port","reg"]],["clkfb",[[7,3],[7,15]],[[7,10],[7,15]],["servant_lx9_clock_gen"],["variable","wire"]],["locked",[[8,3],[8,16]],[[8,10],[8,16]],["servant_lx9_clock_gen"],["variable","wire"]],["locked_r",[[9,3],[9,18]],[[9,10],[9,18]],["servant_lx9_clock_gen"],["variable","reg"]],["PLL_BASE_inst",[[11,3],[27,22]],[[17,3],[17,16]],["servant_lx9_clock_gen"],["instance","PLL_BASE"]]]]]]],null,0]],["/home/paulblume/jku/BA/serv/fusesoc_libraries/serv/servant/servant_lx9.v",[[[[[["servant_lx9",[[1,0],[6,16]],[[1,7],[1,18]],[],["module"]],[31,9]],[[["i_clk",[[3,1],[3,18]],[[3,13],[3,18]],["servant_lx9"],["port","wire"]],["i_rst",[[4,1],[4,18]],[[4,13],[4,18]],["servant_lx9"],["port","wire"]],["o_uart_tx",[[5,1],[5,22]],[[5,13],[5,22]],["servant_lx9"],["port","wire"]],["q",[[6,1],[6,14]],[[6,13],[6,14]],["servant_lx9"],["port","wire"]],["memfile",[[8,3],[8,42]],[[8,13],[8,20]],["servant_lx9"],["parameter"]],["memsize",[[9,3],[9,28]],[[9,13],[9,20]],["servant_lx9"],["parameter"]],["wb_clk",[[11,3],[11,19]],[[11,13],[11,19]],["servant_lx9"],["variable","wire"]],["wb_rst",[[12,3],[12,19]],[[12,13],[12,19]],["servant_lx9"],["variable","wire"]],["clock_gen",[[16,3],[21,22]],[[17,3],[17,12]],["servant_lx9"],["instance","servant_lx9_clock_gen"]],["servant",[[23,3],[29,18]],[[26,3],[26,10]],["servant_lx9"],["instance","servant"]]]]]]],null,0]],["/home/paulblume/jku/BA/serv/fusesoc_libraries/serv/servant/servant_mux.v",[[[[[["servant_mux",[[6,0],[33,38]],[[6,7],[6,18]],[],["module"]],[88,9]],[[["i_clk",[[8,3],[8,26]],[[8,21],[8,26]],["servant_mux"],["port","wire"]],["i_rst",[[9,3],[9,26]],[[9,21],[9,26]],["servant_mux"],["port","wire"]],["i_wb_cpu_adr",[[10,3],[10,34]],[[10,22],[10,34]],["servant_mux"],["port","wire"]],["i_wb_cpu_dat",[[11,3],[11,34]],[[11,22],[11,34]],["servant_mux"],["port","wire"]],["i_wb_cpu_sel",[[12,3],[12,34]],[[12,22],[12,34]],["servant_mux"],["port","wire"]],["i_wb_cpu_we",[[13,3],[13,32]],[[13,21],[13,32]],["servant_mux"],["port","wire"]],["i_wb_cpu_cyc",[[14,3],[14,33]],[[14,21],[14,33]],["servant_mux"],["port","wire"]],["o_wb_cpu_rdt",[[15,3],[15,34]],[[15,22],[15,34]],["servant_mux"],["port","wire"]],["o_wb_cpu_ack",[[16,3],[16,33]],[[16,21],[16,33]],["servant_mux"],["port","reg"]],["o_wb_mem_adr",[[18,3],[18,34]],[[18,22],[18,34]],["servant_mux"],["port","wire"]],["o_wb_mem_dat",[[19,3],[19,34]],[[19,22],[19,34]],["servant_mux"],["port","wire"]],["o_wb_mem_sel",[[20,3],[20,34]],[[20,22],[20,34]],["servant_mux"],["port","wire"]],["o_wb_mem_we",[[21,3],[21,33]],[[21,22],[21,33]],["servant_mux"],["port","wire"]],["o_wb_mem_cyc",[[22,3],[22,34]],[[22,22],[22,34]],["servant_mux"],["port","wire"]],["i_wb_mem_rdt",[[23,3],[23,34]],[[23,22],[23,34]],["servant_mux"],["port","wire"]],["o_wb_gpio_dat",[[25,3],[25,35]],[[25,22],[25,35]],["servant_mux"],["port","wire"]],["o_wb_gpio_we",[[26,3],[26,34]],[[26,22],[26,34]],["servant_mux"],["port","wire"]],["o_wb_gpio_cyc",[[27,3],[27,35]],[[27,22],[27,35]],["servant_mux"],["port","wire"]],["i_wb_gpio_rdt",[[28,3],[28,34]],[[28,21],[28,34]],["servant_mux"],["port","wire"]],["o_wb_timer_dat",[[30,3],[30,36]],[[30,22],[30,36]],["servant_mux"],["port","wire"]],["o_wb_timer_we",[[31,3],[31,35]],[[31,22],[31,35]],["servant_mux"],["port","wire"]],["o_wb_timer_cyc",[[32,3],[32,36]],[[32,22],[32,36]],["servant_mux"],["port","wire"]],["i_wb_timer_rdt",[[33,3],[33,36]],[[33,22],[33,36]],["servant_mux"],["port","wire"]],["sim",[[35,3],[35,21]],[[35,13],[35,16]],["servant_mux"],["parameter"]],["s",[[37,3],[37,40]],[[37,17],[37,18]],["servant_mux"],["variable","wire"]],["sig_en",[[65,2],[65,75]],[[65,7],[65,13]],["servant_mux"],["variable","wire"]],["halt_en",[[66,2],[66,76]],[[66,7],[66,14]],["servant_mux"],["variable","wire"]],["signature_file",[[68,2],[68,29]],[[68,15],[68,29]],["servant_mux"],["variable","reg"]],["f",[[69,2],[69,20]],[[69,15],[69,16]],["servant_mux"],["variable","integer"]]]]]]],null,0]],["/home/paulblume/jku/BA/serv/fusesoc_libraries/serv/servant/servant_orangecrab.v",[[[[[["servant_orangecrab",[[1,0],[9,2]],[[1,7],[1,25]],[],["module"]],[95,9]],[[["clk",[[3,1],[3,16]],[[3,13],[3,16]],["servant_orangecrab"],["port","wire"]],["btn",[[4,1],[4,15]],[[4,12],[4,15]],["servant_orangecrab"],["port","wire"]],["r",[[5,1],[5,14]],[[5,13],[5,14]],["servant_orangecrab"],["port","wire"]],["g",[[6,1],[6,14]],[[6,13],[6,14]],["servant_orangecrab"],["port","wire"]],["b",[[7,1],[7,14]],[[7,13],[7,14]],["servant_orangecrab"],["port","wire"]],["tx",[[8,1],[8,15]],[[8,13],[8,15]],["servant_orangecrab"],["port","wire"]],["memfile",[[11,3],[11,42]],[[11,13],[11,20]],["servant_orangecrab"],["parameter"]],["memsize",[[12,3],[12,28]],[[12,13],[12,20]],["servant_orangecrab"],["parameter"]],["wb_clk",[[14,3],[14,19]],[[14,13],[14,19]],["servant_orangecrab"],["variable","wire"]],["pll_locked",[[15,3],[15,23]],[[15,13],[15,23]],["servant_orangecrab"],["variable","wire"]],["uPLL",[[16,4],[76,5]],[[53,6],[53,10]],["servant_orangecrab"],["instance","EHXPLLL"]],["wb_rst",[[78,3],[78,13]],[[78,7],[78,13]],["servant_orangecrab"],["variable","reg"]],["q",[[82,3],[82,9]],[[82,8],[82,9]],["servant_orangecrab"],["variable","wire"]],["servant",[[83,3],[89,18]],[[86,3],[86,10]],["servant_orangecrab"],["instance","servant"]]]]]]],null,0]],["/home/paulblume/jku/BA/serv/fusesoc_libraries/serv/servant/servant_ram_quartus.sv",[[[[[["servant_ram",[[1,0],[15,27]],[[1,7],[1,18]],[],["module"]],[45,9]],[[["depth",[[3,4],[3,25]],[[3,14],[3,19]],["servant_ram"],["parameter-port","parameter"]],["aw",[[4,4],[4,35]],[[4,14],[4,16]],["servant_ram"],["parameter-port","parameter"]],["RESET_STRATEGY",[[5,4],[5,33]],[[5,14],[5,28]],["servant_ram"],["parameter-port","parameter"]],["memfile",[[6,4],[6,26]],[[6,14],[6,21]],["servant_ram"],["parameter-port","parameter"]],["i_wb_clk",[[7,4],[7,25]],[[7,17],[7,25]],["servant_ram"],["port","wire"]],["i_wb_rst",[[8,4],[8,25]],[[8,17],[8,25]],["servant_ram"],["port","wire"]],["i_wb_adr",[[9,4],[9,32]],[[9,24],[9,32]],["servant_ram"],["port","wire"]],["i_wb_dat",[[10,4],[10,31]],[[10,23],[10,31]],["servant_ram"],["port","wire"]],["i_wb_sel",[[11,4],[11,30]],[[11,22],[11,30]],["servant_ram"],["port","wire"]],["i_wb_we",[[12,4],[12,24]],[[12,17],[12,24]],["servant_ram"],["port","wire"]],["i_wb_cyc",[[13,4],[13,25]],[[13,17],[13,25]],["servant_ram"],["port","wire"]],["o_wb_rdt",[[14,4],[14,31]],[[14,23],[14,31]],["servant_ram"],["port","reg"]],["o_wb_ack",[[15,4],[15,25]],[[15,17],[15,25]],["servant_ram"],["port","reg"]],["we",[[17,3],[17,33]],[[17,10],[17,12]],["servant_ram"],["variable","wire"]],["mem",[[19,3],[19,37]],[[19,21],[19,24]],["servant_ram"],["variable","logic"]],["addr",[[21,3],[21,41]],[[21,18],[21,22]],["servant_ram"],["variable","wire"]]]]]]],null,0]],["/home/paulblume/jku/BA/serv/fusesoc_libraries/serv/servant/servant_ram.v",[[[[[["servant_ram",[[1,0],[15,27]],[[1,7],[1,18]],[],["module"]],[45,9]],[[["depth",[[3,4],[3,25]],[[3,14],[3,19]],["servant_ram"],["parameter-port","parameter"]],["aw",[[4,4],[4,35]],[[4,14],[4,16]],["servant_ram"],["parameter-port","parameter"]],["RESET_STRATEGY",[[5,4],[5,33]],[[5,14],[5,28]],["servant_ram"],["parameter-port","parameter"]],["memfile",[[6,4],[6,26]],[[6,14],[6,21]],["servant_ram"],["parameter-port","parameter"]],["i_wb_clk",[[7,4],[7,25]],[[7,17],[7,25]],["servant_ram"],["port","wire"]],["i_wb_rst",[[8,4],[8,25]],[[8,17],[8,25]],["servant_ram"],["port","wire"]],["i_wb_adr",[[9,4],[9,32]],[[9,24],[9,32]],["servant_ram"],["port","wire"]],["i_wb_dat",[[10,4],[10,31]],[[10,23],[10,31]],["servant_ram"],["port","wire"]],["i_wb_sel",[[11,4],[11,30]],[[11,22],[11,30]],["servant_ram"],["port","wire"]],["i_wb_we",[[12,4],[12,24]],[[12,17],[12,24]],["servant_ram"],["port","wire"]],["i_wb_cyc",[[13,4],[13,25]],[[13,17],[13,25]],["servant_ram"],["port","wire"]],["o_wb_rdt",[[14,4],[14,31]],[[14,23],[14,31]],["servant_ram"],["port","reg"]],["o_wb_ack",[[15,4],[15,25]],[[15,17],[15,25]],["servant_ram"],["port","reg"]],["we",[[17,3],[17,55]],[[17,16],[17,18]],["servant_ram"],["variable","wire"]],["mem",[[19,3],[19,33]],[[19,16],[19,19]],["servant_ram"],["variable","reg"]],["addr",[[21,3],[21,41]],[[21,18],[21,22]],["servant_ram"],["variable","wire"]]]]]]],null,0]],["/home/paulblume/jku/BA/serv/fusesoc_libraries/serv/servant/servant_timer.v",[[[[[["servant_timer",[[1,0],[11,31]],[[1,7],[1,20]],[],["module"]],[36,9]],[[["WIDTH",[[2,4],[2,24]],[[2,14],[2,19]],["servant_timer"],["parameter-port","parameter"]],["RESET_STRATEGY",[[3,4],[3,33]],[[3,14],[3,28]],["servant_timer"],["parameter-port","parameter"]],["DIVIDER",[[4,4],[4,25]],[[4,14],[4,21]],["servant_timer"],["parameter-port","parameter"]],["i_clk",[[5,3],[5,25]],[[5,20],[5,25]],["servant_timer"],["port","wire"]],["i_rst",[[6,3],[6,25]],[[6,20],[6,25]],["servant_timer"],["port","wire"]],["o_irq",[[7,3],[7,25]],[[7,20],[7,25]],["servant_timer"],["port","reg"]],["i_wb_dat",[[8,3],[8,29]],[[8,21],[8,29]],["servant_timer"],["port","wire"]],["i_wb_we",[[9,3],[9,27]],[[9,20],[9,27]],["servant_timer"],["port","wire"]],["i_wb_cyc",[[10,3],[10,28]],[[10,20],[10,28]],["servant_timer"],["port","wire"]],["o_wb_dat",[[11,3],[11,29]],[[11,21],[11,29]],["servant_timer"],["port","reg"]],["HIGH",[[13,3],[13,37]],[[13,14],[13,18]],["servant_timer"],["localparam"]],["mtime",[[15,3],[15,26]],[[15,21],[15,26]],["servant_timer"],["variable","reg"]],["mtimecmp",[[16,3],[16,29]],[[16,21],[16,29]],["servant_timer"],["variable","reg"]],["mtimeslice",[[18,3],[18,56]],[[18,21],[18,31]],["servant_timer"],["variable","wire"]]]]]]],null,0]],["/home/paulblume/jku/BA/serv/fusesoc_libraries/serv/servant/servant_upduino2.v",[[[[[["servant_upduino2",[[1,0],[6,18]],[[1,7],[1,23]],[],["module"]],[76,9]],[[["g",[[3,3],[3,16]],[[3,15],[3,16]],["servant_upduino2"],["port","wire"]],["b",[[4,3],[4,16]],[[4,15],[4,16]],["servant_upduino2"],["port","wire"]],["r",[[5,3],[5,16]],[[5,15],[5,16]],["servant_upduino2"],["port","wire"]],["q",[[6,3],[6,16]],[[6,15],[6,16]],["servant_upduino2"],["port","wire"]],["memfile",[[8,3],[8,42]],[[8,13],[8,20]],["servant_upduino2"],["parameter"]],["memsize",[[9,3],[9,28]],[[9,13],[9,20]],["servant_upduino2"],["parameter"]],["PLL",[[10,3],[10,26]],[[10,13],[10,16]],["servant_upduino2"],["parameter"]],["clk",[[12,3],[12,18]],[[12,15],[12,18]],["servant_upduino2"],["variable","wire"]],["clk48",[[13,3],[13,20]],[[13,15],[13,20]],["servant_upduino2"],["variable","wire"]],["locked",[[14,3],[14,21]],[[14,15],[14,21]],["servant_upduino2"],["variable","wire"]],["inthosc",[[16,3],[20,20]],[[16,12],[16,19]],["servant_upduino2"],["instance","SB_HFOSC"]],["pll",[[22,3],[34,23]],[[29,3],[29,6]],["servant_upduino2"],["instance","SB_PLL40_CORE"]],["RGBA_DRIVER",[[36,3],[51,15]],[[42,3],[42,14]],["servant_upduino2"],["instance","SB_RGBA_DRV"]],["rst",[[53,3],[53,23]],[[53,13],[53,16]],["servant_upduino2"],["variable","reg"]],["servant",[[68,3],[74,18]],[[71,3],[71,10]],["servant_upduino2"],["instance","servant"]]]]]]],null,0]],["/home/paulblume/jku/BA/serv/fusesoc_libraries/serv/servant/servant.v",[[[[[["servant",[[1,0],[15,3]],[[1,7],[1,14]],[],["module"]],[255,9]],[[["wb_clk",[[3,1],[3,19]],[[3,13],[3,19]],["servant"],["port","wire"]],["wb_rst",[[4,1],[4,19]],[[4,13],[4,19]],["servant"],["port","wire"]],["i_wb_mem_ack",[[6,1],[6,25]],[[6,13],[6,25]],["servant"],["port","wire"]],["i_wb_mem_adr",[[7,1],[7,33]],[[7,21],[7,33]],["servant"],["port","wire"]],["i_wb_mem_cyc",[[8,1],[8,25]],[[8,13],[8,25]],["servant"],["port","wire"]],["i_wb_mem_we",[[9,1],[9,24]],[[9,13],[9,24]],["servant"],["port","wire"]],["i_wb_mem_sel",[[10,1],[10,31]],[[10,19],[10,31]],["servant"],["port","wire"]],["i_wb_mem_dat",[[11,1],[11,32]],[[11,20],[11,32]],["servant"],["port","wire"]],["i_wb_mem_rdt",[[12,1],[12,31]],[[12,19],[12,31]],["servant"],["port","wire"]],["q",[[14,1],[14,14]],[[14,13],[14,14]],["servant"],["port","wire"]],["memfile",[[17,3],[17,42]],[[17,13],[17,20]],["servant"],["parameter"]],["memsize",[[18,3],[18,28]],[[18,13],[18,20]],["servant"],["parameter"]],["reset_strategy",[[19,3],[19,37]],[[19,13],[19,27]],["servant"],["parameter"]],["sim",[[20,3],[20,21]],[[20,13],[20,16]],["servant"],["parameter"]],["with_csr",[[21,3],[21,26]],[[21,13],[21,21]],["servant"],["parameter"]],["compress",[[22,3],[22,32]],[[22,19],[22,27]],["servant"],["parameter"]],["align",[[23,3],[23,36]],[[23,19],[23,24]],["servant"],["parameter"]],["timer_irq",[[25,3],[25,18]],[[25,9],[25,18]],["servant"],["variable","wire"]],["wb_ibus_adr",[[27,3],[27,27]],[[27,16],[27,27]],["servant"],["variable","wire"]],["wb_ibus_cyc",[[28,3],[28,20]],[[28,9],[28,20]],["servant"],["variable","wire"]],["wb_ibus_rdt",[[29,3],[29,27]],[[29,16],[29,27]],["servant"],["variable","wire"]],["wb_ibus_ack",[[30,3],[30,20]],[[30,9],[30,20]],["servant"],["variable","wire"]],["wb_dbus_adr",[[32,3],[32,27]],[[32,16],[32,27]],["servant"],["variable","wire"]],["wb_dbus_dat",[[33,3],[33,27]],[[33,16],[33,27]],["servant"],["variable","wire"]],["wb_dbus_sel",[[34,3],[34,26]],[[34,15],[34,26]],["servant"],["variable","wire"]],["wb_dbus_we",[[35,3],[35,19]],[[35,9],[35,19]],["servant"],["variable","wire"]],["wb_dbus_cyc",[[36,3],[36,20]],[[36,9],[36,20]],["servant"],["variable","wire"]],["wb_dbus_rdt",[[37,3],[37,27]],[[37,16],[37,27]],["servant"],["variable","wire"]],["wb_dbus_ack",[[38,3],[38,20]],[[38,9],[38,20]],["servant"],["variable","wire"]],["wb_dmem_adr",[[40,3],[40,27]],[[40,16],[40,27]],["servant"],["variable","wire"]],["wb_dmem_dat",[[41,3],[41,27]],[[41,16],[41,27]],["servant"],["variable","wire"]],["wb_dmem_sel",[[42,3],[42,26]],[[42,15],[42,26]],["servant"],["variable","wire"]],["wb_dmem_we",[[43,3],[43,19]],[[43,9],[43,19]],["servant"],["variable","wire"]],["wb_dmem_cyc",[[44,3],[44,20]],[[44,9],[44,20]],["servant"],["variable","wire"]],["wb_dmem_rdt",[[45,3],[45,27]],[[45,16],[45,27]],["servant"],["variable","wire"]],["wb_dmem_ack",[[46,3],[46,20]],[[46,9],[46,20]],["servant"],["variable","wire"]],["wb_mem_adr",[[48,3],[48,26]],[[48,16],[48,26]],["servant"],["variable","wire"]],["wb_mem_dat",[[49,3],[49,26]],[[49,16],[49,26]],["servant"],["variable","wire"]],["wb_mem_sel",[[50,3],[50,25]],[[50,15],[50,25]],["servant"],["variable","wire"]],["wb_mem_we",[[51,3],[51,18]],[[51,9],[51,18]],["servant"],["variable","wire"]],["wb_mem_cyc",[[52,3],[52,19]],[[52,9],[52,19]],["servant"],["variable","wire"]],["wb_mem_rdt",[[53,3],[53,26]],[[53,16],[53,26]],["servant"],["variable","wire"]],["wb_mem_ack",[[54,3],[54,19]],[[54,9],[54,19]],["servant"],["variable","wire"]],["wb_gpio_dat",[[56,3],[56,20]],[[56,9],[56,20]],["servant"],["variable","wire"]],["wb_gpio_we",[[57,3],[57,19]],[[57,9],[57,19]],["servant"],["variable","wire"]],["wb_gpio_cyc",[[58,3],[58,20]],[[58,9],[58,20]],["servant"],["variable","wire"]],["wb_gpio_rdt",[[59,3],[59,20]],[[59,9],[59,20]],["servant"],["variable","wire"]],["wb_timer_dat",[[61,3],[61,28]],[[61,16],[61,28]],["servant"],["variable","wire"]],["wb_timer_we",[[62,3],[62,20]],[[62,9],[62,20]],["servant"],["variable","wire"]],["wb_timer_cyc",[[63,3],[63,21]],[[63,9],[63,21]],["servant"],["variable","wire"]],["wb_timer_rdt",[[64,3],[64,28]],[[64,16],[64,28]],["servant"],["variable","wire"]],["mdu_rs1",[[66,3],[66,22]],[[66,15],[66,22]],["servant"],["variable","wire"]],["mdu_rs2",[[67,3],[67,22]],[[67,15],[67,22]],["servant"],["variable","wire"]],["mdu_op",[[68,3],[68,21]],[[68,15],[68,21]],["servant"],["variable","wire"]],["mdu_valid",[[69,3],[69,24]],[[69,15],[69,24]],["servant"],["variable","wire"]],["mdu_rd",[[70,3],[70,21]],[[70,15],[70,21]],["servant"],["variable","wire"]],["mdu_ready",[[71,3],[71,24]],[[71,15],[71,24]],["servant"],["variable","wire"]],["arbiter",[[75,3],[95,33]],[[75,19],[75,26]],["servant"],["instance","servant_arbiter"]],["servant_mux",[[97,3],[124,37]],[[97,22],[97,33]],["servant"],["instance","servant_mux"]],["timer",[[144,2],[154,30]],[[147,2],[147,7]],["servant"],["instance","servant_timer"]],["gpio",[[161,3],[167,20]],[[161,16],[161,20]],["servant"],["instance","servant_gpio"]],["cpu",[[169,3],[227,32]],[[178,3],[178,6]],["servant"],["instance","serv_rf_top"]]]]]]],null,0]],["/home/paulblume/jku/BA/serv/fusesoc_libraries/serv/servant/servax_clock_gen.v",[[[[[["servax_clock_gen",[[1,0],[4,22]],[[1,7],[1,23]],[],["module"]],[30,8]],[[["i_clk",[[2,3],[2,20]],[[2,15],[2,20]],["servax_clock_gen"],["port","wire"]],["o_clk",[[3,3],[3,20]],[[3,15],[3,20]],["servax_clock_gen"],["port","wire"]],["o_rst",[[4,3],[4,20]],[[4,15],[4,20]],["servax_clock_gen"],["port","reg"]],["locked",[[6,3],[6,16]],[[6,10],[6,16]],["servax_clock_gen"],["variable","wire"]],["locked_r",[[7,3],[7,18]],[[7,10],[7,18]],["servax_clock_gen"],["variable","reg"]],["DCM_SP_inst",[[10,4],[23,4]],[[15,4],[15,15]],["servax_clock_gen"],["instance","DCM_SP"]]]]]]],null,0]],["/home/paulblume/jku/BA/serv/fusesoc_libraries/serv/servant/servax.v",[[[[[["servax",[[1,0],[4,16]],[[1,7],[1,13]],[],["module"]],[27,8]],[[["i_clk",[[3,1],[3,18]],[[3,13],[3,18]],["servax"],["port","wire"]],["q",[[4,1],[4,14]],[[4,13],[4,14]],["servax"],["port","wire"]],["memfile",[[6,3],[6,42]],[[6,13],[6,20]],["servax"],["parameter"]],["memsize",[[7,3],[7,28]],[[7,13],[7,20]],["servax"],["parameter"]],["PLL",[[8,3],[8,26]],[[8,13],[8,16]],["servax"],["parameter"]],["wb_clk",[[10,3],[10,19]],[[10,13],[10,19]],["servax"],["variable","wire"]],["wb_rst",[[11,3],[11,19]],[[11,13],[11,19]],["servax"],["variable","wire"]],["clock_gen",[[13,3],[17,22]],[[14,3],[14,12]],["servax"],["instance","servax_clock_gen"]],["servant",[[19,3],[25,18]],[[22,3],[22,10]],["servax"],["instance","servant"]]]]]]],null,0]],["/home/paulblume/jku/BA/serv/fusesoc_libraries/serv/servant/servclone10_clock_gen.v",[[[[[["servclone10_clock_gen",[[1,0],[5,22]],[[1,7],[1,28]],[],["module"]],[49,9]],[[["i_clk",[[2,3],[2,19]],[[2,14],[2,19]],["servclone10_clock_gen"],["port","wire"]],["i_rst",[[3,3],[3,19]],[[3,14],[3,19]],["servclone10_clock_gen"],["port","wire"]],["o_clk",[[4,3],[4,20]],[[4,15],[4,20]],["servclone10_clock_gen"],["port","wire"]],["o_rst",[[5,3],[5,20]],[[5,15],[5,20]],["servclone10_clock_gen"],["port","wire"]],["clk",[[7,3],[7,18]],[[7,15],[7,18]],["servclone10_clock_gen"],["variable","wire"]],["clk_fb",[[9,3],[9,21]],[[9,15],[9,21]],["servclone10_clock_gen"],["variable","wire"]],["locked",[[11,3],[11,21]],[[11,15],[11,21]],["servclone10_clock_gen"],["variable","wire"]],["r",[[12,3],[12,16]],[[12,15],[12,16]],["servclone10_clock_gen"],["variable","reg"]],["pll",[[24,3],[48,24]],[[35,3],[35,6]],["servclone10_clock_gen"],["instance","cyclone10lp_pll"]]]]]]],null,0]],["/home/paulblume/jku/BA/serv/fusesoc_libraries/serv/servant/servclone10.v",[[[[[["servclone10",[[1,0],[6,27]],[[1,7],[1,18]],[],["module"]],[30,9]],[[["i_clk",[[3,1],[3,21]],[[3,16],[3,21]],["servclone10"],["port","wire"]],["i_rst",[[4,1],[4,21]],[[4,16],[4,21]],["servclone10"],["port","wire"]],["q",[[5,1],[5,18]],[[5,17],[5,18]],["servclone10"],["port","wire"]],["uart_txd",[[6,1],[6,25]],[[6,17],[6,25]],["servclone10"],["port","wire"]],["memfile",[[8,3],[8,42]],[[8,13],[8,20]],["servclone10"],["parameter"]],["memsize",[[9,3],[9,28]],[[9,13],[9,20]],["servclone10"],["parameter"]],["wb_clk",[[11,3],[11,19]],[[11,13],[11,19]],["servclone10"],["variable","wire"]],["wb_rst",[[12,3],[12,19]],[[12,13],[12,19]],["servclone10"],["variable","wire"]],["clock_gen",[[16,3],[20,22]],[[16,25],[16,34]],["servclone10"],["instance","servclone10_clock_gen"]],["servant",[[22,3],[28,18]],[[25,3],[25,10]],["servclone10"],["instance","servant"]]]]]]],null,0]],["/home/paulblume/jku/BA/serv/fusesoc_libraries/serv/servant/service_go_board.v",[[[[[["service_go_board",[[1,0],[7,26]],[[1,7],[1,23]],[],["module"]],[33,9]],[[["i_clk",[[2,3],[2,20]],[[2,15],[2,20]],["service_go_board"],["port","wire"]],["o_led1",[[3,3],[3,21]],[[3,15],[3,21]],["service_go_board"],["port","wire"]],["o_led2",[[4,3],[4,28]],[[4,15],[4,21]],["service_go_board"],["port","wire"]],["o_led3",[[5,3],[5,28]],[[5,15],[5,21]],["service_go_board"],["port","wire"]],["o_led4",[[6,3],[6,28]],[[6,15],[6,21]],["service_go_board"],["port","wire"]],["o_uart_tx",[[7,3],[7,24]],[[7,15],[7,24]],["service_go_board"],["port","wire"]],["memfile",[[9,3],[9,36]],[[9,13],[9,20]],["service_go_board"],["parameter"]],["memsize",[[10,3],[10,27]],[[10,13],[10,20]],["service_go_board"],["parameter"]],["rst_count",[[13,3],[13,27]],[[13,18],[13,27]],["service_go_board"],["variable","reg"]],["rst_r",[[14,3],[14,39]],[[14,18],[14,23]],["service_go_board"],["variable","wire"]],["q",[[22,3],[22,19]],[[22,18],[22,19]],["service_go_board"],["variable","wire"]],["servant",[[23,3],[29,18]],[[26,3],[26,10]],["service_go_board"],["instance","servant"]]]]]]],null,0]],["/home/paulblume/jku/BA/serv/fusesoc_libraries/serv/servant/service.v",[[[[[["service",[[1,0],[11,3]],[[1,7],[1,14]],[],["module"]],[193,9]],[[["i_clk",[[3,1],[3,18]],[[3,13],[3,18]],["service"],["port","wire"]],["q",[[4,1],[4,14]],[[4,13],[4,14]],["service"],["port","wire"]],["q1",[[5,1],[5,20]],[[5,18],[5,20]],["service"],["port","wire"]],["to_pc",[[8,1],[8,18]],[[8,13],[8,18]],["service"],["port","wire"]],["i_data",[[9,1],[9,13]],[[9,7],[9,13]],["service"],["port","input"]],["o_data",[[10,1],[10,14]],[[10,8],[10,14]],["service"],["port","output"]],["memfile",[[13,3],[13,40]],[[13,13],[13,20]],["service"],["parameter"]],["memsize",[[14,3],[14,28]],[[14,13],[14,20]],["service"],["parameter"]],["PLL",[[15,3],[15,26]],[[15,13],[15,16]],["service"],["parameter"]],["BITS",[[16,3],[16,22]],[[16,13],[16,17]],["service"],["parameter"]],["adr_LL",[[17,3],[17,33]],[[17,13],[17,19]],["service"],["parameter"]],["adr_UL",[[18,3],[18,33]],[[18,13],[18,19]],["service"],["parameter"]],["wb_mem_adr",[[20,3],[20,26]],[[20,16],[20,26]],["service"],["variable","wire"]],["wb_mem_cyc",[[21,3],[21,19]],[[21,9],[21,19]],["service"],["variable","wire"]],["wb_mem_we",[[22,3],[22,18]],[[22,9],[22,18]],["service"],["variable","wire"]],["wb_mem_sel",[[23,3],[23,24]],[[23,14],[23,24]],["service"],["variable","wire"]],["wb_mem_dat",[[24,3],[24,26]],[[24,16],[24,26]],["service"],["variable","wire"]],["wb_mem_rdt",[[25,3],[25,25]],[[25,15],[25,25]],["service"],["variable","wire"]],["wb_mem_ack",[[26,3],[26,19]],[[26,9],[26,19]],["service"],["variable","wire"]],["wb_clk",[[34,3],[34,15]],[[34,9],[34,15]],["service"],["variable","wire"]],["wb_rst",[[35,3],[35,15]],[[35,9],[35,15]],["service"],["variable","wire"]],["clock_gen",[[37,3],[41,22]],[[38,3],[38,12]],["service"],["instance","servant_clock_gen"]],["servant",[[43,3],[59,18]],[[46,3],[46,10]],["service"],["instance","servant"]],["ram",[[76,2],[88,5]],[[78,4],[78,7]],["service"],["instance","servant_ram"]],["rx_done",[[91,2],[91,14]],[[91,7],[91,14]],["service"],["variable","wire"]],["rx_active",[[92,2],[92,16]],[[92,7],[92,16]],["service"],["variable","wire"]],["from_ble",[[93,2],[93,26]],[[93,18],[93,26]],["service"],["variable","wire"]],["rx_from_ble",[[95,2],[101,3]],[[95,10],[95,21]],["service"],["instance","uart_rx"]],["tx_active",[[104,2],[104,16]],[[104,7],[104,16]],["service"],["variable","wire"]],["data_to_ble",[[105,2],[105,28]],[[105,17],[105,28]],["service"],["variable","wire"]],["tx_done",[[106,2],[106,14]],[[106,7],[106,14]],["service"],["variable","wire"]],["tx_to_ble",[[108,2],[114,3]],[[108,10],[108,19]],["service"],["instance","uart_tx"]],["my_adr",[[133,2],[133,28]],[[133,13],[133,19]],["service"],["variable","reg"]],["cyc",[[136,2],[136,10]],[[136,7],[136,10]],["service"],["variable","wire"]],["we",[[137,2],[137,9]],[[137,7],[137,9]],["service"],["variable","wire"]],["sel",[[138,2],[138,16]],[[138,13],[138,16]],["service"],["variable","wire"]],["dat",[[139,2],[139,17]],[[139,14],[139,17]],["service"],["variable","wire"]],["adr",[[140,2],[140,17]],[[140,14],[140,17]],["service"],["variable","wire"]],["recieve",[[143,2],[143,17]],[[143,6],[143,13]],["service"],["variable","reg"]]]]]]],null,0]],["/home/paulblume/jku/BA/serv/fusesoc_libraries/serv/servant/servis_clock_gen.v",[[[[[["servis_clock_gen",[[1,0],[4,22]],[[1,7],[1,23]],[],["module"]],[33,9]],[[["i_clk",[[2,3],[2,20]],[[2,15],[2,20]],["servis_clock_gen"],["port","wire"]],["o_clk",[[3,3],[3,20]],[[3,15],[3,20]],["servis_clock_gen"],["port","wire"]],["o_rst",[[4,3],[4,20]],[[4,15],[4,20]],["servis_clock_gen"],["port","reg"]],["clkfb",[[6,3],[6,15]],[[6,10],[6,15]],["servis_clock_gen"],["variable","wire"]],["locked",[[7,3],[7,16]],[[7,10],[7,16]],["servis_clock_gen"],["variable","wire"]],["locked_r",[[8,3],[8,18]],[[8,10],[8,18]],["servis_clock_gen"],["variable","reg"]],["PLL_BASE_inst",[[10,3],[26,22]],[[16,3],[16,16]],["servis_clock_gen"],["instance","PLL_BASE"]]]]]]],null,0]],["/home/paulblume/jku/BA/serv/fusesoc_libraries/serv/servant/servis.v",[[[[[["servis",[[1,0],[4,16]],[[1,7],[1,13]],[],["module"]],[27,9]],[[["i_clk",[[3,1],[3,18]],[[3,13],[3,18]],["servis"],["port","wire"]],["q",[[4,1],[4,14]],[[4,13],[4,14]],["servis"],["port","wire"]],["memfile",[[6,3],[6,42]],[[6,13],[6,20]],["servis"],["parameter"]],["memsize",[[7,3],[7,28]],[[7,13],[7,20]],["servis"],["parameter"]],["PLL",[[8,3],[8,26]],[[8,13],[8,16]],["servis"],["parameter"]],["wb_clk",[[10,3],[10,19]],[[10,13],[10,19]],["servis"],["variable","wire"]],["wb_rst",[[11,3],[11,19]],[[11,13],[11,19]],["servis"],["variable","wire"]],["clock_gen",[[13,3],[17,22]],[[14,3],[14,12]],["servis"],["instance","servis_clock_gen"]],["servant",[[19,3],[25,18]],[[22,3],[22,10]],["servis"],["instance","servant"]]]]]]],null,0]],["/home/paulblume/jku/BA/serv/fusesoc_libraries/serv/servant/servive_clock_gen.v",[[[[[["servive_clock_gen",[[1,0],[5,22]],[[1,7],[1,24]],[],["module"]],[33,9]],[[["i_clk",[[2,3],[2,19]],[[2,14],[2,19]],["servive_clock_gen"],["port","wire"]],["i_rst",[[3,3],[3,19]],[[3,14],[3,19]],["servive_clock_gen"],["port","wire"]],["o_clk",[[4,3],[4,20]],[[4,15],[4,20]],["servive_clock_gen"],["port","wire"]],["o_rst",[[5,3],[5,20]],[[5,15],[5,20]],["servive_clock_gen"],["port","wire"]],["locked",[[7,3],[7,21]],[[7,15],[7,21]],["servive_clock_gen"],["variable","wire"]],["r",[[8,3],[8,16]],[[8,15],[8,16]],["servive_clock_gen"],["variable","reg"]],["clk",[[18,3],[18,20]],[[18,17],[18,20]],["servive_clock_gen"],["variable","wire"]],["pll",[[22,3],[31,29]],[[27,3],[27,6]],["servive_clock_gen"],["instance","altpll"]]]]]]],null,0]],["/home/paulblume/jku/BA/serv/fusesoc_libraries/serv/servant/servive.v",[[[[[["servive",[[1,0],[6,27]],[[1,7],[1,14]],[],["module"]],[30,9]],[[["i_clk",[[3,1],[3,21]],[[3,16],[3,21]],["servive"],["port","wire"]],["i_rst_n",[[4,1],[4,23]],[[4,16],[4,23]],["servive"],["port","wire"]],["q",[[5,1],[5,18]],[[5,17],[5,18]],["servive"],["port","wire"]],["uart_txd",[[6,1],[6,25]],[[6,17],[6,25]],["servive"],["port","wire"]],["memfile",[[8,3],[8,42]],[[8,13],[8,20]],["servive"],["parameter"]],["memsize",[[9,3],[9,28]],[[9,13],[9,20]],["servive"],["parameter"]],["wb_clk",[[11,3],[11,19]],[[11,13],[11,19]],["servive"],["variable","wire"]],["wb_rst",[[12,3],[12,19]],[[12,13],[12,19]],["servive"],["variable","wire"]],["clock_gen",[[16,3],[20,22]],[[16,21],[16,30]],["servive"],["instance","servive_clock_gen"]],["servant",[[22,3],[28,18]],[[25,3],[25,10]],["servive"],["instance","servant"]]]]]]],null,0]],["/home/paulblume/jku/BA/serv/fusesoc_libraries/serv/servant/servix_clock_gen.v",[[[[[["servix_clock_gen",[[1,0],[5,22]],[[1,7],[1,23]],[],["module"]],[39,9]],[[["i_clk",[[2,3],[2,20]],[[2,15],[2,20]],["servix_clock_gen"],["port","wire"]],["i_rst",[[3,3],[3,20]],[[3,15],[3,20]],["servix_clock_gen"],["port","wire"]],["o_clk",[[4,3],[4,20]],[[4,15],[4,20]],["servix_clock_gen"],["port","wire"]],["o_rst",[[5,3],[5,20]],[[5,15],[5,20]],["servix_clock_gen"],["port","reg"]],["frequency",[[7,3],[7,28]],[[7,13],[7,22]],["servix_clock_gen"],["parameter"]],["clkfb",[[9,3],[9,15]],[[9,10],[9,15]],["servix_clock_gen"],["variable","wire"]],["locked",[[10,3],[10,16]],[[10,10],[10,16]],["servix_clock_gen"],["variable","wire"]],["locked_r",[[11,3],[11,18]],[[11,10],[11,18]],["servix_clock_gen"],["variable","reg"]],["PLLE2_BASE_inst",[[13,3],[32,22]],[[20,3],[20,18]],["servix_clock_gen"],["instance","PLLE2_BASE"]]]]]]],null,0]],["/home/paulblume/jku/BA/serv/fusesoc_libraries/serv/servant/servix_ebaz4205_clock_gen.v",[[[[[["servix_ebaz4205_clock_gen",[[1,0],[4,22]],[[1,7],[1,32]],[],["module"]],[39,9]],[[["i_clk",[[2,3],[2,20]],[[2,15],[2,20]],["servix_ebaz4205_clock_gen"],["port","wire"]],["o_clk",[[3,3],[3,20]],[[3,15],[3,20]],["servix_ebaz4205_clock_gen"],["port","wire"]],["o_rst",[[4,3],[4,20]],[[4,15],[4,20]],["servix_ebaz4205_clock_gen"],["port","reg"]],["frequency",[[6,3],[6,28]],[[6,13],[6,22]],["servix_ebaz4205_clock_gen"],["parameter"]],["clkfb",[[8,3],[8,15]],[[8,10],[8,15]],["servix_ebaz4205_clock_gen"],["variable","wire"]],["locked",[[9,3],[9,16]],[[9,10],[9,16]],["servix_ebaz4205_clock_gen"],["variable","wire"]],["locked_r",[[10,3],[10,18]],[[10,10],[10,18]],["servix_ebaz4205_clock_gen"],["variable","reg"]],["PLLE2_BASE_inst",[[13,3],[32,22]],[[20,3],[20,18]],["servix_ebaz4205_clock_gen"],["instance","PLLE2_BASE"]]]]]]],null,0]],["/home/paulblume/jku/BA/serv/fusesoc_libraries/serv/servant/servix_ebaz4205.v",[[[[[["servix_ebaz4205",[[1,0],[4,16]],[[1,7],[1,22]],[],["module"]],[29,9]],[[["i_clk",[[3,1],[3,18]],[[3,13],[3,18]],["servix_ebaz4205"],["port","wire"]],["q",[[4,1],[4,14]],[[4,13],[4,14]],["servix_ebaz4205"],["port","wire"]],["frequency",[[6,3],[6,28]],[[6,13],[6,22]],["servix_ebaz4205"],["parameter"]],["memfile",[[7,3],[7,42]],[[7,13],[7,20]],["servix_ebaz4205"],["parameter"]],["memsize",[[8,3],[8,28]],[[8,13],[8,20]],["servix_ebaz4205"],["parameter"]],["PLL",[[9,3],[9,26]],[[9,13],[9,16]],["servix_ebaz4205"],["parameter"]],["wb_clk",[[11,3],[11,19]],[[11,13],[11,19]],["servix_ebaz4205"],["variable","wire"]],["wb_rst",[[12,3],[12,19]],[[12,13],[12,19]],["servix_ebaz4205"],["variable","wire"]],["clock_gen",[[14,3],[19,22]],[[16,3],[16,12]],["servix_ebaz4205"],["instance","servix_ebaz4205_clock_gen"]],["servant",[[21,3],[27,18]],[[24,3],[24,10]],["servix_ebaz4205"],["instance","servant"]]]]]]],null,0]],["/home/paulblume/jku/BA/serv/fusesoc_libraries/serv/servant/servix.v",[[[[[["servix",[[1,0],[7,16]],[[1,7],[1,13]],[],["module"]],[37,9]],[[["i_clk",[[3,1],[3,18]],[[3,13],[3,18]],["servix"],["port","wire"]],["q",[[7,1],[7,14]],[[7,13],[7,14]],["servix"],["port","wire"]],["frequency",[[9,3],[9,28]],[[9,13],[9,22]],["servix"],["parameter"]],["memfile",[[10,3],[10,42]],[[10,13],[10,20]],["servix"],["parameter"]],["memsize",[[11,3],[11,28]],[[11,13],[11,20]],["servix"],["parameter"]],["PLL",[[12,3],[12,26]],[[12,13],[12,16]],["servix"],["parameter"]],["wb_clk",[[14,3],[14,19]],[[14,13],[14,19]],["servix"],["variable","wire"]],["wb_rst",[[15,3],[15,19]],[[15,13],[15,19]],["servix"],["variable","wire"]],["clock_gen",[[17,3],[27,22]],[[19,3],[19,12]],["servix"],["instance","servix_clock_gen"]],["servant",[[29,3],[35,18]],[[32,3],[32,10]],["servix"],["instance","servant"]]]]]]],null,0]],["/home/paulblume/jku/BA/serv/fusesoc_libraries/serv/servant/servus_clock_gen.v",[[[[[["servus_clock_gen",[[1,0],[4,22]],[[1,7],[1,23]],[],["module"]],[43,9]],[[["i_clk",[[2,3],[2,20]],[[2,15],[2,20]],["servus_clock_gen"],["port","wire"]],["o_clk",[[3,3],[3,20]],[[3,15],[3,20]],["servus_clock_gen"],["port","wire"]],["o_rst",[[4,3],[4,20]],[[4,15],[4,20]],["servus_clock_gen"],["port","reg"]],["clkfb",[[6,3],[6,15]],[[6,10],[6,15]],["servus_clock_gen"],["variable","wire"]],["locked",[[7,3],[7,16]],[[7,10],[7,16]],["servus_clock_gen"],["variable","wire"]],["locked_r",[[8,3],[8,18]],[[8,10],[8,18]],["servus_clock_gen"],["variable","reg"]],["mmcm",[[10,3],[36,27]],[[16,3],[16,7]],["servus_clock_gen"],["instance","MMCME4_ADV"]]]]]]],null,0]],["/home/paulblume/jku/BA/serv/fusesoc_libraries/serv/servant/servus.v",[[[[[["servus",[[1,0],[5,18]],[[1,7],[1,13]],[],["module"]],[35,9]],[[["i_clk_p",[[2,3],[2,22]],[[2,15],[2,22]],["servus"],["port","wire"]],["i_clk_n",[[3,3],[3,22]],[[3,15],[3,22]],["servus"],["port","wire"]],["o_uart_tx",[[4,3],[4,24]],[[4,15],[4,24]],["servus"],["port","wire"]],["q",[[5,3],[5,16]],[[5,15],[5,16]],["servus"],["port","wire"]],["memfile",[[7,3],[7,42]],[[7,13],[7,20]],["servus"],["parameter"]],["memsize",[[8,3],[8,28]],[[8,13],[8,20]],["servus"],["parameter"]],["i_clk",[[10,3],[10,18]],[[10,13],[10,18]],["servus"],["variable","wire"]],["clk",[[11,3],[11,16]],[[11,13],[11,16]],["servus"],["variable","wire"]],["rst",[[12,3],[12,16]],[[12,13],[12,16]],["servus"],["variable","wire"]],["ibufds",[[16,3],[19,18]],[[16,10],[16,16]],["servus"],["instance","IBUFDS"]],["clock_gen",[[21,3],[25,19]],[[22,3],[22,12]],["servus"],["instance","servus_clock_gen"]],["servant",[[27,3],[33,18]],[[30,3],[30,10]],["servus"],["instance","servant"]]]]]]],null,0]],["/home/paulblume/jku/BA/serv/fusesoc_libraries/serv/servant/uart_rx.v",[[[[[["uart_rx",[[0,0],[9,2]],[[0,7],[0,14]],[],["module"]],[129,8]],[[["clks_per_bit",[[1,3],[1,31]],[[1,13],[1,25]],["uart_rx"],["parameter-port","parameter"]],["BITS",[[2,4],[2,22]],[[2,14],[2,18]],["uart_rx"],["parameter-port","parameter"]],["clk",[[4,4],[4,18]],[[4,15],[4,18]],["uart_rx"],["port","wire"]],["rx_data",[[5,4],[5,23]],[[5,16],[5,23]],["uart_rx"],["port","wire"]],["rx_done",[[6,4],[6,23]],[[6,16],[6,23]],["uart_rx"],["port","wire"]],["rx_active",[[7,4],[7,25]],[[7,16],[7,25]],["uart_rx"],["port","wire"]],["data",[[8,4],[8,26]],[[8,22],[8,26]],["uart_rx"],["port","output"]],["IDLE",[[12,0],[12,21]],[[12,12],[12,16]],["uart_rx"],["localparam"]],["START",[[13,0],[13,22]],[[13,12],[13,17]],["uart_rx"],["localparam"]],["RECEIVE",[[14,0],[14,24]],[[14,12],[14,19]],["uart_rx"],["localparam"]],["STOP",[[15,0],[15,21]],[[15,12],[15,16]],["uart_rx"],["localparam"]],["r_Rx_temp",[[18,0],[18,24]],[[18,8],[18,17]],["uart_rx"],["variable","reg"]],["rx_bit",[[19,0],[19,23]],[[19,8],[19,14]],["uart_rx"],["variable","reg"]],["temp_active",[[20,0],[20,26]],[[20,8],[20,19]],["uart_rx"],["variable","reg"]],["rx_byte",[[22,0],[22,26]],[[22,15],[22,22]],["uart_rx"],["variable","reg"]],["temp_done",[[24,0],[24,18]],[[24,5],[24,14]],["uart_rx"],["variable","reg"]],["data_index",[[27,0],[27,23]],[[27,10],[27,20]],["uart_rx"],["variable","reg"]],["clock_count",[[28,0],[28,25]],[[28,10],[28,21]],["uart_rx"],["variable","reg"]],["state",[[29,0],[29,22]],[[29,10],[29,15]],["uart_rx"],["variable","reg"]]]]]]],null,0]],["/home/paulblume/jku/BA/serv/fusesoc_libraries/serv/servant/uart_tx.v",[[[[[["uart_tx",[[0,0],[9,2]],[[0,7],[0,14]],[],["module"]],[108,8]],[[["clks_per_bit",[[1,4],[1,32]],[[1,14],[1,26]],["uart_tx"],["parameter-port","parameter"]],["BITS",[[2,4],[2,22]],[[2,14],[2,18]],["uart_tx"],["parameter-port","parameter"]],["clk",[[4,4],[4,14]],[[4,11],[4,14]],["uart_tx"],["port","input"]],["tx_active",[[5,4],[5,19]],[[5,10],[5,19]],["uart_tx"],["port","input"]],["tx_data",[[6,4],[6,33]],[[6,26],[6,33]],["uart_tx"],["port","wire"]],["tx_done",[[7,4],[7,18]],[[7,11],[7,18]],["uart_tx"],["port","output"]],["o_data",[[8,4],[8,29]],[[8,15],[8,21]],["uart_tx"],["port","reg"]],["IDLE",[[11,0],[11,21]],[[11,12],[11,16]],["uart_tx"],["localparam"]],["START",[[12,0],[12,22]],[[12,12],[12,17]],["uart_tx"],["localparam"]],["TRANSMIT",[[13,0],[13,25]],[[13,12],[13,20]],["uart_tx"],["localparam"]],["STOP",[[14,0],[14,21]],[[14,12],[14,16]],["uart_tx"],["localparam"]],["temp_done",[[17,0],[17,17]],[[17,4],[17,13]],["uart_tx"],["variable","reg"]],["temp_data",[[19,0],[19,31]],[[19,15],[19,24]],["uart_tx"],["variable","reg"]],["state",[[21,0],[21,21]],[[21,9],[21,14]],["uart_tx"],["variable","reg"]],["clock_count",[[22,0],[22,24]],[[22,9],[22,20]],["uart_tx"],["variable","reg"]],["data_index",[[23,0],[23,24]],[[23,10],[23,20]],["uart_tx"],["variable","reg"]]]]]]],null,0]],["/home/paulblume/jku/BA/serv/fusesoc_libraries/serv/service/ice40_pll.v",[[[[[["ice40_pll",[[1,0],[5,17]],[[1,7],[1,16]],[],["module"]],[39,9]],[[["i_clk",[[3,3],[3,15]],[[3,10],[3,15]],["ice40_pll"],["port","input"]],["o_clk",[[4,3],[4,15]],[[4,10],[4,15]],["ice40_pll"],["port","output"]],["o_rst",[[5,3],[5,15]],[[5,10],[5,15]],["ice40_pll"],["port","output"]],["PLL",[[7,3],[7,26]],[[7,13],[7,16]],["ice40_pll"],["parameter"]],["locked",[[9,3],[9,16]],[[9,10],[9,16]],["ice40_pll"],["variable","wire"]],["rst_reg",[[11,3],[11,20]],[[11,13],[11,20]],["ice40_pll"],["variable","reg"]],["pll",[[[18,2],[19,6]],[[0,0],[32,19]],[[19,6],[26,24]]],[[20,2],[20,5]],["ice40_pll"],["instance","SB_PLL40_CORE"]],["pll",[[[28,2],[29,6]],[[0,0],[32,19]],[[29,6],[36,24]]],[[30,2],[30,5]],["ice40_pll"],["instance","SB_PLL40_PAD"]]]]]],["/home/paulblume/jku/BA/serv/build/servant_1.2.1/icestick-icestorm/src/servant-icestick_pll_1.2.1/pll.vh"]],null,0]],["/home/paulblume/jku/BA/serv/fusesoc_libraries/serv/service/servant_arbiter.v",[[[[[["servant_arbiter",[[3,0],[24,35]],[[3,7],[3,22]],[],["module"]],[38,9]],[[["i_wb_cpu_dbus_adr",[[5,3],[5,39]],[[5,22],[5,39]],["servant_arbiter"],["port","wire"]],["i_wb_cpu_dbus_dat",[[6,3],[6,39]],[[6,22],[6,39]],["servant_arbiter"],["port","wire"]],["i_wb_cpu_dbus_sel",[[7,3],[7,39]],[[7,22],[7,39]],["servant_arbiter"],["port","wire"]],["i_wb_cpu_dbus_we",[[8,3],[8,37]],[[8,21],[8,37]],["servant_arbiter"],["port","wire"]],["i_wb_cpu_dbus_cyc",[[9,3],[9,38]],[[9,21],[9,38]],["servant_arbiter"],["port","wire"]],["o_wb_cpu_dbus_rdt",[[10,3],[10,39]],[[10,22],[10,39]],["servant_arbiter"],["port","wire"]],["o_wb_cpu_dbus_ack",[[11,3],[11,39]],[[11,22],[11,39]],["servant_arbiter"],["port","wire"]],["i_wb_cpu_ibus_adr",[[13,3],[13,39]],[[13,22],[13,39]],["servant_arbiter"],["port","wire"]],["i_wb_cpu_ibus_cyc",[[14,3],[14,38]],[[14,21],[14,38]],["servant_arbiter"],["port","wire"]],["o_wb_cpu_ibus_rdt",[[15,3],[15,39]],[[15,22],[15,39]],["servant_arbiter"],["port","wire"]],["o_wb_cpu_ibus_ack",[[16,3],[16,39]],[[16,22],[16,39]],["servant_arbiter"],["port","wire"]],["o_wb_cpu_adr",[[18,3],[18,34]],[[18,22],[18,34]],["servant_arbiter"],["port","wire"]],["o_wb_cpu_dat",[[19,3],[19,34]],[[19,22],[19,34]],["servant_arbiter"],["port","wire"]],["o_wb_cpu_sel",[[20,3],[20,34]],[[20,22],[20,34]],["servant_arbiter"],["port","wire"]],["o_wb_cpu_we",[[21,3],[21,33]],[[21,22],[21,33]],["servant_arbiter"],["port","wire"]],["o_wb_cpu_cyc",[[22,3],[22,34]],[[22,22],[22,34]],["servant_arbiter"],["port","wire"]],["i_wb_cpu_rdt",[[23,3],[23,34]],[[23,22],[23,34]],["servant_arbiter"],["port","wire"]],["i_wb_cpu_ack",[[24,3],[24,33]],[[24,21],[24,33]],["servant_arbiter"],["port","wire"]]]]]]],null,0]],["/home/paulblume/jku/BA/serv/fusesoc_libraries/serv/service/servant_clock_gen.v",[[[[[["servant_clock_gen",[[1,0],[5,22]],[[1,7],[1,24]],[],["module"]],[25,9]],[[["i_clk",[[3,3],[3,20]],[[3,15],[3,20]],["servant_clock_gen"],["port","wire"]],["o_clk",[[4,3],[4,20]],[[4,15],[4,20]],["servant_clock_gen"],["port","wire"]],["o_rst",[[5,3],[5,20]],[[5,15],[5,20]],["servant_clock_gen"],["port","wire"]],["PLL",[[7,3],[7,33]],[[7,20],[7,23]],["servant_clock_gen"],["parameter"]],["pll",[[11,2],[14,20]],[[11,26],[11,29]],["servant_clock_gen"],["instance","ice40_pll"]],["rst_reg",[[18,2],[18,30]],[[18,12],[18,19]],["servant_clock_gen"],["variable","reg"]]]]]]],null,0]],["/home/paulblume/jku/BA/serv/fusesoc_libraries/serv/service/servant_gpio.v",[[[[[["servant_gpio",[[0,0],[6,22]],[[0,7],[0,19]],[],["module"]],[13,9]],[[["i_wb_clk",[[1,3],[1,22]],[[1,14],[1,22]],["servant_gpio"],["port","wire"]],["i_wb_dat",[[2,3],[2,22]],[[2,14],[2,22]],["servant_gpio"],["port","wire"]],["i_wb_we",[[3,3],[3,21]],[[3,14],[3,21]],["servant_gpio"],["port","wire"]],["i_wb_cyc",[[4,3],[4,22]],[[4,14],[4,22]],["servant_gpio"],["port","wire"]],["o_wb_rdt",[[5,3],[5,22]],[[5,14],[5,22]],["servant_gpio"],["port","reg"]],["o_gpio",[[6,3],[6,20]],[[6,14],[6,20]],["servant_gpio"],["port","reg"]]]]]]],null,0]],["/home/paulblume/jku/BA/serv/fusesoc_libraries/serv/service/servant_mux.v",[[[[[["servant_mux",[[6,0],[33,38]],[[6,7],[6,18]],[],["module"]],[88,9]],[[["i_clk",[[8,3],[8,26]],[[8,21],[8,26]],["servant_mux"],["port","wire"]],["i_rst",[[9,3],[9,26]],[[9,21],[9,26]],["servant_mux"],["port","wire"]],["i_wb_cpu_adr",[[10,3],[10,34]],[[10,22],[10,34]],["servant_mux"],["port","wire"]],["i_wb_cpu_dat",[[11,3],[11,34]],[[11,22],[11,34]],["servant_mux"],["port","wire"]],["i_wb_cpu_sel",[[12,3],[12,34]],[[12,22],[12,34]],["servant_mux"],["port","wire"]],["i_wb_cpu_we",[[13,3],[13,32]],[[13,21],[13,32]],["servant_mux"],["port","wire"]],["i_wb_cpu_cyc",[[14,3],[14,33]],[[14,21],[14,33]],["servant_mux"],["port","wire"]],["o_wb_cpu_rdt",[[15,3],[15,34]],[[15,22],[15,34]],["servant_mux"],["port","wire"]],["o_wb_cpu_ack",[[16,3],[16,33]],[[16,21],[16,33]],["servant_mux"],["port","reg"]],["o_wb_mem_adr",[[18,3],[18,34]],[[18,22],[18,34]],["servant_mux"],["port","wire"]],["o_wb_mem_dat",[[19,3],[19,34]],[[19,22],[19,34]],["servant_mux"],["port","wire"]],["o_wb_mem_sel",[[20,3],[20,34]],[[20,22],[20,34]],["servant_mux"],["port","wire"]],["o_wb_mem_we",[[21,3],[21,33]],[[21,22],[21,33]],["servant_mux"],["port","wire"]],["o_wb_mem_cyc",[[22,3],[22,34]],[[22,22],[22,34]],["servant_mux"],["port","wire"]],["i_wb_mem_rdt",[[23,3],[23,34]],[[23,22],[23,34]],["servant_mux"],["port","wire"]],["o_wb_gpio_dat",[[25,3],[25,35]],[[25,22],[25,35]],["servant_mux"],["port","wire"]],["o_wb_gpio_we",[[26,3],[26,34]],[[26,22],[26,34]],["servant_mux"],["port","wire"]],["o_wb_gpio_cyc",[[27,3],[27,35]],[[27,22],[27,35]],["servant_mux"],["port","wire"]],["i_wb_gpio_rdt",[[28,3],[28,34]],[[28,21],[28,34]],["servant_mux"],["port","wire"]],["o_wb_timer_dat",[[30,3],[30,36]],[[30,22],[30,36]],["servant_mux"],["port","wire"]],["o_wb_timer_we",[[31,3],[31,35]],[[31,22],[31,35]],["servant_mux"],["port","wire"]],["o_wb_timer_cyc",[[32,3],[32,36]],[[32,22],[32,36]],["servant_mux"],["port","wire"]],["i_wb_timer_rdt",[[33,3],[33,36]],[[33,22],[33,36]],["servant_mux"],["port","wire"]],["sim",[[35,3],[35,21]],[[35,13],[35,16]],["servant_mux"],["parameter"]],["s",[[37,3],[37,40]],[[37,17],[37,18]],["servant_mux"],["variable","wire"]],["sig_en",[[65,2],[65,75]],[[65,7],[65,13]],["servant_mux"],["variable","wire"]],["halt_en",[[66,2],[66,76]],[[66,7],[66,14]],["servant_mux"],["variable","wire"]],["signature_file",[[68,2],[68,29]],[[68,15],[68,29]],["servant_mux"],["variable","reg"]],["f",[[69,2],[69,20]],[[69,15],[69,16]],["servant_mux"],["variable","integer"]]]]]]],null,0]],["/home/paulblume/jku/BA/serv/fusesoc_libraries/serv/service/servant_ram.v",[[[[[["servant_ram",[[1,0],[20,24]],[[1,7],[1,18]],[],["module"]],[103,9]],[[["depth",[[3,4],[3,25]],[[3,14],[3,19]],["servant_ram"],["parameter-port","parameter"]],["aw",[[4,4],[4,35]],[[4,14],[4,16]],["servant_ram"],["parameter-port","parameter"]],["RESET_STRATEGY",[[4,36],[5,33]],[[5,14],[5,28]],["servant_ram"],["parameter-port","parameter"]],["UART_addr",[[6,4],[6,36]],[[6,14],[6,23]],["servant_ram"],["parameter-port","parameter"]],["adr_LL",[[7,4],[7,33]],[[7,14],[7,20]],["servant_ram"],["parameter-port","parameter"]],["adr_UL",[[8,4],[8,33]],[[8,14],[8,20]],["servant_ram"],["parameter-port","parameter"]],["memfile",[[9,4],[9,26]],[[9,14],[9,21]],["servant_ram"],["parameter-port","parameter"]],["i_wb_clk",[[10,4],[10,25]],[[10,17],[10,25]],["servant_ram"],["port","wire"]],["i_wb_rst",[[11,4],[11,25]],[[11,17],[11,25]],["servant_ram"],["port","wire"]],["i_wb_adr",[[12,4],[12,32]],[[12,24],[12,32]],["servant_ram"],["port","wire"]],["i_wb_dat",[[13,4],[13,31]],[[13,23],[13,31]],["servant_ram"],["port","wire"]],["i_wb_sel",[[14,4],[14,30]],[[14,22],[14,30]],["servant_ram"],["port","wire"]],["i_wb_we",[[15,4],[15,24]],[[15,17],[15,24]],["servant_ram"],["port","wire"]],["i_wb_cyc",[[16,4],[16,25]],[[16,17],[16,25]],["servant_ram"],["port","wire"]],["i_uart_dat",[[17,4],[17,25]],[[17,15],[17,25]],["servant_ram"],["port","wire"]],["o_wb_rdt",[[18,4],[18,31]],[[18,23],[18,31]],["servant_ram"],["port","reg"]],["o_wb_ack",[[19,4],[19,25]],[[19,17],[19,25]],["servant_ram"],["port","reg"]],["o_uart",[[20,4],[20,22]],[[20,16],[20,22]],["servant_ram"],["port","wire"]],["we",[[22,4],[22,56]],[[22,17],[22,19]],["servant_ram"],["variable","wire"]],["mem",[[24,4],[24,34]],[[24,17],[24,20]],["servant_ram"],["variable","reg"]],["addr",[[26,4],[26,42]],[[26,19],[26,23]],["servant_ram"],["variable","wire"]],["uart_addr",[[28,4],[31,18]],[[28,19],[28,28]],["servant_ram"],["variable","wire"]],["data_to_ble",[[32,4],[32,20]],[[32,9],[32,20]],["servant_ram"],["variable","wire"]],["tx_done",[[33,4],[33,16]],[[33,9],[33,16]],["servant_ram"],["variable","wire"]],["tx",[[35,4],[42,5]],[[35,12],[35,14]],["servant_ram"],["instance","uart_tx"]],["rx_done",[[46,4],[46,16]],[[46,9],[46,16]],["servant_ram"],["variable","wire"]],["rx_active",[[47,4],[47,18]],[[47,9],[47,18]],["servant_ram"],["variable","wire"]],["from_ble",[[48,4],[48,28]],[[48,20],[48,28]],["servant_ram"],["variable","wire"]],["rx_from_ble",[[50,4],[57,5]],[[50,12],[50,23]],["servant_ram"],["instance","uart_rx"]]]]]]],null,0]],["/home/paulblume/jku/BA/serv/fusesoc_libraries/serv/service/servant_timer.v",[[[[[["servant_timer",[[1,0],[11,31]],[[1,7],[1,20]],[],["module"]],[36,9]],[[["WIDTH",[[2,4],[2,24]],[[2,14],[2,19]],["servant_timer"],["parameter-port","parameter"]],["RESET_STRATEGY",[[3,4],[3,33]],[[3,14],[3,28]],["servant_timer"],["parameter-port","parameter"]],["DIVIDER",[[4,4],[4,25]],[[4,14],[4,21]],["servant_timer"],["parameter-port","parameter"]],["i_clk",[[5,3],[5,25]],[[5,20],[5,25]],["servant_timer"],["port","wire"]],["i_rst",[[6,3],[6,25]],[[6,20],[6,25]],["servant_timer"],["port","wire"]],["o_irq",[[7,3],[7,25]],[[7,20],[7,25]],["servant_timer"],["port","reg"]],["i_wb_dat",[[8,3],[8,29]],[[8,21],[8,29]],["servant_timer"],["port","wire"]],["i_wb_we",[[9,3],[9,27]],[[9,20],[9,27]],["servant_timer"],["port","wire"]],["i_wb_cyc",[[10,3],[10,28]],[[10,20],[10,28]],["servant_timer"],["port","wire"]],["o_wb_dat",[[11,3],[11,29]],[[11,21],[11,29]],["servant_timer"],["port","reg"]],["HIGH",[[13,3],[13,37]],[[13,14],[13,18]],["servant_timer"],["localparam"]],["mtime",[[15,3],[15,26]],[[15,21],[15,26]],["servant_timer"],["variable","reg"]],["mtimecmp",[[16,3],[16,29]],[[16,21],[16,29]],["servant_timer"],["variable","reg"]],["mtimeslice",[[18,3],[18,56]],[[18,21],[18,31]],["servant_timer"],["variable","wire"]]]]]]],null,0]],["/home/paulblume/jku/BA/serv/fusesoc_libraries/serv/service/servant.v",[[[[[["servant",[[1,0],[15,3]],[[1,7],[1,14]],[],["module"]],[255,9]],[[["wb_clk",[[3,1],[3,19]],[[3,13],[3,19]],["servant"],["port","wire"]],["wb_rst",[[4,1],[4,19]],[[4,13],[4,19]],["servant"],["port","wire"]],["i_wb_mem_ack",[[6,1],[6,25]],[[6,13],[6,25]],["servant"],["port","wire"]],["i_wb_mem_adr",[[7,1],[7,33]],[[7,21],[7,33]],["servant"],["port","wire"]],["i_wb_mem_cyc",[[8,1],[8,25]],[[8,13],[8,25]],["servant"],["port","wire"]],["i_wb_mem_we",[[9,1],[9,24]],[[9,13],[9,24]],["servant"],["port","wire"]],["i_wb_mem_sel",[[10,1],[10,31]],[[10,19],[10,31]],["servant"],["port","wire"]],["i_wb_mem_dat",[[11,1],[11,32]],[[11,20],[11,32]],["servant"],["port","wire"]],["i_wb_mem_rdt",[[12,1],[12,31]],[[12,19],[12,31]],["servant"],["port","wire"]],["q",[[14,1],[14,14]],[[14,13],[14,14]],["servant"],["port","wire"]],["memfile",[[17,3],[17,42]],[[17,13],[17,20]],["servant"],["parameter"]],["memsize",[[18,3],[18,28]],[[18,13],[18,20]],["servant"],["parameter"]],["reset_strategy",[[19,3],[19,37]],[[19,13],[19,27]],["servant"],["parameter"]],["sim",[[20,3],[20,21]],[[20,13],[20,16]],["servant"],["parameter"]],["with_csr",[[21,3],[21,26]],[[21,13],[21,21]],["servant"],["parameter"]],["compress",[[22,3],[22,32]],[[22,19],[22,27]],["servant"],["parameter"]],["align",[[23,3],[23,36]],[[23,19],[23,24]],["servant"],["parameter"]],["timer_irq",[[25,3],[25,18]],[[25,9],[25,18]],["servant"],["variable","wire"]],["wb_ibus_adr",[[27,3],[27,27]],[[27,16],[27,27]],["servant"],["variable","wire"]],["wb_ibus_cyc",[[28,3],[28,20]],[[28,9],[28,20]],["servant"],["variable","wire"]],["wb_ibus_rdt",[[29,3],[29,27]],[[29,16],[29,27]],["servant"],["variable","wire"]],["wb_ibus_ack",[[30,3],[30,20]],[[30,9],[30,20]],["servant"],["variable","wire"]],["wb_dbus_adr",[[32,3],[32,27]],[[32,16],[32,27]],["servant"],["variable","wire"]],["wb_dbus_dat",[[33,3],[33,27]],[[33,16],[33,27]],["servant"],["variable","wire"]],["wb_dbus_sel",[[34,3],[34,26]],[[34,15],[34,26]],["servant"],["variable","wire"]],["wb_dbus_we",[[35,3],[35,19]],[[35,9],[35,19]],["servant"],["variable","wire"]],["wb_dbus_cyc",[[36,3],[36,20]],[[36,9],[36,20]],["servant"],["variable","wire"]],["wb_dbus_rdt",[[37,3],[37,27]],[[37,16],[37,27]],["servant"],["variable","wire"]],["wb_dbus_ack",[[38,3],[38,20]],[[38,9],[38,20]],["servant"],["variable","wire"]],["wb_dmem_adr",[[40,3],[40,27]],[[40,16],[40,27]],["servant"],["variable","wire"]],["wb_dmem_dat",[[41,3],[41,27]],[[41,16],[41,27]],["servant"],["variable","wire"]],["wb_dmem_sel",[[42,3],[42,26]],[[42,15],[42,26]],["servant"],["variable","wire"]],["wb_dmem_we",[[43,3],[43,19]],[[43,9],[43,19]],["servant"],["variable","wire"]],["wb_dmem_cyc",[[44,3],[44,20]],[[44,9],[44,20]],["servant"],["variable","wire"]],["wb_dmem_rdt",[[45,3],[45,27]],[[45,16],[45,27]],["servant"],["variable","wire"]],["wb_dmem_ack",[[46,3],[46,20]],[[46,9],[46,20]],["servant"],["variable","wire"]],["wb_mem_adr",[[48,3],[48,26]],[[48,16],[48,26]],["servant"],["variable","wire"]],["wb_mem_dat",[[49,3],[49,26]],[[49,16],[49,26]],["servant"],["variable","wire"]],["wb_mem_sel",[[50,3],[50,25]],[[50,15],[50,25]],["servant"],["variable","wire"]],["wb_mem_we",[[51,3],[51,18]],[[51,9],[51,18]],["servant"],["variable","wire"]],["wb_mem_cyc",[[52,3],[52,19]],[[52,9],[52,19]],["servant"],["variable","wire"]],["wb_mem_rdt",[[53,3],[53,26]],[[53,16],[53,26]],["servant"],["variable","wire"]],["wb_mem_ack",[[54,3],[54,19]],[[54,9],[54,19]],["servant"],["variable","wire"]],["wb_gpio_dat",[[56,3],[56,20]],[[56,9],[56,20]],["servant"],["variable","wire"]],["wb_gpio_we",[[57,3],[57,19]],[[57,9],[57,19]],["servant"],["variable","wire"]],["wb_gpio_cyc",[[58,3],[58,20]],[[58,9],[58,20]],["servant"],["variable","wire"]],["wb_gpio_rdt",[[59,3],[59,20]],[[59,9],[59,20]],["servant"],["variable","wire"]],["wb_timer_dat",[[61,3],[61,28]],[[61,16],[61,28]],["servant"],["variable","wire"]],["wb_timer_we",[[62,3],[62,20]],[[62,9],[62,20]],["servant"],["variable","wire"]],["wb_timer_cyc",[[63,3],[63,21]],[[63,9],[63,21]],["servant"],["variable","wire"]],["wb_timer_rdt",[[64,3],[64,28]],[[64,16],[64,28]],["servant"],["variable","wire"]],["mdu_rs1",[[66,3],[66,22]],[[66,15],[66,22]],["servant"],["variable","wire"]],["mdu_rs2",[[67,3],[67,22]],[[67,15],[67,22]],["servant"],["variable","wire"]],["mdu_op",[[68,3],[68,21]],[[68,15],[68,21]],["servant"],["variable","wire"]],["mdu_valid",[[69,3],[69,24]],[[69,15],[69,24]],["servant"],["variable","wire"]],["mdu_rd",[[70,3],[70,21]],[[70,15],[70,21]],["servant"],["variable","wire"]],["mdu_ready",[[71,3],[71,24]],[[71,15],[71,24]],["servant"],["variable","wire"]],["arbiter",[[75,3],[95,33]],[[75,19],[75,26]],["servant"],["instance","servant_arbiter"]],["servant_mux",[[97,3],[124,37]],[[97,22],[97,33]],["servant"],["instance","servant_mux"]],["timer",[[144,2],[154,30]],[[147,2],[147,7]],["servant"],["instance","servant_timer"]],["gpio",[[161,3],[167,20]],[[161,16],[161,20]],["servant"],["instance","servant_gpio"]],["cpu",[[169,3],[227,32]],[[178,3],[178,6]],["servant"],["instance","serv_rf_top"]]]]]]],null,0]],["/home/paulblume/jku/BA/serv/fusesoc_libraries/serv/service/service.v",[[[[[["service",[[1,0],[11,3]],[[1,7],[1,14]],[],["module"]],[194,9]],[[["i_clk",[[3,1],[3,18]],[[3,13],[3,18]],["service"],["port","wire"]],["q",[[4,1],[4,14]],[[4,13],[4,14]],["service"],["port","wire"]],["q1",[[5,1],[5,20]],[[5,18],[5,20]],["service"],["port","wire"]],["to_pc",[[8,1],[8,18]],[[8,13],[8,18]],["service"],["port","wire"]],["i_data",[[9,1],[9,18]],[[9,12],[9,18]],["service"],["port","wire"]],["o_data",[[10,1],[10,19]],[[10,13],[10,19]],["service"],["port","wire"]],["memfile",[[13,3],[13,40]],[[13,13],[13,20]],["service"],["parameter"]],["memsize",[[14,3],[14,28]],[[14,13],[14,20]],["service"],["parameter"]],["PLL",[[15,3],[15,26]],[[15,13],[15,16]],["service"],["parameter"]],["BITS",[[16,3],[16,22]],[[16,13],[16,17]],["service"],["parameter"]],["adr_LL",[[17,3],[17,33]],[[17,13],[17,19]],["service"],["parameter"]],["adr_UL",[[18,3],[18,33]],[[18,13],[18,19]],["service"],["parameter"]],["wb_mem_adr",[[20,3],[20,26]],[[20,16],[20,26]],["service"],["variable","wire"]],["wb_mem_cyc",[[21,3],[21,19]],[[21,9],[21,19]],["service"],["variable","wire"]],["wb_mem_we",[[22,3],[22,18]],[[22,9],[22,18]],["service"],["variable","wire"]],["wb_mem_sel",[[23,3],[23,24]],[[23,14],[23,24]],["service"],["variable","wire"]],["wb_mem_dat",[[24,3],[24,26]],[[24,16],[24,26]],["service"],["variable","wire"]],["wb_mem_rdt",[[25,3],[25,25]],[[25,15],[25,25]],["service"],["variable","wire"]],["wb_mem_ack",[[26,3],[26,19]],[[26,9],[26,19]],["service"],["variable","wire"]],["wb_clk",[[34,3],[34,15]],[[34,9],[34,15]],["service"],["variable","wire"]],["wb_rst",[[35,3],[35,15]],[[35,9],[35,15]],["service"],["variable","wire"]],["clock_gen",[[37,3],[41,22]],[[38,3],[38,12]],["service"],["instance","servant_clock_gen"]],["servant",[[43,3],[59,18]],[[46,3],[46,10]],["service"],["instance","servant"]],["ram",[[76,2],[89,5]],[[78,4],[78,7]],["service"],["instance","servant_ram"]],["rx_done",[[92,2],[92,14]],[[92,7],[92,14]],["service"],["variable","wire"]],["rx_active",[[93,2],[93,16]],[[93,7],[93,16]],["service"],["variable","wire"]],["from_ble",[[94,2],[94,26]],[[94,18],[94,26]],["service"],["variable","wire"]],["rx_from_ble",[[96,2],[102,3]],[[96,10],[96,21]],["service"],["instance","uart_rx"]],["my_adr",[[134,2],[134,28]],[[134,13],[134,19]],["service"],["variable","reg"]],["cyc",[[137,2],[137,10]],[[137,7],[137,10]],["service"],["variable","wire"]],["we",[[138,2],[138,9]],[[138,7],[138,9]],["service"],["variable","wire"]],["sel",[[139,2],[139,16]],[[139,13],[139,16]],["service"],["variable","wire"]],["dat",[[140,2],[140,17]],[[140,14],[140,17]],["service"],["variable","wire"]],["adr",[[141,2],[141,17]],[[141,14],[141,17]],["service"],["variable","wire"]],["recieve",[[144,2],[144,17]],[[144,6],[144,13]],["service"],["variable","reg"]]]]]]],null,0]],["/home/paulblume/jku/BA/serv/fusesoc_libraries/serv/service/uart_rx.v",[[[[[["uart_rx",[[0,0],[10,2]],[[0,7],[0,14]],[],["module"]],[130,8]],[[["clks_per_bit",[[1,3],[1,31]],[[1,13],[1,25]],["uart_rx"],["parameter-port","parameter"]],["BITS",[[2,4],[2,22]],[[2,14],[2,18]],["uart_rx"],["parameter-port","parameter"]],["i_wb_clk",[[4,4],[4,24]],[[4,16],[4,24]],["uart_rx"],["port","wire"]],["i_wb_rst",[[5,4],[5,24]],[[5,16],[5,24]],["uart_rx"],["port","wire"]],["i_wb_dat",[[6,4],[6,24]],[[6,16],[6,24]],["uart_rx"],["port","wire"]],["rx_done",[[7,4],[7,23]],[[7,16],[7,23]],["uart_rx"],["port","wire"]],["rx_active",[[8,4],[8,25]],[[8,16],[8,25]],["uart_rx"],["port","wire"]],["o_wb_rdt",[[9,4],[9,34]],[[9,26],[9,34]],["uart_rx"],["port","wire"]],["IDLE",[[13,0],[13,21]],[[13,12],[13,16]],["uart_rx"],["localparam"]],["START",[[14,0],[14,22]],[[14,12],[14,17]],["uart_rx"],["localparam"]],["RECEIVE",[[15,0],[15,24]],[[15,12],[15,19]],["uart_rx"],["localparam"]],["STOP",[[16,0],[16,21]],[[16,12],[16,16]],["uart_rx"],["localparam"]],["r_Rx_temp",[[19,0],[19,24]],[[19,8],[19,17]],["uart_rx"],["variable","reg"]],["rx_bit",[[20,0],[20,23]],[[20,8],[20,14]],["uart_rx"],["variable","reg"]],["temp_active",[[21,0],[21,26]],[[21,8],[21,19]],["uart_rx"],["variable","reg"]],["rx_byte",[[23,0],[23,26]],[[23,15],[23,22]],["uart_rx"],["variable","reg"]],["temp_done",[[25,0],[25,18]],[[25,5],[25,14]],["uart_rx"],["variable","reg"]],["data_index",[[28,0],[28,23]],[[28,10],[28,20]],["uart_rx"],["variable","reg"]],["clock_count",[[29,0],[29,25]],[[29,10],[29,21]],["uart_rx"],["variable","reg"]],["state",[[30,0],[30,22]],[[30,10],[30,15]],["uart_rx"],["variable","reg"]]]]]]],null,0]],["/home/paulblume/jku/BA/serv/fusesoc_libraries/serv/service/uart_tx.v",[[[[[["uart_tx",[[0,0],[10,2]],[[0,7],[0,14]],[],["module"]],[109,8]],[[["clks_per_bit",[[1,4],[1,32]],[[1,14],[1,26]],["uart_tx"],["parameter-port","parameter"]],["BITS",[[2,4],[2,22]],[[2,14],[2,18]],["uart_tx"],["parameter-port","parameter"]],["i_wb_clk",[[4,4],[4,23]],[[4,15],[4,23]],["uart_tx"],["port","wire"]],["i_wb_rst",[[5,4],[5,23]],[[5,15],[5,23]],["uart_tx"],["port","wire"]],["tx_active",[[6,4],[6,24]],[[6,15],[6,24]],["uart_tx"],["port","wire"]],["i_wb_dat",[[7,4],[7,34]],[[7,26],[7,34]],["uart_tx"],["port","wire"]],["tx_done",[[8,4],[8,23]],[[8,16],[8,23]],["uart_tx"],["port","wire"]],["o_wb_rdt",[[9,4],[9,32]],[[9,16],[9,24]],["uart_tx"],["port","wire"]],["IDLE",[[12,0],[12,21]],[[12,12],[12,16]],["uart_tx"],["localparam"]],["START",[[13,0],[13,22]],[[13,12],[13,17]],["uart_tx"],["localparam"]],["TRANSMIT",[[14,0],[14,25]],[[14,12],[14,20]],["uart_tx"],["localparam"]],["STOP",[[15,0],[15,21]],[[15,12],[15,16]],["uart_tx"],["localparam"]],["temp_done",[[18,0],[18,17]],[[18,4],[18,13]],["uart_tx"],["variable","reg"]],["temp_data",[[20,0],[20,31]],[[20,15],[20,24]],["uart_tx"],["variable","reg"]],["state",[[22,0],[22,21]],[[22,9],[22,14]],["uart_tx"],["variable","reg"]],["clock_count",[[23,0],[23,24]],[[23,9],[23,20]],["uart_tx"],["variable","reg"]],["data_index",[[24,0],[24,24]],[[24,10],[24,20]],["uart_tx"],["variable","reg"]]]]]]],null,0]],["/home/paulblume/jku/BA/serv/fusesoc_libraries/serv/serving/serving_arbiter.v",[[[[[["serving_arbiter",[[20,0],[41,35]],[[20,7],[20,22]],[],["module"]],[56,9]],[[["i_wb_cpu_dbus_adr",[[22,3],[22,39]],[[22,22],[22,39]],["serving_arbiter"],["port","wire"]],["i_wb_cpu_dbus_dat",[[23,3],[23,39]],[[23,22],[23,39]],["serving_arbiter"],["port","wire"]],["i_wb_cpu_dbus_sel",[[24,3],[24,39]],[[24,22],[24,39]],["serving_arbiter"],["port","wire"]],["i_wb_cpu_dbus_we",[[25,3],[25,37]],[[25,21],[25,37]],["serving_arbiter"],["port","wire"]],["i_wb_cpu_dbus_stb",[[26,3],[26,38]],[[26,21],[26,38]],["serving_arbiter"],["port","wire"]],["o_wb_cpu_dbus_rdt",[[27,3],[27,39]],[[27,22],[27,39]],["serving_arbiter"],["port","wire"]],["o_wb_cpu_dbus_ack",[[28,3],[28,39]],[[28,22],[28,39]],["serving_arbiter"],["port","wire"]],["i_wb_cpu_ibus_adr",[[30,3],[30,39]],[[30,22],[30,39]],["serving_arbiter"],["port","wire"]],["i_wb_cpu_ibus_stb",[[31,3],[31,38]],[[31,21],[31,38]],["serving_arbiter"],["port","wire"]],["o_wb_cpu_ibus_rdt",[[32,3],[32,39]],[[32,22],[32,39]],["serving_arbiter"],["port","wire"]],["o_wb_cpu_ibus_ack",[[33,3],[33,39]],[[33,22],[33,39]],["serving_arbiter"],["port","wire"]],["o_wb_mem_adr",[[35,3],[35,34]],[[35,22],[35,34]],["serving_arbiter"],["port","wire"]],["o_wb_mem_dat",[[36,3],[36,34]],[[36,22],[36,34]],["serving_arbiter"],["port","wire"]],["o_wb_mem_sel",[[37,3],[37,34]],[[37,22],[37,34]],["serving_arbiter"],["port","wire"]],["o_wb_mem_we",[[38,3],[38,33]],[[38,22],[38,33]],["serving_arbiter"],["port","wire"]],["o_wb_mem_stb",[[39,3],[39,34]],[[39,22],[39,34]],["serving_arbiter"],["port","wire"]],["i_wb_mem_rdt",[[40,3],[40,34]],[[40,22],[40,34]],["serving_arbiter"],["port","wire"]],["i_wb_mem_ack",[[41,3],[41,33]],[[41,21],[41,33]],["serving_arbiter"],["port","wire"]]]]]]],null,0]],["/home/paulblume/jku/BA/serv/fusesoc_libraries/serv/serving/serving_mux.v",[[[[[["serving_mux",[[19,0],[46,35]],[[19,7],[19,18]],[],["module"]],[65,9]],[[["i_clk",[[21,3],[21,26]],[[21,21],[21,26]],["serving_mux"],["port","wire"]],["i_rst",[[22,3],[22,26]],[[22,21],[22,26]],["serving_mux"],["port","wire"]],["i_wb_cpu_adr",[[24,3],[24,34]],[[24,22],[24,34]],["serving_mux"],["port","wire"]],["i_wb_cpu_dat",[[25,3],[25,34]],[[25,22],[25,34]],["serving_mux"],["port","wire"]],["i_wb_cpu_sel",[[26,3],[26,34]],[[26,22],[26,34]],["serving_mux"],["port","wire"]],["i_wb_cpu_we",[[27,3],[27,32]],[[27,21],[27,32]],["serving_mux"],["port","wire"]],["i_wb_cpu_stb",[[28,3],[28,33]],[[28,21],[28,33]],["serving_mux"],["port","wire"]],["o_wb_cpu_rdt",[[29,3],[29,34]],[[29,22],[29,34]],["serving_mux"],["port","wire"]],["o_wb_cpu_ack",[[30,3],[30,34]],[[30,22],[30,34]],["serving_mux"],["port","wire"]],["o_wb_mem_adr",[[32,3],[32,34]],[[32,22],[32,34]],["serving_mux"],["port","wire"]],["o_wb_mem_dat",[[33,3],[33,34]],[[33,22],[33,34]],["serving_mux"],["port","wire"]],["o_wb_mem_sel",[[34,3],[34,34]],[[34,22],[34,34]],["serving_mux"],["port","wire"]],["o_wb_mem_we",[[35,3],[35,33]],[[35,22],[35,33]],["serving_mux"],["port","wire"]],["o_wb_mem_stb",[[36,3],[36,34]],[[36,22],[36,34]],["serving_mux"],["port","wire"]],["i_wb_mem_rdt",[[37,3],[37,34]],[[37,22],[37,34]],["serving_mux"],["port","wire"]],["i_wb_mem_ack",[[38,3],[38,33]],[[38,21],[38,33]],["serving_mux"],["port","wire"]],["o_wb_ext_adr",[[40,3],[40,34]],[[40,22],[40,34]],["serving_mux"],["port","wire"]],["o_wb_ext_dat",[[41,3],[41,34]],[[41,22],[41,34]],["serving_mux"],["port","wire"]],["o_wb_ext_sel",[[42,3],[42,34]],[[42,22],[42,34]],["serving_mux"],["port","wire"]],["o_wb_ext_we",[[43,3],[43,33]],[[43,22],[43,33]],["serving_mux"],["port","wire"]],["o_wb_ext_stb",[[44,3],[44,34]],[[44,22],[44,34]],["serving_mux"],["port","wire"]],["i_wb_ext_rdt",[[45,3],[45,34]],[[45,22],[45,34]],["serving_mux"],["port","wire"]],["i_wb_ext_ack",[[46,3],[46,33]],[[46,21],[46,33]],["serving_mux"],["port","wire"]],["ext",[[48,3],[48,51]],[[48,15],[48,18]],["serving_mux"],["variable","wire"]]]]]]],null,0]],["/home/paulblume/jku/BA/serv/fusesoc_libraries/serv/serving/serving_ram.v",[[[[[["serving_ram",[[20,0],[38,27]],[[20,7],[20,18]],[],["module"]],[78,9]],[[["depth",[[22,4],[22,25]],[[22,14],[22,19]],["serving_ram"],["parameter-port","parameter"]],["aw",[[23,4],[23,35]],[[23,14],[23,16]],["serving_ram"],["parameter-port","parameter"]],["memfile",[[24,4],[24,26]],[[24,14],[24,21]],["serving_ram"],["parameter-port","parameter"]],["i_clk",[[25,4],[25,22]],[[25,17],[25,22]],["serving_ram"],["port","wire"]],["i_waddr",[[26,4],[26,31]],[[26,24],[26,31]],["serving_ram"],["port","wire"]],["i_wdata",[[27,4],[27,29]],[[27,22],[27,29]],["serving_ram"],["port","wire"]],["i_wen",[[28,4],[28,22]],[[28,17],[28,22]],["serving_ram"],["port","wire"]],["i_raddr",[[29,4],[29,31]],[[29,24],[29,31]],["serving_ram"],["port","wire"]],["o_rdata",[[30,4],[30,30]],[[30,23],[30,30]],["serving_ram"],["port","wire"]],["i_wb_adr",[[32,4],[32,32]],[[32,24],[32,32]],["serving_ram"],["port","wire"]],["i_wb_dat",[[33,4],[33,31]],[[33,23],[33,31]],["serving_ram"],["port","wire"]],["i_wb_sel",[[34,4],[34,30]],[[34,22],[34,30]],["serving_ram"],["port","wire"]],["i_wb_we",[[35,4],[35,24]],[[35,17],[35,24]],["serving_ram"],["port","wire"]],["i_wb_stb",[[36,4],[36,25]],[[36,17],[36,25]],["serving_ram"],["port","wire"]],["o_wb_rdt",[[37,4],[37,32]],[[37,24],[37,32]],["serving_ram"],["port","wire"]],["o_wb_ack",[[38,4],[38,25]],[[38,17],[38,25]],["serving_ram"],["port","reg"]],["bsel",[[40,3],[40,19]],[[40,15],[40,19]],["serving_ram"],["variable","reg"]],["rdata",[[41,3],[41,18]],[[41,13],[41,18]],["serving_ram"],["variable","reg"]],["wb_en",[[43,3],[43,47]],[[43,10],[43,15]],["serving_ram"],["variable","wire"]],["wb_we",[[45,3],[45,42]],[[45,10],[45,15]],["serving_ram"],["variable","wire"]],["we",[[47,3],[47,37]],[[47,11],[47,13]],["serving_ram"],["variable","wire"]],["mem",[[49,3],[49,30]],[[49,15],[49,18]],["serving_ram"],["variable","reg"]],["waddr",[[51,3],[51,67]],[[51,18],[51,23]],["serving_ram"],["variable","wire"]],["wdata",[[52,3],[52,65]],[[52,16],[52,21]],["serving_ram"],["variable","wire"]],["raddr",[[53,3],[53,67]],[[53,18],[53,23]],["serving_ram"],["variable","wire"]],["wb_rdt",[[55,3],[55,22]],[[55,16],[55,22]],["serving_ram"],["variable","reg"]]]]]]],null,0]],["/home/paulblume/jku/BA/serv/fusesoc_libraries/serv/serving/serving.v",[[[[[["serving",[[20,0],[32,31]],[[20,7],[20,14]],[],["module"]],[241,9]],[[["i_clk",[[22,3],[22,26]],[[22,21],[22,26]],["serving"],["port","wire"]],["i_rst",[[23,3],[23,26]],[[23,21],[23,26]],["serving"],["port","wire"]],["i_timer_irq",[[24,3],[24,32]],[[24,21],[24,32]],["serving"],["port","wire"]],["o_wb_adr",[[26,3],[26,30]],[[26,22],[26,30]],["serving"],["port","wire"]],["o_wb_dat",[[27,3],[27,30]],[[27,22],[27,30]],["serving"],["port","wire"]],["o_wb_sel",[[28,3],[28,30]],[[28,22],[28,30]],["serving"],["port","wire"]],["o_wb_we",[[29,3],[29,29]],[[29,22],[29,29]],["serving"],["port","wire"]],["o_wb_stb",[[30,3],[30,30]],[[30,22],[30,30]],["serving"],["port","wire"]],["i_wb_rdt",[[31,3],[31,30]],[[31,22],[31,30]],["serving"],["port","wire"]],["i_wb_ack",[[32,3],[32,29]],[[32,21],[32,29]],["serving"],["port","wire"]],["memfile",[[34,3],[34,26]],[[34,13],[34,20]],["serving"],["parameter"]],["memsize",[[35,3],[35,28]],[[35,13],[35,20]],["serving"],["parameter"]],["RESET_STRATEGY",[[36,3],[36,37]],[[36,13],[36,27]],["serving"],["parameter"]],["WITH_CSR",[[37,3],[37,26]],[[37,13],[37,21]],["serving"],["parameter"]],["regs",[[38,3],[38,35]],[[38,14],[38,18]],["serving"],["localparam"]],["rf_width",[[40,3],[40,27]],[[40,14],[40,22]],["serving"],["localparam"]],["aw",[[42,3],[42,35]],[[42,14],[42,16]],["serving"],["localparam"]],["wb_ibus_adr",[[44,3],[44,27]],[[44,16],[44,27]],["serving"],["variable","wire"]],["wb_ibus_stb",[[45,3],[45,20]],[[45,9],[45,20]],["serving"],["variable","wire"]],["wb_ibus_rdt",[[46,3],[46,27]],[[46,16],[46,27]],["serving"],["variable","wire"]],["wb_ibus_ack",[[47,3],[47,20]],[[47,9],[47,20]],["serving"],["variable","wire"]],["wb_dbus_adr",[[49,3],[49,27]],[[49,16],[49,27]],["serving"],["variable","wire"]],["wb_dbus_dat",[[50,3],[50,27]],[[50,16],[50,27]],["serving"],["variable","wire"]],["wb_dbus_sel",[[51,3],[51,26]],[[51,15],[51,26]],["serving"],["variable","wire"]],["wb_dbus_we",[[52,3],[52,19]],[[52,9],[52,19]],["serving"],["variable","wire"]],["wb_dbus_stb",[[53,3],[53,20]],[[53,9],[53,20]],["serving"],["variable","wire"]],["wb_dbus_rdt",[[54,3],[54,27]],[[54,16],[54,27]],["serving"],["variable","wire"]],["wb_dbus_ack",[[55,3],[55,20]],[[55,9],[55,20]],["serving"],["variable","wire"]],["wb_dmem_adr",[[57,3],[57,27]],[[57,16],[57,27]],["serving"],["variable","wire"]],["wb_dmem_dat",[[58,3],[58,27]],[[58,16],[58,27]],["serving"],["variable","wire"]],["wb_dmem_sel",[[59,3],[59,26]],[[59,15],[59,26]],["serving"],["variable","wire"]],["wb_dmem_we",[[60,3],[60,19]],[[60,9],[60,19]],["serving"],["variable","wire"]],["wb_dmem_stb",[[61,3],[61,20]],[[61,9],[61,20]],["serving"],["variable","wire"]],["wb_dmem_rdt",[[62,3],[62,27]],[[62,16],[62,27]],["serving"],["variable","wire"]],["wb_dmem_ack",[[63,3],[63,20]],[[63,9],[63,20]],["serving"],["variable","wire"]],["wb_mem_adr",[[65,3],[65,26]],[[65,16],[65,26]],["serving"],["variable","wire"]],["wb_mem_dat",[[66,3],[66,26]],[[66,16],[66,26]],["serving"],["variable","wire"]],["wb_mem_sel",[[67,3],[67,25]],[[67,15],[67,25]],["serving"],["variable","wire"]],["wb_mem_we",[[68,3],[68,18]],[[68,9],[68,18]],["serving"],["variable","wire"]],["wb_mem_stb",[[69,3],[69,19]],[[69,9],[69,19]],["serving"],["variable","wire"]],["wb_mem_rdt",[[70,3],[70,26]],[[70,16],[70,26]],["serving"],["variable","wire"]],["wb_mem_ack",[[71,3],[71,19]],[[71,9],[71,19]],["serving"],["variable","wire"]],["waddr",[[73,3],[73,28]],[[73,23],[73,28]],["serving"],["variable","wire"]],["wdata",[[74,3],[74,28]],[[74,23],[74,28]],["serving"],["variable","wire"]],["wen",[[75,3],[75,19]],[[75,16],[75,19]],["serving"],["variable","wire"]],["raddr",[[76,3],[76,28]],[[76,23],[76,28]],["serving"],["variable","wire"]],["rdata",[[77,3],[77,28]],[[77,23],[77,28]],["serving"],["variable","wire"]],["rf_waddr",[[80,3],[80,60]],[[80,17],[80,25]],["serving"],["variable","wire"]],["rf_raddr",[[81,3],[81,60]],[[81,17],[81,25]],["serving"],["variable","wire"]],["arbiter",[[83,3],[103,33]],[[83,19],[83,26]],["serving"],["instance","serving_arbiter"]],["mux",[[105,3],[131,31]],[[105,15],[105,18]],["serving"],["instance","serving_mux"]],["ram",[[133,3],[150,29]],[[136,3],[136,6]],["serving"],["instance","serving_ram"]],["RF_L2W",[[152,3],[152,40]],[[152,14],[152,20]],["serving"],["localparam"]],["rf_wreq",[[154,3],[154,20]],[[154,13],[154,20]],["serving"],["variable","wire"]],["rf_rreq",[[155,3],[155,20]],[[155,13],[155,20]],["serving"],["variable","wire"]],["wreg0",[[156,3],[156,32]],[[156,27],[156,32]],["serving"],["variable","wire"]],["wreg1",[[157,3],[157,32]],[[157,27],[157,32]],["serving"],["variable","wire"]],["wen0",[[158,3],[158,17]],[[158,13],[158,17]],["serving"],["variable","wire"]],["wen1",[[159,3],[159,17]],[[159,13],[159,17]],["serving"],["variable","wire"]],["wdata0",[[160,3],[160,19]],[[160,13],[160,19]],["serving"],["variable","wire"]],["wdata1",[[161,3],[161,19]],[[161,13],[161,19]],["serving"],["variable","wire"]],["rreg0",[[162,3],[162,32]],[[162,27],[162,32]],["serving"],["variable","wire"]],["rreg1",[[163,3],[163,32]],[[163,27],[163,32]],["serving"],["variable","wire"]],["rf_ready",[[164,3],[164,21]],[[164,13],[164,21]],["serving"],["variable","wire"]],["rdata0",[[165,3],[165,19]],[[165,13],[165,19]],["serving"],["variable","wire"]],["rdata1",[[166,3],[166,19]],[[166,13],[166,19]],["serving"],["variable","wire"]],["rf_ram_if",[[169,3],[193,24]],[[173,3],[173,12]],["serving"],["instance","serv_rf_ram_if"]],["cpu",[[195,3],[239,23]],[[199,3],[199,6]],["serving"],["instance","serv_top"]]]]]]],null,0]]]}