(kicad_pcb (version 20171130) (host pcbnew "(5.0.0)")

  (general
    (thickness 1.6)
    (drawings 4)
    (tracks 0)
    (zones 0)
    (modules 0)
    (nets 1)
  )

  (page A4)
  (title_block
    (title "S80 - Stackable Z80")
    (date 2018-10-22)
    (rev 1.0)
    (comment 1 "Copyright (c) 2018 by R&F Pynckels")
  )

  (layers
    (0 F.Cu signal)
    (31 B.Cu signal)
    (34 B.Paste user)
    (35 F.Paste user)
    (36 B.SilkS user)
    (37 F.SilkS user)
    (38 B.Mask user)
    (39 F.Mask user)
    (40 Dwgs.User user)
    (44 Edge.Cuts user)
    (45 Margin user)
    (46 B.CrtYd user)
    (47 F.CrtYd user)
    (48 B.Fab user)
    (49 F.Fab user)
  )

  (setup
    (last_trace_width 0.1524)
    (user_trace_width 0.254)
    (user_trace_width 0.254)
    (user_trace_width 0.254)
    (user_trace_width 0.254)
    (user_trace_width 0.254)
    (user_trace_width 0.254)
    (user_trace_width 0.254)
    (user_trace_width 0.254)
    (user_trace_width 0.254)
    (user_trace_width 0.254)
    (user_trace_width 0.254)
    (user_trace_width 0.254)
    (user_trace_width 0.254)
    (user_trace_width 0.254)
    (user_trace_width 0.254)
    (user_trace_width 0.254)
    (user_trace_width 0.254)
    (user_trace_width 0.254)
    (user_trace_width 0.254)
    (user_trace_width 0.254)
    (trace_clearance 0.1524)
    (zone_clearance 0.1524)
    (zone_45_only yes)
    (trace_min 0.1524)
    (segment_width 0.2)
    (edge_width 0.2)
    (via_size 0.6858)
    (via_drill 0.3302)
    (via_min_size 0.508)
    (via_min_drill 0.254)
    (uvia_size 0.6858)
    (uvia_drill 0.3302)
    (uvias_allowed no)
    (uvia_min_size 0.2)
    (uvia_min_drill 0.1)
    (pcb_text_width 0.3)
    (pcb_text_size 1.5 1.5)
    (mod_edge_width 0.15)
    (mod_text_size 1 1)
    (mod_text_width 0.15)
    (pad_size 1.7 1.7)
    (pad_drill 1)
    (pad_to_mask_clearance 0.0508)
    (aux_axis_origin 0 0)
    (visible_elements 7FFFF77F)
    (pcbplotparams
      (layerselection 0x010f0_ffffffff)
      (usegerberextensions true)
      (usegerberattributes true)
      (usegerberadvancedattributes false)
      (creategerberjobfile false)
      (excludeedgelayer true)
      (linewidth 0.150000)
      (plotframeref false)
      (viasonmask false)
      (mode 1)
      (useauxorigin false)
      (hpglpennumber 1)
      (hpglpenspeed 20)
      (hpglpendiameter 15.000000)
      (psnegative false)
      (psa4output false)
      (plotreference true)
      (plotvalue true)
      (plotinvisibletext false)
      (padsonsilk false)
      (subtractmaskfromsilk false)
      (outputformat 1)
      (mirror false)
      (drillshape 0)
      (scaleselection 1)
      (outputdirectory "../../Gerbers/S80 Serial/"))
  )

  (net 0 "")

  (net_class Default "This is the default net class."
    (clearance 0.1524)
    (trace_width 0.1524)
    (via_dia 0.6858)
    (via_drill 0.3302)
    (uvia_dia 0.6858)
    (uvia_drill 0.3302)
    (diff_pair_gap 0.254)
    (diff_pair_width 0.254)
  )

  (gr_line (start 120.1928 94.3102) (end 120.1928 102.489) (layer Dwgs.User) (width 0.2))
  (gr_line (start 171.0944 94.3102) (end 171.0944 102.2096) (layer Dwgs.User) (width 0.2))
  (gr_line (start 120.2182 88.8492) (end 171.0944 88.8492) (layer Dwgs.User) (width 0.2))
  (gr_text "This PCB is fabricated by JLCPCB (batch nÂ° JLCJLCJLCJLC)" (at 145.55 101.527) (layer B.SilkS) (tstamp 5BCDE6FD)
    (effects (font (size 1.1 1.1) (thickness 0.15)) (justify mirror))
  )

)
