#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Mon Oct 26 18:38:26 2020
# Process ID: 10052
# Current directory: C:/Users/robbe/Documents/School/2020-2021/DigitaalOntwerp/Labo/DigitaalOntwerp1/labo2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12064 C:\Users\robbe\Documents\School\2020-2021\DigitaalOntwerp\Labo\DigitaalOntwerp1\labo2\labo2.xpr
# Log file: C:/Users/robbe/Documents/School/2020-2021/DigitaalOntwerp/Labo/DigitaalOntwerp1/labo2/vivado.log
# Journal file: C:/Users/robbe/Documents/School/2020-2021/DigitaalOntwerp/Labo/DigitaalOntwerp1/labo2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/robbe/Documents/School/2020-2021/DigitaalOntwerp/Labo/DigitaalOntwerp1/labo2/labo2.xpr
update_compile_order -fileset sources_1
launch_simulation
source ALU_tb.tcl
set_property top ADD_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
close_sim
launch_simulation
source ADD_tb.tcl
close_sim
set_property top ALU_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
source ALU_tb.tcl
set_property top ADD_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
close_sim
launch_simulation
source ADD_tb.tcl
close_sim
synth_design -rtl -name rtl_1
close_design
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_run synth_1 -name synth_1
synth_design -rtl -name rtl_1
write_schematic -format pdf -orientation landscape C:/Users/robbe/Documents/School/2020-2021/DigitaalOntwerp/Labo/Verslagen/Images/schematic.pdf
set_property top ALU_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
source ALU_tb.tcl
close_sim
launch_simulation
source ALU_tb.tcl
close_sim
