--------------------------------------------------------------------------------
Release 7.1.03i Trace H.41
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

C:/Xilinx71/bin/nt/trce.exe -ise x:\xw\sdhd_module_v2_rom\SDHD_module_v2.ise
-intstyle ise -e 3 -l 3 -s 6 -xml hd_gen_module_preroute hd_gen_module_map.ncd
-o hd_gen_module_preroute.twr hd_gen_module.pcf


Design file:              hd_gen_module_map.ncd
Physical constraint file: hd_gen_module.pcf
Device,speed:             xc2vp20,-6 (PRODUCTION 1.91 2005-05-13)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.

================================================================================
Timing constraint: TS_brefclk_p_i = PERIOD TIMEGRP "brefclk_p_i" 150 MHz HIGH 50% INPUT_JITTER 1
        ns;

 0 items analyzed, 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_brefclk_n_i = PERIOD TIMEGRP "brefclk_n_i" 150 MHz HIGH 50% INPUT_JITTER 1
        ns;

 591 items analyzed, 29 timing errors detected. (0 setup errors, 29 hold errors)
 Minimum period is   3.929ns.
--------------------------------------------------------------------------------
--------------------------------------------------------------------------------
Hold Violations: TS_brefclk_n_i = PERIOD TIMEGRP "brefclk_n_i" 150 MHz HIGH 50% INPUT_JITTER 1
        ns;
--------------------------------------------------------------------------------
Hold Violation:         -0.102ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sync2398_generation/count1_tick (FF)
  Destination:          sync2398_generation/count2_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.398ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk1 rising at 0.000ns
  Destination Clock:    clk1 rising at 6.666ns
  Clock Uncertainty:    0.500ns

  Data Path: sync2398_generation/count1_tick to sync2398_generation/count2_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE.XQ             Tcko                  0.299   sync2398_generation/count1_tick
                                                       sync2398_generation/count1_tick
    SLICE.CE             net (fanout=31)    e  0.100   sync2398_generation/count1_tick
    SLICE.CLK            Tckce       (-Th)     0.001   sync2398_generation/count2<7>
                                                       sync2398_generation/count2_6
    -------------------------------------------------  ---------------------------
    Total                                      0.398ns (0.298ns logic, 0.100ns route)
                                                       (74.9% logic, 25.1% route)

--------------------------------------------------------------------------------
Hold Violation:         -0.102ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sync2398_generation/count1_tick (FF)
  Destination:          sync2398_generation/count2_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.398ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk1 rising at 0.000ns
  Destination Clock:    clk1 rising at 6.666ns
  Clock Uncertainty:    0.500ns

  Data Path: sync2398_generation/count1_tick to sync2398_generation/count2_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE.XQ             Tcko                  0.299   sync2398_generation/count1_tick
                                                       sync2398_generation/count1_tick
    SLICE.CE             net (fanout=31)    e  0.100   sync2398_generation/count1_tick
    SLICE.CLK            Tckce       (-Th)     0.001   sync2398_generation/count2<9>
                                                       sync2398_generation/count2_8
    -------------------------------------------------  ---------------------------
    Total                                      0.398ns (0.298ns logic, 0.100ns route)
                                                       (74.9% logic, 25.1% route)

--------------------------------------------------------------------------------
Hold Violation:         -0.102ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sync2398_generation/count1_tick (FF)
  Destination:          sync2398_generation/count2_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.398ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk1 rising at 0.000ns
  Destination Clock:    clk1 rising at 6.666ns
  Clock Uncertainty:    0.500ns

  Data Path: sync2398_generation/count1_tick to sync2398_generation/count2_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE.XQ             Tcko                  0.299   sync2398_generation/count1_tick
                                                       sync2398_generation/count1_tick
    SLICE.CE             net (fanout=31)    e  0.100   sync2398_generation/count1_tick
    SLICE.CLK            Tckce       (-Th)     0.001   sync2398_generation/count2<9>
                                                       sync2398_generation/count2_9
    -------------------------------------------------  ---------------------------
    Total                                      0.398ns (0.298ns logic, 0.100ns route)
                                                       (74.9% logic, 25.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_brefclk2_p_i = PERIOD TIMEGRP "brefclk2_p_i" 150 MHz HIGH 50% INPUT_JITTER
        1 ns;

 0 items analyzed, 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_brefclk2_n_i = PERIOD TIMEGRP "brefclk2_n_i" 150 MHz HIGH 50% INPUT_JITTER
        1 ns;

 119925 items analyzed, 3397 timing errors detected. (0 setup errors, 3397 hold errors)
 Minimum period is   5.027ns.
--------------------------------------------------------------------------------
--------------------------------------------------------------------------------
Hold Violations: TS_brefclk2_n_i = PERIOD TIMEGRP "brefclk2_n_i" 150 MHz HIGH 50% INPUT_JITTER
        1 ns;
--------------------------------------------------------------------------------
Hold Violation:         -0.351ns (requirement - (clock path skew + uncertainty - data path))
  Source:               HD_Gen_Channel_4/system_controller/settings_buffering/acounter_6 (FF)
  Destination:          serial_interfacing/chan4_ram/B45.B (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.149ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk2 rising at 0.000ns
  Destination Clock:    clk2 rising at 6.666ns
  Clock Uncertainty:    0.500ns

  Data Path: HD_Gen_Channel_4/system_controller/settings_buffering/acounter_6 to serial_interfacing/chan4_ram/B45.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE.YQ             Tcko                  0.299   HD_Gen_Channel_4/system_controller/settings_buffering/acounter<7>
                                                       HD_Gen_Channel_4/system_controller/settings_buffering/acounter_6
    RAMB16.ADDRB9        net (fanout=4)     e  0.100   HD_Gen_Channel_4/system_controller/settings_buffering/acounter<6>
    RAMB16.CLKB          Tbcka       (-Th)     0.250   serial_interfacing/chan4_ram/B45
                                                       serial_interfacing/chan4_ram/B45.B
    -------------------------------------------------  ---------------------------
    Total                                      0.149ns (0.049ns logic, 0.100ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Hold Violation:         -0.351ns (requirement - (clock path skew + uncertainty - data path))
  Source:               HD_Gen_Channel_4/system_controller/settings_buffering/acounter_8 (FF)
  Destination:          serial_interfacing/chan4_ram/B45.B (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.149ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk2 rising at 0.000ns
  Destination Clock:    clk2 rising at 6.666ns
  Clock Uncertainty:    0.500ns

  Data Path: HD_Gen_Channel_4/system_controller/settings_buffering/acounter_8 to serial_interfacing/chan4_ram/B45.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE.XQ             Tcko                  0.299   HD_Gen_Channel_4/system_controller/settings_buffering/acounter<8>
                                                       HD_Gen_Channel_4/system_controller/settings_buffering/acounter_8
    RAMB16.ADDRB11       net (fanout=4)     e  0.100   HD_Gen_Channel_4/system_controller/settings_buffering/acounter<8>
    RAMB16.CLKB          Tbcka       (-Th)     0.250   serial_interfacing/chan4_ram/B45
                                                       serial_interfacing/chan4_ram/B45.B
    -------------------------------------------------  ---------------------------
    Total                                      0.149ns (0.049ns logic, 0.100ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Hold Violation:         -0.351ns (requirement - (clock path skew + uncertainty - data path))
  Source:               HD_Gen_Channel_4/system_controller/settings_buffering/acounter_7 (FF)
  Destination:          serial_interfacing/chan4_ram/B45.B (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.149ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk2 rising at 0.000ns
  Destination Clock:    clk2 rising at 6.666ns
  Clock Uncertainty:    0.500ns

  Data Path: HD_Gen_Channel_4/system_controller/settings_buffering/acounter_7 to serial_interfacing/chan4_ram/B45.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE.XQ             Tcko                  0.299   HD_Gen_Channel_4/system_controller/settings_buffering/acounter<7>
                                                       HD_Gen_Channel_4/system_controller/settings_buffering/acounter_7
    RAMB16.ADDRB10       net (fanout=4)     e  0.100   HD_Gen_Channel_4/system_controller/settings_buffering/acounter<7>
    RAMB16.CLKB          Tbcka       (-Th)     0.250   serial_interfacing/chan4_ram/B45
                                                       serial_interfacing/chan4_ram/B45.B
    -------------------------------------------------  ---------------------------
    Total                                      0.149ns (0.049ns logic, 0.100ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------


2 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock brefclk2_n_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
brefclk2_n_i   |    5.027|         |         |         |
brefclk2_p_i   |    5.027|         |         |         |
brefclk_n_i    |    5.027|         |         |         |
brefclk_p_i    |    5.027|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock brefclk2_p_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
brefclk2_n_i   |    5.027|         |         |         |
brefclk2_p_i   |    5.027|         |         |         |
brefclk_n_i    |    5.027|         |         |         |
brefclk_p_i    |    5.027|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock brefclk_n_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
brefclk2_n_i   |    5.027|         |         |         |
brefclk2_p_i   |    5.027|         |         |         |
brefclk_n_i    |    5.027|         |         |         |
brefclk_p_i    |    5.027|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock brefclk_p_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
brefclk2_n_i   |    5.027|         |         |         |
brefclk2_p_i   |    5.027|         |         |         |
brefclk_n_i    |    5.027|         |         |         |
brefclk_p_i    |    5.027|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 3426  Score: 322541

Constraints cover 120516 paths, 0 nets, and 56898 connections

Design statistics:
   Minimum period:   5.027ns (Maximum frequency: 198.926MHz)


Analysis completed Tue Apr 18 10:35:26 2006
--------------------------------------------------------------------------------



Peak Memory Usage: 312 MB
