
*** Running vivado
    with args -log system_top_wrapper.vdi -applog -m64 -messageDb vivado.pb -mode batch -source system_top_wrapper.tcl -notrace


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source system_top_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 238 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/SMartCart/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_clk_wiz_0_0/system_top_clk_wiz_0_0_board.xdc] for cell 'system_top_i/clk_wiz_0/inst'
Finished Parsing XDC File [d:/SMartCart/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_clk_wiz_0_0/system_top_clk_wiz_0_0_board.xdc] for cell 'system_top_i/clk_wiz_0/inst'
Parsing XDC File [d:/SMartCart/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_clk_wiz_0_0/system_top_clk_wiz_0_0.xdc] for cell 'system_top_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/SMartCart/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_clk_wiz_0_0/system_top_clk_wiz_0_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [d:/SMartCart/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_clk_wiz_0_0/system_top_clk_wiz_0_0.xdc:56]
get_clocks: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1001.977 ; gain = 485.797
Finished Parsing XDC File [d:/SMartCart/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_clk_wiz_0_0/system_top_clk_wiz_0_0.xdc] for cell 'system_top_i/clk_wiz_0/inst'
Parsing XDC File [d:/SMartCart/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_proc_sys_reset_0_0/system_top_proc_sys_reset_0_0_board.xdc] for cell 'system_top_i/proc_sys_reset_0'
Finished Parsing XDC File [d:/SMartCart/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_proc_sys_reset_0_0/system_top_proc_sys_reset_0_0_board.xdc] for cell 'system_top_i/proc_sys_reset_0'
Parsing XDC File [d:/SMartCart/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_proc_sys_reset_0_0/system_top_proc_sys_reset_0_0.xdc] for cell 'system_top_i/proc_sys_reset_0'
Finished Parsing XDC File [d:/SMartCart/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_proc_sys_reset_0_0/system_top_proc_sys_reset_0_0.xdc] for cell 'system_top_i/proc_sys_reset_0'
Parsing XDC File [d:/SMartCart/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_0_0/system_top_processing_system7_0_0.xdc] for cell 'system_top_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/SMartCart/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_0_0/system_top_processing_system7_0_0.xdc] for cell 'system_top_i/processing_system7_0/inst'
Parsing XDC File [D:/SMartCart/hdl_prj/vivado_ip_prj/head_ip_src_head_top.xdc]
Finished Parsing XDC File [D:/SMartCart/hdl_prj/vivado_ip_prj/head_ip_src_head_top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1002.898 ; gain = 792.258
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2016.11' and will expire in 21 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.177 . Memory (MB): peak = 1002.898 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: d15d9093

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 3 inverter(s) to 3 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1b6dd9ebb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.739 . Memory (MB): peak = 1004.457 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 78 cells.
Phase 2 Constant Propagation | Checksum: b1ddf6e7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1004.457 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 821 unconnected nets.
INFO: [Opt 31-11] Eliminated 174 unconnected cells.
Phase 3 Sweep | Checksum: 146684e62

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1004.457 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1004.457 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 146684e62

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1004.457 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 146684e62

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1004.457 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 1004.457 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/SMartCart/hdl_prj/vivado_ip_prj/vivado_prj.runs/impl_1/system_top_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2016.11' and will expire in 21 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1004.457 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1004.457 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: 23bf7a9d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.098 . Memory (MB): peak = 1004.457 ; gain = 0.000
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard LVCMOS18
	FIXED_IO_mio[26] of IOStandard LVCMOS18
	FIXED_IO_mio[25] of IOStandard LVCMOS18
	FIXED_IO_mio[24] of IOStandard LVCMOS18
	FIXED_IO_mio[23] of IOStandard LVCMOS18
	FIXED_IO_mio[22] of IOStandard LVCMOS18
	FIXED_IO_mio[21] of IOStandard LVCMOS18
	FIXED_IO_mio[20] of IOStandard LVCMOS18
	FIXED_IO_mio[19] of IOStandard LVCMOS18
	FIXED_IO_mio[18] of IOStandard LVCMOS18
	FIXED_IO_mio[17] of IOStandard LVCMOS18
	FIXED_IO_mio[16] of IOStandard LVCMOS18
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS33
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: 23bf7a9d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1026.180 ; gain = 21.723

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: 23bf7a9d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1026.180 ; gain = 21.723

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: 31fb9964

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1026.180 ; gain = 21.723
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 8cc66f24

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1026.180 ; gain = 21.723

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 17327efa6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1026.180 ; gain = 21.723
Phase 1.2.1 Place Init Design | Checksum: 1515685e4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1026.180 ; gain = 21.723
Phase 1.2 Build Placer Netlist Model | Checksum: 1515685e4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1026.180 ; gain = 21.723

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: 1515685e4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1026.180 ; gain = 21.723
Phase 1.3 Constrain Clocks/Macros | Checksum: 1515685e4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1026.180 ; gain = 21.723
Phase 1 Placer Initialization | Checksum: 1515685e4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1026.180 ; gain = 21.723

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 16b6f542f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1026.180 ; gain = 21.723

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 16b6f542f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1026.180 ; gain = 21.723

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 20109fc41

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 1026.180 ; gain = 21.723

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 19bb34b4a

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 1026.180 ; gain = 21.723

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 19bb34b4a

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 1026.180 ; gain = 21.723

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1db2e9edf

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1026.180 ; gain = 21.723

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1db2e9edf

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1026.180 ; gain = 21.723

Phase 3.7 Small Shape Detail Placement

Phase 3.7.1 Commit Small Macros and Core Logic

Phase 3.7.1.1 Commit Slice Clusters
Phase 3.7.1.1 Commit Slice Clusters | Checksum: 15532c909

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 1026.180 ; gain = 21.723
Phase 3.7.1 Commit Small Macros and Core Logic | Checksum: 15532c909

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 1026.180 ; gain = 21.723

Phase 3.7.2 Clock Restriction Legalization for Leaf Columns
Phase 3.7.2 Clock Restriction Legalization for Leaf Columns | Checksum: 15532c909

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 1026.180 ; gain = 21.723

Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins
Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 15532c909

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 1026.180 ; gain = 21.723
Phase 3.7 Small Shape Detail Placement | Checksum: 15532c909

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 1026.180 ; gain = 21.723

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1f796206d

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 1026.180 ; gain = 21.723
Phase 3 Detail Placement | Checksum: 1f796206d

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 1026.180 ; gain = 21.723

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 callUpdateTimingBeforePCO
Phase 4.1.1 callUpdateTimingBeforePCO | Checksum: 1ed695916

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 1026.180 ; gain = 21.723

Phase 4.1.2 updateClock Trees: PCOPT
Phase 4.1.2 updateClock Trees: PCOPT | Checksum: 1ed695916

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 1026.180 ; gain = 21.723

Phase 4.1.3 Post Placement Optimization

Phase 4.1.3.1 PCOPT Shape updates

Phase 4.1.3.1.1 removeOptionalFFsFromShapes
Phase 4.1.3.1.1 removeOptionalFFsFromShapes | Checksum: 1ed695916

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 1026.180 ; gain = 21.723

Phase 4.1.3.1.2 deleteLutnmShapes

Phase 4.1.3.1.2.1 deleteShapes
Phase 4.1.3.1.2.1 deleteShapes | Checksum: eccbdd95

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 1026.180 ; gain = 21.723
Phase 4.1.3.1.2 deleteLutnmShapes | Checksum: eccbdd95

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 1026.180 ; gain = 21.723
Phase 4.1.3.1 PCOPT Shape updates | Checksum: eccbdd95

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 1026.180 ; gain = 21.723

Phase 4.1.3.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=10.799. For the most accurate timing information please run report_timing.
Phase 4.1.3.2 Post Placement Timing Optimization | Checksum: 13454cac2

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 1026.180 ; gain = 21.723
Phase 4.1.3 Post Placement Optimization | Checksum: 13454cac2

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 1026.180 ; gain = 21.723
Phase 4.1 Post Commit Optimization | Checksum: 13454cac2

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 1026.180 ; gain = 21.723

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 13454cac2

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 1026.180 ; gain = 21.723

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 13454cac2

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 1026.180 ; gain = 21.723

Phase 4.4 Placer Reporting

Phase 4.4.1 Restore STA
Phase 4.4.1 Restore STA | Checksum: 13454cac2

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 1026.180 ; gain = 21.723
Phase 4.4 Placer Reporting | Checksum: 13454cac2

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 1026.180 ; gain = 21.723

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 1fc795429

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 1026.180 ; gain = 21.723
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1fc795429

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 1026.180 ; gain = 21.723
Ending Placer Task | Checksum: 1adbbb4c9

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 1026.180 ; gain = 21.723
INFO: [Common 17-83] Releasing license: Implementation
37 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 1026.180 ; gain = 21.723
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1026.180 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 1026.180 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 1026.180 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 1026.180 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2016.11' and will expire in 21 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are: LVCMOS33 (FIXED_IO_mio[15], FIXED_IO_mio[14], FIXED_IO_mio[13], FIXED_IO_mio[12], FIXED_IO_mio[11], FIXED_IO_mio[10], FIXED_IO_mio[9], FIXED_IO_mio[8], FIXED_IO_mio[7], FIXED_IO_mio[6], FIXED_IO_mio[5], FIXED_IO_mio[4], FIXED_IO_mio[3], FIXED_IO_mio[2], FIXED_IO_mio[1] (the first 15 of 16 listed)); LVCMOS18 (FIXED_IO_mio[53], FIXED_IO_mio[52], FIXED_IO_mio[51], FIXED_IO_mio[50], FIXED_IO_mio[49], FIXED_IO_mio[48], FIXED_IO_mio[47], FIXED_IO_mio[46], FIXED_IO_mio[45], FIXED_IO_mio[44], FIXED_IO_mio[43], FIXED_IO_mio[42], FIXED_IO_mio[41], FIXED_IO_mio[40], FIXED_IO_mio[39] (the first 15 of 38 listed)); 
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: c2c05ec2 ConstDB: 0 ShapeSum: eafb5607 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 158246e4b

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 1137.953 ; gain = 111.773

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 158246e4b

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 1139.492 ; gain = 113.313

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 158246e4b

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 1147.023 ; gain = 120.844
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1e1e8739f

Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 1177.941 ; gain = 151.762
INFO: [Route 35-416] Intermediate Timing Summary | WNS=10.844 | TNS=0.000  | WHS=-0.148 | THS=-82.942|

Phase 2 Router Initialization | Checksum: 115065e2b

Time (s): cpu = 00:00:39 ; elapsed = 00:00:32 . Memory (MB): peak = 1177.941 ; gain = 151.762

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1492f9710

Time (s): cpu = 00:00:40 ; elapsed = 00:00:33 . Memory (MB): peak = 1177.941 ; gain = 151.762

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 552
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1c77f8e35

Time (s): cpu = 00:00:44 ; elapsed = 00:00:35 . Memory (MB): peak = 1177.941 ; gain = 151.762
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.755  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 8b34826d

Time (s): cpu = 00:00:45 ; elapsed = 00:00:35 . Memory (MB): peak = 1177.941 ; gain = 151.762

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 13ecdba1d

Time (s): cpu = 00:00:45 ; elapsed = 00:00:35 . Memory (MB): peak = 1177.941 ; gain = 151.762
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.755  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 27c1404c7

Time (s): cpu = 00:00:45 ; elapsed = 00:00:35 . Memory (MB): peak = 1177.941 ; gain = 151.762

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.3.1 Update Timing
Phase 4.3.1 Update Timing | Checksum: 111bb0e5f

Time (s): cpu = 00:00:45 ; elapsed = 00:00:35 . Memory (MB): peak = 1177.941 ; gain = 151.762
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.755  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 18ae646ab

Time (s): cpu = 00:00:45 ; elapsed = 00:00:35 . Memory (MB): peak = 1177.941 ; gain = 151.762
Phase 4 Rip-up And Reroute | Checksum: 18ae646ab

Time (s): cpu = 00:00:45 ; elapsed = 00:00:35 . Memory (MB): peak = 1177.941 ; gain = 151.762

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 171796476

Time (s): cpu = 00:00:46 ; elapsed = 00:00:36 . Memory (MB): peak = 1177.941 ; gain = 151.762
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.755  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 171796476

Time (s): cpu = 00:00:46 ; elapsed = 00:00:36 . Memory (MB): peak = 1177.941 ; gain = 151.762

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 171796476

Time (s): cpu = 00:00:46 ; elapsed = 00:00:36 . Memory (MB): peak = 1177.941 ; gain = 151.762
Phase 5 Delay and Skew Optimization | Checksum: 171796476

Time (s): cpu = 00:00:46 ; elapsed = 00:00:36 . Memory (MB): peak = 1177.941 ; gain = 151.762

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 1120d3de4

Time (s): cpu = 00:00:47 ; elapsed = 00:00:36 . Memory (MB): peak = 1177.941 ; gain = 151.762
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.755  | TNS=0.000  | WHS=0.022  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 1c3d6495d

Time (s): cpu = 00:00:47 ; elapsed = 00:00:36 . Memory (MB): peak = 1177.941 ; gain = 151.762

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.59449 %
  Global Horizontal Routing Utilization  = 1.83038 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 10560e8fa

Time (s): cpu = 00:00:47 ; elapsed = 00:00:36 . Memory (MB): peak = 1177.941 ; gain = 151.762

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 10560e8fa

Time (s): cpu = 00:00:47 ; elapsed = 00:00:36 . Memory (MB): peak = 1177.941 ; gain = 151.762

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: d9085208

Time (s): cpu = 00:00:47 ; elapsed = 00:00:37 . Memory (MB): peak = 1177.941 ; gain = 151.762

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=9.755  | TNS=0.000  | WHS=0.022  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: d9085208

Time (s): cpu = 00:00:47 ; elapsed = 00:00:37 . Memory (MB): peak = 1177.941 ; gain = 151.762
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:47 ; elapsed = 00:00:37 . Memory (MB): peak = 1177.941 ; gain = 151.762

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:38 . Memory (MB): peak = 1177.941 ; gain = 151.762
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1177.941 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/SMartCart/hdl_prj/vivado_ip_prj/vivado_prj.runs/impl_1/system_top_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2016.11' and will expire in 21 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system_top_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1526.590 ; gain = 342.914
INFO: [Common 17-206] Exiting Vivado at Wed Nov 09 11:22:00 2016...
