vendor_name = ModelSim
source_file = 1, /home/gshimabuko/Documents/Estudo/Digital_Electronics/vhdl/Topicos/Template/Adder2/sim/adder_tb_pkg.vhd
source_file = 1, /home/gshimabuko/Documents/Estudo/Digital_Electronics/vhdl/Topicos/Template/Adder2/sim/Output_ROM.vhd
source_file = 1, /home/gshimabuko/Documents/Estudo/Digital_Electronics/vhdl/Topicos/Template/Adder2/sim/Input_ROM.vhd
source_file = 1, /home/gshimabuko/Documents/Estudo/Digital_Electronics/vhdl/Topicos/Template/Adder2/src/adder_pkg.vhd
source_file = 1, /home/gshimabuko/Documents/Estudo/Digital_Electronics/vhdl/Topicos/Template/Adder2/src/adder.vhd
source_file = 1, /opt/Quartus/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /opt/Quartus/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /opt/Quartus/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /opt/Quartus/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/gshimabuko/Documents/Estudo/Digital_Electronics/vhdl/Topicos/Template/Adder2/db/FullAdd.cbx.xml
design_name = hard_block
design_name = FullAdd
instance = comp, \Sum~output\, Sum~output, FullAdd, 1
instance = comp, \Cout~output\, Cout~output, FullAdd, 1
instance = comp, \Clk~input\, Clk~input, FullAdd, 1
instance = comp, \Clk~inputclkctrl\, Clk~inputclkctrl, FullAdd, 1
instance = comp, \B~input\, B~input, FullAdd, 1
instance = comp, \addr[1]~feeder\, addr[1]~feeder, FullAdd, 1
instance = comp, \addr[1]\, addr[1], FullAdd, 1
instance = comp, \Cin~input\, Cin~input, FullAdd, 1
instance = comp, \addr[0]~feeder\, addr[0]~feeder, FullAdd, 1
instance = comp, \addr[0]\, addr[0], FullAdd, 1
instance = comp, \A~input\, A~input, FullAdd, 1
instance = comp, \addr[2]~feeder\, addr[2]~feeder, FullAdd, 1
instance = comp, \addr[2]\, addr[2], FullAdd, 1
instance = comp, \Mux0~0\, Mux0~0, FullAdd, 1
instance = comp, \Sum~reg0\, Sum~reg0, FullAdd, 1
instance = comp, \Mux1~0\, Mux1~0, FullAdd, 1
instance = comp, \Cout~reg0\, Cout~reg0, FullAdd, 1
