Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Fri Nov 25 09:31:03 2016
| Host         : DESKTOP-7FAJQ9S running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file global_top_timing_summary_routed.rpt -rpx global_top_timing_summary_routed.rpx
| Design       : global_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: TOP1/program_rom/instantiate_loader.jtag_loader_6_inst/jtag_loader_gen.BSCAN_VIRTEX6_gen.BSCAN_BLOCK_inst/DRCK (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: TOP1/program_rom/instantiate_loader.jtag_loader_6_inst/jtag_loader_gen.BSCAN_VIRTEX6_gen.BSCAN_BLOCK_inst/UPDATE (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: TOP2/program_rom/instantiate_loader.jtag_loader_6_inst/jtag_loader_gen.BSCAN_VIRTEX6_gen.BSCAN_BLOCK_inst/DRCK (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: TOP2/program_rom/instantiate_loader.jtag_loader_6_inst/jtag_loader_gen.BSCAN_VIRTEX6_gen.BSCAN_BLOCK_inst/UPDATE (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: TOP3/program_rom/instantiate_loader.jtag_loader_6_inst/jtag_loader_gen.BSCAN_VIRTEX6_gen.BSCAN_BLOCK_inst/DRCK (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: TOP3/program_rom/instantiate_loader.jtag_loader_6_inst/jtag_loader_gen.BSCAN_VIRTEX6_gen.BSCAN_BLOCK_inst/UPDATE (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 318 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.313        0.000                      0                 1442        0.052        0.000                      0                 1442        3.750        0.000                       0                   463  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.313        0.000                      0                 1442        0.052        0.000                      0                 1442        3.750        0.000                       0                   463  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.313ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.313ns  (required time - arrival time)
  Source:                 TOP2/program_rom/ram_2k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TOP2/processor/internal_reset_flop/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.604ns  (logic 4.212ns (48.954%)  route 4.392ns (51.046%))
  Logic Levels:           6  (CARRY4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=462, routed)         1.594     5.115    TOP2/program_rom/clk_IBUF_BUFG
    RAMB36_X0Y4          RAMB36E1                                     r  TOP2/program_rom/ram_2k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      2.454     7.569 r  TOP2/program_rom/ram_2k_generate.v6.kcpsm6_rom/DOADO[12]
                         net (fo=30, routed)          2.212     9.781    TOP2/processor/move_type_lut/I0
    SLICE_X32Y18         LUT6 (Prop_lut6_I0_O)        0.124     9.905 f  TOP2/processor/move_type_lut/LUT6/O
                         net (fo=4, routed)           0.651    10.556    TOP2/processor/push_pop_lut/I2
    SLICE_X32Y18         LUT5 (Prop_lut5_I2_O)        0.153    10.709 f  TOP2/processor/push_pop_lut/LUT5/O
                         net (fo=5, routed)           0.695    11.403    TOP2/processor/push_pop_lut_n_0
    SLICE_X30Y17         LUT6 (Prop_lut6_I1_O)        0.327    11.730 r  TOP2/processor/stack_loop[1].upper_stack.stack_pointer_lut/O
                         net (fo=1, routed)           0.000    11.730    TOP2/processor/stack_loop[1].upper_stack.stack_pointer_lut_n_1
    SLICE_X30Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.263 r  TOP2/processor/stack_loop[0].lsb_stack.stack_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.263    TOP2/processor/stack_loop[3].upper_stack.stack_muxcy_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.517 r  TOP2/processor/stack_loop[4].upper_stack.stack_muxcy_CARRY4/CO[0]
                         net (fo=2, routed)           0.834    13.352    TOP2/processor/reset_lut/I2
    SLICE_X29Y18         LUT6 (Prop_lut6_I2_O)        0.367    13.719 r  TOP2/processor/reset_lut/LUT6/O
                         net (fo=1, routed)           0.000    13.719    TOP2/processor/reset_lut_n_1
    SLICE_X29Y18         FDRE                                         r  TOP2/processor/internal_reset_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=462, routed)         1.437    14.778    TOP2/processor/clk_IBUF_BUFG
    SLICE_X29Y18         FDRE                                         r  TOP2/processor/internal_reset_flop/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X29Y18         FDRE (Setup_fdre_C_D)        0.029    15.032    TOP2/processor/internal_reset_flop
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                         -13.719    
  -------------------------------------------------------------------
                         slack                                  1.313    

Slack (MET) :             1.333ns  (required time - arrival time)
  Source:                 TOP2/program_rom/ram_2k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TOP2/processor/run_flop/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.630ns  (logic 4.238ns (49.108%)  route 4.392ns (50.892%))
  Logic Levels:           6  (CARRY4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=462, routed)         1.594     5.115    TOP2/program_rom/clk_IBUF_BUFG
    RAMB36_X0Y4          RAMB36E1                                     r  TOP2/program_rom/ram_2k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      2.454     7.569 r  TOP2/program_rom/ram_2k_generate.v6.kcpsm6_rom/DOADO[12]
                         net (fo=30, routed)          2.212     9.781    TOP2/processor/move_type_lut/I0
    SLICE_X32Y18         LUT6 (Prop_lut6_I0_O)        0.124     9.905 f  TOP2/processor/move_type_lut/LUT6/O
                         net (fo=4, routed)           0.651    10.556    TOP2/processor/push_pop_lut/I2
    SLICE_X32Y18         LUT5 (Prop_lut5_I2_O)        0.153    10.709 f  TOP2/processor/push_pop_lut/LUT5/O
                         net (fo=5, routed)           0.695    11.403    TOP2/processor/push_pop_lut_n_0
    SLICE_X30Y17         LUT6 (Prop_lut6_I1_O)        0.327    11.730 r  TOP2/processor/stack_loop[1].upper_stack.stack_pointer_lut/O
                         net (fo=1, routed)           0.000    11.730    TOP2/processor/stack_loop[1].upper_stack.stack_pointer_lut_n_1
    SLICE_X30Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.263 r  TOP2/processor/stack_loop[0].lsb_stack.stack_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.263    TOP2/processor/stack_loop[3].upper_stack.stack_muxcy_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.517 f  TOP2/processor/stack_loop[4].upper_stack.stack_muxcy_CARRY4/CO[0]
                         net (fo=2, routed)           0.834    13.352    TOP2/processor/reset_lut/I2
    SLICE_X29Y18         LUT5 (Prop_lut5_I2_O)        0.393    13.745 r  TOP2/processor/reset_lut/LUT5/O
                         net (fo=1, routed)           0.000    13.745    TOP2/processor/D
    SLICE_X29Y18         FDRE                                         r  TOP2/processor/run_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=462, routed)         1.437    14.778    TOP2/processor/clk_IBUF_BUFG
    SLICE_X29Y18         FDRE                                         r  TOP2/processor/run_flop/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X29Y18         FDRE (Setup_fdre_C_D)        0.075    15.078    TOP2/processor/run_flop
  -------------------------------------------------------------------
                         required time                         15.078    
                         arrival time                         -13.745    
  -------------------------------------------------------------------
                         slack                                  1.333    

Slack (MET) :             1.346ns  (required time - arrival time)
  Source:                 TOP3/program_rom/ram_2k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TOP3/processor/internal_reset_flop/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.565ns  (logic 4.252ns (49.645%)  route 4.313ns (50.355%))
  Logic Levels:           6  (CARRY4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=462, routed)         1.611     5.132    TOP3/program_rom/clk_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  TOP3/program_rom/ram_2k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      2.454     7.586 r  TOP3/program_rom/ram_2k_generate.v6.kcpsm6_rom/DOADO[12]
                         net (fo=30, routed)          1.958     9.544    TOP3/processor/move_type_lut/I0
    SLICE_X32Y4          LUT6 (Prop_lut6_I0_O)        0.124     9.668 f  TOP3/processor/move_type_lut/LUT6/O
                         net (fo=4, routed)           0.812    10.480    TOP3/processor/push_pop_lut/I2
    SLICE_X31Y4          LUT5 (Prop_lut5_I2_O)        0.153    10.633 f  TOP3/processor/push_pop_lut/LUT5/O
                         net (fo=5, routed)           0.764    11.397    TOP3/processor/push_pop_lut_n_0
    SLICE_X31Y2          LUT6 (Prop_lut6_I1_O)        0.327    11.724 r  TOP3/processor/stack_loop[1].upper_stack.stack_pointer_lut/O
                         net (fo=1, routed)           0.000    11.724    TOP3/processor/stack_loop[1].upper_stack.stack_pointer_lut_n_1
    SLICE_X31Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.274 r  TOP3/processor/stack_loop[0].lsb_stack.stack_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.274    TOP3/processor/stack_loop[3].upper_stack.stack_muxcy_n_0
    SLICE_X31Y3          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.545 r  TOP3/processor/stack_loop[4].upper_stack.stack_muxcy_CARRY4/CO[0]
                         net (fo=2, routed)           0.779    13.324    TOP3/processor/reset_lut/I2
    SLICE_X31Y4          LUT6 (Prop_lut6_I2_O)        0.373    13.697 r  TOP3/processor/reset_lut/LUT6/O
                         net (fo=1, routed)           0.000    13.697    TOP3/processor/reset_lut_n_1
    SLICE_X31Y4          FDRE                                         r  TOP3/processor/internal_reset_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=462, routed)         1.445    14.786    TOP3/processor/clk_IBUF_BUFG
    SLICE_X31Y4          FDRE                                         r  TOP3/processor/internal_reset_flop/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X31Y4          FDRE (Setup_fdre_C_D)        0.032    15.043    TOP3/processor/internal_reset_flop
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                         -13.697    
  -------------------------------------------------------------------
                         slack                                  1.346    

Slack (MET) :             1.364ns  (required time - arrival time)
  Source:                 TOP3/program_rom/ram_2k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TOP3/processor/run_flop/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.590ns  (logic 4.277ns (49.791%)  route 4.313ns (50.209%))
  Logic Levels:           6  (CARRY4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=462, routed)         1.611     5.132    TOP3/program_rom/clk_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  TOP3/program_rom/ram_2k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      2.454     7.586 r  TOP3/program_rom/ram_2k_generate.v6.kcpsm6_rom/DOADO[12]
                         net (fo=30, routed)          1.958     9.544    TOP3/processor/move_type_lut/I0
    SLICE_X32Y4          LUT6 (Prop_lut6_I0_O)        0.124     9.668 f  TOP3/processor/move_type_lut/LUT6/O
                         net (fo=4, routed)           0.812    10.480    TOP3/processor/push_pop_lut/I2
    SLICE_X31Y4          LUT5 (Prop_lut5_I2_O)        0.153    10.633 f  TOP3/processor/push_pop_lut/LUT5/O
                         net (fo=5, routed)           0.764    11.397    TOP3/processor/push_pop_lut_n_0
    SLICE_X31Y2          LUT6 (Prop_lut6_I1_O)        0.327    11.724 r  TOP3/processor/stack_loop[1].upper_stack.stack_pointer_lut/O
                         net (fo=1, routed)           0.000    11.724    TOP3/processor/stack_loop[1].upper_stack.stack_pointer_lut_n_1
    SLICE_X31Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.274 r  TOP3/processor/stack_loop[0].lsb_stack.stack_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.274    TOP3/processor/stack_loop[3].upper_stack.stack_muxcy_n_0
    SLICE_X31Y3          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.545 f  TOP3/processor/stack_loop[4].upper_stack.stack_muxcy_CARRY4/CO[0]
                         net (fo=2, routed)           0.779    13.324    TOP3/processor/reset_lut/I2
    SLICE_X31Y4          LUT5 (Prop_lut5_I2_O)        0.398    13.722 r  TOP3/processor/reset_lut/LUT5/O
                         net (fo=1, routed)           0.000    13.722    TOP3/processor/D
    SLICE_X31Y4          FDRE                                         r  TOP3/processor/run_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=462, routed)         1.445    14.786    TOP3/processor/clk_IBUF_BUFG
    SLICE_X31Y4          FDRE                                         r  TOP3/processor/run_flop/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X31Y4          FDRE (Setup_fdre_C_D)        0.075    15.086    TOP3/processor/run_flop
  -------------------------------------------------------------------
                         required time                         15.086    
                         arrival time                         -13.722    
  -------------------------------------------------------------------
                         slack                                  1.364    

Slack (MET) :             1.503ns  (required time - arrival time)
  Source:                 TOP2/program_rom/ram_2k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TOP2/processor/data_path_loop[5].small_spm.spm_flop/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.311ns  (logic 3.289ns (39.572%)  route 5.022ns (60.428%))
  Logic Levels:           3  (LUT5=1 RAMD32=1 RAMD64E=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=462, routed)         1.594     5.115    TOP2/program_rom/clk_IBUF_BUFG
    RAMB36_X0Y4          RAMB36E1                                     r  TOP2/program_rom/ram_2k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.569 r  TOP2/program_rom/ram_2k_generate.v6.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          2.097     9.666    TOP2/processor/lower_reg_banks/ADDRA0
    SLICE_X30Y21         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     9.816 r  TOP2/processor/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.022    10.838    TOP2/processor/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X32Y20         LUT5 (Prop_lut5_I0_O)        0.353    11.191 r  TOP2/processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=18, routed)          1.295    12.486    TOP2/processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/ADDRB0
    SLICE_X34Y22         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.332    12.818 r  TOP2/processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMB/O
                         net (fo=1, routed)           0.608    13.426    TOP2/processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram_n_1
    SLICE_X35Y22         FDRE                                         r  TOP2/processor/data_path_loop[5].small_spm.spm_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=462, routed)         1.430    14.771    TOP2/processor/clk_IBUF_BUFG
    SLICE_X35Y22         FDRE                                         r  TOP2/processor/data_path_loop[5].small_spm.spm_flop/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X35Y22         FDRE (Setup_fdre_C_D)       -0.067    14.929    TOP2/processor/data_path_loop[5].small_spm.spm_flop
  -------------------------------------------------------------------
                         required time                         14.929    
                         arrival time                         -13.426    
  -------------------------------------------------------------------
                         slack                                  1.503    

Slack (MET) :             1.521ns  (required time - arrival time)
  Source:                 TOP2/program_rom/ram_2k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TOP2/processor/data_path_loop[4].small_spm.spm_flop/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.279ns  (logic 3.289ns (39.726%)  route 4.990ns (60.274%))
  Logic Levels:           3  (LUT5=1 RAMD32=1 RAMD64E=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=462, routed)         1.594     5.115    TOP2/program_rom/clk_IBUF_BUFG
    RAMB36_X0Y4          RAMB36E1                                     r  TOP2/program_rom/ram_2k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.569 r  TOP2/program_rom/ram_2k_generate.v6.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          2.097     9.666    TOP2/processor/lower_reg_banks/ADDRA0
    SLICE_X30Y21         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     9.816 r  TOP2/processor/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.022    10.838    TOP2/processor/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X32Y20         LUT5 (Prop_lut5_I0_O)        0.353    11.191 r  TOP2/processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=18, routed)          1.305    12.496    TOP2/processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/ADDRA0
    SLICE_X34Y22         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.332    12.828 r  TOP2/processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMA/O
                         net (fo=1, routed)           0.566    13.394    TOP2/processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram_n_0
    SLICE_X33Y23         FDRE                                         r  TOP2/processor/data_path_loop[4].small_spm.spm_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=462, routed)         1.430    14.771    TOP2/processor/clk_IBUF_BUFG
    SLICE_X33Y23         FDRE                                         r  TOP2/processor/data_path_loop[4].small_spm.spm_flop/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X33Y23         FDRE (Setup_fdre_C_D)       -0.081    14.915    TOP2/processor/data_path_loop[4].small_spm.spm_flop
  -------------------------------------------------------------------
                         required time                         14.915    
                         arrival time                         -13.394    
  -------------------------------------------------------------------
                         slack                                  1.521    

Slack (MET) :             1.549ns  (required time - arrival time)
  Source:                 TOP2/program_rom/ram_2k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TOP2/processor/arith_carry_flop/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.394ns  (logic 4.158ns (49.536%)  route 4.236ns (50.464%))
  Logic Levels:           6  (CARRY4=3 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=462, routed)         1.594     5.115    TOP2/program_rom/clk_IBUF_BUFG
    RAMB36_X0Y4          RAMB36E1                                     r  TOP2/program_rom/ram_2k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.569 r  TOP2/program_rom/ram_2k_generate.v6.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          2.097     9.666    TOP2/processor/lower_reg_banks/ADDRA0
    SLICE_X30Y21         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     9.816 r  TOP2/processor/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.022    10.838    TOP2/processor/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X32Y20         LUT5 (Prop_lut5_I0_O)        0.353    11.191 r  TOP2/processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=18, routed)          1.117    12.308    TOP2/processor/data_path_loop[0].arith_logical_lut/I0
    SLICE_X33Y21         LUT6 (Prop_lut6_I0_O)        0.332    12.640 r  TOP2/processor/data_path_loop[0].arith_logical_lut/LUT6/O
                         net (fo=1, routed)           0.000    12.640    TOP2/processor/data_path_loop[0].arith_logical_lut_n_1
    SLICE_X33Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.172 r  TOP2/processor/data_path_loop[0].lsb_arith_logical.arith_logical_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.172    TOP2/processor/data_path_loop[3].upper_arith_logical.arith_logical_muxcy_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.286 r  TOP2/processor/data_path_loop[4].upper_arith_logical.arith_logical_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.286    TOP2/processor/data_path_loop[7].upper_arith_logical.arith_logical_muxcy_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.509 r  TOP2/processor/arith_carry_xorcy_CARRY4/O[0]
                         net (fo=1, routed)           0.000    13.509    TOP2/processor/arith_carry_xorcy_n_0
    SLICE_X33Y23         FDRE                                         r  TOP2/processor/arith_carry_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=462, routed)         1.430    14.771    TOP2/processor/clk_IBUF_BUFG
    SLICE_X33Y23         FDRE                                         r  TOP2/processor/arith_carry_flop/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X33Y23         FDRE (Setup_fdre_C_D)        0.062    15.058    TOP2/processor/arith_carry_flop
  -------------------------------------------------------------------
                         required time                         15.058    
                         arrival time                         -13.509    
  -------------------------------------------------------------------
                         slack                                  1.549    

Slack (MET) :             1.553ns  (required time - arrival time)
  Source:                 TOP2/program_rom/ram_2k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TOP2/processor/data_path_loop[5].arith_logical_flop/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.391ns  (logic 4.155ns (49.518%)  route 4.236ns (50.482%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=462, routed)         1.594     5.115    TOP2/program_rom/clk_IBUF_BUFG
    RAMB36_X0Y4          RAMB36E1                                     r  TOP2/program_rom/ram_2k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.569 r  TOP2/program_rom/ram_2k_generate.v6.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          2.097     9.666    TOP2/processor/lower_reg_banks/ADDRA0
    SLICE_X30Y21         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     9.816 r  TOP2/processor/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.022    10.838    TOP2/processor/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X32Y20         LUT5 (Prop_lut5_I0_O)        0.353    11.191 r  TOP2/processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=18, routed)          1.117    12.308    TOP2/processor/data_path_loop[0].arith_logical_lut/I0
    SLICE_X33Y21         LUT6 (Prop_lut6_I0_O)        0.332    12.640 r  TOP2/processor/data_path_loop[0].arith_logical_lut/LUT6/O
                         net (fo=1, routed)           0.000    12.640    TOP2/processor/data_path_loop[0].arith_logical_lut_n_1
    SLICE_X33Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.172 r  TOP2/processor/data_path_loop[0].lsb_arith_logical.arith_logical_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.172    TOP2/processor/data_path_loop[3].upper_arith_logical.arith_logical_muxcy_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.506 r  TOP2/processor/data_path_loop[4].upper_arith_logical.arith_logical_muxcy_CARRY4/O[1]
                         net (fo=1, routed)           0.000    13.506    TOP2/processor/data_path_loop[5].upper_arith_logical.arith_logical_xorcy_n_0
    SLICE_X33Y22         FDRE                                         r  TOP2/processor/data_path_loop[5].arith_logical_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=462, routed)         1.431    14.772    TOP2/processor/clk_IBUF_BUFG
    SLICE_X33Y22         FDRE                                         r  TOP2/processor/data_path_loop[5].arith_logical_flop/C
                         clock pessimism              0.260    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X33Y22         FDRE (Setup_fdre_C_D)        0.062    15.059    TOP2/processor/data_path_loop[5].arith_logical_flop
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                         -13.506    
  -------------------------------------------------------------------
                         slack                                  1.553    

Slack (MET) :             1.574ns  (required time - arrival time)
  Source:                 TOP2/program_rom/ram_2k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TOP2/processor/data_path_loop[7].arith_logical_flop/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.370ns  (logic 4.134ns (49.391%)  route 4.236ns (50.609%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=462, routed)         1.594     5.115    TOP2/program_rom/clk_IBUF_BUFG
    RAMB36_X0Y4          RAMB36E1                                     r  TOP2/program_rom/ram_2k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.569 r  TOP2/program_rom/ram_2k_generate.v6.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          2.097     9.666    TOP2/processor/lower_reg_banks/ADDRA0
    SLICE_X30Y21         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     9.816 r  TOP2/processor/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.022    10.838    TOP2/processor/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X32Y20         LUT5 (Prop_lut5_I0_O)        0.353    11.191 r  TOP2/processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=18, routed)          1.117    12.308    TOP2/processor/data_path_loop[0].arith_logical_lut/I0
    SLICE_X33Y21         LUT6 (Prop_lut6_I0_O)        0.332    12.640 r  TOP2/processor/data_path_loop[0].arith_logical_lut/LUT6/O
                         net (fo=1, routed)           0.000    12.640    TOP2/processor/data_path_loop[0].arith_logical_lut_n_1
    SLICE_X33Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.172 r  TOP2/processor/data_path_loop[0].lsb_arith_logical.arith_logical_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.172    TOP2/processor/data_path_loop[3].upper_arith_logical.arith_logical_muxcy_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.485 r  TOP2/processor/data_path_loop[4].upper_arith_logical.arith_logical_muxcy_CARRY4/O[3]
                         net (fo=1, routed)           0.000    13.485    TOP2/processor/data_path_loop[7].upper_arith_logical.arith_logical_xorcy_n_0
    SLICE_X33Y22         FDRE                                         r  TOP2/processor/data_path_loop[7].arith_logical_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=462, routed)         1.431    14.772    TOP2/processor/clk_IBUF_BUFG
    SLICE_X33Y22         FDRE                                         r  TOP2/processor/data_path_loop[7].arith_logical_flop/C
                         clock pessimism              0.260    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X33Y22         FDRE (Setup_fdre_C_D)        0.062    15.059    TOP2/processor/data_path_loop[7].arith_logical_flop
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                         -13.485    
  -------------------------------------------------------------------
                         slack                                  1.574    

Slack (MET) :             1.632ns  (required time - arrival time)
  Source:                 TOP2/program_rom/ram_2k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TOP2/processor/data_path_loop[6].small_spm.spm_flop/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.168ns  (logic 3.289ns (40.266%)  route 4.879ns (59.734%))
  Logic Levels:           3  (LUT5=1 RAMD32=1 RAMD64E=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=462, routed)         1.594     5.115    TOP2/program_rom/clk_IBUF_BUFG
    RAMB36_X0Y4          RAMB36E1                                     r  TOP2/program_rom/ram_2k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.569 r  TOP2/program_rom/ram_2k_generate.v6.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          2.097     9.666    TOP2/processor/lower_reg_banks/ADDRA0
    SLICE_X30Y21         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     9.816 r  TOP2/processor/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.022    10.838    TOP2/processor/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X32Y20         LUT5 (Prop_lut5_I0_O)        0.353    11.191 r  TOP2/processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=18, routed)          1.148    12.340    TOP2/processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/ADDRC0
    SLICE_X34Y22         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.332    12.672 r  TOP2/processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMC/O
                         net (fo=1, routed)           0.611    13.283    TOP2/processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram_n_2
    SLICE_X35Y22         FDRE                                         r  TOP2/processor/data_path_loop[6].small_spm.spm_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=462, routed)         1.430    14.771    TOP2/processor/clk_IBUF_BUFG
    SLICE_X35Y22         FDRE                                         r  TOP2/processor/data_path_loop[6].small_spm.spm_flop/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X35Y22         FDRE (Setup_fdre_C_D)       -0.081    14.915    TOP2/processor/data_path_loop[6].small_spm.spm_flop
  -------------------------------------------------------------------
                         required time                         14.915    
                         arrival time                         -13.283    
  -------------------------------------------------------------------
                         slack                                  1.632    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 TOP1/display_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_mix_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.186ns (45.654%)  route 0.221ns (54.346%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=462, routed)         0.558     1.441    TOP1/clk_IBUF_BUFG
    SLICE_X32Y16         FDRE                                         r  TOP1/display_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  TOP1/display_reg[6]/Q
                         net (fo=1, routed)           0.221     1.804    TOP1/display[6]
    SLICE_X36Y15         LUT3 (Prop_lut3_I0_O)        0.045     1.849 r  TOP1/display_mix[6]_i_1/O
                         net (fo=1, routed)           0.000     1.849    p_0_in[6]
    SLICE_X36Y15         FDRE                                         r  display_mix_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=462, routed)         0.826     1.953    clk_IBUF_BUFG
    SLICE_X36Y15         FDRE                                         r  display_mix_reg[6]/C
                         clock pessimism             -0.249     1.704    
    SLICE_X36Y15         FDRE (Hold_fdre_C_D)         0.092     1.796    display_mix_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 TOP2/processor/address_loop[4].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TOP2/processor/stack_ram_high/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.141ns (63.645%)  route 0.081ns (36.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=462, routed)         0.554     1.437    TOP2/processor/clk_IBUF_BUFG
    SLICE_X31Y20         FDRE                                         r  TOP2/processor/address_loop[4].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y20         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  TOP2/processor/address_loop[4].pc_flop/Q
                         net (fo=3, routed)           0.081     1.659    TOP2/processor/stack_ram_high/DIA0
    SLICE_X30Y20         RAMD32                                       r  TOP2/processor/stack_ram_high/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=462, routed)         0.821     1.948    TOP2/processor/stack_ram_high/WCLK
    SLICE_X30Y20         RAMD32                                       r  TOP2/processor/stack_ram_high/RAMA/CLK
                         clock pessimism             -0.498     1.450    
    SLICE_X30Y20         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.597    TOP2/processor/stack_ram_high/RAMA
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.659    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 TOP2/processor/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TOP2/processor/lower_reg_banks/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.738%)  route 0.161ns (53.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=462, routed)         0.553     1.436    TOP2/processor/clk_IBUF_BUFG
    SLICE_X29Y21         FDRE                                         r  TOP2/processor/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  TOP2/processor/sx_addr4_flop/Q
                         net (fo=20, routed)          0.161     1.738    TOP2/processor/lower_reg_banks/ADDRD4
    SLICE_X30Y21         RAMD32                                       r  TOP2/processor/lower_reg_banks/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=462, routed)         0.820     1.947    TOP2/processor/lower_reg_banks/WCLK
    SLICE_X30Y21         RAMD32                                       r  TOP2/processor/lower_reg_banks/RAMA/CLK
                         clock pessimism             -0.478     1.469    
    SLICE_X30Y21         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.669    TOP2/processor/lower_reg_banks/RAMA
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 TOP2/processor/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TOP2/processor/lower_reg_banks/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.738%)  route 0.161ns (53.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=462, routed)         0.553     1.436    TOP2/processor/clk_IBUF_BUFG
    SLICE_X29Y21         FDRE                                         r  TOP2/processor/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  TOP2/processor/sx_addr4_flop/Q
                         net (fo=20, routed)          0.161     1.738    TOP2/processor/lower_reg_banks/ADDRD4
    SLICE_X30Y21         RAMD32                                       r  TOP2/processor/lower_reg_banks/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=462, routed)         0.820     1.947    TOP2/processor/lower_reg_banks/WCLK
    SLICE_X30Y21         RAMD32                                       r  TOP2/processor/lower_reg_banks/RAMA_D1/CLK
                         clock pessimism             -0.478     1.469    
    SLICE_X30Y21         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.669    TOP2/processor/lower_reg_banks/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 TOP2/processor/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TOP2/processor/lower_reg_banks/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.738%)  route 0.161ns (53.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=462, routed)         0.553     1.436    TOP2/processor/clk_IBUF_BUFG
    SLICE_X29Y21         FDRE                                         r  TOP2/processor/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  TOP2/processor/sx_addr4_flop/Q
                         net (fo=20, routed)          0.161     1.738    TOP2/processor/lower_reg_banks/ADDRD4
    SLICE_X30Y21         RAMD32                                       r  TOP2/processor/lower_reg_banks/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=462, routed)         0.820     1.947    TOP2/processor/lower_reg_banks/WCLK
    SLICE_X30Y21         RAMD32                                       r  TOP2/processor/lower_reg_banks/RAMB/CLK
                         clock pessimism             -0.478     1.469    
    SLICE_X30Y21         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.669    TOP2/processor/lower_reg_banks/RAMB
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 TOP2/processor/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TOP2/processor/lower_reg_banks/RAMB_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.738%)  route 0.161ns (53.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=462, routed)         0.553     1.436    TOP2/processor/clk_IBUF_BUFG
    SLICE_X29Y21         FDRE                                         r  TOP2/processor/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  TOP2/processor/sx_addr4_flop/Q
                         net (fo=20, routed)          0.161     1.738    TOP2/processor/lower_reg_banks/ADDRD4
    SLICE_X30Y21         RAMD32                                       r  TOP2/processor/lower_reg_banks/RAMB_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=462, routed)         0.820     1.947    TOP2/processor/lower_reg_banks/WCLK
    SLICE_X30Y21         RAMD32                                       r  TOP2/processor/lower_reg_banks/RAMB_D1/CLK
                         clock pessimism             -0.478     1.469    
    SLICE_X30Y21         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.669    TOP2/processor/lower_reg_banks/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 TOP2/processor/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TOP2/processor/lower_reg_banks/RAMC/WADR4
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.738%)  route 0.161ns (53.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=462, routed)         0.553     1.436    TOP2/processor/clk_IBUF_BUFG
    SLICE_X29Y21         FDRE                                         r  TOP2/processor/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  TOP2/processor/sx_addr4_flop/Q
                         net (fo=20, routed)          0.161     1.738    TOP2/processor/lower_reg_banks/ADDRD4
    SLICE_X30Y21         RAMD32                                       r  TOP2/processor/lower_reg_banks/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=462, routed)         0.820     1.947    TOP2/processor/lower_reg_banks/WCLK
    SLICE_X30Y21         RAMD32                                       r  TOP2/processor/lower_reg_banks/RAMC/CLK
                         clock pessimism             -0.478     1.469    
    SLICE_X30Y21         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.669    TOP2/processor/lower_reg_banks/RAMC
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 TOP2/processor/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TOP2/processor/lower_reg_banks/RAMC_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.738%)  route 0.161ns (53.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=462, routed)         0.553     1.436    TOP2/processor/clk_IBUF_BUFG
    SLICE_X29Y21         FDRE                                         r  TOP2/processor/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  TOP2/processor/sx_addr4_flop/Q
                         net (fo=20, routed)          0.161     1.738    TOP2/processor/lower_reg_banks/ADDRD4
    SLICE_X30Y21         RAMD32                                       r  TOP2/processor/lower_reg_banks/RAMC_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=462, routed)         0.820     1.947    TOP2/processor/lower_reg_banks/WCLK
    SLICE_X30Y21         RAMD32                                       r  TOP2/processor/lower_reg_banks/RAMC_D1/CLK
                         clock pessimism             -0.478     1.469    
    SLICE_X30Y21         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.669    TOP2/processor/lower_reg_banks/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 TOP2/processor/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TOP2/processor/lower_reg_banks/RAMD/ADR4
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.738%)  route 0.161ns (53.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=462, routed)         0.553     1.436    TOP2/processor/clk_IBUF_BUFG
    SLICE_X29Y21         FDRE                                         r  TOP2/processor/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  TOP2/processor/sx_addr4_flop/Q
                         net (fo=20, routed)          0.161     1.738    TOP2/processor/lower_reg_banks/ADDRD4
    SLICE_X30Y21         RAMS32                                       r  TOP2/processor/lower_reg_banks/RAMD/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=462, routed)         0.820     1.947    TOP2/processor/lower_reg_banks/WCLK
    SLICE_X30Y21         RAMS32                                       r  TOP2/processor/lower_reg_banks/RAMD/CLK
                         clock pessimism             -0.478     1.469    
    SLICE_X30Y21         RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     1.669    TOP2/processor/lower_reg_banks/RAMD
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 TOP2/processor/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TOP2/processor/lower_reg_banks/RAMD_D1/ADR4
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.738%)  route 0.161ns (53.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=462, routed)         0.553     1.436    TOP2/processor/clk_IBUF_BUFG
    SLICE_X29Y21         FDRE                                         r  TOP2/processor/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  TOP2/processor/sx_addr4_flop/Q
                         net (fo=20, routed)          0.161     1.738    TOP2/processor/lower_reg_banks/ADDRD4
    SLICE_X30Y21         RAMS32                                       r  TOP2/processor/lower_reg_banks/RAMD_D1/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=462, routed)         0.820     1.947    TOP2/processor/lower_reg_banks/WCLK
    SLICE_X30Y21         RAMS32                                       r  TOP2/processor/lower_reg_banks/RAMD_D1/CLK
                         clock pessimism             -0.478     1.469    
    SLICE_X30Y21         RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     1.669    TOP2/processor/lower_reg_banks/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.069    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y2    TOP1/program_rom/ram_2k_generate.v6.kcpsm6_rom/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4    TOP2/program_rom/ram_2k_generate.v6.kcpsm6_rom/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y1    TOP3/program_rom/ram_2k_generate.v6.kcpsm6_rom/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X37Y16   TOP1/display_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y16   TOP1/display_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y16   TOP1/display_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y16   TOP1/display_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y16   TOP1/display_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X37Y16   TOP1/display_reg[1]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y5    TOP3/processor/stack_ram_high/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y5    TOP3/processor/stack_ram_high/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y5    TOP3/processor/stack_ram_high/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y5    TOP3/processor/stack_ram_high/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y5    TOP3/processor/stack_ram_high/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y5    TOP3/processor/stack_ram_high/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y5    TOP3/processor/stack_ram_high/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y5    TOP3/processor/stack_ram_high/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y4    TOP3/processor/stack_ram_low/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y4    TOP3/processor/stack_ram_low/RAMA_D1/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y13   TOP1/processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y13   TOP1/processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y13   TOP1/processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y13   TOP1/processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMD/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y13   TOP1/processor/upper_reg_banks/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y13   TOP1/processor/upper_reg_banks/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y13   TOP1/processor/upper_reg_banks/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y13   TOP1/processor/upper_reg_banks/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y22   TOP2/processor/upper_reg_banks/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y22   TOP2/processor/upper_reg_banks/RAMA_D1/CLK



