read_arch ../benchmark/fpga.lib ../benchmark/fpga.scl ../benchmark/fpga.clk
report_arch
read_design ../benchmark/case_5.nodes ../benchmark/case_5.nets ../benchmark/case_5.timing
report_design 
read_output ../result/case_5.nodes.out
legal_check
report_wirelength
exit
