

================================================================
== Vitis HLS Report for 'write_outputs_Pipeline_write_loop'
================================================================
* Date:           Sat Jan 10 15:28:41 2026

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_pfb
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z045-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.333 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1026|     1026|  10.260 us|  10.260 us|  1026|  1026|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- write_loop  |     1024|     1024|         2|          1|          1|  1024|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.07>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:47]   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dout_data_0, void @empty_15, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dout_data_1, void @empty_15, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dout_data_2, void @empty_15, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dout_data_3, void @empty_15, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %stream_fft_to_write, void @empty_8, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.29ns)   --->   "%store_ln47 = store i11 0, i11 %i" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:47]   --->   Operation 11 'store' 'store_ln47' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i_1 = load i11 %i" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:47]   --->   Operation 13 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.48ns)   --->   "%icmp_ln47 = icmp_eq  i11 %i_1, i11 1024" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:47]   --->   Operation 14 'icmp' 'icmp_ln47' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (1.48ns)   --->   "%i_2 = add i11 %i_1, i11 1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:47]   --->   Operation 15 'add' 'i_2' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %icmp_ln47, void %for.inc.split, void %for.end.exitStub" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:47]   --->   Operation 16 'br' 'br_ln47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.29ns)   --->   "%store_ln47 = store i11 %i_2, i11 %i" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:47]   --->   Operation 17 'store' 'store_ln47' <Predicate = (!icmp_ln47)> <Delay = 1.29>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 39 'ret' 'ret_ln0' <Predicate = (icmp_ln47)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.33>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln48 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_18" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:48]   --->   Operation 18 'specpipeline' 'specpipeline_ln48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%speclooptripcount_ln47 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:47]   --->   Operation 19 'speclooptripcount' 'speclooptripcount_ln47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specloopname_ln47 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:47]   --->   Operation 20 'specloopname' 'specloopname_ln47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (3.33ns)   --->   "%stream_fft_to_write_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %stream_fft_to_write" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:50]   --->   Operation 21 'read' 'stream_fft_to_write_read' <Predicate = true> <Delay = 3.33> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 16> <FIFO>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%pack_i = trunc i128 %stream_fft_to_write_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:50]   --->   Operation 22 'trunc' 'pack_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln50_2 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %stream_fft_to_write_read, i32 16, i32 31" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:50]   --->   Operation 23 'partselect' 'trunc_ln50_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln50_3 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %stream_fft_to_write_read, i32 32, i32 47" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:50]   --->   Operation 24 'partselect' 'trunc_ln50_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln50_4 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %stream_fft_to_write_read, i32 48, i32 63" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:50]   --->   Operation 25 'partselect' 'trunc_ln50_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln50_5 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %stream_fft_to_write_read, i32 64, i32 79" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:50]   --->   Operation 26 'partselect' 'trunc_ln50_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln50_6 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %stream_fft_to_write_read, i32 80, i32 95" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:50]   --->   Operation 27 'partselect' 'trunc_ln50_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln50_7 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %stream_fft_to_write_read, i32 96, i32 111" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:50]   --->   Operation 28 'partselect' 'trunc_ln50_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln50_8 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %stream_fft_to_write_read, i32 112, i32 127" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:50]   --->   Operation 29 'partselect' 'trunc_ln50_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%packed_val = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %pack_i, i16 %trunc_ln50_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:53]   --->   Operation 30 'bitconcatenate' 'packed_val' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.00ns)   --->   "%write_ln54 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %dout_data_0, i32 %packed_val" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:54]   --->   Operation 31 'write' 'write_ln54' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%packed_val_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln50_3, i16 %trunc_ln50_4" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:57]   --->   Operation 32 'bitconcatenate' 'packed_val_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.00ns)   --->   "%write_ln58 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %dout_data_1, i32 %packed_val_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:58]   --->   Operation 33 'write' 'write_ln58' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%packed_val_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln50_5, i16 %trunc_ln50_6" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:61]   --->   Operation 34 'bitconcatenate' 'packed_val_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.00ns)   --->   "%write_ln62 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %dout_data_2, i32 %packed_val_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:62]   --->   Operation 35 'write' 'write_ln62' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%packed_val_3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln50_7, i16 %trunc_ln50_8" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:65]   --->   Operation 36 'bitconcatenate' 'packed_val_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.00ns)   --->   "%write_ln66 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %dout_data_3, i32 %packed_val_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:66]   --->   Operation 37 'write' 'write_ln66' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln47 = br void %for.inc" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:47]   --->   Operation 38 'br' 'br_ln47' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.078ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln47', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:47) of constant 0 on local variable 'i', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:47 [12]  (1.298 ns)
	'load' operation 11 bit ('i', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:47) on local variable 'i', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:47 [15]  (0.000 ns)
	'add' operation 11 bit ('i', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:47) [17]  (1.482 ns)
	'store' operation 0 bit ('store_ln47', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:47) of variable 'i', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:47 on local variable 'i', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:47 [40]  (1.298 ns)

 <State 2>: 4.333ns
The critical path consists of the following:
	fifo read operation ('stream_fft_to_write_read', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:50) on port 'stream_fft_to_write' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:50) [23]  (3.333 ns)
	axis write operation ('write_ln54', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:54) on port 'dout_data_0' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:54) [33]  (1.000 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
