Nathan Binkert , Bradford Beckmann , Gabriel Black , Steven K. Reinhardt , Ali Saidi , Arkaprava Basu , Joel Hestness , Derek R. Hower , Tushar Krishna , Somayeh Sardashti , Rathijit Sen , Korey Sewell , Muhammad Shoaib , Nilay Vaish , Mark D. Hill , David A. Wood, The gem5 simulator, ACM SIGARCH Computer Architecture News, v.39 n.2, May 2011[doi>10.1145/2024716.2024718]
Xiangyu Dong , Xiaoxia Wu , Guangyu Sun , Yuan Xie , Helen Li , Yiran Chen, Circuit and microarchitecture evaluation of 3D stacking magnetic RAM (MRAM) as a universal memory replacement, Proceedings of the 45th annual Design Automation Conference, June 08-13, 2008, Anaheim, California[doi>10.1145/1391469.1391610]
Xiangyu Dong, Cong Xu, Yuan Xie, and Norm Jouppi. 2012. NVSim: A circuit-level performance, energy, and area model for emerging non-volatile memory. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 31, 0 (2012).
A. Driskill-Smith. 2011. Latest advances and future prospects of STT-RAM. In NVMW.
Saurabh Gupta , Hongliang Gao , Huiyang Zhou, Adaptive Cache Bypassing for Inclusive Last Level Caches, Proceedings of the 2013 IEEE 27th International Symposium on Parallel and Distributed Processing, p.1243-1253, May 20-24, 2013[doi>10.1109/IPDPS.2013.16]
Aamer Jaleel , Kevin B. Theobald , Simon C. Steely, Jr. , Joel Emer, High performance cache replacement using re-reference interval prediction (RRIP), Proceedings of the 37th annual international symposium on Computer architecture, June 19-23, 2010, Saint-Malo, France[doi>10.1145/1815961.1815971]
T. Kawahara and others. 2007. 2Mb spin-transfer torque RAM (SPRAM) with bit-by-bit bidirectional current write and parallelizing-direction current read. In ISSCC.
Chris H. Kim , Jae-Joon Kim , Saibal Mukhopadhyay , Kaushik Roy, A forward body-biased low-leakage SRAM cache: device and architecture considerations, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea[doi>10.1145/871506.871511]
Seongbeom Kim , Dhruba Chandra , Yan Solihin, Fair Cache Sharing and Partitioning in a Chip Multiprocessor Architecture, Proceedings of the 13th International Conference on Parallel Architectures and Compilation Techniques, p.111-122, September 29-October 03, 2004[doi>10.1109/PACT.2004.15]
David Kroft, Lockup-free instruction fetch/prefetch cache organization, Proceedings of the 8th annual symposium on Computer Architecture, p.81-87, May 12-14, 1981, Minneapolis, Minnesota, USA
T. M. Maffitt , J. K. DeBrosse , J. A. Gabric , E. T. Gow , M. C. Lamorey , J. S. Parenteau , D. R. Willmott , M. A. Wood , W. J. Gallagher, Design considerations for MRAM, IBM Journal of Research and Development, v.50 n.1, p.25-39, January 2006[doi>10.1147/rd.501.0025]
Kumiko Nomura, Keiko Abe, Hiroaki Yoda, and Shinobu Fujita. 2011. Ultra low power processor using perpendicular-STTMRAM/SRAM based hybrid cache toward next generation normally-off computers. In MMM.
Moinuddin K. Qureshi , Yale N. Patt, Utility-Based Cache Partitioning: A Low-Overhead, High-Performance, Runtime Mechanism to Partition Shared Caches, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.423-432, December 09-13, 2006[doi>10.1109/MICRO.2006.49]
Hari M. Rao and Jung Pill Kim. Multi-port non-volatile memory that includes a resistive memory element. U.S. Patent Application 13/772,411.
Clinton W. Smullen , Vidyabhushan Mohan , Anurag Nigam , Sudhanva Gurumurthi , Mircea R. Stan, Relaxing non-volatility for fast and energy-efficient STT-RAM caches, Proceedings of the 2011 IEEE 17th International Symposium on High Performance Computer Architecture, p.50-61, February 12-16, 2011
SPEC CPU. 2006. SPEC CPU2006. Retrieved from http://www.spec.org/cpu2006/.
Shekhar Srikantaiah , Mahmut Kandemir , Qian Wang, SHARP control: controlled shared cache management in chip multiprocessors, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669177]
Sun Guangyu, Xiangyu Dong, Yuan Xie, Jian Li, and Yiran Chen. 2009. A novel architecture of the 3D stacked MRAM L2 cache for CMPs. In High Performance Computer Architecture. 239--249.
Zhenyu Sun , Xiuyuan Bi , Hai (Helen) Li , Weng-Fai Wong , Zhong-Liang Ong , Xiaochun Zhu , Wenqing Wu, Multi retention level STT-RAM cache designs with a dynamic refresh scheme, Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture, December 03-07, 2011, Porto Alegre, Brazil[doi>10.1145/2155620.2155659]
Shyamkumar Thoziyoor , Jung Ho Ahn , Matteo Monchiero , Jay B. Brockman , Norman P. Jouppi, A Comprehensive Memory Modeling Tool and Its Application to the Design and Analysis of Future Memory Hierarchies, Proceedings of the 35th Annual International Symposium on Computer Architecture, p.51-62, June 21-25, 2008[doi>10.1109/ISCA.2008.16]
Kenji Tsuchida, Tsuneo Inaba, Katsuyuki Fujita, Yoshihiro Ueda, Takafumi Shimizu, Yoshiaki Asao, Takeshi Kajiyama, Masayoshi Iwayama, Kuniaki Sugiura, Sumio Ikegawa, Tatsuya Kishi, Tadashi Kai, Minoru Amano, Naoharu Shimomura, Hiroaki Yoda, and Yohji Watanabe. 2010. A 64Mb MRAM with clamped-reference and adequate-reference schemes. 2010. In International Solid-State Circuits Conference Digest of Technical Papers (ISSCC). 258--259.
Yuejian Xie , Gabriel H. Loh, PIPP: promotion/insertion pseudo-partitioning of multi-core shared caches, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555778]
Wei Xu , Hongbin Sun , Xiaobin Wang , Yiran Chen , Tong Zhang, Design of last-level on-chip cache using spin-torque transfer RAM (STT RAM), IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.19 n.3, p.483-493, March 2011[doi>10.1109/TVLSI.2009.2035509]
Ping Zhou , Bo Zhao , Jun Yang , Youtao Zhang, Energy reduction for STT-RAM using early write termination, Proceedings of the 2009 International Conference on Computer-Aided Design, November 02-05, 2009, San Jose, California[doi>10.1145/1687399.1687448]
