INFO-FLOW: Workspace /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1 opened at Sat Dec 02 00:50:20 PST 2023
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command       ap_part_info done; 0.31 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         license_isbetapart xcu250 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.13 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.49 sec.
Execute     config_schedule -enable_dsp_full_reg=false 
Execute     create_clock -period 5 -name default 
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     set_clock_uncertainty 12.5% default 
Execute       get_clock_period -default -name=default 
Execute       config_clock -quiet -name default -uncertainty 0.625 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         is_encrypted firmware/myproject.cpp 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/home/xilinx/Vivado/2019.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/xilinx/Vivado/2019.1/common/technology/autopilot" -I "/home/xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /home/xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/xilinx/Vivado/2019.1/common/technology/autopilot -I /home/xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command         clang done; 0.71 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /home/xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.68 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/home/xilinx/Vivado/2019.1/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/xilinx/Vivado/2019.1/common/technology/autopilot" -I "/home/xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /home/xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/xilinx/Vivado/2019.1/common/technology/autopilot -I /home/xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/useless.bc
ERROR: [HLS 200-70] Compilation errors found: In file included from firmware/myproject.cpp:1:
firmware/myproject.cpp:35:2: error: no matching function for call to 'separable_conv_2d_cl'
 nnet::separable_conv_2d_cl<input_t, q_separable_conv2d_dw_out_t, result_t, config2>(q_input_1, layer2_out, d2, p2, z2, b2);
 ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
firmware/nnet_utils/nnet_sepconv2d_stream.h:122:6: note: candidate function [with data_T = ap_fixed<12, 11, 5, 3, 0>, dw_res_T = ap_fixed<16, 6, 5, 3, 0>, res_T = ap_fixed<16, 6, 5, 3, 0>, CONFIG_T = config2] not viable: no known conversion from 'input_t *' (aka 'ap_fixed<12, 11> *') to 'hls::stream<ap_fixed<12, 11, 5, 3, 0> > &' for 1st argument; 
void separable_conv_2d_cl(hls::stream<data_T> &data, hls::stream<res_T> &res,
     ^
firmware/nnet_utils/nnet_sepconv2d.h:58:6: note: candidate template ignored: substitution failure [with data_T = ap_fixed<12, 11, 5, 3, 0>, dw_res_T = ap_fixed<16, 6, 5, 3, 0>, res_T = ap_fixed<16, 6, 5, 3, 0>, CONFIG_T = config2]
void separable_conv_2d_cl(
     ^
1 error generated.
Command         clang done; error code: 2; 0.99 sec.
Command       elaborate done; error code: 2; 2.4 sec.
Command     csynth_design done; error code: 2; 2.41 sec.
Command   ap_source done; error code: 1; 3.1 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1 opened at Sat Dec 02 01:02:47 PST 2023
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       config_clock -quiet -name default -uncertainty 0.625 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 0.31 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           license_isbetapart xcu250 
Command           license_isbetapart done; error code: 1; 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.16 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 0.51 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=80 
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
Execute       config_schedule -enable_dsp_full_reg=0 
Command     open_solution done; 0.69 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         license_isbetapart xcu250 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.13 sec.
Execute     config_schedule -enable_dsp_full_reg=false 
Execute     create_clock -period 5 -name default 
Execute     set_clock_uncertainty 12.5% default 
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         is_encrypted firmware/myproject.cpp 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/home/xilinx/Vivado/2019.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/xilinx/Vivado/2019.1/common/technology/autopilot" -I "/home/xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /home/xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/xilinx/Vivado/2019.1/common/technology/autopilot -I /home/xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command         clang done; 0.72 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /home/xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.75 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/home/xilinx/Vivado/2019.1/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/xilinx/Vivado/2019.1/common/technology/autopilot" -I "/home/xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /home/xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/xilinx/Vivado/2019.1/common/technology/autopilot -I /home/xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/useless.bc
Command         clang done; 1.02 sec.
INFO-FLOW: Done: GCC PP time: 2.5 seconds per iteration
Execute         source /home/xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /home/xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /home/xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.59 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.57 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /home/xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 0.49 sec.
Execute         source /home/xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /home/xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:33:80
Execute         send_msg_by_id WARNING @200-471@%s%s 1 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file firmware/myproject.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /home/xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 1.23 sec.
Execute           ap_eval exec -ignorestderr /home/xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.out.log 2> /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 0.54 sec.
Command         tidy_31 done; 1.8 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 3 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /home/xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.19 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /home/xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/xilinx/Vivado/2019.1/common/technology/autopilot" -I "/home/xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bc" 
INFO-FLOW: exec /home/xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/xilinx/Vivado/2019.1/common/technology/autopilot -I /home/xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bc
Command         clang done; 1.1 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.g.bc -hls-opt -except-internalize myproject -L/home/xilinx/Vivado/2019.1/lnx64/lib -lhlsm -lhlsmc++ -o /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 0.38 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1054.570 ; gain = 134.191 ; free physical = 4455 ; free virtual = 39507
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1054.570 ; gain = 134.191 ; free physical = 4455 ; free virtual = 39507
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Execute           llvm-ld /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/home/xilinx/Vivado/2019.1/lnx64/lib -lfloatconversion -o /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 0.37 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (firmware/nnet_utils/nnet_conv2d.h:75) in function 'void nnet::pointwise_conv_2d_latency_cl<ap_fixed<12, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>(FORWARD_REFERENCE*, FORWARD_REFERENCE*, FORWARD_REFERENCE::weight_t*, FORWARD_REFERENCE::bias_t*)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'nnet::pointwise_conv_2d_latency_cl<ap_fixed<12, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' into 'nnet::pointwise_conv_2d_cl<ap_fixed<12, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (firmware/nnet_utils/nnet_conv2d.h:101).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1054.570 ; gain = 134.191 ; free physical = 4448 ; free virtual = 39501
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1054.570 ; gain = 134.191 ; free physical = 4444 ; free virtual = 39498
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d.h:68) in function 'nnet::pointwise_conv_2d_cl<ap_fixed<12, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (firmware/nnet_utils/nnet_conv2d.h:70) in function 'nnet::pointwise_conv_2d_cl<ap_fixed<12, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (firmware/nnet_utils/nnet_conv2d.h:72) in function 'nnet::pointwise_conv_2d_cl<ap_fixed<12, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' completely with a factor of 2.
INFO: [XFORM 203-131] Reshaping array 'q_input_1.V' (firmware/myproject.cpp:7) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer4_out.V' (firmware/myproject.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b4.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'w4.V'  in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'layer4_out.V' (firmware/myproject.cpp:8) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_conv2d.h:82:17), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-712] Applying dataflow to function 'myproject', detected/extracted 1 process function(s): 
	 'nnet::pointwise_conv_2d_cl<ap_fixed<12, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>'.
Command           transform done; 0.17 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1054.570 ; gain = 134.191 ; free physical = 4421 ; free virtual = 39477
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.2.bc -o /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-631] Renaming function 'nnet::pointwise_conv_2d_cl<ap_fixed<12, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' to 'pointwise_conv_2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config4>' (firmware/nnet_utils/nnet_conv2d.h:68:43)
Command           transform done; 0.24 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1118.570 ; gain = 198.191 ; free physical = 4409 ; free virtual = 39465
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 1.09 sec.
Command       elaborate done; 10.32 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'myproject' ...
Execute         ap_set_top_model myproject 
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv_2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config4>' to 'pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config4_s'.
Execute         get_model_list myproject -filter all-wo-channel -topdown 
Execute         preproc_iomode -model myproject 
Execute         preproc_iomode -model pointwise_conv_2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config4> 
Execute         get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Model list for configure: pointwise_conv_2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config4> myproject
INFO-FLOW: Configuring Module : pointwise_conv_2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config4> ...
Execute         set_default_model pointwise_conv_2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config4> 
Execute         apply_spec_resource_limit pointwise_conv_2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config4> 
INFO-FLOW: Configuring Module : myproject ...
Execute         set_default_model myproject 
Execute         apply_spec_resource_limit myproject 
INFO-FLOW: Model list for preprocess: pointwise_conv_2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config4> myproject
INFO-FLOW: Preprocessing Module: pointwise_conv_2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config4> ...
Execute         set_default_model pointwise_conv_2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config4> 
Execute         cdfg_preprocess -model pointwise_conv_2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config4> 
Execute         rtl_gen_preprocess pointwise_conv_2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config4> 
INFO-FLOW: Preprocessing Module: myproject ...
Execute         set_default_model myproject 
Execute         cdfg_preprocess -model myproject 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Model list for synthesis: pointwise_conv_2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config4> myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pointwise_conv_2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config4> 
Execute         schedule -model pointwise_conv_2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config4> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.53 seconds; current allocated memory: 133.106 MB.
Execute         syn_report -verbosereport -o /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config4_s.verbose.sched.rpt 
Execute         db_write -o /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config4_s.sched.adb -f 
INFO-FLOW: Finish scheduling pointwise_conv_2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config4>.
Execute         set_default_model pointwise_conv_2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config4> 
Execute         bind -model pointwise_conv_2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config4> 
BIND OPTION: model=pointwise_conv_2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config4>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 126.797 MB.
Execute         syn_report -verbosereport -o /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config4_s.verbose.bind.rpt 
Execute         db_write -o /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config4_s.bind.adb -f 
INFO-FLOW: Finish binding pointwise_conv_2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config4>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model myproject 
Execute         schedule -model myproject 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 126.948 MB.
Execute         syn_report -verbosereport -o /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.verbose.sched.rpt 
Execute         db_write -o /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.sched.adb -f 
INFO-FLOW: Finish scheduling myproject.
Execute         set_default_model myproject 
Execute         bind -model myproject 
BIND OPTION: model=myproject
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 127.215 MB.
Execute         syn_report -verbosereport -o /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.verbose.bind.rpt 
Execute         db_write -o /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bind.adb -f 
INFO-FLOW: Finish binding myproject.
Execute         get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess pointwise_conv_2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config4> 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Model list for RTL generation: pointwise_conv_2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config4> myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model pointwise_conv_2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config4> -vendor xilinx -mg_file /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config4_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config4_s'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 128.242 MB.
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl pointwise_conv_2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config4> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/syn/systemc/pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config4_s -synmodules pointwise_conv_2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config4> myproject 
Execute         gen_rtl pointwise_conv_2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config4> -style xilinx -f -lang vhdl -o /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config4_s 
Execute         gen_rtl pointwise_conv_2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config4> -style xilinx -f -lang vlog -o /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/syn/verilog/pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config4_s 
Execute         syn_report -csynth -model pointwise_conv_2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config4> -o /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/syn/report/pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_csynth.rpt 
Execute         syn_report -rtlxml -model pointwise_conv_2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config4> -o /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/syn/report/pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_csynth.xml 
Execute         syn_report -verbosereport -model pointwise_conv_2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config4> -o /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config4_s.verbose.rpt 
Execute         db_write -model pointwise_conv_2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config4> -f -o /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config4_s.adb 
Execute         gen_tb_info pointwise_conv_2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config4> -p /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config4_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model myproject -vendor xilinx -mg_file /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/q_input_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_2_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_3_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_4_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_5_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_6_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_7_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_8_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_9_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_10_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_11_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_12_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_13_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_14_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_15_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_16_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_17_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_18_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_19_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_20_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_21_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_22_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_23_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_24_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_25_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_26_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_27_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_28_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_29_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_30_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_31_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_32_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_33_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_34_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_35_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_36_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_37_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_38_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_39_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_40_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_41_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_42_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_43_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_44_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_45_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_46_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_47_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_48_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_49_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_50_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_51_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_52_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_53_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_54_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_55_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_56_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_57_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_58_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_59_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
Command         create_rtl_model done; 0.83 sec.
INFO: [HLS 200-111]  Elapsed time: 1.06 seconds; current allocated memory: 132.261 MB.
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl myproject -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/syn/systemc/myproject -synmodules pointwise_conv_2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config4> myproject 
Execute         gen_rtl myproject -istop -style xilinx -f -lang vhdl -o /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject 
Execute         gen_rtl myproject -istop -style xilinx -f -lang vlog -o /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/syn/verilog/myproject 
Execute         syn_report -csynth -model myproject -o /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/syn/report/myproject_csynth.rpt 
Execute         syn_report -rtlxml -model myproject -o /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/syn/report/myproject_csynth.xml 
Execute         syn_report -verbosereport -model myproject -o /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.verbose.rpt 
Execute         db_write -model myproject -f -o /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.adb 
Execute         gen_tb_info myproject -p /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject 
Execute         export_constraint_db -f -tool general -o /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         syn_report -designview -model myproject -o /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.design.xml 
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model myproject -o /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model myproject -o /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks myproject 
Execute         get_config_export -vivado_clock 
Execute         sc_get_portdomain myproject 
INFO-FLOW: Model list for RTL component generation: pointwise_conv_2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config4> myproject
INFO-FLOW: Handling components in module [pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config4_s] ... 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config4_s.compgen.tcl 
INFO-FLOW: Handling components in module [myproject] ... 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: Append model pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config4_s
INFO-FLOW: Append model myproject
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config4_s myproject
INFO-FLOW: To file: write model pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config4_s
INFO-FLOW: To file: write model myproject
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /home/xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config4_s.compgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /home/xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config4_s.compgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config4_s.compgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config4_s.compgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=124
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=61
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=2 #gSsdmPorts=124
Execute         source /home/xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_export -xo 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.dataonly.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         sc_get_clocks myproject 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config4_s.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1118.570 ; gain = 198.191 ; free physical = 4377 ; free virtual = 39437
INFO: [VHDL 208-304] Generating VHDL RTL for myproject.
INFO: [VLOG 209-307] Generating Verilog RTL for myproject.
Command       autosyn done; 2.61 sec.
Command     csynth_design done; 12.94 sec.
Execute     cleanup_all 
INFO-FLOW: Workspace /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1 opened at Sat Dec 02 01:04:20 PST 2023
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       config_clock -quiet -name default -uncertainty 0.625 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 0.3 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           license_isbetapart xcu250 
Command           license_isbetapart done; error code: 1; 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.14 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 0.49 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=80 
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
Execute       config_schedule -enable_dsp_full_reg=0 
Command     open_solution done; 0.62 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         license_isbetapart xcu250 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.13 sec.
Execute     config_schedule -enable_dsp_full_reg=false 
Execute     create_clock -period 5 -name default 
Execute     set_clock_uncertainty 12.5% default 
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         is_encrypted firmware/myproject.cpp 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/home/xilinx/Vivado/2019.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/xilinx/Vivado/2019.1/common/technology/autopilot" -I "/home/xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /home/xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/xilinx/Vivado/2019.1/common/technology/autopilot -I /home/xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command         clang done; 0.72 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /home/xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.68 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/home/xilinx/Vivado/2019.1/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/xilinx/Vivado/2019.1/common/technology/autopilot" -I "/home/xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /home/xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/xilinx/Vivado/2019.1/common/technology/autopilot -I /home/xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/useless.bc
ERROR: [HLS 200-70] Compilation errors found: In file included from firmware/myproject.cpp:1:
firmware/myproject.cpp:35:2: error: no matching function for call to 'separable_conv_2d_cl'
 nnet::separable_conv_2d_cl<input_t, q_separable_conv2d_dw_out_t, result_t, config2>(q_input_1, layer2_out, d2, p2, z2, b2);
 ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
firmware/nnet_utils/nnet_sepconv2d_stream.h:122:6: note: candidate function [with data_T = ap_fixed<12, 11, 5, 3, 0>, dw_res_T = ap_fixed<16, 6, 5, 3, 0>, res_T = ap_fixed<16, 6, 5, 3, 0>, CONFIG_T = config2] not viable: no known conversion from 'input_t *' (aka 'ap_fixed<12, 11> *') to 'hls::stream<ap_fixed<12, 11, 5, 3, 0> > &' for 1st argument; 
void separable_conv_2d_cl(hls::stream<data_T> &data, hls::stream<res_T> &res,
     ^
firmware/nnet_utils/nnet_sepconv2d.h:58:6: note: candidate template ignored: substitution failure [with data_T = ap_fixed<12, 11, 5, 3, 0>, dw_res_T = ap_fixed<16, 6, 5, 3, 0>, res_T = ap_fixed<16, 6, 5, 3, 0>, CONFIG_T = config2]
void separable_conv_2d_cl(
     ^
1 error generated.
Command         clang done; error code: 2; 0.99 sec.
Command       elaborate done; error code: 2; 2.43 sec.
Command     csynth_design done; error code: 2; 2.44 sec.
Command   ap_source done; error code: 1; 3.31 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1 opened at Sat Dec 02 01:11:47 PST 2023
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       config_clock -quiet -name default -uncertainty 0.625 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 0.3 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           license_isbetapart xcu250 
Command           license_isbetapart done; error code: 1; 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.15 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 0.5 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=80 
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
Execute       config_schedule -enable_dsp_full_reg=0 
Command     open_solution done; 0.63 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         license_isbetapart xcu250 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.13 sec.
Execute     config_schedule -enable_dsp_full_reg=false 
Execute     create_clock -period 5 -name default 
Execute     set_clock_uncertainty 12.5% default 
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         is_encrypted firmware/myproject.cpp 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/home/xilinx/Vivado/2019.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/xilinx/Vivado/2019.1/common/technology/autopilot" -I "/home/xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /home/xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/xilinx/Vivado/2019.1/common/technology/autopilot -I /home/xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command         clang done; 0.72 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /home/xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.69 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/home/xilinx/Vivado/2019.1/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/xilinx/Vivado/2019.1/common/technology/autopilot" -I "/home/xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /home/xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/xilinx/Vivado/2019.1/common/technology/autopilot -I /home/xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/useless.bc
ERROR: [HLS 200-70] Compilation errors found: In file included from firmware/myproject.cpp:1:
firmware/myproject.cpp:35:2: error: no matching function for call to 'separable_conv_2d_cl'
 nnet::separable_conv_2d_cl<input_t, separable_conv2d_dw_out_t, result_t, config2>(input_1, layer2_out, d2, p2, z2, b2);
 ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
firmware/nnet_utils/nnet_sepconv2d_stream.h:122:6: note: candidate function [with data_T = ap_fixed<16, 6, 5, 3, 0>, dw_res_T = ap_fixed<16, 6, 5, 3, 0>, res_T = ap_fixed<16, 6, 5, 3, 0>, CONFIG_T = config2] not viable: no known conversion from 'input_t *' (aka 'ap_fixed<16, 6> *') to 'hls::stream<ap_fixed<16, 6, 5, 3, 0> > &' for 1st argument; 
void separable_conv_2d_cl(hls::stream<data_T> &data, hls::stream<res_T> &res,
     ^
firmware/nnet_utils/nnet_sepconv2d.h:58:6: note: candidate template ignored: substitution failure [with data_T = ap_fixed<16, 6, 5, 3, 0>, dw_res_T = ap_fixed<16, 6, 5, 3, 0>, res_T = ap_fixed<16, 6, 5, 3, 0>, CONFIG_T = config2]
void separable_conv_2d_cl(
     ^
1 error generated.
Command         clang done; error code: 2; 0.98 sec.
Command       elaborate done; error code: 2; 2.48 sec.
Command     csynth_design done; error code: 2; 2.49 sec.
Command   ap_source done; error code: 1; 3.38 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1 opened at Mon Dec 04 14:08:43 PST 2023
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       config_clock -quiet -name default -uncertainty 0.625 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 0.3 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           license_isbetapart xcu250 
Command           license_isbetapart done; error code: 1; 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.16 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 0.5 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=80 
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
Execute       config_schedule -enable_dsp_full_reg=0 
Command     open_solution done; 0.81 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         license_isbetapart xcu250 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.13 sec.
Execute     config_schedule -enable_dsp_full_reg=false 
Execute     create_clock -period 5 -name default 
Execute     set_clock_uncertainty 12.5% default 
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         is_encrypted firmware/myproject.cpp 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/home/xilinx/Vivado/2019.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/xilinx/Vivado/2019.1/common/technology/autopilot" -I "/home/xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /home/xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/xilinx/Vivado/2019.1/common/technology/autopilot -I /home/xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command         clang done; 0.72 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /home/xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.67 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/home/xilinx/Vivado/2019.1/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/xilinx/Vivado/2019.1/common/technology/autopilot" -I "/home/xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /home/xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/xilinx/Vivado/2019.1/common/technology/autopilot -I /home/xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/useless.bc
ERROR: [HLS 200-70] Compilation errors found: In file included from firmware/myproject.cpp:1:
firmware/myproject.cpp:35:2: error: no matching function for call to 'separable_conv_2d_cl'
 nnet::separable_conv_2d_cl<input_t, q_separable_conv2d_dw_out_t, result_t, config2>(q_input_1, layer2_out, d2, p2, z2, b2);
 ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
firmware/nnet_utils/nnet_sepconv2d_stream.h:122:6: note: candidate function [with data_T = ap_fixed<12, 11, 5, 3, 0>, dw_res_T = ap_fixed<16, 6, 5, 3, 0>, res_T = ap_fixed<16, 6, 5, 3, 0>, CONFIG_T = config2] not viable: no known conversion from 'input_t *' (aka 'ap_fixed<12, 11> *') to 'hls::stream<ap_fixed<12, 11, 5, 3, 0> > &' for 1st argument; 
void separable_conv_2d_cl(hls::stream<data_T> &data, hls::stream<res_T> &res,
     ^
firmware/nnet_utils/nnet_sepconv2d.h:58:6: note: candidate template ignored: substitution failure [with data_T = ap_fixed<12, 11, 5, 3, 0>, dw_res_T = ap_fixed<16, 6, 5, 3, 0>, res_T = ap_fixed<16, 6, 5, 3, 0>, CONFIG_T = config2]
void separable_conv_2d_cl(
     ^
1 error generated.
Command         clang done; error code: 2; 1.01 sec.
Command       elaborate done; error code: 2; 2.41 sec.
Command     csynth_design done; error code: 2; 2.42 sec.
Command   ap_source done; error code: 1; 3.64 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1 opened at Mon Dec 04 15:11:24 PST 2023
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       config_clock -quiet -name default -uncertainty 0.625 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 0.31 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           license_isbetapart xcu250 
Command           license_isbetapart done; error code: 1; 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.15 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 0.51 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=80 
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
Execute       config_schedule -enable_dsp_full_reg=0 
Command     open_solution done; 0.69 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         license_isbetapart xcu250 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.13 sec.
Execute     config_schedule -enable_dsp_full_reg=false 
Execute     create_clock -period 5 -name default 
Execute     set_clock_uncertainty 12.5% default 
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         is_encrypted firmware/myproject.cpp 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/home/xilinx/Vivado/2019.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/xilinx/Vivado/2019.1/common/technology/autopilot" -I "/home/xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /home/xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/xilinx/Vivado/2019.1/common/technology/autopilot -I /home/xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command         clang done; 0.75 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /home/xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.71 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/home/xilinx/Vivado/2019.1/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/xilinx/Vivado/2019.1/common/technology/autopilot" -I "/home/xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /home/xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/xilinx/Vivado/2019.1/common/technology/autopilot -I /home/xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/useless.bc
ERROR: [HLS 200-70] Compilation errors found: In file included from firmware/myproject.cpp:1:
firmware/myproject.cpp:35:2: error: no matching function for call to 'separable_conv_2d_cl'
 nnet::separable_conv_2d_cl<input_t, q_separable_conv2d_dw_out_t, result_t, config2>(q_input_1, layer2_out, d2, p2, z2, b2);
 ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
firmware/nnet_utils/nnet_sepconv2d_stream.h:122:6: note: candidate function [with data_T = ap_fixed<12, 11, 5, 3, 0>, dw_res_T = ap_fixed<16, 6, 5, 3, 0>, res_T = ap_fixed<16, 6, 5, 3, 0>, CONFIG_T = config2] not viable: no known conversion from 'input_t *' (aka 'ap_fixed<12, 11> *') to 'hls::stream<ap_fixed<12, 11, 5, 3, 0> > &' for 1st argument; 
void separable_conv_2d_cl(hls::stream<data_T> &data, hls::stream<res_T> &res,
     ^
firmware/nnet_utils/nnet_sepconv2d.h:58:6: note: candidate template ignored: substitution failure [with data_T = ap_fixed<12, 11, 5, 3, 0>, dw_res_T = ap_fixed<16, 6, 5, 3, 0>, res_T = ap_fixed<16, 6, 5, 3, 0>, CONFIG_T = config2]
void separable_conv_2d_cl(
     ^
1 error generated.
Command         clang done; error code: 2; 1 sec.
Command       elaborate done; error code: 2; 2.48 sec.
Command     csynth_design done; error code: 2; 2.49 sec.
Command   ap_source done; error code: 1; 3.61 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1 opened at Mon Dec 04 15:58:27 PST 2023
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       config_clock -quiet -name default -uncertainty 0.625 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 0.3 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           license_isbetapart xcu250 
Command           license_isbetapart done; error code: 1; 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.15 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 0.5 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=80 
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
Execute       config_schedule -enable_dsp_full_reg=0 
Command     open_solution done; 0.69 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         license_isbetapart xcu250 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.13 sec.
Execute     config_schedule -enable_dsp_full_reg=false 
Execute     create_clock -period 5 -name default 
Execute     set_clock_uncertainty 12.5% default 
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         is_encrypted firmware/myproject.cpp 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/home/xilinx/Vivado/2019.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/xilinx/Vivado/2019.1/common/technology/autopilot" -I "/home/xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /home/xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/xilinx/Vivado/2019.1/common/technology/autopilot -I /home/xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command         clang done; 0.76 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /home/xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.71 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/home/xilinx/Vivado/2019.1/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/xilinx/Vivado/2019.1/common/technology/autopilot" -I "/home/xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /home/xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/xilinx/Vivado/2019.1/common/technology/autopilot -I /home/xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/useless.bc
ERROR: [HLS 200-70] Compilation errors found: In file included from firmware/myproject.cpp:1:
In file included from firmware/myproject.cpp:4:
firmware/parameters.h:57:24: error: no type named 'conv_implementation' in namespace 'nnet'
    static const nnet::conv_implementation implementation = nnet::conv_implementation::linebuffer;
                 ~~~~~~^
firmware/parameters.h:57:67: error: no member named 'conv_implementation' in namespace 'nnet'
    static const nnet::conv_implementation implementation = nnet::conv_implementation::linebuffer;
                                                            ~~~~~~^
firmware/parameters.h:70:38: error: no type named 'scale_index_regular' in namespace 'nnet'
    using scale_index_height = nnet::scale_index_regular<K, S, W>;
                               ~~~~~~^
firmware/parameters.h:70:57: error: expected ';' after alias declaration
    using scale_index_height = nnet::scale_index_regular<K, S, W>;
                                                        ^
                                                        ;
firmware/parameters.h:72:37: error: no type named 'scale_index_regular' in namespace 'nnet'
    using scale_index_width = nnet::scale_index_regular<K, S, W>;
                              ~~~~~~^
firmware/parameters.h:72:56: error: expected ';' after alias declaration
    using scale_index_width = nnet::scale_index_regular<K, S, W>;
                                                       ^
                                                       ;
firmware/parameters.h:112:24: error: no type named 'conv_implementation' in namespace 'nnet'
    static const nnet::conv_implementation implementation = nnet::conv_implementation::linebuffer;
                 ~~~~~~^
firmware/parameters.h:112:67: error: no member named 'conv_implementation' in namespace 'nnet'
    static const nnet::conv_implementation implementation = nnet::conv_implementation::linebuffer;
                                                            ~~~~~~^
firmware/parameters.h:125:38: error: no type named 'scale_index_regular' in namespace 'nnet'
    using scale_index_height = nnet::scale_index_regular<K, S, W>;
                               ~~~~~~^
firmware/parameters.h:125:57: error: expected ';' after alias declaration
    using scale_index_height = nnet::scale_index_regular<K, S, W>;
                                                        ^
                                                        ;
firmware/parameters.h:127:37: error: no type named 'scale_index_regular' in namespace 'nnet'
    using scale_index_width = nnet::scale_index_regular<K, S, W>;
                              ~~~~~~^
firmware/parameters.h:127:56: error: expected ';' after alias declaration
    using scale_index_width = nnet::scale_index_regular<K, S, W>;
                                                       ^
                                                       ;
In file included from firmware/myproject.cpp:1:
firmware/myproject.cpp:35:2: error: no matching function for call to 'separable_conv_2d_cl'
 nnet::separable_conv_2d_cl<input_t, q_separable_conv2d_dw_out_t, result_t, config2>(q_input_1, layer2_out, d2, p2, z2, b2);
 ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
firmware/nnet_utils/nnet_sepconv2d.h:58:6: note: candidate template ignored: substitution failure [with data_T = ap_fixed<12, 11, 5, 3, 0>, dw_res_T = ap_fixed<16, 6, 5, 3, 0>, res_T = ap_fixed<16, 6, 5, 3, 0>, CONFIG_T = config2]
void separable_conv_2d_cl(
     ^
13 errors generated.
Command         clang done; error code: 2; 1.06 sec.
Command       elaborate done; error code: 2; 2.55 sec.
Command     csynth_design done; error code: 2; 2.56 sec.
Command   ap_source done; error code: 1; 3.66 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1 opened at Mon Dec 04 16:08:31 PST 2023
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       config_clock -quiet -name default -uncertainty 0.625 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 0.3 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           license_isbetapart xcu250 
Command           license_isbetapart done; error code: 1; 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.15 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 0.5 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=80 
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
Execute       config_schedule -enable_dsp_full_reg=0 
Command     open_solution done; 0.71 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         license_isbetapart xcu250 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.13 sec.
Execute     config_schedule -enable_dsp_full_reg=false 
Execute     create_clock -period 5 -name default 
Execute     set_clock_uncertainty 12.5% default 
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         is_encrypted firmware/myproject.cpp 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/home/xilinx/Vivado/2019.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/xilinx/Vivado/2019.1/common/technology/autopilot" -I "/home/xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /home/xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/xilinx/Vivado/2019.1/common/technology/autopilot -I /home/xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command         clang done; 0.74 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /home/xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.69 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/home/xilinx/Vivado/2019.1/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/xilinx/Vivado/2019.1/common/technology/autopilot" -I "/home/xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /home/xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/xilinx/Vivado/2019.1/common/technology/autopilot -I /home/xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/useless.bc
ERROR: [HLS 200-70] Compilation errors found: In file included from firmware/myproject.cpp:1:
firmware/myproject.cpp:35:2: error: no matching function for call to 'separable_conv_2d_cl'
 nnet::separable_conv_2d_cl<input_t, q_separable_conv2d_dw_out_t, result_t, config2>(q_input_1, layer2_out, d2, p2, z2, b2);
 ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
firmware/nnet_utils/nnet_sepconv2d.h:63:6: note: candidate template ignored: substitution failure [with data_T = ap_fixed<12, 11, 5, 3, 0>, dw_res_T = ap_fixed<16, 6, 5, 3, 0>, res_T = ap_fixed<16, 6, 5, 3, 0>, CONFIG_T = config2]
void separable_conv_2d_cl(
     ^
1 error generated.
Command         clang done; error code: 2; 1.01 sec.
Command       elaborate done; error code: 2; 2.47 sec.
Command     csynth_design done; error code: 2; 2.48 sec.
Command   ap_source done; error code: 1; 3.53 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1 opened at Wed Dec 06 16:38:34 PST 2023
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       config_clock -quiet -name default -uncertainty 0.625 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 0.3 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           license_isbetapart xcu250 
Command           license_isbetapart done; error code: 1; 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.13 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 0.48 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=80 
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
Execute       config_schedule -enable_dsp_full_reg=0 
Command     open_solution done; 0.67 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         license_isbetapart xcu250 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.12 sec.
Execute     config_schedule -enable_dsp_full_reg=false 
Execute     create_clock -period 5 -name default 
Execute     set_clock_uncertainty 12.5% default 
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         is_encrypted firmware/myproject.cpp 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/home/xilinx/Vivado/2019.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/xilinx/Vivado/2019.1/common/technology/autopilot" -I "/home/xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /home/xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/xilinx/Vivado/2019.1/common/technology/autopilot -I /home/xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command         clang done; 0.73 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /home/xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.75 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/home/xilinx/Vivado/2019.1/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/xilinx/Vivado/2019.1/common/technology/autopilot" -I "/home/xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /home/xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/xilinx/Vivado/2019.1/common/technology/autopilot -I /home/xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/useless.bc
Command         clang done; 1.04 sec.
INFO-FLOW: Done: GCC PP time: 2.5 seconds per iteration
Execute         source /home/xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /home/xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /home/xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.58 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.59 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /home/xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 0.5 sec.
Execute         source /home/xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /home/xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:33:80
Execute         send_msg_by_id WARNING @200-471@%s%s 1 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file firmware/myproject.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /home/xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 1.15 sec.
Execute           ap_eval exec -ignorestderr /home/xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.out.log 2> /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 0.55 sec.
Command         tidy_31 done; 1.72 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 2.9 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /home/xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.14 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /home/xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/xilinx/Vivado/2019.1/common/technology/autopilot" -I "/home/xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bc" 
INFO-FLOW: exec /home/xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/xilinx/Vivado/2019.1/common/technology/autopilot -I /home/xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bc
Command         clang done; 1.09 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.g.bc -hls-opt -except-internalize myproject -L/home/xilinx/Vivado/2019.1/lnx64/lib -lhlsm -lhlsmc++ -o /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 0.39 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1054.570 ; gain = 134.191 ; free physical = 4642 ; free virtual = 40933
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1054.570 ; gain = 134.191 ; free physical = 4642 ; free virtual = 40932
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Execute           llvm-ld /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/home/xilinx/Vivado/2019.1/lnx64/lib -lfloatconversion -o /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 0.38 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (firmware/nnet_utils/nnet_conv2d.h:75) in function 'void nnet::pointwise_conv_2d_latency_cl<ap_fixed<12, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>(FORWARD_REFERENCE*, FORWARD_REFERENCE*, FORWARD_REFERENCE::weight_t*, FORWARD_REFERENCE::bias_t*)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'nnet::pointwise_conv_2d_latency_cl<ap_fixed<12, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' into 'nnet::pointwise_conv_2d_cl<ap_fixed<12, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (firmware/nnet_utils/nnet_conv2d.h:101).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1054.570 ; gain = 134.191 ; free physical = 4638 ; free virtual = 40929
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1054.570 ; gain = 134.191 ; free physical = 4631 ; free virtual = 40922
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d.h:68) in function 'nnet::pointwise_conv_2d_cl<ap_fixed<12, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (firmware/nnet_utils/nnet_conv2d.h:70) in function 'nnet::pointwise_conv_2d_cl<ap_fixed<12, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (firmware/nnet_utils/nnet_conv2d.h:72) in function 'nnet::pointwise_conv_2d_cl<ap_fixed<12, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' completely with a factor of 2.
INFO: [XFORM 203-131] Reshaping array 'q_input_1.V' (firmware/myproject.cpp:7) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer4_out.V' (firmware/myproject.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b4.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'w4.V'  in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'layer4_out.V' (firmware/myproject.cpp:8) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_conv2d.h:82:17), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-712] Applying dataflow to function 'myproject', detected/extracted 1 process function(s): 
	 'nnet::pointwise_conv_2d_cl<ap_fixed<12, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>'.
Command           transform done; 0.17 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1054.570 ; gain = 134.191 ; free physical = 4609 ; free virtual = 40900
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.2.bc -o /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-631] Renaming function 'nnet::pointwise_conv_2d_cl<ap_fixed<12, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' to 'pointwise_conv_2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config4>' (firmware/nnet_utils/nnet_conv2d.h:68:43)
Command           transform done; 0.25 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1118.570 ; gain = 198.191 ; free physical = 4597 ; free virtual = 40888
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 1.06 sec.
Command       elaborate done; 10.09 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'myproject' ...
Execute         ap_set_top_model myproject 
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv_2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config4>' to 'pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config4_s'.
Execute         get_model_list myproject -filter all-wo-channel -topdown 
Execute         preproc_iomode -model myproject 
Execute         preproc_iomode -model pointwise_conv_2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config4> 
Execute         get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Model list for configure: pointwise_conv_2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config4> myproject
INFO-FLOW: Configuring Module : pointwise_conv_2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config4> ...
Execute         set_default_model pointwise_conv_2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config4> 
Execute         apply_spec_resource_limit pointwise_conv_2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config4> 
INFO-FLOW: Configuring Module : myproject ...
Execute         set_default_model myproject 
Execute         apply_spec_resource_limit myproject 
INFO-FLOW: Model list for preprocess: pointwise_conv_2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config4> myproject
INFO-FLOW: Preprocessing Module: pointwise_conv_2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config4> ...
Execute         set_default_model pointwise_conv_2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config4> 
Execute         cdfg_preprocess -model pointwise_conv_2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config4> 
Execute         rtl_gen_preprocess pointwise_conv_2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config4> 
INFO-FLOW: Preprocessing Module: myproject ...
Execute         set_default_model myproject 
Execute         cdfg_preprocess -model myproject 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Model list for synthesis: pointwise_conv_2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config4> myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pointwise_conv_2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config4> 
Execute         schedule -model pointwise_conv_2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config4> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.25 seconds; current allocated memory: 133.125 MB.
Execute         syn_report -verbosereport -o /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config4_s.verbose.sched.rpt 
Execute         db_write -o /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config4_s.sched.adb -f 
Command         db_write done; 0.2 sec.
INFO-FLOW: Finish scheduling pointwise_conv_2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config4>.
Execute         set_default_model pointwise_conv_2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config4> 
Execute         bind -model pointwise_conv_2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config4> 
BIND OPTION: model=pointwise_conv_2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config4>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 126.801 MB.
Execute         syn_report -verbosereport -o /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config4_s.verbose.bind.rpt 
Execute         db_write -o /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config4_s.bind.adb -f 
INFO-FLOW: Finish binding pointwise_conv_2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config4>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model myproject 
Execute         schedule -model myproject 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 126.968 MB.
Execute         syn_report -verbosereport -o /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.verbose.sched.rpt 
Execute         db_write -o /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.sched.adb -f 
INFO-FLOW: Finish scheduling myproject.
Execute         set_default_model myproject 
Execute         bind -model myproject 
BIND OPTION: model=myproject
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 127.236 MB.
Execute         syn_report -verbosereport -o /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.verbose.bind.rpt 
Execute         db_write -o /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bind.adb -f 
INFO-FLOW: Finish binding myproject.
Execute         get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess pointwise_conv_2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config4> 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Model list for RTL generation: pointwise_conv_2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config4> myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model pointwise_conv_2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config4> -vendor xilinx -mg_file /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config4_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config4_s'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 128.260 MB.
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl pointwise_conv_2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config4> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/syn/systemc/pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config4_s -synmodules pointwise_conv_2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config4> myproject 
Execute         gen_rtl pointwise_conv_2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config4> -style xilinx -f -lang vhdl -o /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config4_s 
Execute         gen_rtl pointwise_conv_2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config4> -style xilinx -f -lang vlog -o /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/syn/verilog/pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config4_s 
Execute         syn_report -csynth -model pointwise_conv_2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config4> -o /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/syn/report/pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_csynth.rpt 
Execute         syn_report -rtlxml -model pointwise_conv_2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config4> -o /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/syn/report/pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_csynth.xml 
Execute         syn_report -verbosereport -model pointwise_conv_2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config4> -o /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config4_s.verbose.rpt 
Execute         db_write -model pointwise_conv_2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config4> -f -o /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config4_s.adb 
Command         db_write done; 0.11 sec.
Execute         gen_tb_info pointwise_conv_2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config4> -p /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config4_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model myproject -vendor xilinx -mg_file /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/q_input_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_2_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_3_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_4_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_5_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_6_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_7_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_8_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_9_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_10_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_11_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_12_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_13_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_14_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_15_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_16_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_17_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_18_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_19_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_20_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_21_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_22_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_23_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_24_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_25_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_26_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_27_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_28_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_29_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_30_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_31_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_32_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_33_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_34_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_35_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_36_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_37_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_38_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_39_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_40_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_41_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_42_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_43_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_44_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_45_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_46_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_47_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_48_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_49_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_50_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_51_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_52_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_53_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_54_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_55_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_56_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_57_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_58_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer4_out_59_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
Command         create_rtl_model done; 0.49 sec.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 132.265 MB.
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl myproject -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/syn/systemc/myproject -synmodules pointwise_conv_2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config4> myproject 
Execute         gen_rtl myproject -istop -style xilinx -f -lang vhdl -o /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject 
Execute         gen_rtl myproject -istop -style xilinx -f -lang vlog -o /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/syn/verilog/myproject 
Execute         syn_report -csynth -model myproject -o /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/syn/report/myproject_csynth.rpt 
Execute         syn_report -rtlxml -model myproject -o /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/syn/report/myproject_csynth.xml 
Execute         syn_report -verbosereport -model myproject -o /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.verbose.rpt 
Execute         db_write -model myproject -f -o /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.adb 
Execute         gen_tb_info myproject -p /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject 
Execute         export_constraint_db -f -tool general -o /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         syn_report -designview -model myproject -o /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.design.xml 
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model myproject -o /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model myproject -o /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks myproject 
Execute         get_config_export -vivado_clock 
Execute         sc_get_portdomain myproject 
INFO-FLOW: Model list for RTL component generation: pointwise_conv_2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config4> myproject
INFO-FLOW: Handling components in module [pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config4_s] ... 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config4_s.compgen.tcl 
INFO-FLOW: Handling components in module [myproject] ... 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: Append model pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config4_s
INFO-FLOW: Append model myproject
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config4_s myproject
INFO-FLOW: To file: write model pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config4_s
INFO-FLOW: To file: write model myproject
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /home/xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config4_s.compgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /home/xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=1
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config4_s.compgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config4_s.compgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config4_s.compgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=124
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=61
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=2 #gSsdmPorts=124
Execute         source /home/xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_export -xo 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.dataonly.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         sc_get_clocks myproject 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config4_s.tbgen.tcl 
Execute         source /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1118.570 ; gain = 198.191 ; free physical = 4568 ; free virtual = 40860
INFO: [VHDL 208-304] Generating VHDL RTL for myproject.
INFO: [VLOG 209-307] Generating Verilog RTL for myproject.
Command       autosyn done; 2.41 sec.
Command     csynth_design done; 12.51 sec.
Execute     cleanup_all 
INFO-FLOW: Workspace /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1 opened at Wed Dec 06 16:40:05 PST 2023
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       config_clock -quiet -name default -uncertainty 0.625 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 0.31 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           license_isbetapart xcu250 
Command           license_isbetapart done; error code: 1; 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.13 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 0.49 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=80 
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
Execute       config_schedule -enable_dsp_full_reg=0 
Command     open_solution done; 0.62 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         license_isbetapart xcu250 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.13 sec.
Execute     config_schedule -enable_dsp_full_reg=false 
Execute     create_clock -period 5 -name default 
Execute     set_clock_uncertainty 12.5% default 
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         is_encrypted firmware/myproject.cpp 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/home/xilinx/Vivado/2019.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/xilinx/Vivado/2019.1/common/technology/autopilot" -I "/home/xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /home/xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/xilinx/Vivado/2019.1/common/technology/autopilot -I /home/xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command         clang done; 0.73 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /home/xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.67 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/home/xilinx/Vivado/2019.1/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/xilinx/Vivado/2019.1/common/technology/autopilot" -I "/home/xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /home/xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/xilinx/Vivado/2019.1/common/technology/autopilot -I /home/xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/useless.bc
ERROR: [HLS 200-70] Compilation errors found: In file included from firmware/myproject.cpp:1:
firmware/myproject.cpp:35:2: error: no matching function for call to 'separable_conv_2d_cl'
 nnet::separable_conv_2d_cl<input_t, q_separable_conv2d_dw_out_t, result_t, config2>(q_input_1, layer2_out, d2, p2, z2, b2);
 ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
firmware/nnet_utils/nnet_sepconv2d_stream.h:122:6: note: candidate function [with data_T = ap_fixed<12, 11, 5, 3, 0>, dw_res_T = ap_fixed<16, 6, 5, 3, 0>, res_T = ap_fixed<16, 6, 5, 3, 0>, CONFIG_T = config2] not viable: no known conversion from 'input_t *' (aka 'ap_fixed<12, 11> *') to 'hls::stream<ap_fixed<12, 11, 5, 3, 0> > &' for 1st argument; 
void separable_conv_2d_cl(hls::stream<data_T> &data, hls::stream<res_T> &res,
     ^
firmware/nnet_utils/nnet_sepconv2d.h:63:6: note: candidate template ignored: substitution failure [with data_T = ap_fixed<12, 11, 5, 3, 0>, dw_res_T = ap_fixed<16, 6, 5, 3, 0>, res_T = ap_fixed<16, 6, 5, 3, 0>, CONFIG_T = config2]
void separable_conv_2d_cl(
     ^
1 error generated.
Command         clang done; error code: 2; 0.99 sec.
Command       elaborate done; error code: 2; 2.44 sec.
Command     csynth_design done; error code: 2; 2.45 sec.
Command   ap_source done; error code: 1; 3.31 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1 opened at Thu Dec 07 14:12:52 PST 2023
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       config_clock -quiet -name default -uncertainty 0.625 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 0.31 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           license_isbetapart xcu250 
Command           license_isbetapart done; error code: 1; 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.13 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 0.5 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=80 
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
Execute       config_schedule -enable_dsp_full_reg=0 
Command     open_solution done; 0.73 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         license_isbetapart xcu250 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.14 sec.
Execute     config_schedule -enable_dsp_full_reg=false 
Execute     create_clock -period 5 -name default 
Execute     set_clock_uncertainty 12.5% default 
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         is_encrypted firmware/myproject.cpp 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/home/xilinx/Vivado/2019.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/xilinx/Vivado/2019.1/common/technology/autopilot" -I "/home/xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /home/xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/xilinx/Vivado/2019.1/common/technology/autopilot -I /home/xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command         clang done; 0.78 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /home/xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.7 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/home/xilinx/Vivado/2019.1/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/xilinx/Vivado/2019.1/common/technology/autopilot" -I "/home/xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /home/xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/xilinx/Vivado/2019.1/common/technology/autopilot -I /home/xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/useless.bc
ERROR: [HLS 200-70] Compilation errors found: In file included from firmware/myproject.cpp:1:
firmware/myproject.cpp:35:2: error: no matching function for call to 'separable_conv_2d_cl'
 nnet::separable_conv_2d_cl<input_t, q_separable_conv2d_dw_out_t, result_t, config2>(q_input_1, layer2_out, d2, p2, z2, b2);
 ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
firmware/nnet_utils/nnet_sepconv2d_stream.h:122:6: note: candidate function [with data_T = ap_fixed<12, 11, 5, 3, 0>, dw_res_T = ap_fixed<16, 6, 5, 3, 0>, res_T = ap_fixed<16, 6, 5, 3, 0>, CONFIG_T = config2] not viable: no known conversion from 'input_t *' (aka 'ap_fixed<12, 11> *') to 'hls::stream<ap_fixed<12, 11, 5, 3, 0> > &' for 1st argument; 
void separable_conv_2d_cl(hls::stream<data_T> &data, hls::stream<res_T> &res,
     ^
firmware/nnet_utils/nnet_sepconv2d.h:63:6: note: candidate template ignored: substitution failure [with data_T = ap_fixed<12, 11, 5, 3, 0>, dw_res_T = ap_fixed<16, 6, 5, 3, 0>, res_T = ap_fixed<16, 6, 5, 3, 0>, CONFIG_T = config2]
void separable_conv_2d_cl(
     ^
1 error generated.
Command         clang done; error code: 2; 1.02 sec.
Command       elaborate done; error code: 2; 2.53 sec.
Command     csynth_design done; error code: 2; 2.56 sec.
Command   ap_source done; error code: 1; 3.65 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1 opened at Thu Dec 07 14:26:59 PST 2023
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       config_clock -quiet -name default -uncertainty 0.625 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 0.31 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           license_isbetapart xcu250 
Command           license_isbetapart done; error code: 1; 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.14 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 0.49 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=80 
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
Execute       config_schedule -enable_dsp_full_reg=0 
Command     open_solution done; 0.63 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         license_isbetapart xcu250 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.13 sec.
Execute     config_schedule -enable_dsp_full_reg=false 
Execute     create_clock -period 5 -name default 
Execute     set_clock_uncertainty 12.5% default 
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         is_encrypted firmware/myproject.cpp 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/home/xilinx/Vivado/2019.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/xilinx/Vivado/2019.1/common/technology/autopilot" -I "/home/xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /home/xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/xilinx/Vivado/2019.1/common/technology/autopilot -I /home/xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command         clang done; 0.75 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /home/xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.74 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/home/xilinx/Vivado/2019.1/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/xilinx/Vivado/2019.1/common/technology/autopilot" -I "/home/xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /home/xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/xilinx/Vivado/2019.1/common/technology/autopilot -I /home/xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/useless.bc
ERROR: [HLS 200-70] Compilation errors found: In file included from firmware/myproject.cpp:1:
firmware/myproject.cpp:35:2: error: no matching function for call to 'separable_conv_2d_cl'
 nnet::separable_conv_2d_cl<input_t, q_separable_conv2d_dw_out_t, result_t, config2>(q_input_1, layer2_out, d2, p2, z2, b2);
 ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
firmware/nnet_utils/nnet_sepconv2d_stream.h:122:6: note: candidate function [with data_T = ap_fixed<12, 11, 5, 3, 0>, dw_res_T = ap_fixed<16, 6, 5, 3, 0>, res_T = ap_fixed<16, 6, 5, 3, 0>, CONFIG_T = config2] not viable: no known conversion from 'input_t *' (aka 'ap_fixed<12, 11> *') to 'hls::stream<ap_fixed<12, 11, 5, 3, 0> > &' for 1st argument; 
void separable_conv_2d_cl(hls::stream<data_T> &data, hls::stream<res_T> &res,
     ^
firmware/nnet_utils/nnet_sepconv2d.h:63:6: note: candidate template ignored: substitution failure [with data_T = ap_fixed<12, 11, 5, 3, 0>, dw_res_T = ap_fixed<16, 6, 5, 3, 0>, res_T = ap_fixed<16, 6, 5, 3, 0>, CONFIG_T = config2]
void separable_conv_2d_cl(
     ^
1 error generated.
Command         clang done; error code: 2; 1.01 sec.
Command       elaborate done; error code: 2; 2.52 sec.
Command     csynth_design done; error code: 2; 2.53 sec.
Command   ap_source done; error code: 1; 3.48 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1 opened at Thu Dec 07 14:27:35 PST 2023
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       config_clock -quiet -name default -uncertainty 0.625 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 0.3 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           license_isbetapart xcu250 
Command           license_isbetapart done; error code: 1; 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.14 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 0.49 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=80 
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
Execute       config_schedule -enable_dsp_full_reg=0 
Command     open_solution done; 0.66 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         license_isbetapart xcu250 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /home/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.13 sec.
Execute     config_schedule -enable_dsp_full_reg=false 
Execute     create_clock -period 5 -name default 
Execute     set_clock_uncertainty 12.5% default 
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         is_encrypted firmware/myproject.cpp 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/home/xilinx/Vivado/2019.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/xilinx/Vivado/2019.1/common/technology/autopilot" -I "/home/xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /home/xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/xilinx/Vivado/2019.1/common/technology/autopilot -I /home/xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command         clang done; 0.73 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /home/xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.62 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/home/xilinx/Vivado/2019.1/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/xilinx/Vivado/2019.1/common/technology/autopilot" -I "/home/xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /home/xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/xilinx/Vivado/2019.1/common/technology/autopilot -I /home/xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/users/russelld/SepConv2D_hls4ml/hls4ml_prj/myproject_prj/solution1/.autopilot/db/useless.bc
ERROR: [HLS 200-70] Compilation errors found: In file included from firmware/myproject.cpp:1:
firmware/myproject.cpp:35:2: error: no matching function for call to 'separable_conv_2d_cl'
 nnet::separable_conv_2d_cl<input_t, q_separable_conv2d_dw_out_t, result_t, config2>(q_input_1, layer2_out, d2, p2, z2, b2);
 ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
firmware/nnet_utils/nnet_sepconv2d_stream.h:122:6: note: candidate function [with data_T = ap_fixed<12, 11, 5, 3, 0>, dw_res_T = ap_fixed<16, 6, 5, 3, 0>, res_T = ap_fixed<16, 6, 5, 3, 0>, CONFIG_T = config2] not viable: no known conversion from 'input_t *' (aka 'ap_fixed<12, 11> *') to 'hls::stream<ap_fixed<12, 11, 5, 3, 0> > &' for 1st argument; 
void separable_conv_2d_cl(hls::stream<data_T> &data, hls::stream<res_T> &res,
     ^
firmware/nnet_utils/nnet_sepconv2d.h:63:6: note: candidate template ignored: substitution failure [with data_T = ap_fixed<12, 11, 5, 3, 0>, dw_res_T = ap_fixed<16, 6, 5, 3, 0>, res_T = ap_fixed<16, 6, 5, 3, 0>, CONFIG_T = config2]
void separable_conv_2d_cl(
     ^
1 error generated.
Command         clang done; error code: 2; 1.04 sec.
Command       elaborate done; error code: 2; 2.41 sec.
Command     csynth_design done; error code: 2; 2.42 sec.
Command   ap_source done; error code: 1; 3.53 sec.
Execute   cleanup_all 
