/*
 * SPDX-FileCopyrightText: Copyright (C) 2025 Altera Corporation
 *
 * SPDX-License-Identifier: MIT-0
 *
 * Low level driver implementation for SoC FPGA USB3.1 XHCI controller.
 * Rings sub-module.
 */

#include <errno.h>
#include <stdlib.h>
#include "socfpga_cache.h"
#include "socfpga_defines.h"
#include "osal_log.h"
#include "xhci.h"

/*************************************************************************************************/
/*                                  xHCI Rings                                                   */
/*************************************************************************************************/
/*
 * xHCI rings are implemented with the help of TRB ( Transfer Request Block ). A TRB is the 
 * basic data storage unit of the xhci controller. TRB is owned either by the producer/consumer. 
 * The producer is responsible for creating a TRB, while consumer is responsible for the 
 * consumption of the trb.
 *
 *  xHCI rings are classified as :
 *
 *       -> Command Ring
 *              Command ring is used to send any xHCI specific commands to the controller. Here, the
 *              SW is the producer and xHCI is the consumer.
 *       -> Event Ring
 *              xHCI reports the status of all the events via the event ring. SW is the consumer of
 *              this ring.
 *       -> Transfer Ring
 *              Transfer rings are associated with endpoints to carry out transfers.
 */

int xhci_crcr_init(xcr_command_ring_t *xcr_ring)
{
    uint32_t crcr_write_val;
    int ret;

    xcr_ring->xcr_dequeue_ptr = allocate_ring_segment(64U, XHCI_CR_TRB_LEN);
    if( xcr_ring->xcr_dequeue_ptr == NULL )
    {
        return ENOMEM;
    }

    /* memory alignment check */
    ret = is_ptr_mem_aligned((uint64_t)xcr_ring->xcr_dequeue_ptr, 64U);
    if( ret != NO_ERROR)
    {
        if( xcr_ring->xcr_dequeue_ptr != NULL )
        {
            vPortFree(xcr_ring->xcr_dequeue_ptr);
        }
        return ret;
    }

    xcr_ring->xcr_enqueue_ptr = xcr_ring->xcr_dequeue_ptr;
    xcr_ring->xcr_ccs_flag = XHCI_CR_CCS_FLAG;

    crcr_write_val = (((uint64_t)xcr_ring->xcr_dequeue_ptr) & USB3_CRCR_LO_CMD_RING_PNTR_MASK);
    crcr_write_val |= (xcr_ring->xcr_ccs_flag);

    WR_REG32( (USBBASE+USB3_CRCR_LO), crcr_write_val);

    return NO_ERROR;
}

int init_xhc_event_ring(struct xhci_data *xhci_ptr)
{
    int ret;
    uint64_t ring_addr;
    uint64_t erdp_reg_val;
    uint64_t rt_base_addr;

    uint32_t reg_val;
    xer_event_ring_t *xer_ring;

    xer_ring = &xhci_ptr->xer_ring;

    rt_base_addr  = xhci_ptr->op_regs->xhci_runtime_base;

    reg_val = RD_REG32((rt_base_addr+USB3_ERSTSZ) );
    reg_val &= ~(USB3_ERSTSZ_ERS_TABLE_SIZE_MASK);
    reg_val |= XHCI_EVENT_RING_TABLE_SZ;
    WR_REG32((rt_base_addr+USB3_ERSTSZ), reg_val);

    xer_ring->erst_ptr = (xhci_erst_entry *)pvPortAlignedAlloc(64, 1*sizeof(xhci_erst_entry));
    if( xer_ring->erst_ptr == NULL)
    {   
        ERROR("Canot allocate memory!!!");
        return ENOMEM;
    }

    ret = is_ptr_mem_aligned((uint64_t)xer_ring->erst_ptr, 64U);
    if( ret != NO_ERROR)
    {
        ERROR("Memory alignment error!!!");
        if( xer_ring->erst_ptr != NULL )
        {
            vPortFree(xer_ring->erst_ptr);
        }
        return ret;
    }

    bzero(xer_ring->erst_ptr, sizeof(xhci_erst_entry));

    xer_ring->xer_enqueue_ptr = (xhci_trb_t *)pvPortAlignedAlloc(64, XHCI_EVENT_RING_SEG_LENTH*sizeof(xhci_trb_t));
    if( xer_ring->xer_enqueue_ptr == NULL)
    {
        ERROR("Canot allocate memory!!!");
        return ENOMEM;
    }

    //memory alignment check
    ret = is_ptr_mem_aligned((uint64_t)xer_ring->xer_enqueue_ptr, 64U);
    if( ret != NO_ERROR)
    {
        ERROR("Memory alignment error!!!");
        if( xer_ring->xer_enqueue_ptr != NULL )
        {
            vPortFree(xer_ring->xer_enqueue_ptr);
        }
        return ret;
    }
    bzero(xer_ring->xer_enqueue_ptr, XHCI_EVENT_RING_SEG_LENTH*sizeof(xhci_trb_t));

    xer_ring->trb_count = XHCI_EVENT_RING_SEG_LENTH;

    xer_ring->erst_ptr->seg_addr = (uint64_t )xer_ring->xer_enqueue_ptr;
    xer_ring->erst_ptr->seg_size = XHCI_EVENT_RING_SEG_LENTH;    //number of trb in the segment
    xer_ring->erst_ptr->rsvd = 0U;

    ring_addr = (uint64_t )xer_ring->erst_ptr;
    reg_val = RD_REG32((rt_base_addr+USB3_ERSTBA_LO));
    reg_val |= ring_addr & ~(0x3fUL);
    WR_REG64((rt_base_addr+USB3_ERSTBA_LO), reg_val);

    ring_addr = ( uint64_t ) (xer_ring->xer_enqueue_ptr);
    erdp_reg_val = RD_REG32((rt_base_addr+USB3_ERDP_LO));
    erdp_reg_val &= ~(USB3_ERDP_LO_ERD_PNTR_MASK);
    erdp_reg_val |= ring_addr;
    WR_REG64((rt_base_addr+USB3_ERDP_LO), erdp_reg_val);

    cache_force_write_back(xer_ring->erst_ptr, sizeof(xhci_erst_entry));
    cache_force_write_back(xer_ring->xer_enqueue_ptr, XHCI_EVENT_RING_SEG_LENTH*sizeof(xhci_trb_t));

    return NO_ERROR;
}

xhci_trb_t* allocate_ring_segment(int req_byte_align, int req_trb_len)
{
    int ret;
    xhci_trb_t *xtr = NULL;
    xhci_trb_t *link_trb;
    uint32_t ctrl_flags = 0U;

    xtr = (xhci_trb_t *)pvPortAlignedAlloc(req_byte_align, req_trb_len*sizeof(xhci_trb_t));
    if( xtr == NULL )
    {
        ERROR("Canot allocate memory!!!");
        return NULL;
    }

    bzero(xtr, req_trb_len*sizeof(xhci_trb_t));

    //memory alignment check
    ret = is_ptr_mem_aligned((uint64_t)xtr, (uint32_t)req_byte_align);
    if( ret != NO_ERROR)
    {
        ERROR("Memory alignment error!!!");
        if( xtr != NULL )
        {
            vPortFree(xtr);
        }
        return NULL;
    }

    link_trb = xtr + req_trb_len-1;

    //link trb points to the first trb of the ring
    link_trb->buffer = (uint64_t)xtr;
    link_trb->status = (uint64_t)0UL;

    ctrl_flags |= (1U << 1 );
    ctrl_flags |= (LINK_TRB << 10 );
    link_trb->control = ctrl_flags;

    cache_force_write_back(xtr, req_trb_len*sizeof(xhci_trb_t));

    return xtr;
}

xcr_command_ring_t* alloc_command_ring()
{
    xcr_command_ring_t *xcr_ring;
    xcr_ring = (xcr_command_ring_t *)malloc(sizeof(xcr_command_ring_t));
    if( xcr_ring == NULL)
    {
        ERROR("Canot allocate memory!!!");
        return NULL;
    }
    return xcr_ring;
}

int is_link_trb(xhci_trb_t *ptr)
{
    uint32_t trb_id;

    trb_id = (ptr->control & 0xfc00 ) >> 10;

    if( trb_id == LINK_TRB)
    {
        return 1;
    }

    return 0;
}

xhci_trb_t* get_next_trb_segment(xhci_trb_t *ptr, uint8_t *pcs_flag)
{
    uint32_t link_ctrl = 0U;
    xhci_trb_t *next_seg_trb_ptr = NULL;

    xhci_trb_t *link_trb = ptr;

    link_ctrl = link_trb->control;
    link_ctrl &= ~(0x00000001);
    link_ctrl |= (*pcs_flag);

    link_trb->control = link_ctrl;
    cache_force_write_back(link_trb, sizeof(xhci_trb_t));

    if( link_trb->control & 0x00000002U )
    {
        *pcs_flag  = !(*pcs_flag);
    }
    next_seg_trb_ptr = (xhci_trb_t *)link_trb->buffer;

    return next_seg_trb_ptr;
}

