INFO: [VRFC 10-2263] Analyzing Verilog file "/home/feilong/Storages/fpga/25_4_uart_ddr/project/project.srcs/sources_1/ip/ila_0/sim/ila_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/feilong/Storages/fpga/25_4_uart_ddr/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_1_clk_ibuf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_clk_ibuf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/feilong/Storages/fpga/25_4_uart_ddr/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_1_infrastructure.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_infrastructure
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/feilong/Storages/fpga/25_4_uart_ddr/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_1_iodelay_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_iodelay_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/feilong/Storages/fpga/25_4_uart_ddr/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_tempmon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/feilong/Storages/fpga/25_4_uart_ddr/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/feilong/Storages/fpga/25_4_uart_ddr/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_arb_row_col.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_arb_row_col
WARNING: [VRFC 10-2654] begin/end is required for generate-for in this mode of verilog [/home/feilong/Storages/fpga/25_4_uart_ddr/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_arb_row_col.v:252]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/feilong/Storages/fpga/25_4_uart_ddr/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_arb_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_arb_select
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/feilong/Storages/fpga/25_4_uart_ddr/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_bank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_bank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/feilong/Storages/fpga/25_4_uart_ddr/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_bank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_bank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/feilong/Storages/fpga/25_4_uart_ddr/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_bank_compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_bank_compare
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/feilong/Storages/fpga/25_4_uart_ddr/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_bank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_bank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/feilong/Storages/fpga/25_4_uart_ddr/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_bank_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_bank_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/feilong/Storages/fpga/25_4_uart_ddr/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_bank_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_bank_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/feilong/Storages/fpga/25_4_uart_ddr/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_col_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_col_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/feilong/Storages/fpga/25_4_uart_ddr/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_mc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_mc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/feilong/Storages/fpga/25_4_uart_ddr/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_rank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_rank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/feilong/Storages/fpga/25_4_uart_ddr/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_rank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_rank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/feilong/Storages/fpga/25_4_uart_ddr/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_rank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_rank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/feilong/Storages/fpga/25_4_uart_ddr/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_round_robin_arb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_round_robin_arb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/feilong/Storages/fpga/25_4_uart_ddr/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_1_ecc_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ecc_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/feilong/Storages/fpga/25_4_uart_ddr/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_1_ecc_dec_fix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ecc_dec_fix
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/feilong/Storages/fpga/25_4_uart_ddr/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_1_ecc_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ecc_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/feilong/Storages/fpga/25_4_uart_ddr/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_1_ecc_merge_enc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ecc_merge_enc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/feilong/Storages/fpga/25_4_uart_ddr/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_1_fi_xor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_fi_xor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/feilong/Storages/fpga/25_4_uart_ddr/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_1_memc_ui_top_std.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_memc_ui_top_std
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/feilong/Storages/fpga/25_4_uart_ddr/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_1_mem_intfc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_mem_intfc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/feilong/Storages/fpga/25_4_uart_ddr/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_phy_ocd_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/feilong/Storages/fpga/25_4_uart_ddr/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_byte_group_io
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/feilong/Storages/fpga/25_4_uart_ddr/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_byte_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/feilong/Storages/fpga/25_4_uart_ddr/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_calib_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/feilong/Storages/fpga/25_4_uart_ddr/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_if_post_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_if_post_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/feilong/Storages/fpga/25_4_uart_ddr/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_mc_phy
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/feilong/Storages/fpga/25_4_uart_ddr/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_mc_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/feilong/Storages/fpga/25_4_uart_ddr/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_of_pre_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_of_pre_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/feilong/Storages/fpga/25_4_uart_ddr/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_4lanes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_phy_4lanes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/feilong/Storages/fpga/25_4_uart_ddr/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ck_addr_cmd_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_phy_ck_addr_cmd_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/feilong/Storages/fpga/25_4_uart_ddr/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_dqs_found_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_phy_dqs_found_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/feilong/Storages/fpga/25_4_uart_ddr/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_dqs_found_cal_hr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_phy_dqs_found_cal_hr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/feilong/Storages/fpga/25_4_uart_ddr/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_phy_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/feilong/Storages/fpga/25_4_uart_ddr/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_cntlr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_phy_ocd_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/feilong/Storages/fpga/25_4_uart_ddr/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_phy_ocd_data
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/feilong/Storages/fpga/25_4_uart_ddr/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_phy_ocd_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/feilong/Storages/fpga/25_4_uart_ddr/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_lim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_phy_ocd_lim
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/feilong/Storages/fpga/25_4_uart_ddr/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_po_cntlr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_phy_ocd_po_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/feilong/Storages/fpga/25_4_uart_ddr/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_samp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_phy_ocd_samp
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/feilong/Storages/fpga/25_4_uart_ddr/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_oclkdelay_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_phy_oclkdelay_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/feilong/Storages/fpga/25_4_uart_ddr/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_phy_prbs_rdlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/feilong/Storages/fpga/25_4_uart_ddr/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_phy_rdlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/feilong/Storages/fpga/25_4_uart_ddr/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_tempmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_phy_tempmon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/feilong/Storages/fpga/25_4_uart_ddr/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_phy_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/feilong/Storages/fpga/25_4_uart_ddr/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrcal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_phy_wrcal
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/feilong/Storages/fpga/25_4_uart_ddr/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_phy_wrlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/feilong/Storages/fpga/25_4_uart_ddr/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl_off_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_phy_wrlvl_off_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/feilong/Storages/fpga/25_4_uart_ddr/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_prbs_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_prbs_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/feilong/Storages/fpga/25_4_uart_ddr/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_skip_calib_tap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_skip_calib_tap
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/feilong/Storages/fpga/25_4_uart_ddr/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_poc_cc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_poc_cc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/feilong/Storages/fpga/25_4_uart_ddr/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_poc_edge_store.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_poc_edge_store
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/feilong/Storages/fpga/25_4_uart_ddr/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_poc_meta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_poc_meta
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/feilong/Storages/fpga/25_4_uart_ddr/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_poc_pd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_poc_pd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/feilong/Storages/fpga/25_4_uart_ddr/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_poc_tap_base.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_poc_tap_base
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/feilong/Storages/fpga/25_4_uart_ddr/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_poc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_poc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/feilong/Storages/fpga/25_4_uart_ddr/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_1_ui_cmd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ui_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/feilong/Storages/fpga/25_4_uart_ddr/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_1_ui_rd_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ui_rd_data
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/feilong/Storages/fpga/25_4_uart_ddr/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_1_ui_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ui_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/feilong/Storages/fpga/25_4_uart_ddr/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_1_ui_wr_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ui_wr_data
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/feilong/Storages/fpga/25_4_uart_ddr/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig
INFO: [VRFC 10-2458] undeclared symbol dbg_sel_po_incdec, assumed default net type wire [/home/feilong/Storages/fpga/25_4_uart_ddr/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig_sim.v:1096]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_inc, assumed default net type wire [/home/feilong/Storages/fpga/25_4_uart_ddr/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig_sim.v:1100]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_stg23_sel, assumed default net type wire [/home/feilong/Storages/fpga/25_4_uart_ddr/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig_sim.v:1101]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_dec, assumed default net type wire [/home/feilong/Storages/fpga/25_4_uart_ddr/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig_sim.v:1102]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/feilong/Storages/fpga/25_4_uart_ddr/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/feilong/Storages/fpga/25_4_uart_ddr/project/project.srcs/sources_1/new/bit8to256.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit8to256
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/feilong/Storages/fpga/25_4_uart_ddr/project/project.srcs/sim_1/new/fakeUart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fakeRx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/feilong/Storages/fpga/25_4_uart_ddr/project/project.srcs/sim_1/new/faketx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fakeTx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/feilong/Storages/fpga/25_4_uart_ddr/project/project.srcs/sim_1/new/top_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_sim
INFO: [VRFC 10-2458] undeclared symbol uart_rx_done, assumed default net type wire [/home/feilong/Storages/fpga/25_4_uart_ddr/project/project.srcs/sim_1/new/top_sim.v:460]
INFO: [VRFC 10-2458] undeclared symbol uart_tx_en, assumed default net type wire [/home/feilong/Storages/fpga/25_4_uart_ddr/project/project.srcs/sim_1/new/top_sim.v:461]
INFO: [VRFC 10-2458] undeclared symbol uart_tx_data_i, assumed default net type wire [/home/feilong/Storages/fpga/25_4_uart_ddr/project/project.srcs/sim_1/new/top_sim.v:462]
INFO: [VRFC 10-2458] undeclared symbol uart_rx_data_o, assumed default net type wire [/home/feilong/Storages/fpga/25_4_uart_ddr/project/project.srcs/sim_1/new/top_sim.v:463]
INFO: [VRFC 10-2458] undeclared symbol uart_tx_busy, assumed default net type wire [/home/feilong/Storages/fpga/25_4_uart_ddr/project/project.srcs/sim_1/new/top_sim.v:464]
INFO: [VRFC 10-2458] undeclared symbol uart_rx, assumed default net type wire [/home/feilong/Storages/fpga/25_4_uart_ddr/project/project.srcs/sim_1/new/top_sim.v:474]
INFO: [VRFC 10-2458] undeclared symbol uart_tx, assumed default net type wire [/home/feilong/Storages/fpga/25_4_uart_ddr/project/project.srcs/sim_1/new/top_sim.v:487]
INFO: [VRFC 10-2458] undeclared symbol dbg_clear_error, assumed default net type wire [/home/feilong/Storages/fpga/25_4_uart_ddr/project/project.srcs/sim_1/new/top_sim.v:600]
INFO: [VRFC 10-2458] undeclared symbol po_win_tg_rst, assumed default net type wire [/home/feilong/Storages/fpga/25_4_uart_ddr/project/project.srcs/sim_1/new/top_sim.v:601]
INFO: [VRFC 10-2458] undeclared symbol wdt_en_w, assumed default net type wire [/home/feilong/Storages/fpga/25_4_uart_ddr/project/project.srcs/sim_1/new/top_sim.v:603]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/feilong/Storages/fpga/25_4_uart_ddr/project/project.srcs/sources_1/new/uartddr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uartaddr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/feilong/Storages/fpga/25_4_uart_ddr/project/imports/wiredly.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WireDelay
