-- ==============================================================
-- Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity nn_inference_hwmm_layer1_layer1_weights_12_rom is 
    generic(
             DWIDTH     : integer := 32; 
             AWIDTH     : integer := 7; 
             MEM_SIZE    : integer := 100
    ); 
    port (
          addr0      : in std_logic_vector(AWIDTH-1 downto 0); 
          ce0       : in std_logic; 
          q0         : out std_logic_vector(DWIDTH-1 downto 0);
          clk       : in std_logic
    ); 
end entity; 


architecture rtl of nn_inference_hwmm_layer1_layer1_weights_12_rom is 

signal addr0_tmp : std_logic_vector(AWIDTH-1 downto 0); 
type mem_array is array (0 to MEM_SIZE-1) of std_logic_vector (DWIDTH-1 downto 0); 
signal mem : mem_array := (
    0 => "00111111011000100101111001100110", 
    1 => "10111110110001100010010011011110", 
    2 => "10111111000000110110100111000100", 
    3 => "10111111100000100000101001011110", 
    4 => "00111111001000000110111011100001", 
    5 => "00111110110101110000000011111000", 
    6 => "00111111110000100101100111000011", 
    7 => "00111110111010010100010111011010", 
    8 => "10111111000110110000111101011000", 
    9 => "10111111110101000000000110011000", 
    10 => "00111111101111111111110110001100", 
    11 => "00111111011100010011100011011010", 
    12 => "00111111010111100110101100110101", 
    13 => "10111101111100011011101111001001", 
    14 => "10111110001110010101111101100010", 
    15 => "00111110111110110000111011100100", 
    16 => "00111110111101000011100001100000", 
    17 => "10111110011001001010100111010101", 
    18 => "10111110110111110111010001110101", 
    19 => "10111111010010111000000110011100", 
    20 => "00111111010010110010010011110101", 
    21 => "00111111101000010011100011000001", 
    22 => "10111111000011001000111110111101", 
    23 => "10111110111010010110001011001110", 
    24 => "10111110101101101110111001011010", 
    25 => "10111101110011000010000110110010", 
    26 => "00111111001010110010001010100110", 
    27 => "10111110001001101011111111111000", 
    28 => "10111101011100001000011100111111", 
    29 => "10111111011110110100111110001001", 
    30 => "01000000010101011000100011010101", 
    31 => "00111111001110111101011001101101", 
    32 => "00111111000100100110010110001101", 
    33 => "00111110100011010011100110011001", 
    34 => "10111111000010000110111100001111", 
    35 => "00111111000001110111011011001011", 
    36 => "00111110110011010000011111011011", 
    37 => "10111111010100100000000110001110", 
    38 => "10111111010110000001010111000001", 
    39 => "10111110110001010001111100000101", 
    40 => "00111111100000010011000110111010", 
    41 => "10111110010011110011011111010100", 
    42 => "10111111000011001000101111101001", 
    43 => "10111110110101100110100111110000", 
    44 => "10111100000100111010101100000110", 
    45 => "00111111001010000010110110010101", 
    46 => "10111111000001000100111110001011", 
    47 => "10111101111011011111111100000111", 
    48 => "00111100001000001110001100100010", 
    49 => "00111111101101100001101000110100", 
    50 => "01000000000000001001101100100010", 
    51 => "10111111011011010100101010110111", 
    52 => "10111110111010111011010010111101", 
    53 => "10111110001111100100010101000110", 
    54 => "00111111000111001111010000010101", 
    55 => "00111110100111010010010000100011", 
    56 => "00111101111011111111010011000010", 
    57 => "00111110100110100010001001010010", 
    58 => "00111110100111000111100011111111", 
    59 => "00111101011111101011111100010001", 
    60 => "10111111011111000101111000011010", 
    61 => "10111111101101100000101111101110", 
    62 => "10111110001010010000110011000111", 
    63 => "00111111000101111111100111111011", 
    64 => "00111110101100100111010111101100", 
    65 => "10111110010101100110010110100001", 
    66 => "10111110010111110010100011111110", 
    67 => "10111110011100100001110110000111", 
    68 => "00111110101110000101101000010000", 
    69 => "00111111000001000101011110111010", 
    70 => "10111111000000001101010000010001", 
    71 => "10111111011000000001010100011100", 
    72 => "00111110101011111101010011101111", 
    73 => "00111100110111010110000101100101", 
    74 => "10111101111000001011000001011011", 
    75 => "10111100000101010100011001100000", 
    76 => "00111101011111100100001100011010", 
    77 => "00111110101110000101001100100110", 
    78 => "00111110010101110010000001110001", 
    79 => "10111100011110010111011001100101", 
    80 => "00111101100001011010100111110101", 
    81 => "00111110100011111011011000110110", 
    82 => "00111110101010101100101101001001", 
    83 => "00111100111000011100010111000010", 
    84 => "10111100010001101100111000100111", 
    85 => "00111110000100011011000001010011", 
    86 => "10111101100000001110001000101001", 
    87 => "00111101101010001100001011100100", 
    88 => "00111101011101001000100101110011", 
    89 => "10111111001111000100010011001011", 
    90 => "10111111001001100111110011110110", 
    91 => "10111110101101011011111001101011", 
    92 => "00111110101011011001101010010101", 
    93 => "10111110111101110110010011010111", 
    94 => "10111111001100110100010010101101", 
    95 => "10111101110010011000011100100101", 
    96 => "10111110100110100100010100100001", 
    97 => "10111110110111111000000001101010", 
    98 => "10111111100000101010100100000000", 
    99 => "00111100000001010010100001101110" );


begin 


memory_access_guard_0: process (addr0) 
begin
      addr0_tmp <= addr0;
--synthesis translate_off
      if (CONV_INTEGER(addr0) > mem_size-1) then
           addr0_tmp <= (others => '0');
      else 
           addr0_tmp <= addr0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
        if (ce0 = '1') then 
            q0 <= mem(CONV_INTEGER(addr0_tmp)); 
        end if;
    end if;
end process;

end rtl;

Library IEEE;
use IEEE.std_logic_1164.all;

entity nn_inference_hwmm_layer1_layer1_weights_12 is
    generic (
        DataWidth : INTEGER := 32;
        AddressRange : INTEGER := 100;
        AddressWidth : INTEGER := 7);
    port (
        reset : IN STD_LOGIC;
        clk : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR(AddressWidth - 1 DOWNTO 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR(DataWidth - 1 DOWNTO 0));
end entity;

architecture arch of nn_inference_hwmm_layer1_layer1_weights_12 is
    component nn_inference_hwmm_layer1_layer1_weights_12_rom is
        port (
            clk : IN STD_LOGIC;
            addr0 : IN STD_LOGIC_VECTOR;
            ce0 : IN STD_LOGIC;
            q0 : OUT STD_LOGIC_VECTOR);
    end component;



begin
    nn_inference_hwmm_layer1_layer1_weights_12_rom_U :  component nn_inference_hwmm_layer1_layer1_weights_12_rom
    port map (
        clk => clk,
        addr0 => address0,
        ce0 => ce0,
        q0 => q0);

end architecture;


