// Seed: 2093871130
module module_0 (
    input tri0 id_0,
    input wire id_1,
    input wand id_2,
    input wire id_3
);
  supply0 id_5;
  assign id_5 = 1'b0 ? id_5 : id_1 ? 1 / id_5 : id_1;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input tri id_0
    , id_7,
    input wand id_1,
    input wand id_2,
    input tri1 id_3,
    input wand id_4,
    input supply1 id_5
);
  always @(posedge 1 or posedge 1) id_7 = 1'b0;
  module_0 modCall_1 (
      id_3,
      id_5,
      id_5,
      id_2
  );
endmodule
