# Layered-testbench
verification of FSM logic using System Verilog on EDA
