csl_signal reg_out(wire,1,0);
csl_unit reg1{
   csl_port out(output,2);
   reg1(){}
};
  csl_unit comp{
   csl_port in(input,2);
   comp(){}
};
csl_unit top{
csl_signal reg_out(wire,1,0);
reg1 reg1( .out(reg_out));
comp comp( .in(reg_out));
top(){}
};
  
