<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>TLBI VMALLE1</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">TLBI VMALLE1, TLB Invalidate by VMID, All at stage 1, EL1</h1><p>The TLBI VMALLE1 characteristics are:</p><h2>Purpose</h2>
          <p>Invalidate cached copies of translation table entries from TLBs that meet all the following requirements:</p>
        
          <ul>
            <li>
              The entry is a stage 1 translation table entry, from any level of the translation table walk.
            </li>
            <li>
              If SCR_EL3.NS is 0, the entry would be required to translate an address using the Secure EL1&amp;0 translation regime.
            </li>
            <li>
              If SCR_EL3.NS is 1, the entry would be required to translate an address using the Non-secure EL1&amp;0 translation regime. If EL2 is implemented, the entry would be used with the current VMID.
            </li>
          </ul>
        
          <p>The invalidation only applies to the PE that executes this instruction.</p>
        
          <div class="note"><span class="note-header">Note</span>
            <p>For the EL1&amp;0 translation regime, the invalidation applies to both:</p>
            <ul>
              <li>
                Global entries.
              </li>
              <li>
                Non-global entries with any ASID.
              </li>
            </ul>
          </div>
        <p>This 
        System instruction
       is part of the TLB maintenance instructions functional group.</p><h2>Usage constraints</h2><p>This instruction can be executed at the following exception levels:</p><table class="register_access"><tr><th>EL0</th><th>EL1 (NS)</th><th>EL1 (S)</th><th>EL2 (NS)</th><th>EL3 (SCR.NS=1)</th><th>EL3 (SCR.NS=0)</th></tr><tr><td>-</td><td>WO</td><td>WO</td><td>WO</td><td>WO</td><td>WO</td></tr></table><h2>Traps and Enables</h2><p>For a description of the prioritization of any generated exceptions, see section D1.13.2 (Synchronous exception prioritization) in the <i>ARM<sup>®</sup> Architecture Reference Manual, ARMv8, for ARMv8-A architecture profile</i>. Subject to the prioritization rules:</p>
          <p>If <a href="AArch64-hcr_el2.html">HCR_EL2</a>.TTLB==1, Non-secure execution of this instruction at EL1 is trapped to EL2.</p>
        <h2>Configuration</h2><p>There are no configuration notes.</p><h2>Attributes</h2>
          <p>TLBI VMALLE1 is a 64-bit System instruction.</p>
        <h2>Field descriptions</h2><p>TLBI VMALLE1 ignores the value in the register specified by the instruction encoding. Software does not have to write a value to the register before issuing this instruction.</p><h2>Executing the TLBI VMALLE1 instruction</h2><p>The TLBI VMALLE1 instruction is executed as:</p><p class="asm-code">TLBI VMALLE1</p><p>The instruction is encoded in the System instruction encoding space as follows:</p><table class="info"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>01</td><td>000</td><td>1000</td><td>0111</td><td>000</td></tr></table><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">24/03/2017 15:40</p><p class="copyconf">Copyright © 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
