
VirtualQueue_Final.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c154  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000950  0800c2e8  0800c2e8  0001c2e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800cc38  0800cc38  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  0800cc38  0800cc38  0001cc38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800cc40  0800cc40  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800cc40  0800cc40  0001cc40  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800cc44  0800cc44  0001cc44  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  0800cc48  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000c1c  20000074  0800ccbc  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000c90  0800ccbc  00020c90  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   000221b3  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003ab8  00000000  00000000  00042257  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001ab0  00000000  00000000  00045d10  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000018e8  00000000  00000000  000477c0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0002cc0d  00000000  00000000  000490a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000184da  00000000  00000000  00075cb5  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    001137b1  00000000  00000000  0008e18f  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001a1940  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007fa4  00000000  00000000  001a19bc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000074 	.word	0x20000074
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800c2cc 	.word	0x0800c2cc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000078 	.word	0x20000078
 80001cc:	0800c2cc 	.word	0x0800c2cc

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2uiz>:
 8000b58:	004a      	lsls	r2, r1, #1
 8000b5a:	d211      	bcs.n	8000b80 <__aeabi_d2uiz+0x28>
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d211      	bcs.n	8000b86 <__aeabi_d2uiz+0x2e>
 8000b62:	d50d      	bpl.n	8000b80 <__aeabi_d2uiz+0x28>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d40e      	bmi.n	8000b8c <__aeabi_d2uiz+0x34>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	fa23 f002 	lsr.w	r0, r3, r2
 8000b7e:	4770      	bx	lr
 8000b80:	f04f 0000 	mov.w	r0, #0
 8000b84:	4770      	bx	lr
 8000b86:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_d2uiz+0x3a>
 8000b8c:	f04f 30ff 	mov.w	r0, #4294967295
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0000 	mov.w	r0, #0
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_uldivmod>:
 8000b98:	b953      	cbnz	r3, 8000bb0 <__aeabi_uldivmod+0x18>
 8000b9a:	b94a      	cbnz	r2, 8000bb0 <__aeabi_uldivmod+0x18>
 8000b9c:	2900      	cmp	r1, #0
 8000b9e:	bf08      	it	eq
 8000ba0:	2800      	cmpeq	r0, #0
 8000ba2:	bf1c      	itt	ne
 8000ba4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ba8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bac:	f000 b972 	b.w	8000e94 <__aeabi_idiv0>
 8000bb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bb8:	f000 f806 	bl	8000bc8 <__udivmoddi4>
 8000bbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bc4:	b004      	add	sp, #16
 8000bc6:	4770      	bx	lr

08000bc8 <__udivmoddi4>:
 8000bc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bcc:	9e08      	ldr	r6, [sp, #32]
 8000bce:	4604      	mov	r4, r0
 8000bd0:	4688      	mov	r8, r1
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	d14b      	bne.n	8000c6e <__udivmoddi4+0xa6>
 8000bd6:	428a      	cmp	r2, r1
 8000bd8:	4615      	mov	r5, r2
 8000bda:	d967      	bls.n	8000cac <__udivmoddi4+0xe4>
 8000bdc:	fab2 f282 	clz	r2, r2
 8000be0:	b14a      	cbz	r2, 8000bf6 <__udivmoddi4+0x2e>
 8000be2:	f1c2 0720 	rsb	r7, r2, #32
 8000be6:	fa01 f302 	lsl.w	r3, r1, r2
 8000bea:	fa20 f707 	lsr.w	r7, r0, r7
 8000bee:	4095      	lsls	r5, r2
 8000bf0:	ea47 0803 	orr.w	r8, r7, r3
 8000bf4:	4094      	lsls	r4, r2
 8000bf6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000bfa:	0c23      	lsrs	r3, r4, #16
 8000bfc:	fbb8 f7fe 	udiv	r7, r8, lr
 8000c00:	fa1f fc85 	uxth.w	ip, r5
 8000c04:	fb0e 8817 	mls	r8, lr, r7, r8
 8000c08:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c0c:	fb07 f10c 	mul.w	r1, r7, ip
 8000c10:	4299      	cmp	r1, r3
 8000c12:	d909      	bls.n	8000c28 <__udivmoddi4+0x60>
 8000c14:	18eb      	adds	r3, r5, r3
 8000c16:	f107 30ff 	add.w	r0, r7, #4294967295
 8000c1a:	f080 811b 	bcs.w	8000e54 <__udivmoddi4+0x28c>
 8000c1e:	4299      	cmp	r1, r3
 8000c20:	f240 8118 	bls.w	8000e54 <__udivmoddi4+0x28c>
 8000c24:	3f02      	subs	r7, #2
 8000c26:	442b      	add	r3, r5
 8000c28:	1a5b      	subs	r3, r3, r1
 8000c2a:	b2a4      	uxth	r4, r4
 8000c2c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000c30:	fb0e 3310 	mls	r3, lr, r0, r3
 8000c34:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c38:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c3c:	45a4      	cmp	ip, r4
 8000c3e:	d909      	bls.n	8000c54 <__udivmoddi4+0x8c>
 8000c40:	192c      	adds	r4, r5, r4
 8000c42:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c46:	f080 8107 	bcs.w	8000e58 <__udivmoddi4+0x290>
 8000c4a:	45a4      	cmp	ip, r4
 8000c4c:	f240 8104 	bls.w	8000e58 <__udivmoddi4+0x290>
 8000c50:	3802      	subs	r0, #2
 8000c52:	442c      	add	r4, r5
 8000c54:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000c58:	eba4 040c 	sub.w	r4, r4, ip
 8000c5c:	2700      	movs	r7, #0
 8000c5e:	b11e      	cbz	r6, 8000c68 <__udivmoddi4+0xa0>
 8000c60:	40d4      	lsrs	r4, r2
 8000c62:	2300      	movs	r3, #0
 8000c64:	e9c6 4300 	strd	r4, r3, [r6]
 8000c68:	4639      	mov	r1, r7
 8000c6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c6e:	428b      	cmp	r3, r1
 8000c70:	d909      	bls.n	8000c86 <__udivmoddi4+0xbe>
 8000c72:	2e00      	cmp	r6, #0
 8000c74:	f000 80eb 	beq.w	8000e4e <__udivmoddi4+0x286>
 8000c78:	2700      	movs	r7, #0
 8000c7a:	e9c6 0100 	strd	r0, r1, [r6]
 8000c7e:	4638      	mov	r0, r7
 8000c80:	4639      	mov	r1, r7
 8000c82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c86:	fab3 f783 	clz	r7, r3
 8000c8a:	2f00      	cmp	r7, #0
 8000c8c:	d147      	bne.n	8000d1e <__udivmoddi4+0x156>
 8000c8e:	428b      	cmp	r3, r1
 8000c90:	d302      	bcc.n	8000c98 <__udivmoddi4+0xd0>
 8000c92:	4282      	cmp	r2, r0
 8000c94:	f200 80fa 	bhi.w	8000e8c <__udivmoddi4+0x2c4>
 8000c98:	1a84      	subs	r4, r0, r2
 8000c9a:	eb61 0303 	sbc.w	r3, r1, r3
 8000c9e:	2001      	movs	r0, #1
 8000ca0:	4698      	mov	r8, r3
 8000ca2:	2e00      	cmp	r6, #0
 8000ca4:	d0e0      	beq.n	8000c68 <__udivmoddi4+0xa0>
 8000ca6:	e9c6 4800 	strd	r4, r8, [r6]
 8000caa:	e7dd      	b.n	8000c68 <__udivmoddi4+0xa0>
 8000cac:	b902      	cbnz	r2, 8000cb0 <__udivmoddi4+0xe8>
 8000cae:	deff      	udf	#255	; 0xff
 8000cb0:	fab2 f282 	clz	r2, r2
 8000cb4:	2a00      	cmp	r2, #0
 8000cb6:	f040 808f 	bne.w	8000dd8 <__udivmoddi4+0x210>
 8000cba:	1b49      	subs	r1, r1, r5
 8000cbc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cc0:	fa1f f885 	uxth.w	r8, r5
 8000cc4:	2701      	movs	r7, #1
 8000cc6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000cca:	0c23      	lsrs	r3, r4, #16
 8000ccc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000cd0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cd4:	fb08 f10c 	mul.w	r1, r8, ip
 8000cd8:	4299      	cmp	r1, r3
 8000cda:	d907      	bls.n	8000cec <__udivmoddi4+0x124>
 8000cdc:	18eb      	adds	r3, r5, r3
 8000cde:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000ce2:	d202      	bcs.n	8000cea <__udivmoddi4+0x122>
 8000ce4:	4299      	cmp	r1, r3
 8000ce6:	f200 80cd 	bhi.w	8000e84 <__udivmoddi4+0x2bc>
 8000cea:	4684      	mov	ip, r0
 8000cec:	1a59      	subs	r1, r3, r1
 8000cee:	b2a3      	uxth	r3, r4
 8000cf0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000cf4:	fb0e 1410 	mls	r4, lr, r0, r1
 8000cf8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000cfc:	fb08 f800 	mul.w	r8, r8, r0
 8000d00:	45a0      	cmp	r8, r4
 8000d02:	d907      	bls.n	8000d14 <__udivmoddi4+0x14c>
 8000d04:	192c      	adds	r4, r5, r4
 8000d06:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d0a:	d202      	bcs.n	8000d12 <__udivmoddi4+0x14a>
 8000d0c:	45a0      	cmp	r8, r4
 8000d0e:	f200 80b6 	bhi.w	8000e7e <__udivmoddi4+0x2b6>
 8000d12:	4618      	mov	r0, r3
 8000d14:	eba4 0408 	sub.w	r4, r4, r8
 8000d18:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d1c:	e79f      	b.n	8000c5e <__udivmoddi4+0x96>
 8000d1e:	f1c7 0c20 	rsb	ip, r7, #32
 8000d22:	40bb      	lsls	r3, r7
 8000d24:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000d28:	ea4e 0e03 	orr.w	lr, lr, r3
 8000d2c:	fa01 f407 	lsl.w	r4, r1, r7
 8000d30:	fa20 f50c 	lsr.w	r5, r0, ip
 8000d34:	fa21 f30c 	lsr.w	r3, r1, ip
 8000d38:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000d3c:	4325      	orrs	r5, r4
 8000d3e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000d42:	0c2c      	lsrs	r4, r5, #16
 8000d44:	fb08 3319 	mls	r3, r8, r9, r3
 8000d48:	fa1f fa8e 	uxth.w	sl, lr
 8000d4c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000d50:	fb09 f40a 	mul.w	r4, r9, sl
 8000d54:	429c      	cmp	r4, r3
 8000d56:	fa02 f207 	lsl.w	r2, r2, r7
 8000d5a:	fa00 f107 	lsl.w	r1, r0, r7
 8000d5e:	d90b      	bls.n	8000d78 <__udivmoddi4+0x1b0>
 8000d60:	eb1e 0303 	adds.w	r3, lr, r3
 8000d64:	f109 30ff 	add.w	r0, r9, #4294967295
 8000d68:	f080 8087 	bcs.w	8000e7a <__udivmoddi4+0x2b2>
 8000d6c:	429c      	cmp	r4, r3
 8000d6e:	f240 8084 	bls.w	8000e7a <__udivmoddi4+0x2b2>
 8000d72:	f1a9 0902 	sub.w	r9, r9, #2
 8000d76:	4473      	add	r3, lr
 8000d78:	1b1b      	subs	r3, r3, r4
 8000d7a:	b2ad      	uxth	r5, r5
 8000d7c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d80:	fb08 3310 	mls	r3, r8, r0, r3
 8000d84:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000d88:	fb00 fa0a 	mul.w	sl, r0, sl
 8000d8c:	45a2      	cmp	sl, r4
 8000d8e:	d908      	bls.n	8000da2 <__udivmoddi4+0x1da>
 8000d90:	eb1e 0404 	adds.w	r4, lr, r4
 8000d94:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d98:	d26b      	bcs.n	8000e72 <__udivmoddi4+0x2aa>
 8000d9a:	45a2      	cmp	sl, r4
 8000d9c:	d969      	bls.n	8000e72 <__udivmoddi4+0x2aa>
 8000d9e:	3802      	subs	r0, #2
 8000da0:	4474      	add	r4, lr
 8000da2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000da6:	fba0 8902 	umull	r8, r9, r0, r2
 8000daa:	eba4 040a 	sub.w	r4, r4, sl
 8000dae:	454c      	cmp	r4, r9
 8000db0:	46c2      	mov	sl, r8
 8000db2:	464b      	mov	r3, r9
 8000db4:	d354      	bcc.n	8000e60 <__udivmoddi4+0x298>
 8000db6:	d051      	beq.n	8000e5c <__udivmoddi4+0x294>
 8000db8:	2e00      	cmp	r6, #0
 8000dba:	d069      	beq.n	8000e90 <__udivmoddi4+0x2c8>
 8000dbc:	ebb1 050a 	subs.w	r5, r1, sl
 8000dc0:	eb64 0403 	sbc.w	r4, r4, r3
 8000dc4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000dc8:	40fd      	lsrs	r5, r7
 8000dca:	40fc      	lsrs	r4, r7
 8000dcc:	ea4c 0505 	orr.w	r5, ip, r5
 8000dd0:	e9c6 5400 	strd	r5, r4, [r6]
 8000dd4:	2700      	movs	r7, #0
 8000dd6:	e747      	b.n	8000c68 <__udivmoddi4+0xa0>
 8000dd8:	f1c2 0320 	rsb	r3, r2, #32
 8000ddc:	fa20 f703 	lsr.w	r7, r0, r3
 8000de0:	4095      	lsls	r5, r2
 8000de2:	fa01 f002 	lsl.w	r0, r1, r2
 8000de6:	fa21 f303 	lsr.w	r3, r1, r3
 8000dea:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000dee:	4338      	orrs	r0, r7
 8000df0:	0c01      	lsrs	r1, r0, #16
 8000df2:	fbb3 f7fe 	udiv	r7, r3, lr
 8000df6:	fa1f f885 	uxth.w	r8, r5
 8000dfa:	fb0e 3317 	mls	r3, lr, r7, r3
 8000dfe:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e02:	fb07 f308 	mul.w	r3, r7, r8
 8000e06:	428b      	cmp	r3, r1
 8000e08:	fa04 f402 	lsl.w	r4, r4, r2
 8000e0c:	d907      	bls.n	8000e1e <__udivmoddi4+0x256>
 8000e0e:	1869      	adds	r1, r5, r1
 8000e10:	f107 3cff 	add.w	ip, r7, #4294967295
 8000e14:	d22f      	bcs.n	8000e76 <__udivmoddi4+0x2ae>
 8000e16:	428b      	cmp	r3, r1
 8000e18:	d92d      	bls.n	8000e76 <__udivmoddi4+0x2ae>
 8000e1a:	3f02      	subs	r7, #2
 8000e1c:	4429      	add	r1, r5
 8000e1e:	1acb      	subs	r3, r1, r3
 8000e20:	b281      	uxth	r1, r0
 8000e22:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e26:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e2a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e2e:	fb00 f308 	mul.w	r3, r0, r8
 8000e32:	428b      	cmp	r3, r1
 8000e34:	d907      	bls.n	8000e46 <__udivmoddi4+0x27e>
 8000e36:	1869      	adds	r1, r5, r1
 8000e38:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e3c:	d217      	bcs.n	8000e6e <__udivmoddi4+0x2a6>
 8000e3e:	428b      	cmp	r3, r1
 8000e40:	d915      	bls.n	8000e6e <__udivmoddi4+0x2a6>
 8000e42:	3802      	subs	r0, #2
 8000e44:	4429      	add	r1, r5
 8000e46:	1ac9      	subs	r1, r1, r3
 8000e48:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000e4c:	e73b      	b.n	8000cc6 <__udivmoddi4+0xfe>
 8000e4e:	4637      	mov	r7, r6
 8000e50:	4630      	mov	r0, r6
 8000e52:	e709      	b.n	8000c68 <__udivmoddi4+0xa0>
 8000e54:	4607      	mov	r7, r0
 8000e56:	e6e7      	b.n	8000c28 <__udivmoddi4+0x60>
 8000e58:	4618      	mov	r0, r3
 8000e5a:	e6fb      	b.n	8000c54 <__udivmoddi4+0x8c>
 8000e5c:	4541      	cmp	r1, r8
 8000e5e:	d2ab      	bcs.n	8000db8 <__udivmoddi4+0x1f0>
 8000e60:	ebb8 0a02 	subs.w	sl, r8, r2
 8000e64:	eb69 020e 	sbc.w	r2, r9, lr
 8000e68:	3801      	subs	r0, #1
 8000e6a:	4613      	mov	r3, r2
 8000e6c:	e7a4      	b.n	8000db8 <__udivmoddi4+0x1f0>
 8000e6e:	4660      	mov	r0, ip
 8000e70:	e7e9      	b.n	8000e46 <__udivmoddi4+0x27e>
 8000e72:	4618      	mov	r0, r3
 8000e74:	e795      	b.n	8000da2 <__udivmoddi4+0x1da>
 8000e76:	4667      	mov	r7, ip
 8000e78:	e7d1      	b.n	8000e1e <__udivmoddi4+0x256>
 8000e7a:	4681      	mov	r9, r0
 8000e7c:	e77c      	b.n	8000d78 <__udivmoddi4+0x1b0>
 8000e7e:	3802      	subs	r0, #2
 8000e80:	442c      	add	r4, r5
 8000e82:	e747      	b.n	8000d14 <__udivmoddi4+0x14c>
 8000e84:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e88:	442b      	add	r3, r5
 8000e8a:	e72f      	b.n	8000cec <__udivmoddi4+0x124>
 8000e8c:	4638      	mov	r0, r7
 8000e8e:	e708      	b.n	8000ca2 <__udivmoddi4+0xda>
 8000e90:	4637      	mov	r7, r6
 8000e92:	e6e9      	b.n	8000c68 <__udivmoddi4+0xa0>

08000e94 <__aeabi_idiv0>:
 8000e94:	4770      	bx	lr
 8000e96:	bf00      	nop

08000e98 <SPI_write_command>:

/**
 * Select the register to read or write
 *
 */
uint8_t SPI_write_command(SPI_HandleTypeDef* hspi, uint8_t reg_to_sel) {
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	b084      	sub	sp, #16
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	6078      	str	r0, [r7, #4]
 8000ea0:	460b      	mov	r3, r1
 8000ea2:	70fb      	strb	r3, [r7, #3]
	HAL_StatusTypeDef status;

	// toggle CS to low
	HAL_GPIO_WritePin(SPI_CS_GPIO, SPI_CS_PIN, GPIO_PIN_RESET);
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000eaa:	4815      	ldr	r0, [pc, #84]	; (8000f00 <SPI_write_command+0x68>)
 8000eac:	f004 fe56 	bl	8005b5c <HAL_GPIO_WritePin>

	uint8_t reg = RA8875_CMDWRITE;
 8000eb0:	2380      	movs	r3, #128	; 0x80
 8000eb2:	73bb      	strb	r3, [r7, #14]
	status  = HAL_SPI_Transmit(hspi, &reg, 1, 10);
 8000eb4:	f107 010e 	add.w	r1, r7, #14
 8000eb8:	230a      	movs	r3, #10
 8000eba:	2201      	movs	r2, #1
 8000ebc:	6878      	ldr	r0, [r7, #4]
 8000ebe:	f006 fc4d 	bl	800775c <HAL_SPI_Transmit>
 8000ec2:	4603      	mov	r3, r0
 8000ec4:	73fb      	strb	r3, [r7, #15]
	if(status != HAL_OK)
 8000ec6:	7bfb      	ldrb	r3, [r7, #15]
 8000ec8:	2b00      	cmp	r3, #0
 8000eca:	d001      	beq.n	8000ed0 <SPI_write_command+0x38>
		return DISPLAY_ERROR;
 8000ecc:	23ff      	movs	r3, #255	; 0xff
 8000ece:	e013      	b.n	8000ef8 <SPI_write_command+0x60>

	status = HAL_SPI_Transmit(hspi, &reg_to_sel, 1, 10);
 8000ed0:	1cf9      	adds	r1, r7, #3
 8000ed2:	230a      	movs	r3, #10
 8000ed4:	2201      	movs	r2, #1
 8000ed6:	6878      	ldr	r0, [r7, #4]
 8000ed8:	f006 fc40 	bl	800775c <HAL_SPI_Transmit>
 8000edc:	4603      	mov	r3, r0
 8000ede:	73fb      	strb	r3, [r7, #15]
	if(status != HAL_OK)
 8000ee0:	7bfb      	ldrb	r3, [r7, #15]
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	d001      	beq.n	8000eea <SPI_write_command+0x52>
		return DISPLAY_ERROR;
 8000ee6:	23ff      	movs	r3, #255	; 0xff
 8000ee8:	e006      	b.n	8000ef8 <SPI_write_command+0x60>

	// finish transfer, toggle CS to high
	HAL_GPIO_WritePin(SPI_CS_GPIO, SPI_CS_PIN, GPIO_PIN_SET);
 8000eea:	2201      	movs	r2, #1
 8000eec:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000ef0:	4803      	ldr	r0, [pc, #12]	; (8000f00 <SPI_write_command+0x68>)
 8000ef2:	f004 fe33 	bl	8005b5c <HAL_GPIO_WritePin>

	return DISPLAY_OK;
 8000ef6:	2300      	movs	r3, #0
}
 8000ef8:	4618      	mov	r0, r3
 8000efa:	3710      	adds	r7, #16
 8000efc:	46bd      	mov	sp, r7
 8000efe:	bd80      	pop	{r7, pc}
 8000f00:	48001000 	.word	0x48001000

08000f04 <SPI_read_data>:

/**
 * Read the data from the current register
 *
 */
uint8_t SPI_read_data(SPI_HandleTypeDef* hspi, uint8_t* Rxdata) {
 8000f04:	b580      	push	{r7, lr}
 8000f06:	b084      	sub	sp, #16
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	6078      	str	r0, [r7, #4]
 8000f0c:	6039      	str	r1, [r7, #0]
	HAL_StatusTypeDef status;
	uint8_t reg = RA8875_DATAREAD;
 8000f0e:	2340      	movs	r3, #64	; 0x40
 8000f10:	73bb      	strb	r3, [r7, #14]

	// toggle CS to low
	HAL_GPIO_WritePin(SPI_CS_GPIO, SPI_CS_PIN, GPIO_PIN_RESET);
 8000f12:	2200      	movs	r2, #0
 8000f14:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000f18:	4814      	ldr	r0, [pc, #80]	; (8000f6c <SPI_read_data+0x68>)
 8000f1a:	f004 fe1f 	bl	8005b5c <HAL_GPIO_WritePin>

	// write READ command to slave and read the data
	status  = HAL_SPI_Transmit(hspi, &reg, 1, 10);
 8000f1e:	f107 010e 	add.w	r1, r7, #14
 8000f22:	230a      	movs	r3, #10
 8000f24:	2201      	movs	r2, #1
 8000f26:	6878      	ldr	r0, [r7, #4]
 8000f28:	f006 fc18 	bl	800775c <HAL_SPI_Transmit>
 8000f2c:	4603      	mov	r3, r0
 8000f2e:	73fb      	strb	r3, [r7, #15]
	if(status != HAL_OK)
 8000f30:	7bfb      	ldrb	r3, [r7, #15]
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	d001      	beq.n	8000f3a <SPI_read_data+0x36>
		return DISPLAY_ERROR;
 8000f36:	23ff      	movs	r3, #255	; 0xff
 8000f38:	e013      	b.n	8000f62 <SPI_read_data+0x5e>

	status = HAL_SPI_Receive(hspi, Rxdata, 1, 10);
 8000f3a:	230a      	movs	r3, #10
 8000f3c:	2201      	movs	r2, #1
 8000f3e:	6839      	ldr	r1, [r7, #0]
 8000f40:	6878      	ldr	r0, [r7, #4]
 8000f42:	f006 fd71 	bl	8007a28 <HAL_SPI_Receive>
 8000f46:	4603      	mov	r3, r0
 8000f48:	73fb      	strb	r3, [r7, #15]
	if(status != HAL_OK)
 8000f4a:	7bfb      	ldrb	r3, [r7, #15]
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	d001      	beq.n	8000f54 <SPI_read_data+0x50>
		return DISPLAY_ERROR;
 8000f50:	23ff      	movs	r3, #255	; 0xff
 8000f52:	e006      	b.n	8000f62 <SPI_read_data+0x5e>

	// finish transfer, toggle CS to high
	HAL_GPIO_WritePin(SPI_CS_GPIO, SPI_CS_PIN, GPIO_PIN_SET);
 8000f54:	2201      	movs	r2, #1
 8000f56:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000f5a:	4804      	ldr	r0, [pc, #16]	; (8000f6c <SPI_read_data+0x68>)
 8000f5c:	f004 fdfe 	bl	8005b5c <HAL_GPIO_WritePin>

	return DISPLAY_OK;
 8000f60:	2300      	movs	r3, #0
}
 8000f62:	4618      	mov	r0, r3
 8000f64:	3710      	adds	r7, #16
 8000f66:	46bd      	mov	sp, r7
 8000f68:	bd80      	pop	{r7, pc}
 8000f6a:	bf00      	nop
 8000f6c:	48001000 	.word	0x48001000

08000f70 <SPI_write_data>:

/**
 * Write the data to the current register
 *
 */
uint8_t SPI_write_data(SPI_HandleTypeDef* hspi, uint8_t* TxData) {
 8000f70:	b580      	push	{r7, lr}
 8000f72:	b084      	sub	sp, #16
 8000f74:	af00      	add	r7, sp, #0
 8000f76:	6078      	str	r0, [r7, #4]
 8000f78:	6039      	str	r1, [r7, #0]
	HAL_StatusTypeDef status;
	uint8_t reg = RA8875_DATAWRITE;
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	73bb      	strb	r3, [r7, #14]

	// toggle CS to low
	HAL_GPIO_WritePin(SPI_CS_GPIO, SPI_CS_PIN, GPIO_PIN_RESET);
 8000f7e:	2200      	movs	r2, #0
 8000f80:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000f84:	4814      	ldr	r0, [pc, #80]	; (8000fd8 <SPI_write_data+0x68>)
 8000f86:	f004 fde9 	bl	8005b5c <HAL_GPIO_WritePin>

	// write WRITE command to slave and write the data
	status  = HAL_SPI_Transmit(hspi, &reg, 1, 10);
 8000f8a:	f107 010e 	add.w	r1, r7, #14
 8000f8e:	230a      	movs	r3, #10
 8000f90:	2201      	movs	r2, #1
 8000f92:	6878      	ldr	r0, [r7, #4]
 8000f94:	f006 fbe2 	bl	800775c <HAL_SPI_Transmit>
 8000f98:	4603      	mov	r3, r0
 8000f9a:	73fb      	strb	r3, [r7, #15]
	if(status != HAL_OK)
 8000f9c:	7bfb      	ldrb	r3, [r7, #15]
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	d001      	beq.n	8000fa6 <SPI_write_data+0x36>
		return DISPLAY_ERROR;
 8000fa2:	23ff      	movs	r3, #255	; 0xff
 8000fa4:	e013      	b.n	8000fce <SPI_write_data+0x5e>

	status = HAL_SPI_Transmit(hspi, TxData, 1, 10);
 8000fa6:	230a      	movs	r3, #10
 8000fa8:	2201      	movs	r2, #1
 8000faa:	6839      	ldr	r1, [r7, #0]
 8000fac:	6878      	ldr	r0, [r7, #4]
 8000fae:	f006 fbd5 	bl	800775c <HAL_SPI_Transmit>
 8000fb2:	4603      	mov	r3, r0
 8000fb4:	73fb      	strb	r3, [r7, #15]
	if(status != HAL_OK)
 8000fb6:	7bfb      	ldrb	r3, [r7, #15]
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	d001      	beq.n	8000fc0 <SPI_write_data+0x50>
		return DISPLAY_ERROR;
 8000fbc:	23ff      	movs	r3, #255	; 0xff
 8000fbe:	e006      	b.n	8000fce <SPI_write_data+0x5e>

	// finish transfer, toggle CS to high
	HAL_GPIO_WritePin(SPI_CS_GPIO, SPI_CS_PIN, GPIO_PIN_SET);
 8000fc0:	2201      	movs	r2, #1
 8000fc2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000fc6:	4804      	ldr	r0, [pc, #16]	; (8000fd8 <SPI_write_data+0x68>)
 8000fc8:	f004 fdc8 	bl	8005b5c <HAL_GPIO_WritePin>

	return DISPLAY_OK;
 8000fcc:	2300      	movs	r3, #0
}
 8000fce:	4618      	mov	r0, r3
 8000fd0:	3710      	adds	r7, #16
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	bd80      	pop	{r7, pc}
 8000fd6:	bf00      	nop
 8000fd8:	48001000 	.word	0x48001000

08000fdc <SPI_read_register>:
/**
 *  Select the register to read from and transmit the data using TxData
 *  Rxdata will be the returned data
 *
 */
uint8_t SPI_read_register(SPI_HandleTypeDef* hspi, uint8_t reg_to_sel, uint8_t* Rxdata) {
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	b086      	sub	sp, #24
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	60f8      	str	r0, [r7, #12]
 8000fe4:	460b      	mov	r3, r1
 8000fe6:	607a      	str	r2, [r7, #4]
 8000fe8:	72fb      	strb	r3, [r7, #11]
	uint8_t ret;
	// issue a read coomand and read data
	ret = SPI_write_command(hspi, reg_to_sel);
 8000fea:	7afb      	ldrb	r3, [r7, #11]
 8000fec:	4619      	mov	r1, r3
 8000fee:	68f8      	ldr	r0, [r7, #12]
 8000ff0:	f7ff ff52 	bl	8000e98 <SPI_write_command>
 8000ff4:	4603      	mov	r3, r0
 8000ff6:	75fb      	strb	r3, [r7, #23]
	if (ret != DISPLAY_OK)
 8000ff8:	7dfb      	ldrb	r3, [r7, #23]
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d001      	beq.n	8001002 <SPI_read_register+0x26>
		return DISPLAY_ERROR;
 8000ffe:	23ff      	movs	r3, #255	; 0xff
 8001000:	e00b      	b.n	800101a <SPI_read_register+0x3e>

	ret = SPI_read_data(hspi, Rxdata);
 8001002:	6879      	ldr	r1, [r7, #4]
 8001004:	68f8      	ldr	r0, [r7, #12]
 8001006:	f7ff ff7d 	bl	8000f04 <SPI_read_data>
 800100a:	4603      	mov	r3, r0
 800100c:	75fb      	strb	r3, [r7, #23]
	if (ret != DISPLAY_OK)
 800100e:	7dfb      	ldrb	r3, [r7, #23]
 8001010:	2b00      	cmp	r3, #0
 8001012:	d001      	beq.n	8001018 <SPI_read_register+0x3c>
		return DISPLAY_ERROR;
 8001014:	23ff      	movs	r3, #255	; 0xff
 8001016:	e000      	b.n	800101a <SPI_read_register+0x3e>

	return DISPLAY_OK;
 8001018:	2300      	movs	r3, #0
}
 800101a:	4618      	mov	r0, r3
 800101c:	3718      	adds	r7, #24
 800101e:	46bd      	mov	sp, r7
 8001020:	bd80      	pop	{r7, pc}

08001022 <SPI_write_register>:

/**
 *  Select the register to write to and transmit the data using TxData
 *
 */
uint8_t SPI_write_register(SPI_HandleTypeDef* hspi, uint8_t reg_to_sel, uint8_t* TxData) {
 8001022:	b580      	push	{r7, lr}
 8001024:	b086      	sub	sp, #24
 8001026:	af00      	add	r7, sp, #0
 8001028:	60f8      	str	r0, [r7, #12]
 800102a:	460b      	mov	r3, r1
 800102c:	607a      	str	r2, [r7, #4]
 800102e:	72fb      	strb	r3, [r7, #11]
	uint8_t ret;
	ret = SPI_write_command(hspi, reg_to_sel);
 8001030:	7afb      	ldrb	r3, [r7, #11]
 8001032:	4619      	mov	r1, r3
 8001034:	68f8      	ldr	r0, [r7, #12]
 8001036:	f7ff ff2f 	bl	8000e98 <SPI_write_command>
 800103a:	4603      	mov	r3, r0
 800103c:	75fb      	strb	r3, [r7, #23]
	if (ret != DISPLAY_OK)
 800103e:	7dfb      	ldrb	r3, [r7, #23]
 8001040:	2b00      	cmp	r3, #0
 8001042:	d001      	beq.n	8001048 <SPI_write_register+0x26>
		return DISPLAY_ERROR;
 8001044:	23ff      	movs	r3, #255	; 0xff
 8001046:	e00b      	b.n	8001060 <SPI_write_register+0x3e>

	ret = SPI_write_data(hspi, TxData);
 8001048:	6879      	ldr	r1, [r7, #4]
 800104a:	68f8      	ldr	r0, [r7, #12]
 800104c:	f7ff ff90 	bl	8000f70 <SPI_write_data>
 8001050:	4603      	mov	r3, r0
 8001052:	75fb      	strb	r3, [r7, #23]
	if (ret != DISPLAY_OK)
 8001054:	7dfb      	ldrb	r3, [r7, #23]
 8001056:	2b00      	cmp	r3, #0
 8001058:	d001      	beq.n	800105e <SPI_write_register+0x3c>
		return DISPLAY_ERROR;
 800105a:	23ff      	movs	r3, #255	; 0xff
 800105c:	e000      	b.n	8001060 <SPI_write_register+0x3e>

	return DISPLAY_OK;
 800105e:	2300      	movs	r3, #0
}
 8001060:	4618      	mov	r0, r3
 8001062:	3718      	adds	r7, #24
 8001064:	46bd      	mov	sp, r7
 8001066:	bd80      	pop	{r7, pc}

08001068 <wait_poll>:
/**
 *  Select the register to write to and transmit the data using TxData
 *	return true if expected status has been reached
 *  return false if SPI_read has errors
 */
bool wait_poll(SPI_HandleTypeDef* hspi,uint8_t reg_to_sel, uint8_t wait_flag) {
 8001068:	b580      	push	{r7, lr}
 800106a:	b084      	sub	sp, #16
 800106c:	af00      	add	r7, sp, #0
 800106e:	6078      	str	r0, [r7, #4]
 8001070:	460b      	mov	r3, r1
 8001072:	70fb      	strb	r3, [r7, #3]
 8001074:	4613      	mov	r3, r2
 8001076:	70bb      	strb	r3, [r7, #2]
	uint8_t RxData;
	uint8_t ret;
	// wait for the command to finish
	while(1) {
		RxData = 0;
 8001078:	2300      	movs	r3, #0
 800107a:	73bb      	strb	r3, [r7, #14]
		ret = SPI_read_register(hspi, reg_to_sel, &RxData);
 800107c:	f107 020e 	add.w	r2, r7, #14
 8001080:	78fb      	ldrb	r3, [r7, #3]
 8001082:	4619      	mov	r1, r3
 8001084:	6878      	ldr	r0, [r7, #4]
 8001086:	f7ff ffa9 	bl	8000fdc <SPI_read_register>
 800108a:	4603      	mov	r3, r0
 800108c:	73fb      	strb	r3, [r7, #15]
		if(ret != DISPLAY_OK)
 800108e:	7bfb      	ldrb	r3, [r7, #15]
 8001090:	2b00      	cmp	r3, #0
 8001092:	d001      	beq.n	8001098 <wait_poll+0x30>
			return false;
 8001094:	2300      	movs	r3, #0
 8001096:	e006      	b.n	80010a6 <wait_poll+0x3e>
		if(!(RxData & wait_flag))
 8001098:	7bba      	ldrb	r2, [r7, #14]
 800109a:	78bb      	ldrb	r3, [r7, #2]
 800109c:	4013      	ands	r3, r2
 800109e:	b2db      	uxtb	r3, r3
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d1e9      	bne.n	8001078 <wait_poll+0x10>
			return true;
 80010a4:	2301      	movs	r3, #1
	}
	// unreach but return to avoid compiler yelling
	return false;
}
 80010a6:	4618      	mov	r0, r3
 80010a8:	3710      	adds	r7, #16
 80010aa:	46bd      	mov	sp, r7
 80010ac:	bd80      	pop	{r7, pc}

080010ae <rect_helper>:
 *	|					   |
 *	|					   |
 *	|					   |
 *	Y  X----------------X1 Y
 */
void rect_helper(SPI_HandleTypeDef* hspi, int16_t x, int16_t y, int16_t x1, int16_t y1, uint16_t color, bool filled){
 80010ae:	b580      	push	{r7, lr}
 80010b0:	b086      	sub	sp, #24
 80010b2:	af00      	add	r7, sp, #0
 80010b4:	60f8      	str	r0, [r7, #12]
 80010b6:	4608      	mov	r0, r1
 80010b8:	4611      	mov	r1, r2
 80010ba:	461a      	mov	r2, r3
 80010bc:	4603      	mov	r3, r0
 80010be:	817b      	strh	r3, [r7, #10]
 80010c0:	460b      	mov	r3, r1
 80010c2:	813b      	strh	r3, [r7, #8]
 80010c4:	4613      	mov	r3, r2
 80010c6:	80fb      	strh	r3, [r7, #6]
	uint8_t TxData = 0;
 80010c8:	2300      	movs	r3, #0
 80010ca:	75fb      	strb	r3, [r7, #23]

	// Set X
	SPI_write_command(hspi, 0x91);
 80010cc:	2191      	movs	r1, #145	; 0x91
 80010ce:	68f8      	ldr	r0, [r7, #12]
 80010d0:	f7ff fee2 	bl	8000e98 <SPI_write_command>
	TxData = x;
 80010d4:	897b      	ldrh	r3, [r7, #10]
 80010d6:	b2db      	uxtb	r3, r3
 80010d8:	75fb      	strb	r3, [r7, #23]
	SPI_write_data(hspi, &TxData);
 80010da:	f107 0317 	add.w	r3, r7, #23
 80010de:	4619      	mov	r1, r3
 80010e0:	68f8      	ldr	r0, [r7, #12]
 80010e2:	f7ff ff45 	bl	8000f70 <SPI_write_data>
	SPI_write_command(hspi, 0x92);
 80010e6:	2192      	movs	r1, #146	; 0x92
 80010e8:	68f8      	ldr	r0, [r7, #12]
 80010ea:	f7ff fed5 	bl	8000e98 <SPI_write_command>
	TxData = x >> 8;
 80010ee:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80010f2:	121b      	asrs	r3, r3, #8
 80010f4:	b21b      	sxth	r3, r3
 80010f6:	b2db      	uxtb	r3, r3
 80010f8:	75fb      	strb	r3, [r7, #23]
	SPI_write_data(hspi, &TxData);
 80010fa:	f107 0317 	add.w	r3, r7, #23
 80010fe:	4619      	mov	r1, r3
 8001100:	68f8      	ldr	r0, [r7, #12]
 8001102:	f7ff ff35 	bl	8000f70 <SPI_write_data>

	// Set Y
	SPI_write_command(hspi, 0x93);
 8001106:	2193      	movs	r1, #147	; 0x93
 8001108:	68f8      	ldr	r0, [r7, #12]
 800110a:	f7ff fec5 	bl	8000e98 <SPI_write_command>
	TxData = y;
 800110e:	893b      	ldrh	r3, [r7, #8]
 8001110:	b2db      	uxtb	r3, r3
 8001112:	75fb      	strb	r3, [r7, #23]
	SPI_write_data(hspi, &TxData);
 8001114:	f107 0317 	add.w	r3, r7, #23
 8001118:	4619      	mov	r1, r3
 800111a:	68f8      	ldr	r0, [r7, #12]
 800111c:	f7ff ff28 	bl	8000f70 <SPI_write_data>
	SPI_write_command(hspi, 0x94);
 8001120:	2194      	movs	r1, #148	; 0x94
 8001122:	68f8      	ldr	r0, [r7, #12]
 8001124:	f7ff feb8 	bl	8000e98 <SPI_write_command>
	TxData = y >> 8;
 8001128:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 800112c:	121b      	asrs	r3, r3, #8
 800112e:	b21b      	sxth	r3, r3
 8001130:	b2db      	uxtb	r3, r3
 8001132:	75fb      	strb	r3, [r7, #23]
	SPI_write_data(hspi, &TxData);
 8001134:	f107 0317 	add.w	r3, r7, #23
 8001138:	4619      	mov	r1, r3
 800113a:	68f8      	ldr	r0, [r7, #12]
 800113c:	f7ff ff18 	bl	8000f70 <SPI_write_data>

	// set X1
	SPI_write_command(hspi, 0x95);
 8001140:	2195      	movs	r1, #149	; 0x95
 8001142:	68f8      	ldr	r0, [r7, #12]
 8001144:	f7ff fea8 	bl	8000e98 <SPI_write_command>
	TxData = x1;
 8001148:	88fb      	ldrh	r3, [r7, #6]
 800114a:	b2db      	uxtb	r3, r3
 800114c:	75fb      	strb	r3, [r7, #23]
	SPI_write_data(hspi, &TxData);
 800114e:	f107 0317 	add.w	r3, r7, #23
 8001152:	4619      	mov	r1, r3
 8001154:	68f8      	ldr	r0, [r7, #12]
 8001156:	f7ff ff0b 	bl	8000f70 <SPI_write_data>
	SPI_write_command(hspi, 0x96);
 800115a:	2196      	movs	r1, #150	; 0x96
 800115c:	68f8      	ldr	r0, [r7, #12]
 800115e:	f7ff fe9b 	bl	8000e98 <SPI_write_command>
	TxData = x1 >> 8;
 8001162:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001166:	121b      	asrs	r3, r3, #8
 8001168:	b21b      	sxth	r3, r3
 800116a:	b2db      	uxtb	r3, r3
 800116c:	75fb      	strb	r3, [r7, #23]
	SPI_write_data(hspi, &TxData);
 800116e:	f107 0317 	add.w	r3, r7, #23
 8001172:	4619      	mov	r1, r3
 8001174:	68f8      	ldr	r0, [r7, #12]
 8001176:	f7ff fefb 	bl	8000f70 <SPI_write_data>

	// set Y1
	SPI_write_command(hspi, 0x97);
 800117a:	2197      	movs	r1, #151	; 0x97
 800117c:	68f8      	ldr	r0, [r7, #12]
 800117e:	f7ff fe8b 	bl	8000e98 <SPI_write_command>
	TxData = y1;
 8001182:	8c3b      	ldrh	r3, [r7, #32]
 8001184:	b2db      	uxtb	r3, r3
 8001186:	75fb      	strb	r3, [r7, #23]
	SPI_write_data(hspi, &TxData);
 8001188:	f107 0317 	add.w	r3, r7, #23
 800118c:	4619      	mov	r1, r3
 800118e:	68f8      	ldr	r0, [r7, #12]
 8001190:	f7ff feee 	bl	8000f70 <SPI_write_data>
	SPI_write_command(hspi, 0x98);
 8001194:	2198      	movs	r1, #152	; 0x98
 8001196:	68f8      	ldr	r0, [r7, #12]
 8001198:	f7ff fe7e 	bl	8000e98 <SPI_write_command>
	TxData = y1 >> 8;
 800119c:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 80011a0:	121b      	asrs	r3, r3, #8
 80011a2:	b21b      	sxth	r3, r3
 80011a4:	b2db      	uxtb	r3, r3
 80011a6:	75fb      	strb	r3, [r7, #23]
	SPI_write_data(hspi, &TxData);
 80011a8:	f107 0317 	add.w	r3, r7, #23
 80011ac:	4619      	mov	r1, r3
 80011ae:	68f8      	ldr	r0, [r7, #12]
 80011b0:	f7ff fede 	bl	8000f70 <SPI_write_data>

	// set Color
	SPI_write_command(hspi, 0x63);
 80011b4:	2163      	movs	r1, #99	; 0x63
 80011b6:	68f8      	ldr	r0, [r7, #12]
 80011b8:	f7ff fe6e 	bl	8000e98 <SPI_write_command>
	TxData = (color & 0xf800) >> 11;
 80011bc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80011be:	0adb      	lsrs	r3, r3, #11
 80011c0:	b29b      	uxth	r3, r3
 80011c2:	b2db      	uxtb	r3, r3
 80011c4:	75fb      	strb	r3, [r7, #23]
	SPI_write_data(hspi, &TxData);
 80011c6:	f107 0317 	add.w	r3, r7, #23
 80011ca:	4619      	mov	r1, r3
 80011cc:	68f8      	ldr	r0, [r7, #12]
 80011ce:	f7ff fecf 	bl	8000f70 <SPI_write_data>
	SPI_write_command(hspi, 0x64);
 80011d2:	2164      	movs	r1, #100	; 0x64
 80011d4:	68f8      	ldr	r0, [r7, #12]
 80011d6:	f7ff fe5f 	bl	8000e98 <SPI_write_command>
	TxData = (color & 0x07e0) >> 5;
 80011da:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80011dc:	115b      	asrs	r3, r3, #5
 80011de:	b2db      	uxtb	r3, r3
 80011e0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80011e4:	b2db      	uxtb	r3, r3
 80011e6:	75fb      	strb	r3, [r7, #23]
	SPI_write_data(hspi, &TxData);
 80011e8:	f107 0317 	add.w	r3, r7, #23
 80011ec:	4619      	mov	r1, r3
 80011ee:	68f8      	ldr	r0, [r7, #12]
 80011f0:	f7ff febe 	bl	8000f70 <SPI_write_data>
	SPI_write_command(hspi, 0x65);
 80011f4:	2165      	movs	r1, #101	; 0x65
 80011f6:	68f8      	ldr	r0, [r7, #12]
 80011f8:	f7ff fe4e 	bl	8000e98 <SPI_write_command>
	TxData = color & 0x001f;
 80011fc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80011fe:	b2db      	uxtb	r3, r3
 8001200:	f003 031f 	and.w	r3, r3, #31
 8001204:	b2db      	uxtb	r3, r3
 8001206:	75fb      	strb	r3, [r7, #23]
	SPI_write_data(hspi, &TxData);
 8001208:	f107 0317 	add.w	r3, r7, #23
 800120c:	4619      	mov	r1, r3
 800120e:	68f8      	ldr	r0, [r7, #12]
 8001210:	f7ff feae 	bl	8000f70 <SPI_write_data>

	// Draw
	SPI_write_command(hspi, RA8875_DCR);
 8001214:	2190      	movs	r1, #144	; 0x90
 8001216:	68f8      	ldr	r0, [r7, #12]
 8001218:	f7ff fe3e 	bl	8000e98 <SPI_write_command>
	if(filled == true) {
 800121c:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001220:	2b01      	cmp	r3, #1
 8001222:	d108      	bne.n	8001236 <rect_helper+0x188>
		TxData = 0xB0;
 8001224:	23b0      	movs	r3, #176	; 0xb0
 8001226:	75fb      	strb	r3, [r7, #23]
		SPI_write_data(hspi, &TxData);
 8001228:	f107 0317 	add.w	r3, r7, #23
 800122c:	4619      	mov	r1, r3
 800122e:	68f8      	ldr	r0, [r7, #12]
 8001230:	f7ff fe9e 	bl	8000f70 <SPI_write_data>
 8001234:	e007      	b.n	8001246 <rect_helper+0x198>
	} else {
		TxData = 0x90;
 8001236:	2390      	movs	r3, #144	; 0x90
 8001238:	75fb      	strb	r3, [r7, #23]
		SPI_write_data(hspi, &TxData);
 800123a:	f107 0317 	add.w	r3, r7, #23
 800123e:	4619      	mov	r1, r3
 8001240:	68f8      	ldr	r0, [r7, #12]
 8001242:	f7ff fe95 	bl	8000f70 <SPI_write_data>
	}

	wait_poll(hspi, RA8875_DCR, RA8875_DCR_LINESQUTRI_STATUS);
 8001246:	2280      	movs	r2, #128	; 0x80
 8001248:	2190      	movs	r1, #144	; 0x90
 800124a:	68f8      	ldr	r0, [r7, #12]
 800124c:	f7ff ff0c 	bl	8001068 <wait_poll>
}
 8001250:	bf00      	nop
 8001252:	3718      	adds	r7, #24
 8001254:	46bd      	mov	sp, r7
 8001256:	bd80      	pop	{r7, pc}

08001258 <initialize_PLL>:

/**
 * Initialize the PLL
 *
 */
uint8_t initialize_PLL(SPI_HandleTypeDef* hspi){
 8001258:	b580      	push	{r7, lr}
 800125a:	b084      	sub	sp, #16
 800125c:	af00      	add	r7, sp, #0
 800125e:	6078      	str	r0, [r7, #4]
	uint8_t ret = 0;
 8001260:	2300      	movs	r3, #0
 8001262:	73fb      	strb	r3, [r7, #15]
	uint8_t TxData = 0;
 8001264:	2300      	movs	r3, #0
 8001266:	73bb      	strb	r3, [r7, #14]

	TxData = RA8875_PLLC1_PLLDIV1 + 11;
 8001268:	230b      	movs	r3, #11
 800126a:	73bb      	strb	r3, [r7, #14]
	ret = SPI_write_register(hspi, RA8875_PLLC1, &TxData);
 800126c:	f107 030e 	add.w	r3, r7, #14
 8001270:	461a      	mov	r2, r3
 8001272:	2188      	movs	r1, #136	; 0x88
 8001274:	6878      	ldr	r0, [r7, #4]
 8001276:	f7ff fed4 	bl	8001022 <SPI_write_register>
 800127a:	4603      	mov	r3, r0
 800127c:	73fb      	strb	r3, [r7, #15]
	if (ret != DISPLAY_OK)
 800127e:	7bfb      	ldrb	r3, [r7, #15]
 8001280:	2b00      	cmp	r3, #0
 8001282:	d001      	beq.n	8001288 <initialize_PLL+0x30>
		return DISPLAY_ERROR;
 8001284:	23ff      	movs	r3, #255	; 0xff
 8001286:	e016      	b.n	80012b6 <initialize_PLL+0x5e>
	HAL_Delay(1);
 8001288:	2001      	movs	r0, #1
 800128a:	f002 fdb7 	bl	8003dfc <HAL_Delay>

	TxData = RA8875_PLLC2_DIV4;
 800128e:	2302      	movs	r3, #2
 8001290:	73bb      	strb	r3, [r7, #14]
	ret = SPI_write_register(hspi,  RA8875_PLLC2, &TxData);
 8001292:	f107 030e 	add.w	r3, r7, #14
 8001296:	461a      	mov	r2, r3
 8001298:	2189      	movs	r1, #137	; 0x89
 800129a:	6878      	ldr	r0, [r7, #4]
 800129c:	f7ff fec1 	bl	8001022 <SPI_write_register>
 80012a0:	4603      	mov	r3, r0
 80012a2:	73fb      	strb	r3, [r7, #15]
	if (ret != DISPLAY_OK)
 80012a4:	7bfb      	ldrb	r3, [r7, #15]
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d001      	beq.n	80012ae <initialize_PLL+0x56>
		return DISPLAY_ERROR;
 80012aa:	23ff      	movs	r3, #255	; 0xff
 80012ac:	e003      	b.n	80012b6 <initialize_PLL+0x5e>
	HAL_Delay(1);
 80012ae:	2001      	movs	r0, #1
 80012b0:	f002 fda4 	bl	8003dfc <HAL_Delay>

	return DISPLAY_OK;
 80012b4:	2300      	movs	r3, #0
}
 80012b6:	4618      	mov	r0, r3
 80012b8:	3710      	adds	r7, #16
 80012ba:	46bd      	mov	sp, r7
 80012bc:	bd80      	pop	{r7, pc}
	...

080012c0 <initialize_driverIC>:

/**
 *  Initialize the driver IC (clock setup, etc etc)
 */
uint8_t initialize_driverIC(SPI_HandleTypeDef* hspi){
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b086      	sub	sp, #24
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	6078      	str	r0, [r7, #4]
	uint8_t ret = 0;
 80012c8:	2300      	movs	r3, #0
 80012ca:	75fb      	strb	r3, [r7, #23]
	uint8_t TxData = 0;
 80012cc:	2300      	movs	r3, #0
 80012ce:	733b      	strb	r3, [r7, #12]

	// Timing value
	uint8_t   pixclk = RA8875_PCSR_PDATL | RA8875_PCSR_2CLK;
 80012d0:	2381      	movs	r3, #129	; 0x81
 80012d2:	75bb      	strb	r3, [r7, #22]
	uint8_t   hsync_nondisp = 26;
 80012d4:	231a      	movs	r3, #26
 80012d6:	757b      	strb	r3, [r7, #21]
	uint8_t   hsync_start = 32;
 80012d8:	2320      	movs	r3, #32
 80012da:	753b      	strb	r3, [r7, #20]
	uint8_t   hsync_pw = 96;
 80012dc:	2360      	movs	r3, #96	; 0x60
 80012de:	74fb      	strb	r3, [r7, #19]
	uint8_t   hsync_finetune = 0;
 80012e0:	2300      	movs	r3, #0
 80012e2:	74bb      	strb	r3, [r7, #18]
	uint16_t  vsync_nondisp = 32;
 80012e4:	2320      	movs	r3, #32
 80012e6:	823b      	strh	r3, [r7, #16]
	uint16_t  vsync_start = 23;
 80012e8:	2317      	movs	r3, #23
 80012ea:	81fb      	strh	r3, [r7, #14]
	uint8_t   vsync_pw = 2;
 80012ec:	2302      	movs	r3, #2
 80012ee:	737b      	strb	r3, [r7, #13]
	display_voffset = 0; // vertical offset can be changed over here
 80012f0:	4bd0      	ldr	r3, [pc, #832]	; (8001634 <initialize_driverIC+0x374>)
 80012f2:	2200      	movs	r2, #0
 80012f4:	701a      	strb	r2, [r3, #0]

	initialize_PLL(hspi);
 80012f6:	6878      	ldr	r0, [r7, #4]
 80012f8:	f7ff ffae 	bl	8001258 <initialize_PLL>

	TxData = RA8875_SYSR_16BPP | RA8875_SYSR_MCU8;
 80012fc:	230c      	movs	r3, #12
 80012fe:	733b      	strb	r3, [r7, #12]
	ret = SPI_write_register(hspi, RA8875_SYSR , &TxData);
 8001300:	f107 030c 	add.w	r3, r7, #12
 8001304:	461a      	mov	r2, r3
 8001306:	2110      	movs	r1, #16
 8001308:	6878      	ldr	r0, [r7, #4]
 800130a:	f7ff fe8a 	bl	8001022 <SPI_write_register>
 800130e:	4603      	mov	r3, r0
 8001310:	75fb      	strb	r3, [r7, #23]
	if (ret != DISPLAY_OK)
 8001312:	7dfb      	ldrb	r3, [r7, #23]
 8001314:	2b00      	cmp	r3, #0
 8001316:	d001      	beq.n	800131c <initialize_driverIC+0x5c>
		return DISPLAY_ERROR;
 8001318:	23ff      	movs	r3, #255	; 0xff
 800131a:	e1a2      	b.n	8001662 <initialize_driverIC+0x3a2>

	TxData = pixclk;
 800131c:	7dbb      	ldrb	r3, [r7, #22]
 800131e:	733b      	strb	r3, [r7, #12]
	ret = SPI_write_register(hspi, RA8875_PCSR , &TxData);
 8001320:	f107 030c 	add.w	r3, r7, #12
 8001324:	461a      	mov	r2, r3
 8001326:	2104      	movs	r1, #4
 8001328:	6878      	ldr	r0, [r7, #4]
 800132a:	f7ff fe7a 	bl	8001022 <SPI_write_register>
 800132e:	4603      	mov	r3, r0
 8001330:	75fb      	strb	r3, [r7, #23]
	if (ret != DISPLAY_OK)
 8001332:	7dfb      	ldrb	r3, [r7, #23]
 8001334:	2b00      	cmp	r3, #0
 8001336:	d001      	beq.n	800133c <initialize_driverIC+0x7c>
		return DISPLAY_ERROR;
 8001338:	23ff      	movs	r3, #255	; 0xff
 800133a:	e192      	b.n	8001662 <initialize_driverIC+0x3a2>
	HAL_Delay(1);
 800133c:	2001      	movs	r0, #1
 800133e:	f002 fd5d 	bl	8003dfc <HAL_Delay>

	// Starting to set all the registers
	// return if errors occur in each segment (easier to debug)

	/* Horizontal settings registers */
	TxData = (display_width / 8) - 1;
 8001342:	f44f 7348 	mov.w	r3, #800	; 0x320
 8001346:	08db      	lsrs	r3, r3, #3
 8001348:	b29b      	uxth	r3, r3
 800134a:	b2db      	uxtb	r3, r3
 800134c:	3b01      	subs	r3, #1
 800134e:	b2db      	uxtb	r3, r3
 8001350:	733b      	strb	r3, [r7, #12]
	ret |= SPI_write_register(hspi, RA8875_HDWR , &TxData);
 8001352:	f107 030c 	add.w	r3, r7, #12
 8001356:	461a      	mov	r2, r3
 8001358:	2114      	movs	r1, #20
 800135a:	6878      	ldr	r0, [r7, #4]
 800135c:	f7ff fe61 	bl	8001022 <SPI_write_register>
 8001360:	4603      	mov	r3, r0
 8001362:	461a      	mov	r2, r3
 8001364:	7dfb      	ldrb	r3, [r7, #23]
 8001366:	4313      	orrs	r3, r2
 8001368:	75fb      	strb	r3, [r7, #23]
	TxData = RA8875_HNDFTR_DE_HIGH + hsync_finetune;
 800136a:	7cbb      	ldrb	r3, [r7, #18]
 800136c:	733b      	strb	r3, [r7, #12]
	ret |= SPI_write_register(hspi, RA8875_HNDFTR , &TxData);
 800136e:	f107 030c 	add.w	r3, r7, #12
 8001372:	461a      	mov	r2, r3
 8001374:	2115      	movs	r1, #21
 8001376:	6878      	ldr	r0, [r7, #4]
 8001378:	f7ff fe53 	bl	8001022 <SPI_write_register>
 800137c:	4603      	mov	r3, r0
 800137e:	461a      	mov	r2, r3
 8001380:	7dfb      	ldrb	r3, [r7, #23]
 8001382:	4313      	orrs	r3, r2
 8001384:	75fb      	strb	r3, [r7, #23]
	TxData =  (hsync_nondisp - hsync_finetune - 2) / 8;
 8001386:	7d7a      	ldrb	r2, [r7, #21]
 8001388:	7cbb      	ldrb	r3, [r7, #18]
 800138a:	1ad3      	subs	r3, r2, r3
 800138c:	3b02      	subs	r3, #2
 800138e:	2b00      	cmp	r3, #0
 8001390:	da00      	bge.n	8001394 <initialize_driverIC+0xd4>
 8001392:	3307      	adds	r3, #7
 8001394:	10db      	asrs	r3, r3, #3
 8001396:	b2db      	uxtb	r3, r3
 8001398:	733b      	strb	r3, [r7, #12]
	ret |= SPI_write_register(hspi, RA8875_HNDR , &TxData);
 800139a:	f107 030c 	add.w	r3, r7, #12
 800139e:	461a      	mov	r2, r3
 80013a0:	2116      	movs	r1, #22
 80013a2:	6878      	ldr	r0, [r7, #4]
 80013a4:	f7ff fe3d 	bl	8001022 <SPI_write_register>
 80013a8:	4603      	mov	r3, r0
 80013aa:	461a      	mov	r2, r3
 80013ac:	7dfb      	ldrb	r3, [r7, #23]
 80013ae:	4313      	orrs	r3, r2
 80013b0:	75fb      	strb	r3, [r7, #23]
	TxData = hsync_start / 8 - 1;
 80013b2:	7d3b      	ldrb	r3, [r7, #20]
 80013b4:	08db      	lsrs	r3, r3, #3
 80013b6:	b2db      	uxtb	r3, r3
 80013b8:	3b01      	subs	r3, #1
 80013ba:	b2db      	uxtb	r3, r3
 80013bc:	733b      	strb	r3, [r7, #12]
	ret |= SPI_write_register(hspi, RA8875_HSTR , &TxData);
 80013be:	f107 030c 	add.w	r3, r7, #12
 80013c2:	461a      	mov	r2, r3
 80013c4:	2117      	movs	r1, #23
 80013c6:	6878      	ldr	r0, [r7, #4]
 80013c8:	f7ff fe2b 	bl	8001022 <SPI_write_register>
 80013cc:	4603      	mov	r3, r0
 80013ce:	461a      	mov	r2, r3
 80013d0:	7dfb      	ldrb	r3, [r7, #23]
 80013d2:	4313      	orrs	r3, r2
 80013d4:	75fb      	strb	r3, [r7, #23]
	TxData = RA8875_HPWR_LOW + (hsync_pw / 8 - 1);
 80013d6:	7cfb      	ldrb	r3, [r7, #19]
 80013d8:	08db      	lsrs	r3, r3, #3
 80013da:	b2db      	uxtb	r3, r3
 80013dc:	3b01      	subs	r3, #1
 80013de:	b2db      	uxtb	r3, r3
 80013e0:	733b      	strb	r3, [r7, #12]
	ret |= SPI_write_register(hspi, RA8875_HPWR , &TxData);
 80013e2:	f107 030c 	add.w	r3, r7, #12
 80013e6:	461a      	mov	r2, r3
 80013e8:	2118      	movs	r1, #24
 80013ea:	6878      	ldr	r0, [r7, #4]
 80013ec:	f7ff fe19 	bl	8001022 <SPI_write_register>
 80013f0:	4603      	mov	r3, r0
 80013f2:	461a      	mov	r2, r3
 80013f4:	7dfb      	ldrb	r3, [r7, #23]
 80013f6:	4313      	orrs	r3, r2
 80013f8:	75fb      	strb	r3, [r7, #23]

	if (ret != DISPLAY_OK)
 80013fa:	7dfb      	ldrb	r3, [r7, #23]
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d001      	beq.n	8001404 <initialize_driverIC+0x144>
		return DISPLAY_ERROR;
 8001400:	23ff      	movs	r3, #255	; 0xff
 8001402:	e12e      	b.n	8001662 <initialize_driverIC+0x3a2>

	/* Vertical settings registers */
	TxData = (display_height - 1 + display_voffset) & 0xFF;
 8001404:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 8001408:	b2da      	uxtb	r2, r3
 800140a:	4b8a      	ldr	r3, [pc, #552]	; (8001634 <initialize_driverIC+0x374>)
 800140c:	781b      	ldrb	r3, [r3, #0]
 800140e:	4413      	add	r3, r2
 8001410:	b2db      	uxtb	r3, r3
 8001412:	3b01      	subs	r3, #1
 8001414:	b2db      	uxtb	r3, r3
 8001416:	733b      	strb	r3, [r7, #12]
	ret |= SPI_write_register(hspi, RA8875_VDHR0 , &TxData);
 8001418:	f107 030c 	add.w	r3, r7, #12
 800141c:	461a      	mov	r2, r3
 800141e:	2119      	movs	r1, #25
 8001420:	6878      	ldr	r0, [r7, #4]
 8001422:	f7ff fdfe 	bl	8001022 <SPI_write_register>
 8001426:	4603      	mov	r3, r0
 8001428:	461a      	mov	r2, r3
 800142a:	7dfb      	ldrb	r3, [r7, #23]
 800142c:	4313      	orrs	r3, r2
 800142e:	75fb      	strb	r3, [r7, #23]
	TxData = (display_height - 1 + display_voffset) >> 8;
 8001430:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 8001434:	3b01      	subs	r3, #1
 8001436:	4a7f      	ldr	r2, [pc, #508]	; (8001634 <initialize_driverIC+0x374>)
 8001438:	7812      	ldrb	r2, [r2, #0]
 800143a:	4413      	add	r3, r2
 800143c:	121b      	asrs	r3, r3, #8
 800143e:	b2db      	uxtb	r3, r3
 8001440:	733b      	strb	r3, [r7, #12]
	ret |= SPI_write_register(hspi, RA8875_VDHR1 , &TxData);
 8001442:	f107 030c 	add.w	r3, r7, #12
 8001446:	461a      	mov	r2, r3
 8001448:	211a      	movs	r1, #26
 800144a:	6878      	ldr	r0, [r7, #4]
 800144c:	f7ff fde9 	bl	8001022 <SPI_write_register>
 8001450:	4603      	mov	r3, r0
 8001452:	461a      	mov	r2, r3
 8001454:	7dfb      	ldrb	r3, [r7, #23]
 8001456:	4313      	orrs	r3, r2
 8001458:	75fb      	strb	r3, [r7, #23]
	TxData =  vsync_nondisp - 1;
 800145a:	8a3b      	ldrh	r3, [r7, #16]
 800145c:	b2db      	uxtb	r3, r3
 800145e:	3b01      	subs	r3, #1
 8001460:	b2db      	uxtb	r3, r3
 8001462:	733b      	strb	r3, [r7, #12]
	ret |= SPI_write_register(hspi, RA8875_VNDR0 , &TxData);
 8001464:	f107 030c 	add.w	r3, r7, #12
 8001468:	461a      	mov	r2, r3
 800146a:	211b      	movs	r1, #27
 800146c:	6878      	ldr	r0, [r7, #4]
 800146e:	f7ff fdd8 	bl	8001022 <SPI_write_register>
 8001472:	4603      	mov	r3, r0
 8001474:	461a      	mov	r2, r3
 8001476:	7dfb      	ldrb	r3, [r7, #23]
 8001478:	4313      	orrs	r3, r2
 800147a:	75fb      	strb	r3, [r7, #23]
	TxData =  vsync_nondisp >> 8;
 800147c:	8a3b      	ldrh	r3, [r7, #16]
 800147e:	0a1b      	lsrs	r3, r3, #8
 8001480:	b29b      	uxth	r3, r3
 8001482:	b2db      	uxtb	r3, r3
 8001484:	733b      	strb	r3, [r7, #12]
	ret |= SPI_write_register(hspi, RA8875_VNDR1 , &TxData);
 8001486:	f107 030c 	add.w	r3, r7, #12
 800148a:	461a      	mov	r2, r3
 800148c:	211c      	movs	r1, #28
 800148e:	6878      	ldr	r0, [r7, #4]
 8001490:	f7ff fdc7 	bl	8001022 <SPI_write_register>
 8001494:	4603      	mov	r3, r0
 8001496:	461a      	mov	r2, r3
 8001498:	7dfb      	ldrb	r3, [r7, #23]
 800149a:	4313      	orrs	r3, r2
 800149c:	75fb      	strb	r3, [r7, #23]
	TxData = vsync_start - 1;
 800149e:	89fb      	ldrh	r3, [r7, #14]
 80014a0:	b2db      	uxtb	r3, r3
 80014a2:	3b01      	subs	r3, #1
 80014a4:	b2db      	uxtb	r3, r3
 80014a6:	733b      	strb	r3, [r7, #12]
	ret |= SPI_write_register(hspi, RA8875_VSTR0 , &TxData);
 80014a8:	f107 030c 	add.w	r3, r7, #12
 80014ac:	461a      	mov	r2, r3
 80014ae:	211d      	movs	r1, #29
 80014b0:	6878      	ldr	r0, [r7, #4]
 80014b2:	f7ff fdb6 	bl	8001022 <SPI_write_register>
 80014b6:	4603      	mov	r3, r0
 80014b8:	461a      	mov	r2, r3
 80014ba:	7dfb      	ldrb	r3, [r7, #23]
 80014bc:	4313      	orrs	r3, r2
 80014be:	75fb      	strb	r3, [r7, #23]
	TxData = vsync_start >> 8;
 80014c0:	89fb      	ldrh	r3, [r7, #14]
 80014c2:	0a1b      	lsrs	r3, r3, #8
 80014c4:	b29b      	uxth	r3, r3
 80014c6:	b2db      	uxtb	r3, r3
 80014c8:	733b      	strb	r3, [r7, #12]
	ret |= SPI_write_register(hspi, RA8875_VSTR1 , &TxData);
 80014ca:	f107 030c 	add.w	r3, r7, #12
 80014ce:	461a      	mov	r2, r3
 80014d0:	211e      	movs	r1, #30
 80014d2:	6878      	ldr	r0, [r7, #4]
 80014d4:	f7ff fda5 	bl	8001022 <SPI_write_register>
 80014d8:	4603      	mov	r3, r0
 80014da:	461a      	mov	r2, r3
 80014dc:	7dfb      	ldrb	r3, [r7, #23]
 80014de:	4313      	orrs	r3, r2
 80014e0:	75fb      	strb	r3, [r7, #23]
	TxData = RA8875_VPWR_LOW + vsync_pw - 1;
 80014e2:	7b7b      	ldrb	r3, [r7, #13]
 80014e4:	3b01      	subs	r3, #1
 80014e6:	b2db      	uxtb	r3, r3
 80014e8:	733b      	strb	r3, [r7, #12]
	ret |= SPI_write_register(hspi, RA8875_VPWR , &TxData);
 80014ea:	f107 030c 	add.w	r3, r7, #12
 80014ee:	461a      	mov	r2, r3
 80014f0:	211f      	movs	r1, #31
 80014f2:	6878      	ldr	r0, [r7, #4]
 80014f4:	f7ff fd95 	bl	8001022 <SPI_write_register>
 80014f8:	4603      	mov	r3, r0
 80014fa:	461a      	mov	r2, r3
 80014fc:	7dfb      	ldrb	r3, [r7, #23]
 80014fe:	4313      	orrs	r3, r2
 8001500:	75fb      	strb	r3, [r7, #23]

	if (ret != DISPLAY_OK)
 8001502:	7dfb      	ldrb	r3, [r7, #23]
 8001504:	2b00      	cmp	r3, #0
 8001506:	d001      	beq.n	800150c <initialize_driverIC+0x24c>
		return DISPLAY_ERROR;
 8001508:	23ff      	movs	r3, #255	; 0xff
 800150a:	e0aa      	b.n	8001662 <initialize_driverIC+0x3a2>

	/* Set active window X */
	TxData = 0;
 800150c:	2300      	movs	r3, #0
 800150e:	733b      	strb	r3, [r7, #12]
	ret |= SPI_write_register(hspi, RA8875_HSAW0 , &TxData);
 8001510:	f107 030c 	add.w	r3, r7, #12
 8001514:	461a      	mov	r2, r3
 8001516:	2130      	movs	r1, #48	; 0x30
 8001518:	6878      	ldr	r0, [r7, #4]
 800151a:	f7ff fd82 	bl	8001022 <SPI_write_register>
 800151e:	4603      	mov	r3, r0
 8001520:	461a      	mov	r2, r3
 8001522:	7dfb      	ldrb	r3, [r7, #23]
 8001524:	4313      	orrs	r3, r2
 8001526:	75fb      	strb	r3, [r7, #23]
	TxData = 0;
 8001528:	2300      	movs	r3, #0
 800152a:	733b      	strb	r3, [r7, #12]
	ret |= SPI_write_register(hspi, RA8875_HSAW1 , &TxData);
 800152c:	f107 030c 	add.w	r3, r7, #12
 8001530:	461a      	mov	r2, r3
 8001532:	2131      	movs	r1, #49	; 0x31
 8001534:	6878      	ldr	r0, [r7, #4]
 8001536:	f7ff fd74 	bl	8001022 <SPI_write_register>
 800153a:	4603      	mov	r3, r0
 800153c:	461a      	mov	r2, r3
 800153e:	7dfb      	ldrb	r3, [r7, #23]
 8001540:	4313      	orrs	r3, r2
 8001542:	75fb      	strb	r3, [r7, #23]
	TxData =  (display_width - 1) & 0xFF;
 8001544:	f44f 7348 	mov.w	r3, #800	; 0x320
 8001548:	b2db      	uxtb	r3, r3
 800154a:	3b01      	subs	r3, #1
 800154c:	b2db      	uxtb	r3, r3
 800154e:	733b      	strb	r3, [r7, #12]
	ret |= SPI_write_register(hspi, RA8875_HEAW0 , &TxData);
 8001550:	f107 030c 	add.w	r3, r7, #12
 8001554:	461a      	mov	r2, r3
 8001556:	2134      	movs	r1, #52	; 0x34
 8001558:	6878      	ldr	r0, [r7, #4]
 800155a:	f7ff fd62 	bl	8001022 <SPI_write_register>
 800155e:	4603      	mov	r3, r0
 8001560:	461a      	mov	r2, r3
 8001562:	7dfb      	ldrb	r3, [r7, #23]
 8001564:	4313      	orrs	r3, r2
 8001566:	75fb      	strb	r3, [r7, #23]
	TxData = (display_width - 1) >> 8;
 8001568:	f44f 7348 	mov.w	r3, #800	; 0x320
 800156c:	3b01      	subs	r3, #1
 800156e:	121b      	asrs	r3, r3, #8
 8001570:	b2db      	uxtb	r3, r3
 8001572:	733b      	strb	r3, [r7, #12]
	ret |= SPI_write_register(hspi, RA8875_HEAW1 , &TxData);
 8001574:	f107 030c 	add.w	r3, r7, #12
 8001578:	461a      	mov	r2, r3
 800157a:	2135      	movs	r1, #53	; 0x35
 800157c:	6878      	ldr	r0, [r7, #4]
 800157e:	f7ff fd50 	bl	8001022 <SPI_write_register>
 8001582:	4603      	mov	r3, r0
 8001584:	461a      	mov	r2, r3
 8001586:	7dfb      	ldrb	r3, [r7, #23]
 8001588:	4313      	orrs	r3, r2
 800158a:	75fb      	strb	r3, [r7, #23]

	if (ret != DISPLAY_OK)
 800158c:	7dfb      	ldrb	r3, [r7, #23]
 800158e:	2b00      	cmp	r3, #0
 8001590:	d001      	beq.n	8001596 <initialize_driverIC+0x2d6>
		return DISPLAY_ERROR;
 8001592:	23ff      	movs	r3, #255	; 0xff
 8001594:	e065      	b.n	8001662 <initialize_driverIC+0x3a2>

	/* Set active window Y */
	TxData = 0 + display_voffset;
 8001596:	4b27      	ldr	r3, [pc, #156]	; (8001634 <initialize_driverIC+0x374>)
 8001598:	781b      	ldrb	r3, [r3, #0]
 800159a:	733b      	strb	r3, [r7, #12]
	ret |= SPI_write_register(hspi, RA8875_VSAW0 , &TxData);
 800159c:	f107 030c 	add.w	r3, r7, #12
 80015a0:	461a      	mov	r2, r3
 80015a2:	2132      	movs	r1, #50	; 0x32
 80015a4:	6878      	ldr	r0, [r7, #4]
 80015a6:	f7ff fd3c 	bl	8001022 <SPI_write_register>
 80015aa:	4603      	mov	r3, r0
 80015ac:	461a      	mov	r2, r3
 80015ae:	7dfb      	ldrb	r3, [r7, #23]
 80015b0:	4313      	orrs	r3, r2
 80015b2:	75fb      	strb	r3, [r7, #23]
	TxData = 0 + display_voffset;
 80015b4:	4b1f      	ldr	r3, [pc, #124]	; (8001634 <initialize_driverIC+0x374>)
 80015b6:	781b      	ldrb	r3, [r3, #0]
 80015b8:	733b      	strb	r3, [r7, #12]
	ret |= SPI_write_register(hspi, RA8875_VSAW1 , &TxData);
 80015ba:	f107 030c 	add.w	r3, r7, #12
 80015be:	461a      	mov	r2, r3
 80015c0:	2133      	movs	r1, #51	; 0x33
 80015c2:	6878      	ldr	r0, [r7, #4]
 80015c4:	f7ff fd2d 	bl	8001022 <SPI_write_register>
 80015c8:	4603      	mov	r3, r0
 80015ca:	461a      	mov	r2, r3
 80015cc:	7dfb      	ldrb	r3, [r7, #23]
 80015ce:	4313      	orrs	r3, r2
 80015d0:	75fb      	strb	r3, [r7, #23]
	TxData =  (display_height - 1 + display_voffset) & 0xFF;
 80015d2:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 80015d6:	b2da      	uxtb	r2, r3
 80015d8:	4b16      	ldr	r3, [pc, #88]	; (8001634 <initialize_driverIC+0x374>)
 80015da:	781b      	ldrb	r3, [r3, #0]
 80015dc:	4413      	add	r3, r2
 80015de:	b2db      	uxtb	r3, r3
 80015e0:	3b01      	subs	r3, #1
 80015e2:	b2db      	uxtb	r3, r3
 80015e4:	733b      	strb	r3, [r7, #12]
	ret |= SPI_write_register(hspi, RA8875_VEAW0 , &TxData);
 80015e6:	f107 030c 	add.w	r3, r7, #12
 80015ea:	461a      	mov	r2, r3
 80015ec:	2136      	movs	r1, #54	; 0x36
 80015ee:	6878      	ldr	r0, [r7, #4]
 80015f0:	f7ff fd17 	bl	8001022 <SPI_write_register>
 80015f4:	4603      	mov	r3, r0
 80015f6:	461a      	mov	r2, r3
 80015f8:	7dfb      	ldrb	r3, [r7, #23]
 80015fa:	4313      	orrs	r3, r2
 80015fc:	75fb      	strb	r3, [r7, #23]
	TxData = (display_height - 1 + display_voffset) >> 8;
 80015fe:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 8001602:	3b01      	subs	r3, #1
 8001604:	4a0b      	ldr	r2, [pc, #44]	; (8001634 <initialize_driverIC+0x374>)
 8001606:	7812      	ldrb	r2, [r2, #0]
 8001608:	4413      	add	r3, r2
 800160a:	121b      	asrs	r3, r3, #8
 800160c:	b2db      	uxtb	r3, r3
 800160e:	733b      	strb	r3, [r7, #12]
	ret |= SPI_write_register(hspi, RA8875_VEAW1 , &TxData);
 8001610:	f107 030c 	add.w	r3, r7, #12
 8001614:	461a      	mov	r2, r3
 8001616:	2137      	movs	r1, #55	; 0x37
 8001618:	6878      	ldr	r0, [r7, #4]
 800161a:	f7ff fd02 	bl	8001022 <SPI_write_register>
 800161e:	4603      	mov	r3, r0
 8001620:	461a      	mov	r2, r3
 8001622:	7dfb      	ldrb	r3, [r7, #23]
 8001624:	4313      	orrs	r3, r2
 8001626:	75fb      	strb	r3, [r7, #23]

	if (ret != DISPLAY_OK)
 8001628:	7dfb      	ldrb	r3, [r7, #23]
 800162a:	2b00      	cmp	r3, #0
 800162c:	d004      	beq.n	8001638 <initialize_driverIC+0x378>
		return DISPLAY_ERROR;
 800162e:	23ff      	movs	r3, #255	; 0xff
 8001630:	e017      	b.n	8001662 <initialize_driverIC+0x3a2>
 8001632:	bf00      	nop
 8001634:	20000090 	.word	0x20000090

	/* Clear the entire window */
	TxData = RA8875_MCLR_START | RA8875_MCLR_FULL;
 8001638:	2380      	movs	r3, #128	; 0x80
 800163a:	733b      	strb	r3, [r7, #12]
	ret = SPI_write_register(hspi, RA8875_MCLR, &TxData);
 800163c:	f107 030c 	add.w	r3, r7, #12
 8001640:	461a      	mov	r2, r3
 8001642:	218e      	movs	r1, #142	; 0x8e
 8001644:	6878      	ldr	r0, [r7, #4]
 8001646:	f7ff fcec 	bl	8001022 <SPI_write_register>
 800164a:	4603      	mov	r3, r0
 800164c:	75fb      	strb	r3, [r7, #23]
	if (ret != DISPLAY_OK)
 800164e:	7dfb      	ldrb	r3, [r7, #23]
 8001650:	2b00      	cmp	r3, #0
 8001652:	d001      	beq.n	8001658 <initialize_driverIC+0x398>
		return DISPLAY_ERROR;
 8001654:	23ff      	movs	r3, #255	; 0xff
 8001656:	e004      	b.n	8001662 <initialize_driverIC+0x3a2>

	HAL_Delay(500);
 8001658:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800165c:	f002 fbce 	bl	8003dfc <HAL_Delay>

	return DISPLAY_OK;
 8001660:	2300      	movs	r3, #0
}
 8001662:	4618      	mov	r0, r3
 8001664:	3718      	adds	r7, #24
 8001666:	46bd      	mov	sp, r7
 8001668:	bd80      	pop	{r7, pc}
 800166a:	bf00      	nop

0800166c <initialize_display>:

/**
 *  initialize the LCD driver and any HW required by the display.
 *  Returns true if display is successfully been initialized
 */
bool initialize_display(SPI_HandleTypeDef *hspi) {
 800166c:	b580      	push	{r7, lr}
 800166e:	b084      	sub	sp, #16
 8001670:	af00      	add	r7, sp, #0
 8001672:	6078      	str	r0, [r7, #4]
  uint8_t ret;
  uint8_t reg;
  uint8_t RxData = 0;
 8001674:	2300      	movs	r3, #0
 8001676:	737b      	strb	r3, [r7, #13]

  // CS pin to High before we start writing
  HAL_GPIO_WritePin(SPI_CS_GPIO, SPI_CS_PIN, GPIO_PIN_SET);
 8001678:	2201      	movs	r2, #1
 800167a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800167e:	481b      	ldr	r0, [pc, #108]	; (80016ec <initialize_display+0x80>)
 8001680:	f004 fa6c 	bl	8005b5c <HAL_GPIO_WritePin>

  // CS pin to LOW and to HIGH to reset
  HAL_GPIO_WritePin(GPIOE, RST_PIN, GPIO_PIN_RESET);
 8001684:	2200      	movs	r2, #0
 8001686:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800168a:	4818      	ldr	r0, [pc, #96]	; (80016ec <initialize_display+0x80>)
 800168c:	f004 fa66 	bl	8005b5c <HAL_GPIO_WritePin>
  HAL_Delay(100);
 8001690:	2064      	movs	r0, #100	; 0x64
 8001692:	f002 fbb3 	bl	8003dfc <HAL_Delay>
  HAL_GPIO_WritePin(GPIOE, RST_PIN, GPIO_PIN_SET);
 8001696:	2201      	movs	r2, #1
 8001698:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800169c:	4813      	ldr	r0, [pc, #76]	; (80016ec <initialize_display+0x80>)
 800169e:	f004 fa5d 	bl	8005b5c <HAL_GPIO_WritePin>
  HAL_Delay(100);
 80016a2:	2064      	movs	r0, #100	; 0x64
 80016a4:	f002 fbaa 	bl	8003dfc <HAL_Delay>

  // read Register 0 to check the model
  reg = 0;
 80016a8:	2300      	movs	r3, #0
 80016aa:	73fb      	strb	r3, [r7, #15]
  ret = SPI_read_register(hspi, reg, &RxData);
 80016ac:	f107 020d 	add.w	r2, r7, #13
 80016b0:	7bfb      	ldrb	r3, [r7, #15]
 80016b2:	4619      	mov	r1, r3
 80016b4:	6878      	ldr	r0, [r7, #4]
 80016b6:	f7ff fc91 	bl	8000fdc <SPI_read_register>
 80016ba:	4603      	mov	r3, r0
 80016bc:	73bb      	strb	r3, [r7, #14]
  if(ret != DISPLAY_OK || RxData != 0x75)
 80016be:	7bbb      	ldrb	r3, [r7, #14]
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d102      	bne.n	80016ca <initialize_display+0x5e>
 80016c4:	7b7b      	ldrb	r3, [r7, #13]
 80016c6:	2b75      	cmp	r3, #117	; 0x75
 80016c8:	d001      	beq.n	80016ce <initialize_display+0x62>
	  return false;
 80016ca:	2300      	movs	r3, #0
 80016cc:	e00a      	b.n	80016e4 <initialize_display+0x78>

  ret = initialize_driverIC(hspi);
 80016ce:	6878      	ldr	r0, [r7, #4]
 80016d0:	f7ff fdf6 	bl	80012c0 <initialize_driverIC>
 80016d4:	4603      	mov	r3, r0
 80016d6:	73bb      	strb	r3, [r7, #14]
  if(ret != DISPLAY_OK)
 80016d8:	7bbb      	ldrb	r3, [r7, #14]
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d001      	beq.n	80016e2 <initialize_display+0x76>
	  return false;
 80016de:	2300      	movs	r3, #0
 80016e0:	e000      	b.n	80016e4 <initialize_display+0x78>

  return true;
 80016e2:	2301      	movs	r3, #1
}
 80016e4:	4618      	mov	r0, r3
 80016e6:	3710      	adds	r7, #16
 80016e8:	46bd      	mov	sp, r7
 80016ea:	bd80      	pop	{r7, pc}
 80016ec:	48001000 	.word	0x48001000

080016f0 <display_on>:

/**
 *  Power on the display
 */
void display_on(SPI_HandleTypeDef *hspi, bool on){
 80016f0:	b580      	push	{r7, lr}
 80016f2:	b084      	sub	sp, #16
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	6078      	str	r0, [r7, #4]
 80016f8:	460b      	mov	r3, r1
 80016fa:	70fb      	strb	r3, [r7, #3]
	uint8_t TxData = 0;
 80016fc:	2300      	movs	r3, #0
 80016fe:	73fb      	strb	r3, [r7, #15]

	if(on == true)
 8001700:	78fb      	ldrb	r3, [r7, #3]
 8001702:	2b01      	cmp	r3, #1
 8001704:	d109      	bne.n	800171a <display_on+0x2a>
	{
		TxData = RA8875_PWRR_NORMAL | RA8875_PWRR_DISPON;
 8001706:	2380      	movs	r3, #128	; 0x80
 8001708:	73fb      	strb	r3, [r7, #15]
		SPI_write_register(hspi, RA8875_PWRR, &TxData);
 800170a:	f107 030f 	add.w	r3, r7, #15
 800170e:	461a      	mov	r2, r3
 8001710:	2101      	movs	r1, #1
 8001712:	6878      	ldr	r0, [r7, #4]
 8001714:	f7ff fc85 	bl	8001022 <SPI_write_register>
	else
	{
		TxData = RA8875_PWRR_NORMAL | RA8875_PWRR_DISPOFF;
		SPI_write_register(hspi, RA8875_PWRR, &TxData);
	}
	return;
 8001718:	e009      	b.n	800172e <display_on+0x3e>
		TxData = RA8875_PWRR_NORMAL | RA8875_PWRR_DISPOFF;
 800171a:	2300      	movs	r3, #0
 800171c:	73fb      	strb	r3, [r7, #15]
		SPI_write_register(hspi, RA8875_PWRR, &TxData);
 800171e:	f107 030f 	add.w	r3, r7, #15
 8001722:	461a      	mov	r2, r3
 8001724:	2101      	movs	r1, #1
 8001726:	6878      	ldr	r0, [r7, #4]
 8001728:	f7ff fc7b 	bl	8001022 <SPI_write_register>
	return;
 800172c:	bf00      	nop
}
 800172e:	3710      	adds	r7, #16
 8001730:	46bd      	mov	sp, r7
 8001732:	bd80      	pop	{r7, pc}

08001734 <GPIOX_on>:

/**
 *  Set the Extra General Purpose IO Register
 *
 */
void GPIOX_on(SPI_HandleTypeDef *hspi, bool on){
 8001734:	b580      	push	{r7, lr}
 8001736:	b084      	sub	sp, #16
 8001738:	af00      	add	r7, sp, #0
 800173a:	6078      	str	r0, [r7, #4]
 800173c:	460b      	mov	r3, r1
 800173e:	70fb      	strb	r3, [r7, #3]
	uint8_t TxData = 0;
 8001740:	2300      	movs	r3, #0
 8001742:	73fb      	strb	r3, [r7, #15]

	if(on == true)
 8001744:	78fb      	ldrb	r3, [r7, #3]
 8001746:	2b01      	cmp	r3, #1
 8001748:	d109      	bne.n	800175e <GPIOX_on+0x2a>
	{
		TxData = 1;
 800174a:	2301      	movs	r3, #1
 800174c:	73fb      	strb	r3, [r7, #15]
		SPI_write_register(hspi, RA8875_GPIOX, &TxData);
 800174e:	f107 030f 	add.w	r3, r7, #15
 8001752:	461a      	mov	r2, r3
 8001754:	21c7      	movs	r1, #199	; 0xc7
 8001756:	6878      	ldr	r0, [r7, #4]
 8001758:	f7ff fc63 	bl	8001022 <SPI_write_register>
	else
	{
		TxData = 0;
		SPI_write_register(hspi, RA8875_GPIOX, &TxData);
	}
	return;
 800175c:	e009      	b.n	8001772 <GPIOX_on+0x3e>
		TxData = 0;
 800175e:	2300      	movs	r3, #0
 8001760:	73fb      	strb	r3, [r7, #15]
		SPI_write_register(hspi, RA8875_GPIOX, &TxData);
 8001762:	f107 030f 	add.w	r3, r7, #15
 8001766:	461a      	mov	r2, r3
 8001768:	21c7      	movs	r1, #199	; 0xc7
 800176a:	6878      	ldr	r0, [r7, #4]
 800176c:	f7ff fc59 	bl	8001022 <SPI_write_register>
	return;
 8001770:	bf00      	nop
}
 8001772:	3710      	adds	r7, #16
 8001774:	46bd      	mov	sp, r7
 8001776:	bd80      	pop	{r7, pc}

08001778 <PWM1_config>:

/**
 *  Configure the PWM1 clock
 */
void PWM1_config(SPI_HandleTypeDef *hspi, bool on, uint8_t clock){
 8001778:	b580      	push	{r7, lr}
 800177a:	b084      	sub	sp, #16
 800177c:	af00      	add	r7, sp, #0
 800177e:	6078      	str	r0, [r7, #4]
 8001780:	460b      	mov	r3, r1
 8001782:	70fb      	strb	r3, [r7, #3]
 8001784:	4613      	mov	r3, r2
 8001786:	70bb      	strb	r3, [r7, #2]
	uint8_t TxData = 0;
 8001788:	2300      	movs	r3, #0
 800178a:	73fb      	strb	r3, [r7, #15]

	if(on == true)
 800178c:	78fb      	ldrb	r3, [r7, #3]
 800178e:	2b01      	cmp	r3, #1
 8001790:	d111      	bne.n	80017b6 <PWM1_config+0x3e>
	{
		TxData = RA8875_P1CR_ENABLE | (clock & 0xF);
 8001792:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8001796:	f003 030f 	and.w	r3, r3, #15
 800179a:	b25b      	sxtb	r3, r3
 800179c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80017a0:	b25b      	sxtb	r3, r3
 80017a2:	b2db      	uxtb	r3, r3
 80017a4:	73fb      	strb	r3, [r7, #15]
		SPI_write_register(hspi, RA8875_P1CR, &TxData);
 80017a6:	f107 030f 	add.w	r3, r7, #15
 80017aa:	461a      	mov	r2, r3
 80017ac:	218a      	movs	r1, #138	; 0x8a
 80017ae:	6878      	ldr	r0, [r7, #4]
 80017b0:	f7ff fc37 	bl	8001022 <SPI_write_register>
	else
	{
		TxData = RA8875_P1CR_DISABLE | (clock & 0xF);
		SPI_write_register(hspi, RA8875_P1CR, &TxData);
	}
	return;
 80017b4:	e00c      	b.n	80017d0 <PWM1_config+0x58>
		TxData = RA8875_P1CR_DISABLE | (clock & 0xF);
 80017b6:	78bb      	ldrb	r3, [r7, #2]
 80017b8:	f003 030f 	and.w	r3, r3, #15
 80017bc:	b2db      	uxtb	r3, r3
 80017be:	73fb      	strb	r3, [r7, #15]
		SPI_write_register(hspi, RA8875_P1CR, &TxData);
 80017c0:	f107 030f 	add.w	r3, r7, #15
 80017c4:	461a      	mov	r2, r3
 80017c6:	218a      	movs	r1, #138	; 0x8a
 80017c8:	6878      	ldr	r0, [r7, #4]
 80017ca:	f7ff fc2a 	bl	8001022 <SPI_write_register>
	return;
 80017ce:	bf00      	nop
}
 80017d0:	3710      	adds	r7, #16
 80017d2:	46bd      	mov	sp, r7
 80017d4:	bd80      	pop	{r7, pc}

080017d6 <PWM1_out>:

/**
 * Configure the duty cycle of the PWM
 *
 */
void PWM1_out(SPI_HandleTypeDef *hspi, uint8_t duty_cycle){
 80017d6:	b580      	push	{r7, lr}
 80017d8:	b084      	sub	sp, #16
 80017da:	af00      	add	r7, sp, #0
 80017dc:	6078      	str	r0, [r7, #4]
 80017de:	460b      	mov	r3, r1
 80017e0:	70fb      	strb	r3, [r7, #3]
	uint8_t TxData = duty_cycle;
 80017e2:	78fb      	ldrb	r3, [r7, #3]
 80017e4:	73fb      	strb	r3, [r7, #15]
	SPI_write_register(hspi, RA8875_P1DCR, &TxData);
 80017e6:	f107 030f 	add.w	r3, r7, #15
 80017ea:	461a      	mov	r2, r3
 80017ec:	218b      	movs	r1, #139	; 0x8b
 80017ee:	6878      	ldr	r0, [r7, #4]
 80017f0:	f7ff fc17 	bl	8001022 <SPI_write_register>
}
 80017f4:	bf00      	nop
 80017f6:	3710      	adds	r7, #16
 80017f8:	46bd      	mov	sp, r7
 80017fa:	bd80      	pop	{r7, pc}

080017fc <fill_screen>:

/**
 *  Fill the screen with color
 *
 */
void fill_screen(SPI_HandleTypeDef *hspi, uint16_t color) {
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b086      	sub	sp, #24
 8001800:	af04      	add	r7, sp, #16
 8001802:	6078      	str	r0, [r7, #4]
 8001804:	460b      	mov	r3, r1
 8001806:	807b      	strh	r3, [r7, #2]
	rect_helper(hspi, 0, 0, display_width - 1, display_height - 1, color, true);
 8001808:	f44f 7348 	mov.w	r3, #800	; 0x320
 800180c:	3b01      	subs	r3, #1
 800180e:	b29b      	uxth	r3, r3
 8001810:	b219      	sxth	r1, r3
 8001812:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 8001816:	3b01      	subs	r3, #1
 8001818:	b29b      	uxth	r3, r3
 800181a:	b21b      	sxth	r3, r3
 800181c:	2201      	movs	r2, #1
 800181e:	9202      	str	r2, [sp, #8]
 8001820:	887a      	ldrh	r2, [r7, #2]
 8001822:	9201      	str	r2, [sp, #4]
 8001824:	9300      	str	r3, [sp, #0]
 8001826:	460b      	mov	r3, r1
 8001828:	2200      	movs	r2, #0
 800182a:	2100      	movs	r1, #0
 800182c:	6878      	ldr	r0, [r7, #4]
 800182e:	f7ff fc3e 	bl	80010ae <rect_helper>
}
 8001832:	bf00      	nop
 8001834:	3708      	adds	r7, #8
 8001836:	46bd      	mov	sp, r7
 8001838:	bd80      	pop	{r7, pc}

0800183a <text_mode>:

/**
 *  Sets the display in text mode
 *
 */
void text_mode(SPI_HandleTypeDef *hspi) {
 800183a:	b580      	push	{r7, lr}
 800183c:	b084      	sub	sp, #16
 800183e:	af00      	add	r7, sp, #0
 8001840:	6078      	str	r0, [r7, #4]
	uint8_t RxData = 0;
 8001842:	2300      	movs	r3, #0
 8001844:	73fb      	strb	r3, [r7, #15]
	// Set text mode
	SPI_read_register(hspi, RA8875_MWCR0, &RxData);
 8001846:	f107 030f 	add.w	r3, r7, #15
 800184a:	461a      	mov	r2, r3
 800184c:	2140      	movs	r1, #64	; 0x40
 800184e:	6878      	ldr	r0, [r7, #4]
 8001850:	f7ff fbc4 	bl	8000fdc <SPI_read_register>
	RxData |= RA8875_MWCR0_TXTMODE;
 8001854:	7bfb      	ldrb	r3, [r7, #15]
 8001856:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800185a:	b2db      	uxtb	r3, r3
 800185c:	73fb      	strb	r3, [r7, #15]
	SPI_write_data(hspi, &RxData);
 800185e:	f107 030f 	add.w	r3, r7, #15
 8001862:	4619      	mov	r1, r3
 8001864:	6878      	ldr	r0, [r7, #4]
 8001866:	f7ff fb83 	bl	8000f70 <SPI_write_data>

	// Select internal (ROM) font
	SPI_read_register(hspi, 0x21, &RxData);
 800186a:	f107 030f 	add.w	r3, r7, #15
 800186e:	461a      	mov	r2, r3
 8001870:	2121      	movs	r1, #33	; 0x21
 8001872:	6878      	ldr	r0, [r7, #4]
 8001874:	f7ff fbb2 	bl	8000fdc <SPI_read_register>
	RxData &= ~((1 << 7) | (1 << 5)); // clear bits 7 and 5
 8001878:	7bfb      	ldrb	r3, [r7, #15]
 800187a:	f003 035f 	and.w	r3, r3, #95	; 0x5f
 800187e:	b2db      	uxtb	r3, r3
 8001880:	73fb      	strb	r3, [r7, #15]
	SPI_write_data(hspi, &RxData);
 8001882:	f107 030f 	add.w	r3, r7, #15
 8001886:	4619      	mov	r1, r3
 8001888:	6878      	ldr	r0, [r7, #4]
 800188a:	f7ff fb71 	bl	8000f70 <SPI_write_data>
}
 800188e:	bf00      	nop
 8001890:	3710      	adds	r7, #16
 8001892:	46bd      	mov	sp, r7
 8001894:	bd80      	pop	{r7, pc}

08001896 <set_cursor>:

/**
 *  Set the location of the cursor
 *
 */
void set_cursor(SPI_HandleTypeDef *hspi, uint16_t x, uint16_t y){
 8001896:	b580      	push	{r7, lr}
 8001898:	b084      	sub	sp, #16
 800189a:	af00      	add	r7, sp, #0
 800189c:	6078      	str	r0, [r7, #4]
 800189e:	460b      	mov	r3, r1
 80018a0:	807b      	strh	r3, [r7, #2]
 80018a2:	4613      	mov	r3, r2
 80018a4:	803b      	strh	r3, [r7, #0]
	uint8_t TxData = 0;
 80018a6:	2300      	movs	r3, #0
 80018a8:	73fb      	strb	r3, [r7, #15]

	TxData = x & 0xFF;
 80018aa:	887b      	ldrh	r3, [r7, #2]
 80018ac:	b2db      	uxtb	r3, r3
 80018ae:	73fb      	strb	r3, [r7, #15]
	SPI_write_register(hspi, 0x2A, &TxData);
 80018b0:	f107 030f 	add.w	r3, r7, #15
 80018b4:	461a      	mov	r2, r3
 80018b6:	212a      	movs	r1, #42	; 0x2a
 80018b8:	6878      	ldr	r0, [r7, #4]
 80018ba:	f7ff fbb2 	bl	8001022 <SPI_write_register>

	TxData = x >> 8;
 80018be:	887b      	ldrh	r3, [r7, #2]
 80018c0:	0a1b      	lsrs	r3, r3, #8
 80018c2:	b29b      	uxth	r3, r3
 80018c4:	b2db      	uxtb	r3, r3
 80018c6:	73fb      	strb	r3, [r7, #15]
	SPI_write_register(hspi, 0x2B, &TxData);
 80018c8:	f107 030f 	add.w	r3, r7, #15
 80018cc:	461a      	mov	r2, r3
 80018ce:	212b      	movs	r1, #43	; 0x2b
 80018d0:	6878      	ldr	r0, [r7, #4]
 80018d2:	f7ff fba6 	bl	8001022 <SPI_write_register>

	TxData = y & 0xFF;
 80018d6:	883b      	ldrh	r3, [r7, #0]
 80018d8:	b2db      	uxtb	r3, r3
 80018da:	73fb      	strb	r3, [r7, #15]
	SPI_write_register(hspi, 0x2C, &TxData);
 80018dc:	f107 030f 	add.w	r3, r7, #15
 80018e0:	461a      	mov	r2, r3
 80018e2:	212c      	movs	r1, #44	; 0x2c
 80018e4:	6878      	ldr	r0, [r7, #4]
 80018e6:	f7ff fb9c 	bl	8001022 <SPI_write_register>

	TxData = y >> 8;
 80018ea:	883b      	ldrh	r3, [r7, #0]
 80018ec:	0a1b      	lsrs	r3, r3, #8
 80018ee:	b29b      	uxth	r3, r3
 80018f0:	b2db      	uxtb	r3, r3
 80018f2:	73fb      	strb	r3, [r7, #15]
	SPI_write_register(hspi, 0x2D, &TxData);
 80018f4:	f107 030f 	add.w	r3, r7, #15
 80018f8:	461a      	mov	r2, r3
 80018fa:	212d      	movs	r1, #45	; 0x2d
 80018fc:	6878      	ldr	r0, [r7, #4]
 80018fe:	f7ff fb90 	bl	8001022 <SPI_write_register>
}
 8001902:	bf00      	nop
 8001904:	3710      	adds	r7, #16
 8001906:	46bd      	mov	sp, r7
 8001908:	bd80      	pop	{r7, pc}

0800190a <text_write>:

/**
 *  Write the string to the screen
 */
void text_write(SPI_HandleTypeDef *hspi, char* buffer, uint16_t len) {
 800190a:	b580      	push	{r7, lr}
 800190c:	b086      	sub	sp, #24
 800190e:	af00      	add	r7, sp, #0
 8001910:	60f8      	str	r0, [r7, #12]
 8001912:	60b9      	str	r1, [r7, #8]
 8001914:	4613      	mov	r3, r2
 8001916:	80fb      	strh	r3, [r7, #6]
	SPI_write_command(hspi, RA8875_MRWC);
 8001918:	2102      	movs	r1, #2
 800191a:	68f8      	ldr	r0, [r7, #12]
 800191c:	f7ff fabc 	bl	8000e98 <SPI_write_command>

	for(uint16_t i = 0; i < len; i++) {
 8001920:	2300      	movs	r3, #0
 8001922:	82fb      	strh	r3, [r7, #22]
 8001924:	e00d      	b.n	8001942 <text_write+0x38>
		uint8_t each_char = buffer[i];
 8001926:	8afb      	ldrh	r3, [r7, #22]
 8001928:	68ba      	ldr	r2, [r7, #8]
 800192a:	4413      	add	r3, r2
 800192c:	781b      	ldrb	r3, [r3, #0]
 800192e:	757b      	strb	r3, [r7, #21]
		SPI_write_data(hspi, &each_char);
 8001930:	f107 0315 	add.w	r3, r7, #21
 8001934:	4619      	mov	r1, r3
 8001936:	68f8      	ldr	r0, [r7, #12]
 8001938:	f7ff fb1a 	bl	8000f70 <SPI_write_data>
	for(uint16_t i = 0; i < len; i++) {
 800193c:	8afb      	ldrh	r3, [r7, #22]
 800193e:	3301      	adds	r3, #1
 8001940:	82fb      	strh	r3, [r7, #22]
 8001942:	8afa      	ldrh	r2, [r7, #22]
 8001944:	88fb      	ldrh	r3, [r7, #6]
 8001946:	429a      	cmp	r2, r3
 8001948:	d3ed      	bcc.n	8001926 <text_write+0x1c>
	}
	HAL_Delay(1);
 800194a:	2001      	movs	r0, #1
 800194c:	f002 fa56 	bl	8003dfc <HAL_Delay>
}
 8001950:	bf00      	nop
 8001952:	3718      	adds	r7, #24
 8001954:	46bd      	mov	sp, r7
 8001956:	bd80      	pop	{r7, pc}

08001958 <clear_screen>:

void clear_screen(SPI_HandleTypeDef *hspi) {
 8001958:	b580      	push	{r7, lr}
 800195a:	b084      	sub	sp, #16
 800195c:	af00      	add	r7, sp, #0
 800195e:	6078      	str	r0, [r7, #4]
	uint8_t TxData = 0;
 8001960:	2300      	movs	r3, #0
 8001962:	73fb      	strb	r3, [r7, #15]

	TxData = RA8875_MCLR_START | RA8875_MCLR_FULL;
 8001964:	2380      	movs	r3, #128	; 0x80
 8001966:	73fb      	strb	r3, [r7, #15]
	SPI_write_register(hspi, RA8875_MCLR, &TxData);
 8001968:	f107 030f 	add.w	r3, r7, #15
 800196c:	461a      	mov	r2, r3
 800196e:	218e      	movs	r1, #142	; 0x8e
 8001970:	6878      	ldr	r0, [r7, #4]
 8001972:	f7ff fb56 	bl	8001022 <SPI_write_register>
}
 8001976:	bf00      	nop
 8001978:	3710      	adds	r7, #16
 800197a:	46bd      	mov	sp, r7
 800197c:	bd80      	pop	{r7, pc}

0800197e <set_text_color>:

/**
 *  Set the color of the text
 *
 */
void set_text_color(SPI_HandleTypeDef *hspi, uint16_t text_color) {
 800197e:	b580      	push	{r7, lr}
 8001980:	b084      	sub	sp, #16
 8001982:	af00      	add	r7, sp, #0
 8001984:	6078      	str	r0, [r7, #4]
 8001986:	460b      	mov	r3, r1
 8001988:	807b      	strh	r3, [r7, #2]
	uint8_t TxData = 0;
 800198a:	2300      	movs	r3, #0
 800198c:	73fb      	strb	r3, [r7, #15]
	uint8_t RxData = 0;
 800198e:	2300      	movs	r3, #0
 8001990:	73bb      	strb	r3, [r7, #14]

	// Set Fore Color
	TxData = ((text_color & 0xf800) >> 11);
 8001992:	887b      	ldrh	r3, [r7, #2]
 8001994:	0adb      	lsrs	r3, r3, #11
 8001996:	b29b      	uxth	r3, r3
 8001998:	b2db      	uxtb	r3, r3
 800199a:	73fb      	strb	r3, [r7, #15]
	SPI_write_register(hspi, 0x63, &TxData);
 800199c:	f107 030f 	add.w	r3, r7, #15
 80019a0:	461a      	mov	r2, r3
 80019a2:	2163      	movs	r1, #99	; 0x63
 80019a4:	6878      	ldr	r0, [r7, #4]
 80019a6:	f7ff fb3c 	bl	8001022 <SPI_write_register>

	TxData = ((text_color & 0x07e0) >> 5);
 80019aa:	887b      	ldrh	r3, [r7, #2]
 80019ac:	115b      	asrs	r3, r3, #5
 80019ae:	b2db      	uxtb	r3, r3
 80019b0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80019b4:	b2db      	uxtb	r3, r3
 80019b6:	73fb      	strb	r3, [r7, #15]
	SPI_write_register(hspi, 0x64, &TxData);
 80019b8:	f107 030f 	add.w	r3, r7, #15
 80019bc:	461a      	mov	r2, r3
 80019be:	2164      	movs	r1, #100	; 0x64
 80019c0:	6878      	ldr	r0, [r7, #4]
 80019c2:	f7ff fb2e 	bl	8001022 <SPI_write_register>

	TxData = text_color & 0x001f;
 80019c6:	887b      	ldrh	r3, [r7, #2]
 80019c8:	b2db      	uxtb	r3, r3
 80019ca:	f003 031f 	and.w	r3, r3, #31
 80019ce:	b2db      	uxtb	r3, r3
 80019d0:	73fb      	strb	r3, [r7, #15]
	SPI_write_register(hspi, 0x65, &TxData);
 80019d2:	f107 030f 	add.w	r3, r7, #15
 80019d6:	461a      	mov	r2, r3
 80019d8:	2165      	movs	r1, #101	; 0x65
 80019da:	6878      	ldr	r0, [r7, #4]
 80019dc:	f7ff fb21 	bl	8001022 <SPI_write_register>

	// Set transparency flag
	TxData = text_color & 0x001f;
 80019e0:	887b      	ldrh	r3, [r7, #2]
 80019e2:	b2db      	uxtb	r3, r3
 80019e4:	f003 031f 	and.w	r3, r3, #31
 80019e8:	b2db      	uxtb	r3, r3
 80019ea:	73fb      	strb	r3, [r7, #15]
	SPI_read_register(hspi, 0x22, &RxData);
 80019ec:	f107 030e 	add.w	r3, r7, #14
 80019f0:	461a      	mov	r2, r3
 80019f2:	2122      	movs	r1, #34	; 0x22
 80019f4:	6878      	ldr	r0, [r7, #4]
 80019f6:	f7ff faf1 	bl	8000fdc <SPI_read_register>
	RxData |= (1 << 6);
 80019fa:	7bbb      	ldrb	r3, [r7, #14]
 80019fc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001a00:	b2db      	uxtb	r3, r3
 8001a02:	73bb      	strb	r3, [r7, #14]
	SPI_write_data(hspi, &RxData);
 8001a04:	f107 030e 	add.w	r3, r7, #14
 8001a08:	4619      	mov	r1, r3
 8001a0a:	6878      	ldr	r0, [r7, #4]
 8001a0c:	f7ff fab0 	bl	8000f70 <SPI_write_data>
}
 8001a10:	bf00      	nop
 8001a12:	3710      	adds	r7, #16
 8001a14:	46bd      	mov	sp, r7
 8001a16:	bd80      	pop	{r7, pc}

08001a18 <enlarge_text>:

/**
 *  Enlarge the text, 4x zoom is the max
 *
 */
void enlarge_text(SPI_HandleTypeDef *hspi, uint8_t zoom) {
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b084      	sub	sp, #16
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
 8001a20:	460b      	mov	r3, r1
 8001a22:	70fb      	strb	r3, [r7, #3]
	uint8_t actual_zoom = zoom - 1;
 8001a24:	78fb      	ldrb	r3, [r7, #3]
 8001a26:	3b01      	subs	r3, #1
 8001a28:	73fb      	strb	r3, [r7, #15]
	uint8_t RxData = 0;
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	73bb      	strb	r3, [r7, #14]

	if(actual_zoom > 3)
 8001a2e:	7bfb      	ldrb	r3, [r7, #15]
 8001a30:	2b03      	cmp	r3, #3
 8001a32:	d901      	bls.n	8001a38 <enlarge_text+0x20>
		actual_zoom = 3;
 8001a34:	2303      	movs	r3, #3
 8001a36:	73fb      	strb	r3, [r7, #15]

	SPI_read_register(hspi, 0x22 , &RxData);
 8001a38:	f107 030e 	add.w	r3, r7, #14
 8001a3c:	461a      	mov	r2, r3
 8001a3e:	2122      	movs	r1, #34	; 0x22
 8001a40:	6878      	ldr	r0, [r7, #4]
 8001a42:	f7ff facb 	bl	8000fdc <SPI_read_register>
	RxData &= ~(0xF);
 8001a46:	7bbb      	ldrb	r3, [r7, #14]
 8001a48:	f023 030f 	bic.w	r3, r3, #15
 8001a4c:	b2db      	uxtb	r3, r3
 8001a4e:	73bb      	strb	r3, [r7, #14]
	RxData |= actual_zoom << 2;
 8001a50:	7bfb      	ldrb	r3, [r7, #15]
 8001a52:	009b      	lsls	r3, r3, #2
 8001a54:	b25a      	sxtb	r2, r3
 8001a56:	7bbb      	ldrb	r3, [r7, #14]
 8001a58:	b25b      	sxtb	r3, r3
 8001a5a:	4313      	orrs	r3, r2
 8001a5c:	b25b      	sxtb	r3, r3
 8001a5e:	b2db      	uxtb	r3, r3
 8001a60:	73bb      	strb	r3, [r7, #14]
	RxData |= actual_zoom;
 8001a62:	7bba      	ldrb	r2, [r7, #14]
 8001a64:	7bfb      	ldrb	r3, [r7, #15]
 8001a66:	4313      	orrs	r3, r2
 8001a68:	b2db      	uxtb	r3, r3
 8001a6a:	73bb      	strb	r3, [r7, #14]
	SPI_write_data(hspi, &RxData);
 8001a6c:	f107 030e 	add.w	r3, r7, #14
 8001a70:	4619      	mov	r1, r3
 8001a72:	6878      	ldr	r0, [r7, #4]
 8001a74:	f7ff fa7c 	bl	8000f70 <SPI_write_data>

}
 8001a78:	bf00      	nop
 8001a7a:	3710      	adds	r7, #16
 8001a7c:	46bd      	mov	sp, r7
 8001a7e:	bd80      	pop	{r7, pc}

08001a80 <main_display_init>:

/**
 * Initialize the display to our settings
 *
 */
void main_display_init(SPI_HandleTypeDef *hspi) {
 8001a80:	b580      	push	{r7, lr}
 8001a82:	b082      	sub	sp, #8
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	6078      	str	r0, [r7, #4]
	 initialize_display(hspi); // initialize display
 8001a88:	6878      	ldr	r0, [r7, #4]
 8001a8a:	f7ff fdef 	bl	800166c <initialize_display>
	 display_on(hspi, true); // turn on display
 8001a8e:	2101      	movs	r1, #1
 8001a90:	6878      	ldr	r0, [r7, #4]
 8001a92:	f7ff fe2d 	bl	80016f0 <display_on>
	 GPIOX_on(hspi, true);  // Enable TFT - display enable tied to GPIOX
 8001a96:	2101      	movs	r1, #1
 8001a98:	6878      	ldr	r0, [r7, #4]
 8001a9a:	f7ff fe4b 	bl	8001734 <GPIOX_on>
	 PWM1_config(hspi, true, RA8875_PWM_CLK_DIV1024); // turn on the backlight using PWM
 8001a9e:	220a      	movs	r2, #10
 8001aa0:	2101      	movs	r1, #1
 8001aa2:	6878      	ldr	r0, [r7, #4]
 8001aa4:	f7ff fe68 	bl	8001778 <PWM1_config>
	 PWM1_out(hspi, 255); // set blacklight to the highest
 8001aa8:	21ff      	movs	r1, #255	; 0xff
 8001aaa:	6878      	ldr	r0, [r7, #4]
 8001aac:	f7ff fe93 	bl	80017d6 <PWM1_out>
	 fill_screen(hspi, RA8875_BLACK);
 8001ab0:	2100      	movs	r1, #0
 8001ab2:	6878      	ldr	r0, [r7, #4]
 8001ab4:	f7ff fea2 	bl	80017fc <fill_screen>
	 text_mode(hspi); // Switch from graphics mode to text mode
 8001ab8:	6878      	ldr	r0, [r7, #4]
 8001aba:	f7ff febe 	bl	800183a <text_mode>

}
 8001abe:	bf00      	nop
 8001ac0:	3708      	adds	r7, #8
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	bd80      	pop	{r7, pc}

08001ac6 <print_message>:

void print_message(SPI_HandleTypeDef *hspi, char *msg, int height) {
 8001ac6:	b580      	push	{r7, lr}
 8001ac8:	b084      	sub	sp, #16
 8001aca:	af00      	add	r7, sp, #0
 8001acc:	60f8      	str	r0, [r7, #12]
 8001ace:	60b9      	str	r1, [r7, #8]
 8001ad0:	607a      	str	r2, [r7, #4]
	if(msg != NULL) {
 8001ad2:	68bb      	ldr	r3, [r7, #8]
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d017      	beq.n	8001b08 <print_message+0x42>
		set_cursor(hspi,70, 235 + height * next_line_height);
 8001ad8:	2323      	movs	r3, #35	; 0x23
 8001ada:	b29a      	uxth	r2, r3
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	b29b      	uxth	r3, r3
 8001ae0:	fb12 f303 	smulbb	r3, r2, r3
 8001ae4:	b29b      	uxth	r3, r3
 8001ae6:	33eb      	adds	r3, #235	; 0xeb
 8001ae8:	b29b      	uxth	r3, r3
 8001aea:	461a      	mov	r2, r3
 8001aec:	2146      	movs	r1, #70	; 0x46
 8001aee:	68f8      	ldr	r0, [r7, #12]
 8001af0:	f7ff fed1 	bl	8001896 <set_cursor>
		text_write(hspi, msg, strlen(msg)); // Write the string to the display
 8001af4:	68b8      	ldr	r0, [r7, #8]
 8001af6:	f7fe fb6b 	bl	80001d0 <strlen>
 8001afa:	4603      	mov	r3, r0
 8001afc:	b29b      	uxth	r3, r3
 8001afe:	461a      	mov	r2, r3
 8001b00:	68b9      	ldr	r1, [r7, #8]
 8001b02:	68f8      	ldr	r0, [r7, #12]
 8001b04:	f7ff ff01 	bl	800190a <text_write>
	}
}
 8001b08:	bf00      	nop
 8001b0a:	3710      	adds	r7, #16
 8001b0c:	46bd      	mov	sp, r7
 8001b0e:	bd80      	pop	{r7, pc}

08001b10 <main_display_info>:

/**
 * Display number of people in store, number of people in Queue and output Messages:
 * using height 35 as next line
 */
void main_display_info(SPI_HandleTypeDef *hspi, int num_people_in_store, int num_people_in_queue, int max_capacity, char *msg1, char* msg2, char* msg3, char* msg4) {
 8001b10:	b590      	push	{r4, r7, lr}
 8001b12:	b099      	sub	sp, #100	; 0x64
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	60f8      	str	r0, [r7, #12]
 8001b18:	60b9      	str	r1, [r7, #8]
 8001b1a:	607a      	str	r2, [r7, #4]
 8001b1c:	603b      	str	r3, [r7, #0]
	char buffer[64];
	char msg_header[] = "     Messages:";
 8001b1e:	4b45      	ldr	r3, [pc, #276]	; (8001c34 <main_display_info+0x124>)
 8001b20:	f107 0410 	add.w	r4, r7, #16
 8001b24:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001b26:	c407      	stmia	r4!, {r0, r1, r2}
 8001b28:	8023      	strh	r3, [r4, #0]
 8001b2a:	3402      	adds	r4, #2
 8001b2c:	0c1b      	lsrs	r3, r3, #16
 8001b2e:	7023      	strb	r3, [r4, #0]

	// Basic setup, clear screen, set color and set text size
	clear_screen(hspi);
 8001b30:	68f8      	ldr	r0, [r7, #12]
 8001b32:	f7ff ff11 	bl	8001958 <clear_screen>
	set_text_color(hspi, RA8875_WHITE);
 8001b36:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8001b3a:	68f8      	ldr	r0, [r7, #12]
 8001b3c:	f7ff ff1f 	bl	800197e <set_text_color>
	enlarge_text(hspi, 2);
 8001b40:	2102      	movs	r1, #2
 8001b42:	68f8      	ldr	r0, [r7, #12]
 8001b44:	f7ff ff68 	bl	8001a18 <enlarge_text>

	sprintf(buffer, "     Number of people in store: %d", num_people_in_store);
 8001b48:	f107 0320 	add.w	r3, r7, #32
 8001b4c:	68ba      	ldr	r2, [r7, #8]
 8001b4e:	493a      	ldr	r1, [pc, #232]	; (8001c38 <main_display_info+0x128>)
 8001b50:	4618      	mov	r0, r3
 8001b52:	f008 f939 	bl	8009dc8 <siprintf>
	set_cursor(hspi, 15, 20);
 8001b56:	2214      	movs	r2, #20
 8001b58:	210f      	movs	r1, #15
 8001b5a:	68f8      	ldr	r0, [r7, #12]
 8001b5c:	f7ff fe9b 	bl	8001896 <set_cursor>
	text_write(hspi, buffer, strlen(buffer)); // Write the string to the display
 8001b60:	f107 0320 	add.w	r3, r7, #32
 8001b64:	4618      	mov	r0, r3
 8001b66:	f7fe fb33 	bl	80001d0 <strlen>
 8001b6a:	4603      	mov	r3, r0
 8001b6c:	b29a      	uxth	r2, r3
 8001b6e:	f107 0320 	add.w	r3, r7, #32
 8001b72:	4619      	mov	r1, r3
 8001b74:	68f8      	ldr	r0, [r7, #12]
 8001b76:	f7ff fec8 	bl	800190a <text_write>

	sprintf(buffer, "     Number of people on queue: %d", num_people_in_queue);
 8001b7a:	f107 0320 	add.w	r3, r7, #32
 8001b7e:	687a      	ldr	r2, [r7, #4]
 8001b80:	492e      	ldr	r1, [pc, #184]	; (8001c3c <main_display_info+0x12c>)
 8001b82:	4618      	mov	r0, r3
 8001b84:	f008 f920 	bl	8009dc8 <siprintf>
	set_cursor(hspi, 15, 55);
 8001b88:	2237      	movs	r2, #55	; 0x37
 8001b8a:	210f      	movs	r1, #15
 8001b8c:	68f8      	ldr	r0, [r7, #12]
 8001b8e:	f7ff fe82 	bl	8001896 <set_cursor>
	text_write(hspi, buffer, strlen(buffer)); // Write the string to the display
 8001b92:	f107 0320 	add.w	r3, r7, #32
 8001b96:	4618      	mov	r0, r3
 8001b98:	f7fe fb1a 	bl	80001d0 <strlen>
 8001b9c:	4603      	mov	r3, r0
 8001b9e:	b29a      	uxth	r2, r3
 8001ba0:	f107 0320 	add.w	r3, r7, #32
 8001ba4:	4619      	mov	r1, r3
 8001ba6:	68f8      	ldr	r0, [r7, #12]
 8001ba8:	f7ff feaf 	bl	800190a <text_write>

	sprintf(buffer, "     Max Capacity allowed: %d", max_capacity);
 8001bac:	f107 0320 	add.w	r3, r7, #32
 8001bb0:	683a      	ldr	r2, [r7, #0]
 8001bb2:	4923      	ldr	r1, [pc, #140]	; (8001c40 <main_display_info+0x130>)
 8001bb4:	4618      	mov	r0, r3
 8001bb6:	f008 f907 	bl	8009dc8 <siprintf>
	set_cursor(hspi, 15, 90);
 8001bba:	225a      	movs	r2, #90	; 0x5a
 8001bbc:	210f      	movs	r1, #15
 8001bbe:	68f8      	ldr	r0, [r7, #12]
 8001bc0:	f7ff fe69 	bl	8001896 <set_cursor>
	text_write(hspi, buffer, strlen(buffer)); // Write the string to the display
 8001bc4:	f107 0320 	add.w	r3, r7, #32
 8001bc8:	4618      	mov	r0, r3
 8001bca:	f7fe fb01 	bl	80001d0 <strlen>
 8001bce:	4603      	mov	r3, r0
 8001bd0:	b29a      	uxth	r2, r3
 8001bd2:	f107 0320 	add.w	r3, r7, #32
 8001bd6:	4619      	mov	r1, r3
 8001bd8:	68f8      	ldr	r0, [r7, #12]
 8001bda:	f7ff fe96 	bl	800190a <text_write>

	set_cursor(hspi, 15, 200);
 8001bde:	22c8      	movs	r2, #200	; 0xc8
 8001be0:	210f      	movs	r1, #15
 8001be2:	68f8      	ldr	r0, [r7, #12]
 8001be4:	f7ff fe57 	bl	8001896 <set_cursor>
	text_write(hspi, msg_header, strlen(msg_header)); // Write the string to the display
 8001be8:	f107 0310 	add.w	r3, r7, #16
 8001bec:	4618      	mov	r0, r3
 8001bee:	f7fe faef 	bl	80001d0 <strlen>
 8001bf2:	4603      	mov	r3, r0
 8001bf4:	b29a      	uxth	r2, r3
 8001bf6:	f107 0310 	add.w	r3, r7, #16
 8001bfa:	4619      	mov	r1, r3
 8001bfc:	68f8      	ldr	r0, [r7, #12]
 8001bfe:	f7ff fe84 	bl	800190a <text_write>

	print_message(hspi, msg1, 0);
 8001c02:	2200      	movs	r2, #0
 8001c04:	6f39      	ldr	r1, [r7, #112]	; 0x70
 8001c06:	68f8      	ldr	r0, [r7, #12]
 8001c08:	f7ff ff5d 	bl	8001ac6 <print_message>
	print_message(hspi, msg2, 1);
 8001c0c:	2201      	movs	r2, #1
 8001c0e:	6f79      	ldr	r1, [r7, #116]	; 0x74
 8001c10:	68f8      	ldr	r0, [r7, #12]
 8001c12:	f7ff ff58 	bl	8001ac6 <print_message>
	print_message(hspi, msg3, 2);
 8001c16:	2202      	movs	r2, #2
 8001c18:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 8001c1a:	68f8      	ldr	r0, [r7, #12]
 8001c1c:	f7ff ff53 	bl	8001ac6 <print_message>
	print_message(hspi, msg4, 3);
 8001c20:	2203      	movs	r2, #3
 8001c22:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8001c24:	68f8      	ldr	r0, [r7, #12]
 8001c26:	f7ff ff4e 	bl	8001ac6 <print_message>
}
 8001c2a:	bf00      	nop
 8001c2c:	3764      	adds	r7, #100	; 0x64
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	bd90      	pop	{r4, r7, pc}
 8001c32:	bf00      	nop
 8001c34:	0800c350 	.word	0x0800c350
 8001c38:	0800c2e8 	.word	0x0800c2e8
 8001c3c:	0800c30c 	.word	0x0800c30c
 8001c40:	0800c330 	.word	0x0800c330

08001c44 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001c44:	b580      	push	{r7, lr}
 8001c46:	b08e      	sub	sp, #56	; 0x38
 8001c48:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001c4a:	f002 f866 	bl	8003d1a <HAL_Init>

  /* USER CODE BEGIN Init */
  BSP_LCD_GLASS_Init();
 8001c4e:	f000 fccf 	bl	80025f0 <BSP_LCD_GLASS_Init>

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001c52:	f000 f8b1 	bl	8001db8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001c56:	f000 fb67 	bl	8002328 <MX_GPIO_Init>
  MX_DMA_Init();
 8001c5a:	f000 fb47 	bl	80022ec <MX_DMA_Init>
  MX_LCD_Init();
 8001c5e:	f000 fa47 	bl	80020f0 <MX_LCD_Init>
  MX_USART2_UART_Init();
 8001c62:	f000 fb13 	bl	800228c <MX_USART2_UART_Init>
  MX_UART4_Init();
 8001c66:	f000 fae1 	bl	800222c <MX_UART4_Init>
  MX_I2C1_Init();
 8001c6a:	f000 fa03 	bl	8002074 <MX_I2C1_Init>
  MX_SPI1_Init();
 8001c6e:	f000 fa77 	bl	8002160 <MX_SPI1_Init>
  MX_TIM16_Init();
 8001c72:	f000 fab3 	bl	80021dc <MX_TIM16_Init>
  MX_ADC1_Init();
 8001c76:	f000 f923 	bl	8001ec0 <MX_ADC1_Init>
  MX_ADC2_Init();
 8001c7a:	f000 f997 	bl	8001fac <MX_ADC2_Init>
  /* USER CODE BEGIN 2 */
  //RetargetInit(&huart2);
  printf("\r\nStarting\r\n");
 8001c7e:	4841      	ldr	r0, [pc, #260]	; (8001d84 <main+0x140>)
 8001c80:	f008 f88a 	bl	8009d98 <puts>

  // INITS
  queue_length = 0; // init these first so the display works
 8001c84:	4b40      	ldr	r3, [pc, #256]	; (8001d88 <main+0x144>)
 8001c86:	2200      	movs	r2, #0
 8001c88:	601a      	str	r2, [r3, #0]
  store_capacity = 0;
 8001c8a:	4b40      	ldr	r3, [pc, #256]	; (8001d8c <main+0x148>)
 8001c8c:	2200      	movs	r2, #0
 8001c8e:	601a      	str	r2, [r3, #0]
  num_in_store = 0;
 8001c90:	4b3f      	ldr	r3, [pc, #252]	; (8001d90 <main+0x14c>)
 8001c92:	2200      	movs	r2, #0
 8001c94:	601a      	str	r2, [r3, #0]
  main_display_init(&hspi1); // THIS SHOULD INIT FIRST so other modules can use it for error printing
 8001c96:	483f      	ldr	r0, [pc, #252]	; (8001d94 <main+0x150>)
 8001c98:	f7ff fef2 	bl	8001a80 <main_display_init>
  main_display_info(&hspi1, num_in_store, queue_length, store_capacity, "Starting up...", "Please wait", NULL, NULL);
 8001c9c:	4b3c      	ldr	r3, [pc, #240]	; (8001d90 <main+0x14c>)
 8001c9e:	6819      	ldr	r1, [r3, #0]
 8001ca0:	4b39      	ldr	r3, [pc, #228]	; (8001d88 <main+0x144>)
 8001ca2:	681a      	ldr	r2, [r3, #0]
 8001ca4:	4b39      	ldr	r3, [pc, #228]	; (8001d8c <main+0x148>)
 8001ca6:	6818      	ldr	r0, [r3, #0]
 8001ca8:	2300      	movs	r3, #0
 8001caa:	9303      	str	r3, [sp, #12]
 8001cac:	2300      	movs	r3, #0
 8001cae:	9302      	str	r3, [sp, #8]
 8001cb0:	4b39      	ldr	r3, [pc, #228]	; (8001d98 <main+0x154>)
 8001cb2:	9301      	str	r3, [sp, #4]
 8001cb4:	4b39      	ldr	r3, [pc, #228]	; (8001d9c <main+0x158>)
 8001cb6:	9300      	str	r3, [sp, #0]
 8001cb8:	4603      	mov	r3, r0
 8001cba:	4836      	ldr	r0, [pc, #216]	; (8001d94 <main+0x150>)
 8001cbc:	f7ff ff28 	bl	8001b10 <main_display_info>
  */

  //qr_scan_pending = 0;
  //HAL_UART_Receive_IT(qr_huart, qr_buf, QR_SIZE); // note - CALL THIS HERE to restart QR scanning after WiFi setup via QR

  thermopile_init(&hadc1, &hadc2);
 8001cc0:	4937      	ldr	r1, [pc, #220]	; (8001da0 <main+0x15c>)
 8001cc2:	4838      	ldr	r0, [pc, #224]	; (8001da4 <main+0x160>)
 8001cc4:	f001 f934 	bl	8002f30 <thermopile_init>
//  int nothing = pir_size; // number of no motions
//  bool send_enable = false; // flag to prevent constantly sending when threshold met
//  int sample_i = 0; // sample index
  //memset(pir_samples, 0, pir_size);

  printf("INIT DONE\r\n");
 8001cc8:	4837      	ldr	r0, [pc, #220]	; (8001da8 <main+0x164>)
 8001cca:	f008 f865 	bl	8009d98 <puts>
  main_display_info(&hspi1, num_in_store, queue_length, store_capacity, "Setup complete!", NULL, NULL, NULL);
 8001cce:	4b30      	ldr	r3, [pc, #192]	; (8001d90 <main+0x14c>)
 8001cd0:	6819      	ldr	r1, [r3, #0]
 8001cd2:	4b2d      	ldr	r3, [pc, #180]	; (8001d88 <main+0x144>)
 8001cd4:	681a      	ldr	r2, [r3, #0]
 8001cd6:	4b2d      	ldr	r3, [pc, #180]	; (8001d8c <main+0x148>)
 8001cd8:	6818      	ldr	r0, [r3, #0]
 8001cda:	2300      	movs	r3, #0
 8001cdc:	9303      	str	r3, [sp, #12]
 8001cde:	2300      	movs	r3, #0
 8001ce0:	9302      	str	r3, [sp, #8]
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	9301      	str	r3, [sp, #4]
 8001ce6:	4b31      	ldr	r3, [pc, #196]	; (8001dac <main+0x168>)
 8001ce8:	9300      	str	r3, [sp, #0]
 8001cea:	4603      	mov	r3, r0
 8001cec:	4829      	ldr	r0, [pc, #164]	; (8001d94 <main+0x150>)
 8001cee:	f7ff ff0f 	bl	8001b10 <main_display_info>
  //get_status(); // get initial queue status for monitor
  HAL_TIM_Base_Start_IT(&htim16);
 8001cf2:	482f      	ldr	r0, [pc, #188]	; (8001db0 <main+0x16c>)
 8001cf4:	f006 fb74 	bl	80083e0 <HAL_TIM_Base_Start_IT>

  int prevent_strobe = 0;
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	627b      	str	r3, [r7, #36]	; 0x24
			prevent_strobe = 1;
		}
		*/
		//temeprature test
		while(1){
			int temp = getTemp();
 8001cfc:	f001 f960 	bl	8002fc0 <getTemp>
 8001d00:	6238      	str	r0, [r7, #32]
			char temp_str[4];
			sprintf(temp_str, "%d", temp);
 8001d02:	f107 0310 	add.w	r3, r7, #16
 8001d06:	6a3a      	ldr	r2, [r7, #32]
 8001d08:	492a      	ldr	r1, [pc, #168]	; (8001db4 <main+0x170>)
 8001d0a:	4618      	mov	r0, r3
 8001d0c:	f008 f85c 	bl	8009dc8 <siprintf>

//purposeful Tsen manipulation
			int Tsen = getTsen();
 8001d10:	f001 fb12 	bl	8003338 <getTsen>
 8001d14:	61f8      	str	r0, [r7, #28]
			Tsen = 30;
 8001d16:	231e      	movs	r3, #30
 8001d18:	61fb      	str	r3, [r7, #28]
			char temp_str2[4];
			sprintf(temp_str2, "%d", Tsen);
 8001d1a:	f107 030c 	add.w	r3, r7, #12
 8001d1e:	69fa      	ldr	r2, [r7, #28]
 8001d20:	4924      	ldr	r1, [pc, #144]	; (8001db4 <main+0x170>)
 8001d22:	4618      	mov	r0, r3
 8001d24:	f008 f850 	bl	8009dc8 <siprintf>

			int thermopileV = getV();
 8001d28:	f001 fc7a 	bl	8003620 <getV>
 8001d2c:	61b8      	str	r0, [r7, #24]
			char temp_str3[4];
			sprintf(temp_str3, "%d", thermopileV);
 8001d2e:	f107 0308 	add.w	r3, r7, #8
 8001d32:	69ba      	ldr	r2, [r7, #24]
 8001d34:	491f      	ldr	r1, [pc, #124]	; (8001db4 <main+0x170>)
 8001d36:	4618      	mov	r0, r3
 8001d38:	f008 f846 	bl	8009dc8 <siprintf>

			int Rsen = getR();
 8001d3c:	f001 fde4 	bl	8003908 <getR>
 8001d40:	6178      	str	r0, [r7, #20]
			char temp_str4[4];
			sprintf(temp_str4, "%d", Rsen);
 8001d42:	1d3b      	adds	r3, r7, #4
 8001d44:	697a      	ldr	r2, [r7, #20]
 8001d46:	491b      	ldr	r1, [pc, #108]	; (8001db4 <main+0x170>)
 8001d48:	4618      	mov	r0, r3
 8001d4a:	f008 f83d 	bl	8009dc8 <siprintf>

			HAL_Delay(2000);
 8001d4e:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001d52:	f002 f853 	bl	8003dfc <HAL_Delay>
			main_display_info(&hspi1, num_in_store, queue_length, store_capacity, temp_str,temp_str2 , temp_str3, temp_str4);
 8001d56:	4b0e      	ldr	r3, [pc, #56]	; (8001d90 <main+0x14c>)
 8001d58:	6819      	ldr	r1, [r3, #0]
 8001d5a:	4b0b      	ldr	r3, [pc, #44]	; (8001d88 <main+0x144>)
 8001d5c:	681a      	ldr	r2, [r3, #0]
 8001d5e:	4b0b      	ldr	r3, [pc, #44]	; (8001d8c <main+0x148>)
 8001d60:	6818      	ldr	r0, [r3, #0]
 8001d62:	1d3b      	adds	r3, r7, #4
 8001d64:	9303      	str	r3, [sp, #12]
 8001d66:	f107 0308 	add.w	r3, r7, #8
 8001d6a:	9302      	str	r3, [sp, #8]
 8001d6c:	f107 030c 	add.w	r3, r7, #12
 8001d70:	9301      	str	r3, [sp, #4]
 8001d72:	f107 0310 	add.w	r3, r7, #16
 8001d76:	9300      	str	r3, [sp, #0]
 8001d78:	4603      	mov	r3, r0
 8001d7a:	4806      	ldr	r0, [pc, #24]	; (8001d94 <main+0x150>)
 8001d7c:	f7ff fec8 	bl	8001b10 <main_display_info>
		while(1){
 8001d80:	e7bc      	b.n	8001cfc <main+0xb8>
 8001d82:	bf00      	nop
 8001d84:	0800c360 	.word	0x0800c360
 8001d88:	20000c80 	.word	0x20000c80
 8001d8c:	20000c60 	.word	0x20000c60
 8001d90:	20000c84 	.word	0x20000c84
 8001d94:	200002f0 	.word	0x200002f0
 8001d98:	0800c36c 	.word	0x0800c36c
 8001d9c:	0800c378 	.word	0x0800c378
 8001da0:	200000fc 	.word	0x200000fc
 8001da4:	200001b4 	.word	0x200001b4
 8001da8:	0800c388 	.word	0x0800c388
 8001dac:	0800c394 	.word	0x0800c394
 8001db0:	200003dc 	.word	0x200003dc
 8001db4:	0800c3a4 	.word	0x0800c3a4

08001db8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001db8:	b580      	push	{r7, lr}
 8001dba:	b0b8      	sub	sp, #224	; 0xe0
 8001dbc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001dbe:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001dc2:	2244      	movs	r2, #68	; 0x44
 8001dc4:	2100      	movs	r1, #0
 8001dc6:	4618      	mov	r0, r3
 8001dc8:	f007 fec1 	bl	8009b4e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001dcc:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	601a      	str	r2, [r3, #0]
 8001dd4:	605a      	str	r2, [r3, #4]
 8001dd6:	609a      	str	r2, [r3, #8]
 8001dd8:	60da      	str	r2, [r3, #12]
 8001dda:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001ddc:	463b      	mov	r3, r7
 8001dde:	2288      	movs	r2, #136	; 0x88
 8001de0:	2100      	movs	r1, #0
 8001de2:	4618      	mov	r0, r3
 8001de4:	f007 feb3 	bl	8009b4e <memset>

  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_MSI;
 8001de8:	2318      	movs	r3, #24
 8001dea:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001dee:	2301      	movs	r3, #1
 8001df0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001df4:	2301      	movs	r3, #1
 8001df6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001dfa:	2300      	movs	r3, #0
 8001dfc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001e00:	2360      	movs	r3, #96	; 0x60
 8001e02:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001e06:	2300      	movs	r3, #0
 8001e08:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001e0c:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001e10:	4618      	mov	r0, r3
 8001e12:	f004 f9b5 	bl	8006180 <HAL_RCC_OscConfig>
 8001e16:	4603      	mov	r3, r0
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d001      	beq.n	8001e20 <SystemClock_Config+0x68>
  {
    Error_Handler();
 8001e1c:	f000 fb32 	bl	8002484 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001e20:	230f      	movs	r3, #15
 8001e22:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8001e26:	2300      	movs	r3, #0
 8001e28:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001e32:	2300      	movs	r3, #0
 8001e34:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001e38:	2300      	movs	r3, #0
 8001e3a:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001e3e:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8001e42:	2100      	movs	r1, #0
 8001e44:	4618      	mov	r0, r3
 8001e46:	f004 fd4b 	bl	80068e0 <HAL_RCC_ClockConfig>
 8001e4a:	4603      	mov	r3, r0
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d001      	beq.n	8001e54 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8001e50:	f000 fb18 	bl	8002484 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_USART2
 8001e54:	4b19      	ldr	r3, [pc, #100]	; (8001ebc <SystemClock_Config+0x104>)
 8001e56:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_UART4|RCC_PERIPHCLK_I2C1
                              |RCC_PERIPHCLK_ADC;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001e58:	2300      	movs	r3, #0
 8001e5a:	63fb      	str	r3, [r7, #60]	; 0x3c
  PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 8001e5c:	2300      	movs	r3, #0
 8001e5e:	647b      	str	r3, [r7, #68]	; 0x44
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001e60:	2300      	movs	r3, #0
 8001e62:	653b      	str	r3, [r7, #80]	; 0x50
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8001e64:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8001e68:	67bb      	str	r3, [r7, #120]	; 0x78
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8001e6a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001e6e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8001e72:	2301      	movs	r3, #1
 8001e74:	607b      	str	r3, [r7, #4]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8001e76:	2301      	movs	r3, #1
 8001e78:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 16;
 8001e7a:	2310      	movs	r3, #16
 8001e7c:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8001e7e:	2307      	movs	r3, #7
 8001e80:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8001e82:	2302      	movs	r3, #2
 8001e84:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8001e86:	2302      	movs	r3, #2
 8001e88:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8001e8a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001e8e:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001e90:	463b      	mov	r3, r7
 8001e92:	4618      	mov	r0, r3
 8001e94:	f004 ff28 	bl	8006ce8 <HAL_RCCEx_PeriphCLKConfig>
 8001e98:	4603      	mov	r3, r0
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d001      	beq.n	8001ea2 <SystemClock_Config+0xea>
  {
    Error_Handler();
 8001e9e:	f000 faf1 	bl	8002484 <Error_Handler>
  }
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001ea2:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001ea6:	f004 f915 	bl	80060d4 <HAL_PWREx_ControlVoltageScaling>
 8001eaa:	4603      	mov	r3, r0
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d001      	beq.n	8001eb4 <SystemClock_Config+0xfc>
  {
    Error_Handler();
 8001eb0:	f000 fae8 	bl	8002484 <Error_Handler>
  }
}
 8001eb4:	bf00      	nop
 8001eb6:	37e0      	adds	r7, #224	; 0xe0
 8001eb8:	46bd      	mov	sp, r7
 8001eba:	bd80      	pop	{r7, pc}
 8001ebc:	0002404a 	.word	0x0002404a

08001ec0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	b08a      	sub	sp, #40	; 0x28
 8001ec4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8001ec6:	f107 031c 	add.w	r3, r7, #28
 8001eca:	2200      	movs	r2, #0
 8001ecc:	601a      	str	r2, [r3, #0]
 8001ece:	605a      	str	r2, [r3, #4]
 8001ed0:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001ed2:	1d3b      	adds	r3, r7, #4
 8001ed4:	2200      	movs	r2, #0
 8001ed6:	601a      	str	r2, [r3, #0]
 8001ed8:	605a      	str	r2, [r3, #4]
 8001eda:	609a      	str	r2, [r3, #8]
 8001edc:	60da      	str	r2, [r3, #12]
 8001ede:	611a      	str	r2, [r3, #16]
 8001ee0:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8001ee2:	4b2f      	ldr	r3, [pc, #188]	; (8001fa0 <MX_ADC1_Init+0xe0>)
 8001ee4:	4a2f      	ldr	r2, [pc, #188]	; (8001fa4 <MX_ADC1_Init+0xe4>)
 8001ee6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001ee8:	4b2d      	ldr	r3, [pc, #180]	; (8001fa0 <MX_ADC1_Init+0xe0>)
 8001eea:	2200      	movs	r2, #0
 8001eec:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001eee:	4b2c      	ldr	r3, [pc, #176]	; (8001fa0 <MX_ADC1_Init+0xe0>)
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001ef4:	4b2a      	ldr	r3, [pc, #168]	; (8001fa0 <MX_ADC1_Init+0xe0>)
 8001ef6:	2200      	movs	r2, #0
 8001ef8:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001efa:	4b29      	ldr	r3, [pc, #164]	; (8001fa0 <MX_ADC1_Init+0xe0>)
 8001efc:	2200      	movs	r2, #0
 8001efe:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001f00:	4b27      	ldr	r3, [pc, #156]	; (8001fa0 <MX_ADC1_Init+0xe0>)
 8001f02:	2204      	movs	r2, #4
 8001f04:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001f06:	4b26      	ldr	r3, [pc, #152]	; (8001fa0 <MX_ADC1_Init+0xe0>)
 8001f08:	2200      	movs	r2, #0
 8001f0a:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001f0c:	4b24      	ldr	r3, [pc, #144]	; (8001fa0 <MX_ADC1_Init+0xe0>)
 8001f0e:	2200      	movs	r2, #0
 8001f10:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8001f12:	4b23      	ldr	r3, [pc, #140]	; (8001fa0 <MX_ADC1_Init+0xe0>)
 8001f14:	2201      	movs	r2, #1
 8001f16:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001f18:	4b21      	ldr	r3, [pc, #132]	; (8001fa0 <MX_ADC1_Init+0xe0>)
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001f20:	4b1f      	ldr	r3, [pc, #124]	; (8001fa0 <MX_ADC1_Init+0xe0>)
 8001f22:	2200      	movs	r2, #0
 8001f24:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001f26:	4b1e      	ldr	r3, [pc, #120]	; (8001fa0 <MX_ADC1_Init+0xe0>)
 8001f28:	2200      	movs	r2, #0
 8001f2a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001f2c:	4b1c      	ldr	r3, [pc, #112]	; (8001fa0 <MX_ADC1_Init+0xe0>)
 8001f2e:	2200      	movs	r2, #0
 8001f30:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001f34:	4b1a      	ldr	r3, [pc, #104]	; (8001fa0 <MX_ADC1_Init+0xe0>)
 8001f36:	2200      	movs	r2, #0
 8001f38:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8001f3a:	4b19      	ldr	r3, [pc, #100]	; (8001fa0 <MX_ADC1_Init+0xe0>)
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001f42:	4817      	ldr	r0, [pc, #92]	; (8001fa0 <MX_ADC1_Init+0xe0>)
 8001f44:	f002 f952 	bl	80041ec <HAL_ADC_Init>
 8001f48:	4603      	mov	r3, r0
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d001      	beq.n	8001f52 <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 8001f4e:	f000 fa99 	bl	8002484 <Error_Handler>
  }
  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001f52:	2300      	movs	r3, #0
 8001f54:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001f56:	f107 031c 	add.w	r3, r7, #28
 8001f5a:	4619      	mov	r1, r3
 8001f5c:	4810      	ldr	r0, [pc, #64]	; (8001fa0 <MX_ADC1_Init+0xe0>)
 8001f5e:	f003 f815 	bl	8004f8c <HAL_ADCEx_MultiModeConfigChannel>
 8001f62:	4603      	mov	r3, r0
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d001      	beq.n	8001f6c <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8001f68:	f000 fa8c 	bl	8002484 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8001f6c:	4b0e      	ldr	r3, [pc, #56]	; (8001fa8 <MX_ADC1_Init+0xe8>)
 8001f6e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001f70:	2306      	movs	r3, #6
 8001f72:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001f74:	2300      	movs	r3, #0
 8001f76:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001f78:	237f      	movs	r3, #127	; 0x7f
 8001f7a:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001f7c:	2304      	movs	r3, #4
 8001f7e:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8001f80:	2300      	movs	r3, #0
 8001f82:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001f84:	1d3b      	adds	r3, r7, #4
 8001f86:	4619      	mov	r1, r3
 8001f88:	4805      	ldr	r0, [pc, #20]	; (8001fa0 <MX_ADC1_Init+0xe0>)
 8001f8a:	f002 fc1b 	bl	80047c4 <HAL_ADC_ConfigChannel>
 8001f8e:	4603      	mov	r3, r0
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d001      	beq.n	8001f98 <MX_ADC1_Init+0xd8>
  {
    Error_Handler();
 8001f94:	f000 fa76 	bl	8002484 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001f98:	bf00      	nop
 8001f9a:	3728      	adds	r7, #40	; 0x28
 8001f9c:	46bd      	mov	sp, r7
 8001f9e:	bd80      	pop	{r7, pc}
 8001fa0:	200001b4 	.word	0x200001b4
 8001fa4:	50040000 	.word	0x50040000
 8001fa8:	1d500080 	.word	0x1d500080

08001fac <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8001fac:	b580      	push	{r7, lr}
 8001fae:	b086      	sub	sp, #24
 8001fb0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001fb2:	463b      	mov	r3, r7
 8001fb4:	2200      	movs	r2, #0
 8001fb6:	601a      	str	r2, [r3, #0]
 8001fb8:	605a      	str	r2, [r3, #4]
 8001fba:	609a      	str	r2, [r3, #8]
 8001fbc:	60da      	str	r2, [r3, #12]
 8001fbe:	611a      	str	r2, [r3, #16]
 8001fc0:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Common config
  */
  hadc2.Instance = ADC2;
 8001fc2:	4b29      	ldr	r3, [pc, #164]	; (8002068 <MX_ADC2_Init+0xbc>)
 8001fc4:	4a29      	ldr	r2, [pc, #164]	; (800206c <MX_ADC2_Init+0xc0>)
 8001fc6:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001fc8:	4b27      	ldr	r3, [pc, #156]	; (8002068 <MX_ADC2_Init+0xbc>)
 8001fca:	2200      	movs	r2, #0
 8001fcc:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8001fce:	4b26      	ldr	r3, [pc, #152]	; (8002068 <MX_ADC2_Init+0xbc>)
 8001fd0:	2200      	movs	r2, #0
 8001fd2:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001fd4:	4b24      	ldr	r3, [pc, #144]	; (8002068 <MX_ADC2_Init+0xbc>)
 8001fd6:	2200      	movs	r2, #0
 8001fd8:	60da      	str	r2, [r3, #12]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001fda:	4b23      	ldr	r3, [pc, #140]	; (8002068 <MX_ADC2_Init+0xbc>)
 8001fdc:	2200      	movs	r2, #0
 8001fde:	611a      	str	r2, [r3, #16]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001fe0:	4b21      	ldr	r3, [pc, #132]	; (8002068 <MX_ADC2_Init+0xbc>)
 8001fe2:	2204      	movs	r2, #4
 8001fe4:	615a      	str	r2, [r3, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8001fe6:	4b20      	ldr	r3, [pc, #128]	; (8002068 <MX_ADC2_Init+0xbc>)
 8001fe8:	2200      	movs	r2, #0
 8001fea:	761a      	strb	r2, [r3, #24]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8001fec:	4b1e      	ldr	r3, [pc, #120]	; (8002068 <MX_ADC2_Init+0xbc>)
 8001fee:	2200      	movs	r2, #0
 8001ff0:	765a      	strb	r2, [r3, #25]
  hadc2.Init.NbrOfConversion = 1;
 8001ff2:	4b1d      	ldr	r3, [pc, #116]	; (8002068 <MX_ADC2_Init+0xbc>)
 8001ff4:	2201      	movs	r2, #1
 8001ff6:	61da      	str	r2, [r3, #28]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8001ff8:	4b1b      	ldr	r3, [pc, #108]	; (8002068 <MX_ADC2_Init+0xbc>)
 8001ffa:	2200      	movs	r2, #0
 8001ffc:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002000:	4b19      	ldr	r3, [pc, #100]	; (8002068 <MX_ADC2_Init+0xbc>)
 8002002:	2200      	movs	r2, #0
 8002004:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002006:	4b18      	ldr	r3, [pc, #96]	; (8002068 <MX_ADC2_Init+0xbc>)
 8002008:	2200      	movs	r2, #0
 800200a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.DMAContinuousRequests = DISABLE;
 800200c:	4b16      	ldr	r3, [pc, #88]	; (8002068 <MX_ADC2_Init+0xbc>)
 800200e:	2200      	movs	r2, #0
 8002010:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8002014:	4b14      	ldr	r3, [pc, #80]	; (8002068 <MX_ADC2_Init+0xbc>)
 8002016:	2200      	movs	r2, #0
 8002018:	635a      	str	r2, [r3, #52]	; 0x34
  hadc2.Init.OversamplingMode = DISABLE;
 800201a:	4b13      	ldr	r3, [pc, #76]	; (8002068 <MX_ADC2_Init+0xbc>)
 800201c:	2200      	movs	r2, #0
 800201e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8002022:	4811      	ldr	r0, [pc, #68]	; (8002068 <MX_ADC2_Init+0xbc>)
 8002024:	f002 f8e2 	bl	80041ec <HAL_ADC_Init>
 8002028:	4603      	mov	r3, r0
 800202a:	2b00      	cmp	r3, #0
 800202c:	d001      	beq.n	8002032 <MX_ADC2_Init+0x86>
  {
    Error_Handler();
 800202e:	f000 fa29 	bl	8002484 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8002032:	4b0f      	ldr	r3, [pc, #60]	; (8002070 <MX_ADC2_Init+0xc4>)
 8002034:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002036:	2306      	movs	r3, #6
 8002038:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800203a:	2300      	movs	r3, #0
 800203c:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800203e:	237f      	movs	r3, #127	; 0x7f
 8002040:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8002042:	2304      	movs	r3, #4
 8002044:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8002046:	2300      	movs	r3, #0
 8002048:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800204a:	463b      	mov	r3, r7
 800204c:	4619      	mov	r1, r3
 800204e:	4806      	ldr	r0, [pc, #24]	; (8002068 <MX_ADC2_Init+0xbc>)
 8002050:	f002 fbb8 	bl	80047c4 <HAL_ADC_ConfigChannel>
 8002054:	4603      	mov	r3, r0
 8002056:	2b00      	cmp	r3, #0
 8002058:	d001      	beq.n	800205e <MX_ADC2_Init+0xb2>
  {
    Error_Handler();
 800205a:	f000 fa13 	bl	8002484 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 800205e:	bf00      	nop
 8002060:	3718      	adds	r7, #24
 8002062:	46bd      	mov	sp, r7
 8002064:	bd80      	pop	{r7, pc}
 8002066:	bf00      	nop
 8002068:	200000fc 	.word	0x200000fc
 800206c:	50040100 	.word	0x50040100
 8002070:	2a000400 	.word	0x2a000400

08002074 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002074:	b580      	push	{r7, lr}
 8002076:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002078:	4b1b      	ldr	r3, [pc, #108]	; (80020e8 <MX_I2C1_Init+0x74>)
 800207a:	4a1c      	ldr	r2, [pc, #112]	; (80020ec <MX_I2C1_Init+0x78>)
 800207c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00000E14;
 800207e:	4b1a      	ldr	r3, [pc, #104]	; (80020e8 <MX_I2C1_Init+0x74>)
 8002080:	f640 6214 	movw	r2, #3604	; 0xe14
 8002084:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002086:	4b18      	ldr	r3, [pc, #96]	; (80020e8 <MX_I2C1_Init+0x74>)
 8002088:	2200      	movs	r2, #0
 800208a:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800208c:	4b16      	ldr	r3, [pc, #88]	; (80020e8 <MX_I2C1_Init+0x74>)
 800208e:	2201      	movs	r2, #1
 8002090:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002092:	4b15      	ldr	r3, [pc, #84]	; (80020e8 <MX_I2C1_Init+0x74>)
 8002094:	2200      	movs	r2, #0
 8002096:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8002098:	4b13      	ldr	r3, [pc, #76]	; (80020e8 <MX_I2C1_Init+0x74>)
 800209a:	2200      	movs	r2, #0
 800209c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800209e:	4b12      	ldr	r3, [pc, #72]	; (80020e8 <MX_I2C1_Init+0x74>)
 80020a0:	2200      	movs	r2, #0
 80020a2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80020a4:	4b10      	ldr	r3, [pc, #64]	; (80020e8 <MX_I2C1_Init+0x74>)
 80020a6:	2200      	movs	r2, #0
 80020a8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80020aa:	4b0f      	ldr	r3, [pc, #60]	; (80020e8 <MX_I2C1_Init+0x74>)
 80020ac:	2200      	movs	r2, #0
 80020ae:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80020b0:	480d      	ldr	r0, [pc, #52]	; (80020e8 <MX_I2C1_Init+0x74>)
 80020b2:	f003 fd6b 	bl	8005b8c <HAL_I2C_Init>
 80020b6:	4603      	mov	r3, r0
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d001      	beq.n	80020c0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80020bc:	f000 f9e2 	bl	8002484 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80020c0:	2100      	movs	r1, #0
 80020c2:	4809      	ldr	r0, [pc, #36]	; (80020e8 <MX_I2C1_Init+0x74>)
 80020c4:	f003 fdf1 	bl	8005caa <HAL_I2CEx_ConfigAnalogFilter>
 80020c8:	4603      	mov	r3, r0
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d001      	beq.n	80020d2 <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 80020ce:	f000 f9d9 	bl	8002484 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80020d2:	2100      	movs	r1, #0
 80020d4:	4804      	ldr	r0, [pc, #16]	; (80020e8 <MX_I2C1_Init+0x74>)
 80020d6:	f003 fe33 	bl	8005d40 <HAL_I2CEx_ConfigDigitalFilter>
 80020da:	4603      	mov	r3, r0
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d001      	beq.n	80020e4 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 80020e0:	f000 f9d0 	bl	8002484 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80020e4:	bf00      	nop
 80020e6:	bd80      	pop	{r7, pc}
 80020e8:	20000164 	.word	0x20000164
 80020ec:	40005400 	.word	0x40005400

080020f0 <MX_LCD_Init>:
  * @brief LCD Initialization Function
  * @param None
  * @retval None
  */
static void MX_LCD_Init(void)
{
 80020f0:	b580      	push	{r7, lr}
 80020f2:	af00      	add	r7, sp, #0
  /* USER CODE END LCD_Init 0 */

  /* USER CODE BEGIN LCD_Init 1 */

  /* USER CODE END LCD_Init 1 */
  hlcd.Instance = LCD;
 80020f4:	4b18      	ldr	r3, [pc, #96]	; (8002158 <MX_LCD_Init+0x68>)
 80020f6:	4a19      	ldr	r2, [pc, #100]	; (800215c <MX_LCD_Init+0x6c>)
 80020f8:	601a      	str	r2, [r3, #0]
  hlcd.Init.Prescaler = LCD_PRESCALER_1;
 80020fa:	4b17      	ldr	r3, [pc, #92]	; (8002158 <MX_LCD_Init+0x68>)
 80020fc:	2200      	movs	r2, #0
 80020fe:	605a      	str	r2, [r3, #4]
  hlcd.Init.Divider = LCD_DIVIDER_16;
 8002100:	4b15      	ldr	r3, [pc, #84]	; (8002158 <MX_LCD_Init+0x68>)
 8002102:	2200      	movs	r2, #0
 8002104:	609a      	str	r2, [r3, #8]
  hlcd.Init.Duty = LCD_DUTY_1_2;
 8002106:	4b14      	ldr	r3, [pc, #80]	; (8002158 <MX_LCD_Init+0x68>)
 8002108:	2204      	movs	r2, #4
 800210a:	60da      	str	r2, [r3, #12]
  hlcd.Init.Bias = LCD_BIAS_1_4;
 800210c:	4b12      	ldr	r3, [pc, #72]	; (8002158 <MX_LCD_Init+0x68>)
 800210e:	2200      	movs	r2, #0
 8002110:	611a      	str	r2, [r3, #16]
  hlcd.Init.VoltageSource = LCD_VOLTAGESOURCE_INTERNAL;
 8002112:	4b11      	ldr	r3, [pc, #68]	; (8002158 <MX_LCD_Init+0x68>)
 8002114:	2200      	movs	r2, #0
 8002116:	615a      	str	r2, [r3, #20]
  hlcd.Init.Contrast = LCD_CONTRASTLEVEL_0;
 8002118:	4b0f      	ldr	r3, [pc, #60]	; (8002158 <MX_LCD_Init+0x68>)
 800211a:	2200      	movs	r2, #0
 800211c:	619a      	str	r2, [r3, #24]
  hlcd.Init.DeadTime = LCD_DEADTIME_0;
 800211e:	4b0e      	ldr	r3, [pc, #56]	; (8002158 <MX_LCD_Init+0x68>)
 8002120:	2200      	movs	r2, #0
 8002122:	61da      	str	r2, [r3, #28]
  hlcd.Init.PulseOnDuration = LCD_PULSEONDURATION_0;
 8002124:	4b0c      	ldr	r3, [pc, #48]	; (8002158 <MX_LCD_Init+0x68>)
 8002126:	2200      	movs	r2, #0
 8002128:	621a      	str	r2, [r3, #32]
  hlcd.Init.MuxSegment = LCD_MUXSEGMENT_DISABLE;
 800212a:	4b0b      	ldr	r3, [pc, #44]	; (8002158 <MX_LCD_Init+0x68>)
 800212c:	2200      	movs	r2, #0
 800212e:	631a      	str	r2, [r3, #48]	; 0x30
  hlcd.Init.BlinkMode = LCD_BLINKMODE_OFF;
 8002130:	4b09      	ldr	r3, [pc, #36]	; (8002158 <MX_LCD_Init+0x68>)
 8002132:	2200      	movs	r2, #0
 8002134:	629a      	str	r2, [r3, #40]	; 0x28
  hlcd.Init.BlinkFrequency = LCD_BLINKFREQUENCY_DIV8;
 8002136:	4b08      	ldr	r3, [pc, #32]	; (8002158 <MX_LCD_Init+0x68>)
 8002138:	2200      	movs	r2, #0
 800213a:	62da      	str	r2, [r3, #44]	; 0x2c
  hlcd.Init.HighDrive = LCD_HIGHDRIVE_DISABLE;
 800213c:	4b06      	ldr	r3, [pc, #24]	; (8002158 <MX_LCD_Init+0x68>)
 800213e:	2200      	movs	r2, #0
 8002140:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_LCD_Init(&hlcd) != HAL_OK)
 8002142:	4805      	ldr	r0, [pc, #20]	; (8002158 <MX_LCD_Init+0x68>)
 8002144:	f003 fe48 	bl	8005dd8 <HAL_LCD_Init>
 8002148:	4603      	mov	r3, r0
 800214a:	2b00      	cmp	r3, #0
 800214c:	d001      	beq.n	8002152 <MX_LCD_Init+0x62>
  {
    Error_Handler();
 800214e:	f000 f999 	bl	8002484 <Error_Handler>
  }
  /* USER CODE BEGIN LCD_Init 2 */

  /* USER CODE END LCD_Init 2 */

}
 8002152:	bf00      	nop
 8002154:	bd80      	pop	{r7, pc}
 8002156:	bf00      	nop
 8002158:	20000228 	.word	0x20000228
 800215c:	40002400 	.word	0x40002400

08002160 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002160:	b580      	push	{r7, lr}
 8002162:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002164:	4b1b      	ldr	r3, [pc, #108]	; (80021d4 <MX_SPI1_Init+0x74>)
 8002166:	4a1c      	ldr	r2, [pc, #112]	; (80021d8 <MX_SPI1_Init+0x78>)
 8002168:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800216a:	4b1a      	ldr	r3, [pc, #104]	; (80021d4 <MX_SPI1_Init+0x74>)
 800216c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002170:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002172:	4b18      	ldr	r3, [pc, #96]	; (80021d4 <MX_SPI1_Init+0x74>)
 8002174:	2200      	movs	r2, #0
 8002176:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002178:	4b16      	ldr	r3, [pc, #88]	; (80021d4 <MX_SPI1_Init+0x74>)
 800217a:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800217e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002180:	4b14      	ldr	r3, [pc, #80]	; (80021d4 <MX_SPI1_Init+0x74>)
 8002182:	2200      	movs	r2, #0
 8002184:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002186:	4b13      	ldr	r3, [pc, #76]	; (80021d4 <MX_SPI1_Init+0x74>)
 8002188:	2200      	movs	r2, #0
 800218a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800218c:	4b11      	ldr	r3, [pc, #68]	; (80021d4 <MX_SPI1_Init+0x74>)
 800218e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002192:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8002194:	4b0f      	ldr	r3, [pc, #60]	; (80021d4 <MX_SPI1_Init+0x74>)
 8002196:	2208      	movs	r2, #8
 8002198:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800219a:	4b0e      	ldr	r3, [pc, #56]	; (80021d4 <MX_SPI1_Init+0x74>)
 800219c:	2200      	movs	r2, #0
 800219e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80021a0:	4b0c      	ldr	r3, [pc, #48]	; (80021d4 <MX_SPI1_Init+0x74>)
 80021a2:	2200      	movs	r2, #0
 80021a4:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80021a6:	4b0b      	ldr	r3, [pc, #44]	; (80021d4 <MX_SPI1_Init+0x74>)
 80021a8:	2200      	movs	r2, #0
 80021aa:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 80021ac:	4b09      	ldr	r3, [pc, #36]	; (80021d4 <MX_SPI1_Init+0x74>)
 80021ae:	2207      	movs	r2, #7
 80021b0:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80021b2:	4b08      	ldr	r3, [pc, #32]	; (80021d4 <MX_SPI1_Init+0x74>)
 80021b4:	2200      	movs	r2, #0
 80021b6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80021b8:	4b06      	ldr	r3, [pc, #24]	; (80021d4 <MX_SPI1_Init+0x74>)
 80021ba:	2200      	movs	r2, #0
 80021bc:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80021be:	4805      	ldr	r0, [pc, #20]	; (80021d4 <MX_SPI1_Init+0x74>)
 80021c0:	f005 fa42 	bl	8007648 <HAL_SPI_Init>
 80021c4:	4603      	mov	r3, r0
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d001      	beq.n	80021ce <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80021ca:	f000 f95b 	bl	8002484 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80021ce:	bf00      	nop
 80021d0:	bd80      	pop	{r7, pc}
 80021d2:	bf00      	nop
 80021d4:	200002f0 	.word	0x200002f0
 80021d8:	40013000 	.word	0x40013000

080021dc <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 80021dc:	b580      	push	{r7, lr}
 80021de:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 80021e0:	4b10      	ldr	r3, [pc, #64]	; (8002224 <MX_TIM16_Init+0x48>)
 80021e2:	4a11      	ldr	r2, [pc, #68]	; (8002228 <MX_TIM16_Init+0x4c>)
 80021e4:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 7999;
 80021e6:	4b0f      	ldr	r3, [pc, #60]	; (8002224 <MX_TIM16_Init+0x48>)
 80021e8:	f641 723f 	movw	r2, #7999	; 0x1f3f
 80021ec:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 80021ee:	4b0d      	ldr	r3, [pc, #52]	; (8002224 <MX_TIM16_Init+0x48>)
 80021f0:	2200      	movs	r2, #0
 80021f2:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 999;
 80021f4:	4b0b      	ldr	r3, [pc, #44]	; (8002224 <MX_TIM16_Init+0x48>)
 80021f6:	f240 32e7 	movw	r2, #999	; 0x3e7
 80021fa:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80021fc:	4b09      	ldr	r3, [pc, #36]	; (8002224 <MX_TIM16_Init+0x48>)
 80021fe:	2200      	movs	r2, #0
 8002200:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8002202:	4b08      	ldr	r3, [pc, #32]	; (8002224 <MX_TIM16_Init+0x48>)
 8002204:	2200      	movs	r2, #0
 8002206:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002208:	4b06      	ldr	r3, [pc, #24]	; (8002224 <MX_TIM16_Init+0x48>)
 800220a:	2200      	movs	r2, #0
 800220c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 800220e:	4805      	ldr	r0, [pc, #20]	; (8002224 <MX_TIM16_Init+0x48>)
 8002210:	f006 f8ba 	bl	8008388 <HAL_TIM_Base_Init>
 8002214:	4603      	mov	r3, r0
 8002216:	2b00      	cmp	r3, #0
 8002218:	d001      	beq.n	800221e <MX_TIM16_Init+0x42>
  {
    Error_Handler();
 800221a:	f000 f933 	bl	8002484 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 800221e:	bf00      	nop
 8002220:	bd80      	pop	{r7, pc}
 8002222:	bf00      	nop
 8002224:	200003dc 	.word	0x200003dc
 8002228:	40014400 	.word	0x40014400

0800222c <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 800222c:	b580      	push	{r7, lr}
 800222e:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8002230:	4b14      	ldr	r3, [pc, #80]	; (8002284 <MX_UART4_Init+0x58>)
 8002232:	4a15      	ldr	r2, [pc, #84]	; (8002288 <MX_UART4_Init+0x5c>)
 8002234:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8002236:	4b13      	ldr	r3, [pc, #76]	; (8002284 <MX_UART4_Init+0x58>)
 8002238:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800223c:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 800223e:	4b11      	ldr	r3, [pc, #68]	; (8002284 <MX_UART4_Init+0x58>)
 8002240:	2200      	movs	r2, #0
 8002242:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8002244:	4b0f      	ldr	r3, [pc, #60]	; (8002284 <MX_UART4_Init+0x58>)
 8002246:	2200      	movs	r2, #0
 8002248:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 800224a:	4b0e      	ldr	r3, [pc, #56]	; (8002284 <MX_UART4_Init+0x58>)
 800224c:	2200      	movs	r2, #0
 800224e:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8002250:	4b0c      	ldr	r3, [pc, #48]	; (8002284 <MX_UART4_Init+0x58>)
 8002252:	220c      	movs	r2, #12
 8002254:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002256:	4b0b      	ldr	r3, [pc, #44]	; (8002284 <MX_UART4_Init+0x58>)
 8002258:	2200      	movs	r2, #0
 800225a:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 800225c:	4b09      	ldr	r3, [pc, #36]	; (8002284 <MX_UART4_Init+0x58>)
 800225e:	2200      	movs	r2, #0
 8002260:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002262:	4b08      	ldr	r3, [pc, #32]	; (8002284 <MX_UART4_Init+0x58>)
 8002264:	2200      	movs	r2, #0
 8002266:	621a      	str	r2, [r3, #32]
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002268:	4b06      	ldr	r3, [pc, #24]	; (8002284 <MX_UART4_Init+0x58>)
 800226a:	2200      	movs	r2, #0
 800226c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart4) != HAL_OK)
 800226e:	4805      	ldr	r0, [pc, #20]	; (8002284 <MX_UART4_Init+0x58>)
 8002270:	f006 fae0 	bl	8008834 <HAL_UART_Init>
 8002274:	4603      	mov	r3, r0
 8002276:	2b00      	cmp	r3, #0
 8002278:	d001      	beq.n	800227e <MX_UART4_Init+0x52>
  {
    Error_Handler();
 800227a:	f000 f903 	bl	8002484 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 800227e:	bf00      	nop
 8002280:	bd80      	pop	{r7, pc}
 8002282:	bf00      	nop
 8002284:	20000270 	.word	0x20000270
 8002288:	40004c00 	.word	0x40004c00

0800228c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800228c:	b580      	push	{r7, lr}
 800228e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002290:	4b14      	ldr	r3, [pc, #80]	; (80022e4 <MX_USART2_UART_Init+0x58>)
 8002292:	4a15      	ldr	r2, [pc, #84]	; (80022e8 <MX_USART2_UART_Init+0x5c>)
 8002294:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8002296:	4b13      	ldr	r3, [pc, #76]	; (80022e4 <MX_USART2_UART_Init+0x58>)
 8002298:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800229c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800229e:	4b11      	ldr	r3, [pc, #68]	; (80022e4 <MX_USART2_UART_Init+0x58>)
 80022a0:	2200      	movs	r2, #0
 80022a2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80022a4:	4b0f      	ldr	r3, [pc, #60]	; (80022e4 <MX_USART2_UART_Init+0x58>)
 80022a6:	2200      	movs	r2, #0
 80022a8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80022aa:	4b0e      	ldr	r3, [pc, #56]	; (80022e4 <MX_USART2_UART_Init+0x58>)
 80022ac:	2200      	movs	r2, #0
 80022ae:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80022b0:	4b0c      	ldr	r3, [pc, #48]	; (80022e4 <MX_USART2_UART_Init+0x58>)
 80022b2:	220c      	movs	r2, #12
 80022b4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80022b6:	4b0b      	ldr	r3, [pc, #44]	; (80022e4 <MX_USART2_UART_Init+0x58>)
 80022b8:	2200      	movs	r2, #0
 80022ba:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80022bc:	4b09      	ldr	r3, [pc, #36]	; (80022e4 <MX_USART2_UART_Init+0x58>)
 80022be:	2200      	movs	r2, #0
 80022c0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80022c2:	4b08      	ldr	r3, [pc, #32]	; (80022e4 <MX_USART2_UART_Init+0x58>)
 80022c4:	2200      	movs	r2, #0
 80022c6:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80022c8:	4b06      	ldr	r3, [pc, #24]	; (80022e4 <MX_USART2_UART_Init+0x58>)
 80022ca:	2200      	movs	r2, #0
 80022cc:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80022ce:	4805      	ldr	r0, [pc, #20]	; (80022e4 <MX_USART2_UART_Init+0x58>)
 80022d0:	f006 fab0 	bl	8008834 <HAL_UART_Init>
 80022d4:	4603      	mov	r3, r0
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d001      	beq.n	80022de <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80022da:	f000 f8d3 	bl	8002484 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80022de:	bf00      	nop
 80022e0:	bd80      	pop	{r7, pc}
 80022e2:	bf00      	nop
 80022e4:	20000358 	.word	0x20000358
 80022e8:	40004400 	.word	0x40004400

080022ec <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80022ec:	b580      	push	{r7, lr}
 80022ee:	b082      	sub	sp, #8
 80022f0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80022f2:	4b0c      	ldr	r3, [pc, #48]	; (8002324 <MX_DMA_Init+0x38>)
 80022f4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80022f6:	4a0b      	ldr	r2, [pc, #44]	; (8002324 <MX_DMA_Init+0x38>)
 80022f8:	f043 0302 	orr.w	r3, r3, #2
 80022fc:	6493      	str	r3, [r2, #72]	; 0x48
 80022fe:	4b09      	ldr	r3, [pc, #36]	; (8002324 <MX_DMA_Init+0x38>)
 8002300:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002302:	f003 0302 	and.w	r3, r3, #2
 8002306:	607b      	str	r3, [r7, #4]
 8002308:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel5_IRQn, 0, 0);
 800230a:	2200      	movs	r2, #0
 800230c:	2100      	movs	r1, #0
 800230e:	203c      	movs	r0, #60	; 0x3c
 8002310:	f002 ffc3 	bl	800529a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel5_IRQn);
 8002314:	203c      	movs	r0, #60	; 0x3c
 8002316:	f002 ffdc 	bl	80052d2 <HAL_NVIC_EnableIRQ>

}
 800231a:	bf00      	nop
 800231c:	3708      	adds	r7, #8
 800231e:	46bd      	mov	sp, r7
 8002320:	bd80      	pop	{r7, pc}
 8002322:	bf00      	nop
 8002324:	40021000 	.word	0x40021000

08002328 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002328:	b580      	push	{r7, lr}
 800232a:	b08a      	sub	sp, #40	; 0x28
 800232c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800232e:	f107 0314 	add.w	r3, r7, #20
 8002332:	2200      	movs	r2, #0
 8002334:	601a      	str	r2, [r3, #0]
 8002336:	605a      	str	r2, [r3, #4]
 8002338:	609a      	str	r2, [r3, #8]
 800233a:	60da      	str	r2, [r3, #12]
 800233c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800233e:	4b34      	ldr	r3, [pc, #208]	; (8002410 <MX_GPIO_Init+0xe8>)
 8002340:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002342:	4a33      	ldr	r2, [pc, #204]	; (8002410 <MX_GPIO_Init+0xe8>)
 8002344:	f043 0304 	orr.w	r3, r3, #4
 8002348:	64d3      	str	r3, [r2, #76]	; 0x4c
 800234a:	4b31      	ldr	r3, [pc, #196]	; (8002410 <MX_GPIO_Init+0xe8>)
 800234c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800234e:	f003 0304 	and.w	r3, r3, #4
 8002352:	613b      	str	r3, [r7, #16]
 8002354:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002356:	4b2e      	ldr	r3, [pc, #184]	; (8002410 <MX_GPIO_Init+0xe8>)
 8002358:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800235a:	4a2d      	ldr	r2, [pc, #180]	; (8002410 <MX_GPIO_Init+0xe8>)
 800235c:	f043 0301 	orr.w	r3, r3, #1
 8002360:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002362:	4b2b      	ldr	r3, [pc, #172]	; (8002410 <MX_GPIO_Init+0xe8>)
 8002364:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002366:	f003 0301 	and.w	r3, r3, #1
 800236a:	60fb      	str	r3, [r7, #12]
 800236c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800236e:	4b28      	ldr	r3, [pc, #160]	; (8002410 <MX_GPIO_Init+0xe8>)
 8002370:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002372:	4a27      	ldr	r2, [pc, #156]	; (8002410 <MX_GPIO_Init+0xe8>)
 8002374:	f043 0302 	orr.w	r3, r3, #2
 8002378:	64d3      	str	r3, [r2, #76]	; 0x4c
 800237a:	4b25      	ldr	r3, [pc, #148]	; (8002410 <MX_GPIO_Init+0xe8>)
 800237c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800237e:	f003 0302 	and.w	r3, r3, #2
 8002382:	60bb      	str	r3, [r7, #8]
 8002384:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002386:	4b22      	ldr	r3, [pc, #136]	; (8002410 <MX_GPIO_Init+0xe8>)
 8002388:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800238a:	4a21      	ldr	r2, [pc, #132]	; (8002410 <MX_GPIO_Init+0xe8>)
 800238c:	f043 0310 	orr.w	r3, r3, #16
 8002390:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002392:	4b1f      	ldr	r3, [pc, #124]	; (8002410 <MX_GPIO_Init+0xe8>)
 8002394:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002396:	f003 0310 	and.w	r3, r3, #16
 800239a:	607b      	str	r3, [r7, #4]
 800239c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800239e:	4b1c      	ldr	r3, [pc, #112]	; (8002410 <MX_GPIO_Init+0xe8>)
 80023a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023a2:	4a1b      	ldr	r2, [pc, #108]	; (8002410 <MX_GPIO_Init+0xe8>)
 80023a4:	f043 0308 	orr.w	r3, r3, #8
 80023a8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80023aa:	4b19      	ldr	r3, [pc, #100]	; (8002410 <MX_GPIO_Init+0xe8>)
 80023ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023ae:	f003 0308 	and.w	r3, r3, #8
 80023b2:	603b      	str	r3, [r7, #0]
 80023b4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);
 80023b6:	2200      	movs	r2, #0
 80023b8:	2104      	movs	r1, #4
 80023ba:	4816      	ldr	r0, [pc, #88]	; (8002414 <MX_GPIO_Init+0xec>)
 80023bc:	f003 fbce 	bl	8005b5c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, RST_Pin|CS_Pin, GPIO_PIN_RESET);
 80023c0:	2200      	movs	r2, #0
 80023c2:	f44f 51a0 	mov.w	r1, #5120	; 0x1400
 80023c6:	4814      	ldr	r0, [pc, #80]	; (8002418 <MX_GPIO_Init+0xf0>)
 80023c8:	f003 fbc8 	bl	8005b5c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 80023cc:	2304      	movs	r3, #4
 80023ce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80023d0:	2301      	movs	r3, #1
 80023d2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023d4:	2300      	movs	r3, #0
 80023d6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023d8:	2300      	movs	r3, #0
 80023da:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023dc:	f107 0314 	add.w	r3, r7, #20
 80023e0:	4619      	mov	r1, r3
 80023e2:	480c      	ldr	r0, [pc, #48]	; (8002414 <MX_GPIO_Init+0xec>)
 80023e4:	f003 fa12 	bl	800580c <HAL_GPIO_Init>

  /*Configure GPIO pins : RST_Pin CS_Pin */
  GPIO_InitStruct.Pin = RST_Pin|CS_Pin;
 80023e8:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80023ec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80023ee:	2301      	movs	r3, #1
 80023f0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023f2:	2300      	movs	r3, #0
 80023f4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023f6:	2300      	movs	r3, #0
 80023f8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80023fa:	f107 0314 	add.w	r3, r7, #20
 80023fe:	4619      	mov	r1, r3
 8002400:	4805      	ldr	r0, [pc, #20]	; (8002418 <MX_GPIO_Init+0xf0>)
 8002402:	f003 fa03 	bl	800580c <HAL_GPIO_Init>

}
 8002406:	bf00      	nop
 8002408:	3728      	adds	r7, #40	; 0x28
 800240a:	46bd      	mov	sp, r7
 800240c:	bd80      	pop	{r7, pc}
 800240e:	bf00      	nop
 8002410:	40021000 	.word	0x40021000
 8002414:	48000400 	.word	0x48000400
 8002418:	48001000 	.word	0x48001000

0800241c <HAL_UART_RxCpltCallback>:
/* USER CODE BEGIN 4 */

// Only used for QR callback.
// If triggered, a QR code has been scanned, set flag.
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800241c:	b580      	push	{r7, lr}
 800241e:	b082      	sub	sp, #8
 8002420:	af00      	add	r7, sp, #0
 8002422:	6078      	str	r0, [r7, #4]
	printf("RX CPLT CALLBACK\r\n");
 8002424:	4808      	ldr	r0, [pc, #32]	; (8002448 <HAL_UART_RxCpltCallback+0x2c>)
 8002426:	f007 fcb7 	bl	8009d98 <puts>
	if (huart == qr_huart) {
 800242a:	4b08      	ldr	r3, [pc, #32]	; (800244c <HAL_UART_RxCpltCallback+0x30>)
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	687a      	ldr	r2, [r7, #4]
 8002430:	429a      	cmp	r2, r3
 8002432:	d105      	bne.n	8002440 <HAL_UART_RxCpltCallback+0x24>
		printf("QR INT\r\n");
 8002434:	4806      	ldr	r0, [pc, #24]	; (8002450 <HAL_UART_RxCpltCallback+0x34>)
 8002436:	f007 fcaf 	bl	8009d98 <puts>
		qr_scan_pending = 1;
 800243a:	4b06      	ldr	r3, [pc, #24]	; (8002454 <HAL_UART_RxCpltCallback+0x38>)
 800243c:	2201      	movs	r2, #1
 800243e:	601a      	str	r2, [r3, #0]
	}
}
 8002440:	bf00      	nop
 8002442:	3708      	adds	r7, #8
 8002444:	46bd      	mov	sp, r7
 8002446:	bd80      	pop	{r7, pc}
 8002448:	0800c3a8 	.word	0x0800c3a8
 800244c:	20000428 	.word	0x20000428
 8002450:	0800c3bc 	.word	0x0800c3bc
 8002454:	20000424 	.word	0x20000424

08002458 <HAL_TIM_PeriodElapsedCallback>:

// Called when timer is up.
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002458:	b580      	push	{r7, lr}
 800245a:	b082      	sub	sp, #8
 800245c:	af00      	add	r7, sp, #0
 800245e:	6078      	str	r0, [r7, #4]
    // if is display status timer, get status
	if (htim == &htim16 ) {
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	4a06      	ldr	r2, [pc, #24]	; (800247c <HAL_TIM_PeriodElapsedCallback+0x24>)
 8002464:	4293      	cmp	r3, r2
 8002466:	d104      	bne.n	8002472 <HAL_TIM_PeriodElapsedCallback+0x1a>
		printf("GETTING STATUS\r\n");
 8002468:	4805      	ldr	r0, [pc, #20]	; (8002480 <HAL_TIM_PeriodElapsedCallback+0x28>)
 800246a:	f007 fc95 	bl	8009d98 <puts>
		get_status();
 800246e:	f001 fc15 	bl	8003c9c <get_status>
	}
}
 8002472:	bf00      	nop
 8002474:	3708      	adds	r7, #8
 8002476:	46bd      	mov	sp, r7
 8002478:	bd80      	pop	{r7, pc}
 800247a:	bf00      	nop
 800247c:	200003dc 	.word	0x200003dc
 8002480:	0800c3c4 	.word	0x0800c3c4

08002484 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002484:	b480      	push	{r7}
 8002486:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8002488:	bf00      	nop
 800248a:	46bd      	mov	sp, r7
 800248c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002490:	4770      	bx	lr

08002492 <_isatty>:
  /* Disable I/O buffering for STDOUT stream, so that
   * chars are sent out as soon as they are printed. */
  setvbuf(stdout, NULL, _IONBF, 0);
}

int _isatty(int fd) {
 8002492:	b580      	push	{r7, lr}
 8002494:	b082      	sub	sp, #8
 8002496:	af00      	add	r7, sp, #0
 8002498:	6078      	str	r0, [r7, #4]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	2b00      	cmp	r3, #0
 800249e:	db04      	blt.n	80024aa <_isatty+0x18>
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	2b02      	cmp	r3, #2
 80024a4:	dc01      	bgt.n	80024aa <_isatty+0x18>
    return 1;
 80024a6:	2301      	movs	r3, #1
 80024a8:	e005      	b.n	80024b6 <_isatty+0x24>

  errno = EBADF;
 80024aa:	f007 fb13 	bl	8009ad4 <__errno>
 80024ae:	4602      	mov	r2, r0
 80024b0:	2309      	movs	r3, #9
 80024b2:	6013      	str	r3, [r2, #0]
  return 0;
 80024b4:	2300      	movs	r3, #0
}
 80024b6:	4618      	mov	r0, r3
 80024b8:	3708      	adds	r7, #8
 80024ba:	46bd      	mov	sp, r7
 80024bc:	bd80      	pop	{r7, pc}
	...

080024c0 <_write>:

int _write(int fd, char* ptr, int len) {
 80024c0:	b580      	push	{r7, lr}
 80024c2:	b086      	sub	sp, #24
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	60f8      	str	r0, [r7, #12]
 80024c8:	60b9      	str	r1, [r7, #8]
 80024ca:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;

  if (fd == STDOUT_FILENO || fd == STDERR_FILENO) {
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	2b01      	cmp	r3, #1
 80024d0:	d002      	beq.n	80024d8 <_write+0x18>
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	2b02      	cmp	r3, #2
 80024d6:	d111      	bne.n	80024fc <_write+0x3c>
    hstatus = HAL_UART_Transmit(gHuart, (uint8_t *) ptr, len, HAL_MAX_DELAY);
 80024d8:	4b0e      	ldr	r3, [pc, #56]	; (8002514 <_write+0x54>)
 80024da:	6818      	ldr	r0, [r3, #0]
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	b29a      	uxth	r2, r3
 80024e0:	f04f 33ff 	mov.w	r3, #4294967295
 80024e4:	68b9      	ldr	r1, [r7, #8]
 80024e6:	f006 f9f3 	bl	80088d0 <HAL_UART_Transmit>
 80024ea:	4603      	mov	r3, r0
 80024ec:	75fb      	strb	r3, [r7, #23]
    if (hstatus == HAL_OK)
 80024ee:	7dfb      	ldrb	r3, [r7, #23]
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d101      	bne.n	80024f8 <_write+0x38>
      return len;
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	e008      	b.n	800250a <_write+0x4a>
    else
      return EIO;
 80024f8:	2305      	movs	r3, #5
 80024fa:	e006      	b.n	800250a <_write+0x4a>
  }
  errno = EBADF;
 80024fc:	f007 faea 	bl	8009ad4 <__errno>
 8002500:	4602      	mov	r2, r0
 8002502:	2309      	movs	r3, #9
 8002504:	6013      	str	r3, [r2, #0]
  return -1;
 8002506:	f04f 33ff 	mov.w	r3, #4294967295
}
 800250a:	4618      	mov	r0, r3
 800250c:	3718      	adds	r7, #24
 800250e:	46bd      	mov	sp, r7
 8002510:	bd80      	pop	{r7, pc}
 8002512:	bf00      	nop
 8002514:	20000438 	.word	0x20000438

08002518 <_close>:

int _close(int fd) {
 8002518:	b580      	push	{r7, lr}
 800251a:	b082      	sub	sp, #8
 800251c:	af00      	add	r7, sp, #0
 800251e:	6078      	str	r0, [r7, #4]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	2b00      	cmp	r3, #0
 8002524:	db04      	blt.n	8002530 <_close+0x18>
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	2b02      	cmp	r3, #2
 800252a:	dc01      	bgt.n	8002530 <_close+0x18>
    return 0;
 800252c:	2300      	movs	r3, #0
 800252e:	e006      	b.n	800253e <_close+0x26>

  errno = EBADF;
 8002530:	f007 fad0 	bl	8009ad4 <__errno>
 8002534:	4602      	mov	r2, r0
 8002536:	2309      	movs	r3, #9
 8002538:	6013      	str	r3, [r2, #0]
  return -1;
 800253a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800253e:	4618      	mov	r0, r3
 8002540:	3708      	adds	r7, #8
 8002542:	46bd      	mov	sp, r7
 8002544:	bd80      	pop	{r7, pc}

08002546 <_lseek>:

int _lseek(int fd, int ptr, int dir) {
 8002546:	b580      	push	{r7, lr}
 8002548:	b084      	sub	sp, #16
 800254a:	af00      	add	r7, sp, #0
 800254c:	60f8      	str	r0, [r7, #12]
 800254e:	60b9      	str	r1, [r7, #8]
 8002550:	607a      	str	r2, [r7, #4]
  (void) fd;
  (void) ptr;
  (void) dir;

  errno = EBADF;
 8002552:	f007 fabf 	bl	8009ad4 <__errno>
 8002556:	4602      	mov	r2, r0
 8002558:	2309      	movs	r3, #9
 800255a:	6013      	str	r3, [r2, #0]
  return -1;
 800255c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002560:	4618      	mov	r0, r3
 8002562:	3710      	adds	r7, #16
 8002564:	46bd      	mov	sp, r7
 8002566:	bd80      	pop	{r7, pc}

08002568 <_read>:

int _read(int fd, char* ptr, int len) {
 8002568:	b580      	push	{r7, lr}
 800256a:	b086      	sub	sp, #24
 800256c:	af00      	add	r7, sp, #0
 800256e:	60f8      	str	r0, [r7, #12]
 8002570:	60b9      	str	r1, [r7, #8]
 8002572:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;

  if (fd == STDIN_FILENO) {
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	2b00      	cmp	r3, #0
 8002578:	d110      	bne.n	800259c <_read+0x34>
    hstatus = HAL_UART_Receive(gHuart, (uint8_t *) ptr, 1, HAL_MAX_DELAY);
 800257a:	4b0e      	ldr	r3, [pc, #56]	; (80025b4 <_read+0x4c>)
 800257c:	6818      	ldr	r0, [r3, #0]
 800257e:	f04f 33ff 	mov.w	r3, #4294967295
 8002582:	2201      	movs	r2, #1
 8002584:	68b9      	ldr	r1, [r7, #8]
 8002586:	f006 fa36 	bl	80089f6 <HAL_UART_Receive>
 800258a:	4603      	mov	r3, r0
 800258c:	75fb      	strb	r3, [r7, #23]
    if (hstatus == HAL_OK)
 800258e:	7dfb      	ldrb	r3, [r7, #23]
 8002590:	2b00      	cmp	r3, #0
 8002592:	d101      	bne.n	8002598 <_read+0x30>
      return 1;
 8002594:	2301      	movs	r3, #1
 8002596:	e008      	b.n	80025aa <_read+0x42>
    else
      return EIO;
 8002598:	2305      	movs	r3, #5
 800259a:	e006      	b.n	80025aa <_read+0x42>
  }
  errno = EBADF;
 800259c:	f007 fa9a 	bl	8009ad4 <__errno>
 80025a0:	4602      	mov	r2, r0
 80025a2:	2309      	movs	r3, #9
 80025a4:	6013      	str	r3, [r2, #0]
  return -1;
 80025a6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80025aa:	4618      	mov	r0, r3
 80025ac:	3718      	adds	r7, #24
 80025ae:	46bd      	mov	sp, r7
 80025b0:	bd80      	pop	{r7, pc}
 80025b2:	bf00      	nop
 80025b4:	20000438 	.word	0x20000438

080025b8 <_fstat>:

int _fstat(int fd, struct stat* st) {
 80025b8:	b580      	push	{r7, lr}
 80025ba:	b082      	sub	sp, #8
 80025bc:	af00      	add	r7, sp, #0
 80025be:	6078      	str	r0, [r7, #4]
 80025c0:	6039      	str	r1, [r7, #0]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO) {
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	db08      	blt.n	80025da <_fstat+0x22>
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	2b02      	cmp	r3, #2
 80025cc:	dc05      	bgt.n	80025da <_fstat+0x22>
    st->st_mode = S_IFCHR;
 80025ce:	683b      	ldr	r3, [r7, #0]
 80025d0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80025d4:	605a      	str	r2, [r3, #4]
    return 0;
 80025d6:	2300      	movs	r3, #0
 80025d8:	e005      	b.n	80025e6 <_fstat+0x2e>
  }

  errno = EBADF;
 80025da:	f007 fa7b 	bl	8009ad4 <__errno>
 80025de:	4602      	mov	r2, r0
 80025e0:	2309      	movs	r3, #9
 80025e2:	6013      	str	r3, [r2, #0]
  return 0;
 80025e4:	2300      	movs	r3, #0
}
 80025e6:	4618      	mov	r0, r3
 80025e8:	3708      	adds	r7, #8
 80025ea:	46bd      	mov	sp, r7
 80025ec:	bd80      	pop	{r7, pc}
	...

080025f0 <BSP_LCD_GLASS_Init>:
/**
  * @brief  Initialize the LCD GLASS relative GPIO port IOs and LCD peripheral.
  * @retval None
  */
void BSP_LCD_GLASS_Init(void)
{
 80025f0:	b580      	push	{r7, lr}
 80025f2:	af00      	add	r7, sp, #0
  LCDHandle.Instance              = LCD;
 80025f4:	4b19      	ldr	r3, [pc, #100]	; (800265c <BSP_LCD_GLASS_Init+0x6c>)
 80025f6:	4a1a      	ldr	r2, [pc, #104]	; (8002660 <BSP_LCD_GLASS_Init+0x70>)
 80025f8:	601a      	str	r2, [r3, #0]
  LCDHandle.Init.Prescaler        = LCD_PRESCALER_1;
 80025fa:	4b18      	ldr	r3, [pc, #96]	; (800265c <BSP_LCD_GLASS_Init+0x6c>)
 80025fc:	2200      	movs	r2, #0
 80025fe:	605a      	str	r2, [r3, #4]
  LCDHandle.Init.Divider          = LCD_DIVIDER_31;
 8002600:	4b16      	ldr	r3, [pc, #88]	; (800265c <BSP_LCD_GLASS_Init+0x6c>)
 8002602:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8002606:	609a      	str	r2, [r3, #8]
#if defined (USE_STM32L476G_DISCO_REVC) || defined (USE_STM32L476G_DISCO_REVB)
  LCDHandle.Init.Duty             = LCD_DUTY_1_4;
 8002608:	4b14      	ldr	r3, [pc, #80]	; (800265c <BSP_LCD_GLASS_Init+0x6c>)
 800260a:	220c      	movs	r2, #12
 800260c:	60da      	str	r2, [r3, #12]
#elif defined (USE_STM32L476G_DISCO_REVA)
  LCDHandle.Init.Duty             = LCD_DUTY_1_8;
#endif
  LCDHandle.Init.Bias             = LCD_BIAS_1_3;
 800260e:	4b13      	ldr	r3, [pc, #76]	; (800265c <BSP_LCD_GLASS_Init+0x6c>)
 8002610:	2240      	movs	r2, #64	; 0x40
 8002612:	611a      	str	r2, [r3, #16]
  LCDHandle.Init.VoltageSource    = LCD_VOLTAGESOURCE_INTERNAL;
 8002614:	4b11      	ldr	r3, [pc, #68]	; (800265c <BSP_LCD_GLASS_Init+0x6c>)
 8002616:	2200      	movs	r2, #0
 8002618:	615a      	str	r2, [r3, #20]
  LCDHandle.Init.Contrast         = LCD_CONTRASTLEVEL_5;
 800261a:	4b10      	ldr	r3, [pc, #64]	; (800265c <BSP_LCD_GLASS_Init+0x6c>)
 800261c:	f44f 52a0 	mov.w	r2, #5120	; 0x1400
 8002620:	619a      	str	r2, [r3, #24]
  LCDHandle.Init.DeadTime         = LCD_DEADTIME_0;
 8002622:	4b0e      	ldr	r3, [pc, #56]	; (800265c <BSP_LCD_GLASS_Init+0x6c>)
 8002624:	2200      	movs	r2, #0
 8002626:	61da      	str	r2, [r3, #28]
  LCDHandle.Init.PulseOnDuration  = LCD_PULSEONDURATION_4;
 8002628:	4b0c      	ldr	r3, [pc, #48]	; (800265c <BSP_LCD_GLASS_Init+0x6c>)
 800262a:	2240      	movs	r2, #64	; 0x40
 800262c:	621a      	str	r2, [r3, #32]
  LCDHandle.Init.HighDrive        = LCD_HIGHDRIVE_DISABLE;
 800262e:	4b0b      	ldr	r3, [pc, #44]	; (800265c <BSP_LCD_GLASS_Init+0x6c>)
 8002630:	2200      	movs	r2, #0
 8002632:	625a      	str	r2, [r3, #36]	; 0x24
  LCDHandle.Init.BlinkMode        = LCD_BLINKMODE_OFF;
 8002634:	4b09      	ldr	r3, [pc, #36]	; (800265c <BSP_LCD_GLASS_Init+0x6c>)
 8002636:	2200      	movs	r2, #0
 8002638:	629a      	str	r2, [r3, #40]	; 0x28
  LCDHandle.Init.BlinkFrequency   = LCD_BLINKFREQUENCY_DIV32;
 800263a:	4b08      	ldr	r3, [pc, #32]	; (800265c <BSP_LCD_GLASS_Init+0x6c>)
 800263c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002640:	62da      	str	r2, [r3, #44]	; 0x2c
  LCDHandle.Init.MuxSegment       = LCD_MUXSEGMENT_DISABLE;
 8002642:	4b06      	ldr	r3, [pc, #24]	; (800265c <BSP_LCD_GLASS_Init+0x6c>)
 8002644:	2200      	movs	r2, #0
 8002646:	631a      	str	r2, [r3, #48]	; 0x30
  
  /* Initialize the LCD */
  LCD_MspInit(&LCDHandle);
 8002648:	4804      	ldr	r0, [pc, #16]	; (800265c <BSP_LCD_GLASS_Init+0x6c>)
 800264a:	f000 f815 	bl	8002678 <LCD_MspInit>
  HAL_LCD_Init(&LCDHandle);
 800264e:	4803      	ldr	r0, [pc, #12]	; (800265c <BSP_LCD_GLASS_Init+0x6c>)
 8002650:	f003 fbc2 	bl	8005dd8 <HAL_LCD_Init>

  BSP_LCD_GLASS_Clear();
 8002654:	f000 f806 	bl	8002664 <BSP_LCD_GLASS_Clear>
}
 8002658:	bf00      	nop
 800265a:	bd80      	pop	{r7, pc}
 800265c:	2000044c 	.word	0x2000044c
 8002660:	40002400 	.word	0x40002400

08002664 <BSP_LCD_GLASS_Clear>:
/**
  * @brief  Clear the whole LCD RAM buffer.
  * @retval None
  */
void BSP_LCD_GLASS_Clear(void)
{
 8002664:	b580      	push	{r7, lr}
 8002666:	af00      	add	r7, sp, #0
  HAL_LCD_Clear(&LCDHandle); 
 8002668:	4802      	ldr	r0, [pc, #8]	; (8002674 <BSP_LCD_GLASS_Clear+0x10>)
 800266a:	f003 fc75 	bl	8005f58 <HAL_LCD_Clear>
}
 800266e:	bf00      	nop
 8002670:	bd80      	pop	{r7, pc}
 8002672:	bf00      	nop
 8002674:	2000044c 	.word	0x2000044c

08002678 <LCD_MspInit>:
  * @brief  Initialize the LCD MSP.
  * @param  hlcd: LCD handle
  * @retval None
  */
static void LCD_MspInit(LCD_HandleTypeDef *hlcd)
{
 8002678:	b580      	push	{r7, lr}
 800267a:	b0c0      	sub	sp, #256	; 0x100
 800267c:	af00      	add	r7, sp, #0
 800267e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpioinitstruct = {0};
 8002680:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8002684:	2200      	movs	r2, #0
 8002686:	601a      	str	r2, [r3, #0]
 8002688:	605a      	str	r2, [r3, #4]
 800268a:	609a      	str	r2, [r3, #8]
 800268c:	60da      	str	r2, [r3, #12]
 800268e:	611a      	str	r2, [r3, #16]
  RCC_OscInitTypeDef oscinitstruct = {0};
 8002690:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8002694:	2244      	movs	r2, #68	; 0x44
 8002696:	2100      	movs	r1, #0
 8002698:	4618      	mov	r0, r3
 800269a:	f007 fa58 	bl	8009b4e <memset>
  RCC_PeriphCLKInitTypeDef periphclkstruct = {0};
 800269e:	f107 0320 	add.w	r3, r7, #32
 80026a2:	2288      	movs	r2, #136	; 0x88
 80026a4:	2100      	movs	r1, #0
 80026a6:	4618      	mov	r0, r3
 80026a8:	f007 fa51 	bl	8009b4e <memset>
  
  /*##-1- Enable PWR  peripheral Clock #######################################*/
  __HAL_RCC_PWR_CLK_ENABLE();
 80026ac:	4b51      	ldr	r3, [pc, #324]	; (80027f4 <LCD_MspInit+0x17c>)
 80026ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80026b0:	4a50      	ldr	r2, [pc, #320]	; (80027f4 <LCD_MspInit+0x17c>)
 80026b2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80026b6:	6593      	str	r3, [r2, #88]	; 0x58
 80026b8:	4b4e      	ldr	r3, [pc, #312]	; (80027f4 <LCD_MspInit+0x17c>)
 80026ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80026bc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80026c0:	61fb      	str	r3, [r7, #28]
 80026c2:	69fb      	ldr	r3, [r7, #28]
  
  /*##-2- Configure LSE as RTC clock soucre ###################################*/ 
  oscinitstruct.OscillatorType  = RCC_OSCILLATORTYPE_LSE;
 80026c4:	2304      	movs	r3, #4
 80026c6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  oscinitstruct.PLL.PLLState    = RCC_PLL_NONE;
 80026ca:	2300      	movs	r3, #0
 80026cc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  oscinitstruct.LSEState        = RCC_LSE_ON;
 80026d0:	2301      	movs	r3, #1
 80026d2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  if(HAL_RCC_OscConfig(&oscinitstruct) != HAL_OK)
 80026d6:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 80026da:	4618      	mov	r0, r3
 80026dc:	f003 fd50 	bl	8006180 <HAL_RCC_OscConfig>
 80026e0:	4603      	mov	r3, r0
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d000      	beq.n	80026e8 <LCD_MspInit+0x70>
  { 
    while(1);
 80026e6:	e7fe      	b.n	80026e6 <LCD_MspInit+0x6e>
  }
  
  /*##-3- Select LSE as RTC clock source.##########################*/
  /* Backup domain management is done in RCC function */
  periphclkstruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80026e8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80026ec:	623b      	str	r3, [r7, #32]
  periphclkstruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80026ee:	f44f 7380 	mov.w	r3, #256	; 0x100
 80026f2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  HAL_RCCEx_PeriphCLKConfig(&periphclkstruct);
 80026f6:	f107 0320 	add.w	r3, r7, #32
 80026fa:	4618      	mov	r0, r3
 80026fc:	f004 faf4 	bl	8006ce8 <HAL_RCCEx_PeriphCLKConfig>

  /*##-4- Enable LCD GPIO Clocks #############################################*/
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002700:	4b3c      	ldr	r3, [pc, #240]	; (80027f4 <LCD_MspInit+0x17c>)
 8002702:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002704:	4a3b      	ldr	r2, [pc, #236]	; (80027f4 <LCD_MspInit+0x17c>)
 8002706:	f043 0301 	orr.w	r3, r3, #1
 800270a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800270c:	4b39      	ldr	r3, [pc, #228]	; (80027f4 <LCD_MspInit+0x17c>)
 800270e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002710:	f003 0301 	and.w	r3, r3, #1
 8002714:	61bb      	str	r3, [r7, #24]
 8002716:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002718:	4b36      	ldr	r3, [pc, #216]	; (80027f4 <LCD_MspInit+0x17c>)
 800271a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800271c:	4a35      	ldr	r2, [pc, #212]	; (80027f4 <LCD_MspInit+0x17c>)
 800271e:	f043 0302 	orr.w	r3, r3, #2
 8002722:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002724:	4b33      	ldr	r3, [pc, #204]	; (80027f4 <LCD_MspInit+0x17c>)
 8002726:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002728:	f003 0302 	and.w	r3, r3, #2
 800272c:	617b      	str	r3, [r7, #20]
 800272e:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002730:	4b30      	ldr	r3, [pc, #192]	; (80027f4 <LCD_MspInit+0x17c>)
 8002732:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002734:	4a2f      	ldr	r2, [pc, #188]	; (80027f4 <LCD_MspInit+0x17c>)
 8002736:	f043 0304 	orr.w	r3, r3, #4
 800273a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800273c:	4b2d      	ldr	r3, [pc, #180]	; (80027f4 <LCD_MspInit+0x17c>)
 800273e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002740:	f003 0304 	and.w	r3, r3, #4
 8002744:	613b      	str	r3, [r7, #16]
 8002746:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002748:	4b2a      	ldr	r3, [pc, #168]	; (80027f4 <LCD_MspInit+0x17c>)
 800274a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800274c:	4a29      	ldr	r2, [pc, #164]	; (80027f4 <LCD_MspInit+0x17c>)
 800274e:	f043 0308 	orr.w	r3, r3, #8
 8002752:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002754:	4b27      	ldr	r3, [pc, #156]	; (80027f4 <LCD_MspInit+0x17c>)
 8002756:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002758:	f003 0308 	and.w	r3, r3, #8
 800275c:	60fb      	str	r3, [r7, #12]
 800275e:	68fb      	ldr	r3, [r7, #12]

  
  /*##-5- Configure peripheral GPIO ##########################################*/
  /* Configure Output for LCD */
  /* Port A */
  gpioinitstruct.Pin        = LCD_GPIO_BANKA_PINS;
 8002760:	f248 73c0 	movw	r3, #34752	; 0x87c0
 8002764:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  gpioinitstruct.Mode       = GPIO_MODE_AF_PP;
 8002768:	2302      	movs	r3, #2
 800276a:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
  gpioinitstruct.Pull       = GPIO_NOPULL;
 800276e:	2300      	movs	r3, #0
 8002770:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
  gpioinitstruct.Speed      = GPIO_SPEED_HIGH;
 8002774:	2303      	movs	r3, #3
 8002776:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  gpioinitstruct.Alternate  = GPIO_AF11_LCD;
 800277a:	230b      	movs	r3, #11
 800277c:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
  HAL_GPIO_Init(GPIOA, &gpioinitstruct);
 8002780:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8002784:	4619      	mov	r1, r3
 8002786:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800278a:	f003 f83f 	bl	800580c <HAL_GPIO_Init>

  /* Port B */
  gpioinitstruct.Pin        = LCD_GPIO_BANKB_PINS;
 800278e:	f24f 2333 	movw	r3, #62003	; 0xf233
 8002792:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOB, &gpioinitstruct);
 8002796:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 800279a:	4619      	mov	r1, r3
 800279c:	4816      	ldr	r0, [pc, #88]	; (80027f8 <LCD_MspInit+0x180>)
 800279e:	f003 f835 	bl	800580c <HAL_GPIO_Init>
  
  /* Port C*/
  gpioinitstruct.Pin        = LCD_GPIO_BANKC_PINS;
 80027a2:	f44f 73fc 	mov.w	r3, #504	; 0x1f8
 80027a6:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOC, &gpioinitstruct);
 80027aa:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80027ae:	4619      	mov	r1, r3
 80027b0:	4812      	ldr	r0, [pc, #72]	; (80027fc <LCD_MspInit+0x184>)
 80027b2:	f003 f82b 	bl	800580c <HAL_GPIO_Init>

  /* Port D */
  gpioinitstruct.Pin        = LCD_GPIO_BANKD_PINS;
 80027b6:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 80027ba:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOD, &gpioinitstruct);
 80027be:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80027c2:	4619      	mov	r1, r3
 80027c4:	480e      	ldr	r0, [pc, #56]	; (8002800 <LCD_MspInit+0x188>)
 80027c6:	f003 f821 	bl	800580c <HAL_GPIO_Init>

  /* Wait for the external capacitor Cext which is connected to the VLCD pin is charged
  (approximately 2ms for Cext=1uF) */
  HAL_Delay(2);
 80027ca:	2002      	movs	r0, #2
 80027cc:	f001 fb16 	bl	8003dfc <HAL_Delay>

  /*##-6- Enable LCD peripheral Clock ########################################*/
  __HAL_RCC_LCD_CLK_ENABLE();
 80027d0:	4b08      	ldr	r3, [pc, #32]	; (80027f4 <LCD_MspInit+0x17c>)
 80027d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80027d4:	4a07      	ldr	r2, [pc, #28]	; (80027f4 <LCD_MspInit+0x17c>)
 80027d6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80027da:	6593      	str	r3, [r2, #88]	; 0x58
 80027dc:	4b05      	ldr	r3, [pc, #20]	; (80027f4 <LCD_MspInit+0x17c>)
 80027de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80027e0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80027e4:	60bb      	str	r3, [r7, #8]
 80027e6:	68bb      	ldr	r3, [r7, #8]
}
 80027e8:	bf00      	nop
 80027ea:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80027ee:	46bd      	mov	sp, r7
 80027f0:	bd80      	pop	{r7, pc}
 80027f2:	bf00      	nop
 80027f4:	40021000 	.word	0x40021000
 80027f8:	48000400 	.word	0x48000400
 80027fc:	48000800 	.word	0x48000800
 8002800:	48000c00 	.word	0x48000c00

08002804 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002804:	b480      	push	{r7}
 8002806:	b083      	sub	sp, #12
 8002808:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800280a:	4b0f      	ldr	r3, [pc, #60]	; (8002848 <HAL_MspInit+0x44>)
 800280c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800280e:	4a0e      	ldr	r2, [pc, #56]	; (8002848 <HAL_MspInit+0x44>)
 8002810:	f043 0301 	orr.w	r3, r3, #1
 8002814:	6613      	str	r3, [r2, #96]	; 0x60
 8002816:	4b0c      	ldr	r3, [pc, #48]	; (8002848 <HAL_MspInit+0x44>)
 8002818:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800281a:	f003 0301 	and.w	r3, r3, #1
 800281e:	607b      	str	r3, [r7, #4]
 8002820:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002822:	4b09      	ldr	r3, [pc, #36]	; (8002848 <HAL_MspInit+0x44>)
 8002824:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002826:	4a08      	ldr	r2, [pc, #32]	; (8002848 <HAL_MspInit+0x44>)
 8002828:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800282c:	6593      	str	r3, [r2, #88]	; 0x58
 800282e:	4b06      	ldr	r3, [pc, #24]	; (8002848 <HAL_MspInit+0x44>)
 8002830:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002832:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002836:	603b      	str	r3, [r7, #0]
 8002838:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800283a:	bf00      	nop
 800283c:	370c      	adds	r7, #12
 800283e:	46bd      	mov	sp, r7
 8002840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002844:	4770      	bx	lr
 8002846:	bf00      	nop
 8002848:	40021000 	.word	0x40021000

0800284c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800284c:	b580      	push	{r7, lr}
 800284e:	b08c      	sub	sp, #48	; 0x30
 8002850:	af00      	add	r7, sp, #0
 8002852:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002854:	f107 031c 	add.w	r3, r7, #28
 8002858:	2200      	movs	r2, #0
 800285a:	601a      	str	r2, [r3, #0]
 800285c:	605a      	str	r2, [r3, #4]
 800285e:	609a      	str	r2, [r3, #8]
 8002860:	60da      	str	r2, [r3, #12]
 8002862:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	4a34      	ldr	r2, [pc, #208]	; (800293c <HAL_ADC_MspInit+0xf0>)
 800286a:	4293      	cmp	r3, r2
 800286c:	d12e      	bne.n	80028cc <HAL_ADC_MspInit+0x80>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_ADC_CLK_ENABLED++;
 800286e:	4b34      	ldr	r3, [pc, #208]	; (8002940 <HAL_ADC_MspInit+0xf4>)
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	3301      	adds	r3, #1
 8002874:	4a32      	ldr	r2, [pc, #200]	; (8002940 <HAL_ADC_MspInit+0xf4>)
 8002876:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC_CLK_ENABLED==1){
 8002878:	4b31      	ldr	r3, [pc, #196]	; (8002940 <HAL_ADC_MspInit+0xf4>)
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	2b01      	cmp	r3, #1
 800287e:	d10b      	bne.n	8002898 <HAL_ADC_MspInit+0x4c>
      __HAL_RCC_ADC_CLK_ENABLE();
 8002880:	4b30      	ldr	r3, [pc, #192]	; (8002944 <HAL_ADC_MspInit+0xf8>)
 8002882:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002884:	4a2f      	ldr	r2, [pc, #188]	; (8002944 <HAL_ADC_MspInit+0xf8>)
 8002886:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800288a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800288c:	4b2d      	ldr	r3, [pc, #180]	; (8002944 <HAL_ADC_MspInit+0xf8>)
 800288e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002890:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002894:	61bb      	str	r3, [r7, #24]
 8002896:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002898:	4b2a      	ldr	r3, [pc, #168]	; (8002944 <HAL_ADC_MspInit+0xf8>)
 800289a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800289c:	4a29      	ldr	r2, [pc, #164]	; (8002944 <HAL_ADC_MspInit+0xf8>)
 800289e:	f043 0301 	orr.w	r3, r3, #1
 80028a2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80028a4:	4b27      	ldr	r3, [pc, #156]	; (8002944 <HAL_ADC_MspInit+0xf8>)
 80028a6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80028a8:	f003 0301 	and.w	r3, r3, #1
 80028ac:	617b      	str	r3, [r7, #20]
 80028ae:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PA2     ------> ADC1_IN7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80028b0:	2304      	movs	r3, #4
 80028b2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80028b4:	230b      	movs	r3, #11
 80028b6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028b8:	2300      	movs	r3, #0
 80028ba:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028bc:	f107 031c 	add.w	r3, r7, #28
 80028c0:	4619      	mov	r1, r3
 80028c2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80028c6:	f002 ffa1 	bl	800580c <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 80028ca:	e032      	b.n	8002932 <HAL_ADC_MspInit+0xe6>
  else if(hadc->Instance==ADC2)
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	4a1d      	ldr	r2, [pc, #116]	; (8002948 <HAL_ADC_MspInit+0xfc>)
 80028d2:	4293      	cmp	r3, r2
 80028d4:	d12d      	bne.n	8002932 <HAL_ADC_MspInit+0xe6>
    HAL_RCC_ADC_CLK_ENABLED++;
 80028d6:	4b1a      	ldr	r3, [pc, #104]	; (8002940 <HAL_ADC_MspInit+0xf4>)
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	3301      	adds	r3, #1
 80028dc:	4a18      	ldr	r2, [pc, #96]	; (8002940 <HAL_ADC_MspInit+0xf4>)
 80028de:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC_CLK_ENABLED==1){
 80028e0:	4b17      	ldr	r3, [pc, #92]	; (8002940 <HAL_ADC_MspInit+0xf4>)
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	2b01      	cmp	r3, #1
 80028e6:	d10b      	bne.n	8002900 <HAL_ADC_MspInit+0xb4>
      __HAL_RCC_ADC_CLK_ENABLE();
 80028e8:	4b16      	ldr	r3, [pc, #88]	; (8002944 <HAL_ADC_MspInit+0xf8>)
 80028ea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80028ec:	4a15      	ldr	r2, [pc, #84]	; (8002944 <HAL_ADC_MspInit+0xf8>)
 80028ee:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80028f2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80028f4:	4b13      	ldr	r3, [pc, #76]	; (8002944 <HAL_ADC_MspInit+0xf8>)
 80028f6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80028f8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80028fc:	613b      	str	r3, [r7, #16]
 80028fe:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002900:	4b10      	ldr	r3, [pc, #64]	; (8002944 <HAL_ADC_MspInit+0xf8>)
 8002902:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002904:	4a0f      	ldr	r2, [pc, #60]	; (8002944 <HAL_ADC_MspInit+0xf8>)
 8002906:	f043 0301 	orr.w	r3, r3, #1
 800290a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800290c:	4b0d      	ldr	r3, [pc, #52]	; (8002944 <HAL_ADC_MspInit+0xf8>)
 800290e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002910:	f003 0301 	and.w	r3, r3, #1
 8002914:	60fb      	str	r3, [r7, #12]
 8002916:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8002918:	2320      	movs	r3, #32
 800291a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800291c:	230b      	movs	r3, #11
 800291e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002920:	2300      	movs	r3, #0
 8002922:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002924:	f107 031c 	add.w	r3, r7, #28
 8002928:	4619      	mov	r1, r3
 800292a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800292e:	f002 ff6d 	bl	800580c <HAL_GPIO_Init>
}
 8002932:	bf00      	nop
 8002934:	3730      	adds	r7, #48	; 0x30
 8002936:	46bd      	mov	sp, r7
 8002938:	bd80      	pop	{r7, pc}
 800293a:	bf00      	nop
 800293c:	50040000 	.word	0x50040000
 8002940:	20000094 	.word	0x20000094
 8002944:	40021000 	.word	0x40021000
 8002948:	50040100 	.word	0x50040100

0800294c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800294c:	b580      	push	{r7, lr}
 800294e:	b08a      	sub	sp, #40	; 0x28
 8002950:	af00      	add	r7, sp, #0
 8002952:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002954:	f107 0314 	add.w	r3, r7, #20
 8002958:	2200      	movs	r2, #0
 800295a:	601a      	str	r2, [r3, #0]
 800295c:	605a      	str	r2, [r3, #4]
 800295e:	609a      	str	r2, [r3, #8]
 8002960:	60da      	str	r2, [r3, #12]
 8002962:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	4a17      	ldr	r2, [pc, #92]	; (80029c8 <HAL_I2C_MspInit+0x7c>)
 800296a:	4293      	cmp	r3, r2
 800296c:	d127      	bne.n	80029be <HAL_I2C_MspInit+0x72>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800296e:	4b17      	ldr	r3, [pc, #92]	; (80029cc <HAL_I2C_MspInit+0x80>)
 8002970:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002972:	4a16      	ldr	r2, [pc, #88]	; (80029cc <HAL_I2C_MspInit+0x80>)
 8002974:	f043 0302 	orr.w	r3, r3, #2
 8002978:	64d3      	str	r3, [r2, #76]	; 0x4c
 800297a:	4b14      	ldr	r3, [pc, #80]	; (80029cc <HAL_I2C_MspInit+0x80>)
 800297c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800297e:	f003 0302 	and.w	r3, r3, #2
 8002982:	613b      	str	r3, [r7, #16]
 8002984:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002986:	23c0      	movs	r3, #192	; 0xc0
 8002988:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800298a:	2312      	movs	r3, #18
 800298c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800298e:	2301      	movs	r3, #1
 8002990:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002992:	2303      	movs	r3, #3
 8002994:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002996:	2304      	movs	r3, #4
 8002998:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800299a:	f107 0314 	add.w	r3, r7, #20
 800299e:	4619      	mov	r1, r3
 80029a0:	480b      	ldr	r0, [pc, #44]	; (80029d0 <HAL_I2C_MspInit+0x84>)
 80029a2:	f002 ff33 	bl	800580c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80029a6:	4b09      	ldr	r3, [pc, #36]	; (80029cc <HAL_I2C_MspInit+0x80>)
 80029a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80029aa:	4a08      	ldr	r2, [pc, #32]	; (80029cc <HAL_I2C_MspInit+0x80>)
 80029ac:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80029b0:	6593      	str	r3, [r2, #88]	; 0x58
 80029b2:	4b06      	ldr	r3, [pc, #24]	; (80029cc <HAL_I2C_MspInit+0x80>)
 80029b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80029b6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80029ba:	60fb      	str	r3, [r7, #12]
 80029bc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80029be:	bf00      	nop
 80029c0:	3728      	adds	r7, #40	; 0x28
 80029c2:	46bd      	mov	sp, r7
 80029c4:	bd80      	pop	{r7, pc}
 80029c6:	bf00      	nop
 80029c8:	40005400 	.word	0x40005400
 80029cc:	40021000 	.word	0x40021000
 80029d0:	48000400 	.word	0x48000400

080029d4 <HAL_LCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hlcd: LCD handle pointer
* @retval None
*/
void HAL_LCD_MspInit(LCD_HandleTypeDef* hlcd)
{
 80029d4:	b580      	push	{r7, lr}
 80029d6:	b08a      	sub	sp, #40	; 0x28
 80029d8:	af00      	add	r7, sp, #0
 80029da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029dc:	f107 0314 	add.w	r3, r7, #20
 80029e0:	2200      	movs	r2, #0
 80029e2:	601a      	str	r2, [r3, #0]
 80029e4:	605a      	str	r2, [r3, #4]
 80029e6:	609a      	str	r2, [r3, #8]
 80029e8:	60da      	str	r2, [r3, #12]
 80029ea:	611a      	str	r2, [r3, #16]
  if(hlcd->Instance==LCD)
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	4a26      	ldr	r2, [pc, #152]	; (8002a8c <HAL_LCD_MspInit+0xb8>)
 80029f2:	4293      	cmp	r3, r2
 80029f4:	d145      	bne.n	8002a82 <HAL_LCD_MspInit+0xae>
  {
  /* USER CODE BEGIN LCD_MspInit 0 */

  /* USER CODE END LCD_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LCD_CLK_ENABLE();
 80029f6:	4b26      	ldr	r3, [pc, #152]	; (8002a90 <HAL_LCD_MspInit+0xbc>)
 80029f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80029fa:	4a25      	ldr	r2, [pc, #148]	; (8002a90 <HAL_LCD_MspInit+0xbc>)
 80029fc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002a00:	6593      	str	r3, [r2, #88]	; 0x58
 8002a02:	4b23      	ldr	r3, [pc, #140]	; (8002a90 <HAL_LCD_MspInit+0xbc>)
 8002a04:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a06:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002a0a:	613b      	str	r3, [r7, #16]
 8002a0c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002a0e:	4b20      	ldr	r3, [pc, #128]	; (8002a90 <HAL_LCD_MspInit+0xbc>)
 8002a10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a12:	4a1f      	ldr	r2, [pc, #124]	; (8002a90 <HAL_LCD_MspInit+0xbc>)
 8002a14:	f043 0304 	orr.w	r3, r3, #4
 8002a18:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002a1a:	4b1d      	ldr	r3, [pc, #116]	; (8002a90 <HAL_LCD_MspInit+0xbc>)
 8002a1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a1e:	f003 0304 	and.w	r3, r3, #4
 8002a22:	60fb      	str	r3, [r7, #12]
 8002a24:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a26:	4b1a      	ldr	r3, [pc, #104]	; (8002a90 <HAL_LCD_MspInit+0xbc>)
 8002a28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a2a:	4a19      	ldr	r2, [pc, #100]	; (8002a90 <HAL_LCD_MspInit+0xbc>)
 8002a2c:	f043 0301 	orr.w	r3, r3, #1
 8002a30:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002a32:	4b17      	ldr	r3, [pc, #92]	; (8002a90 <HAL_LCD_MspInit+0xbc>)
 8002a34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a36:	f003 0301 	and.w	r3, r3, #1
 8002a3a:	60bb      	str	r3, [r7, #8]
 8002a3c:	68bb      	ldr	r3, [r7, #8]
    /**LCD GPIO Configuration
    PC3     ------> LCD_VLCD
    PA8     ------> LCD_COM0
    PA9     ------> LCD_COM1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002a3e:	2308      	movs	r3, #8
 8002a40:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a42:	2302      	movs	r3, #2
 8002a44:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a46:	2300      	movs	r3, #0
 8002a48:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a4a:	2300      	movs	r3, #0
 8002a4c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8002a4e:	230b      	movs	r3, #11
 8002a50:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002a52:	f107 0314 	add.w	r3, r7, #20
 8002a56:	4619      	mov	r1, r3
 8002a58:	480e      	ldr	r0, [pc, #56]	; (8002a94 <HAL_LCD_MspInit+0xc0>)
 8002a5a:	f002 fed7 	bl	800580c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002a5e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002a62:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a64:	2302      	movs	r3, #2
 8002a66:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a68:	2300      	movs	r3, #0
 8002a6a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a6c:	2300      	movs	r3, #0
 8002a6e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8002a70:	230b      	movs	r3, #11
 8002a72:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a74:	f107 0314 	add.w	r3, r7, #20
 8002a78:	4619      	mov	r1, r3
 8002a7a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002a7e:	f002 fec5 	bl	800580c <HAL_GPIO_Init>
  /* USER CODE BEGIN LCD_MspInit 1 */

  /* USER CODE END LCD_MspInit 1 */
  }

}
 8002a82:	bf00      	nop
 8002a84:	3728      	adds	r7, #40	; 0x28
 8002a86:	46bd      	mov	sp, r7
 8002a88:	bd80      	pop	{r7, pc}
 8002a8a:	bf00      	nop
 8002a8c:	40002400 	.word	0x40002400
 8002a90:	40021000 	.word	0x40021000
 8002a94:	48000800 	.word	0x48000800

08002a98 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002a98:	b580      	push	{r7, lr}
 8002a9a:	b08a      	sub	sp, #40	; 0x28
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002aa0:	f107 0314 	add.w	r3, r7, #20
 8002aa4:	2200      	movs	r2, #0
 8002aa6:	601a      	str	r2, [r3, #0]
 8002aa8:	605a      	str	r2, [r3, #4]
 8002aaa:	609a      	str	r2, [r3, #8]
 8002aac:	60da      	str	r2, [r3, #12]
 8002aae:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	4a17      	ldr	r2, [pc, #92]	; (8002b14 <HAL_SPI_MspInit+0x7c>)
 8002ab6:	4293      	cmp	r3, r2
 8002ab8:	d128      	bne.n	8002b0c <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002aba:	4b17      	ldr	r3, [pc, #92]	; (8002b18 <HAL_SPI_MspInit+0x80>)
 8002abc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002abe:	4a16      	ldr	r2, [pc, #88]	; (8002b18 <HAL_SPI_MspInit+0x80>)
 8002ac0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002ac4:	6613      	str	r3, [r2, #96]	; 0x60
 8002ac6:	4b14      	ldr	r3, [pc, #80]	; (8002b18 <HAL_SPI_MspInit+0x80>)
 8002ac8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002aca:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002ace:	613b      	str	r3, [r7, #16]
 8002ad0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002ad2:	4b11      	ldr	r3, [pc, #68]	; (8002b18 <HAL_SPI_MspInit+0x80>)
 8002ad4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ad6:	4a10      	ldr	r2, [pc, #64]	; (8002b18 <HAL_SPI_MspInit+0x80>)
 8002ad8:	f043 0310 	orr.w	r3, r3, #16
 8002adc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002ade:	4b0e      	ldr	r3, [pc, #56]	; (8002b18 <HAL_SPI_MspInit+0x80>)
 8002ae0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ae2:	f003 0310 	and.w	r3, r3, #16
 8002ae6:	60fb      	str	r3, [r7, #12]
 8002ae8:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PE13     ------> SPI1_SCK
    PE14     ------> SPI1_MISO
    PE15     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8002aea:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8002aee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002af0:	2302      	movs	r3, #2
 8002af2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002af4:	2300      	movs	r3, #0
 8002af6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002af8:	2303      	movs	r3, #3
 8002afa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002afc:	2305      	movs	r3, #5
 8002afe:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002b00:	f107 0314 	add.w	r3, r7, #20
 8002b04:	4619      	mov	r1, r3
 8002b06:	4805      	ldr	r0, [pc, #20]	; (8002b1c <HAL_SPI_MspInit+0x84>)
 8002b08:	f002 fe80 	bl	800580c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8002b0c:	bf00      	nop
 8002b0e:	3728      	adds	r7, #40	; 0x28
 8002b10:	46bd      	mov	sp, r7
 8002b12:	bd80      	pop	{r7, pc}
 8002b14:	40013000 	.word	0x40013000
 8002b18:	40021000 	.word	0x40021000
 8002b1c:	48001000 	.word	0x48001000

08002b20 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002b20:	b580      	push	{r7, lr}
 8002b22:	b084      	sub	sp, #16
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM16)
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	4a0d      	ldr	r2, [pc, #52]	; (8002b64 <HAL_TIM_Base_MspInit+0x44>)
 8002b2e:	4293      	cmp	r3, r2
 8002b30:	d113      	bne.n	8002b5a <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM16_MspInit 0 */

  /* USER CODE END TIM16_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM16_CLK_ENABLE();
 8002b32:	4b0d      	ldr	r3, [pc, #52]	; (8002b68 <HAL_TIM_Base_MspInit+0x48>)
 8002b34:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002b36:	4a0c      	ldr	r2, [pc, #48]	; (8002b68 <HAL_TIM_Base_MspInit+0x48>)
 8002b38:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002b3c:	6613      	str	r3, [r2, #96]	; 0x60
 8002b3e:	4b0a      	ldr	r3, [pc, #40]	; (8002b68 <HAL_TIM_Base_MspInit+0x48>)
 8002b40:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002b42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b46:	60fb      	str	r3, [r7, #12]
 8002b48:	68fb      	ldr	r3, [r7, #12]
    /* TIM16 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8002b4a:	2200      	movs	r2, #0
 8002b4c:	2100      	movs	r1, #0
 8002b4e:	2019      	movs	r0, #25
 8002b50:	f002 fba3 	bl	800529a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8002b54:	2019      	movs	r0, #25
 8002b56:	f002 fbbc 	bl	80052d2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }

}
 8002b5a:	bf00      	nop
 8002b5c:	3710      	adds	r7, #16
 8002b5e:	46bd      	mov	sp, r7
 8002b60:	bd80      	pop	{r7, pc}
 8002b62:	bf00      	nop
 8002b64:	40014400 	.word	0x40014400
 8002b68:	40021000 	.word	0x40021000

08002b6c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002b6c:	b580      	push	{r7, lr}
 8002b6e:	b08c      	sub	sp, #48	; 0x30
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b74:	f107 031c 	add.w	r3, r7, #28
 8002b78:	2200      	movs	r2, #0
 8002b7a:	601a      	str	r2, [r3, #0]
 8002b7c:	605a      	str	r2, [r3, #4]
 8002b7e:	609a      	str	r2, [r3, #8]
 8002b80:	60da      	str	r2, [r3, #12]
 8002b82:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	4a59      	ldr	r2, [pc, #356]	; (8002cf0 <HAL_UART_MspInit+0x184>)
 8002b8a:	4293      	cmp	r3, r2
 8002b8c:	d15a      	bne.n	8002c44 <HAL_UART_MspInit+0xd8>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8002b8e:	4b59      	ldr	r3, [pc, #356]	; (8002cf4 <HAL_UART_MspInit+0x188>)
 8002b90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b92:	4a58      	ldr	r2, [pc, #352]	; (8002cf4 <HAL_UART_MspInit+0x188>)
 8002b94:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8002b98:	6593      	str	r3, [r2, #88]	; 0x58
 8002b9a:	4b56      	ldr	r3, [pc, #344]	; (8002cf4 <HAL_UART_MspInit+0x188>)
 8002b9c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b9e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002ba2:	61bb      	str	r3, [r7, #24]
 8002ba4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ba6:	4b53      	ldr	r3, [pc, #332]	; (8002cf4 <HAL_UART_MspInit+0x188>)
 8002ba8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002baa:	4a52      	ldr	r2, [pc, #328]	; (8002cf4 <HAL_UART_MspInit+0x188>)
 8002bac:	f043 0301 	orr.w	r3, r3, #1
 8002bb0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002bb2:	4b50      	ldr	r3, [pc, #320]	; (8002cf4 <HAL_UART_MspInit+0x188>)
 8002bb4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002bb6:	f003 0301 	and.w	r3, r3, #1
 8002bba:	617b      	str	r3, [r7, #20]
 8002bbc:	697b      	ldr	r3, [r7, #20]
    /**UART4 GPIO Configuration
    PA0     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002bbe:	2303      	movs	r3, #3
 8002bc0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bc2:	2302      	movs	r3, #2
 8002bc4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bc6:	2300      	movs	r3, #0
 8002bc8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002bca:	2303      	movs	r3, #3
 8002bcc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8002bce:	2308      	movs	r3, #8
 8002bd0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002bd2:	f107 031c 	add.w	r3, r7, #28
 8002bd6:	4619      	mov	r1, r3
 8002bd8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002bdc:	f002 fe16 	bl	800580c <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_RX Init */
    hdma_uart4_rx.Instance = DMA2_Channel5;
 8002be0:	4b45      	ldr	r3, [pc, #276]	; (8002cf8 <HAL_UART_MspInit+0x18c>)
 8002be2:	4a46      	ldr	r2, [pc, #280]	; (8002cfc <HAL_UART_MspInit+0x190>)
 8002be4:	601a      	str	r2, [r3, #0]
    hdma_uart4_rx.Init.Request = DMA_REQUEST_2;
 8002be6:	4b44      	ldr	r3, [pc, #272]	; (8002cf8 <HAL_UART_MspInit+0x18c>)
 8002be8:	2202      	movs	r2, #2
 8002bea:	605a      	str	r2, [r3, #4]
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002bec:	4b42      	ldr	r3, [pc, #264]	; (8002cf8 <HAL_UART_MspInit+0x18c>)
 8002bee:	2200      	movs	r2, #0
 8002bf0:	609a      	str	r2, [r3, #8]
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002bf2:	4b41      	ldr	r3, [pc, #260]	; (8002cf8 <HAL_UART_MspInit+0x18c>)
 8002bf4:	2200      	movs	r2, #0
 8002bf6:	60da      	str	r2, [r3, #12]
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002bf8:	4b3f      	ldr	r3, [pc, #252]	; (8002cf8 <HAL_UART_MspInit+0x18c>)
 8002bfa:	2280      	movs	r2, #128	; 0x80
 8002bfc:	611a      	str	r2, [r3, #16]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002bfe:	4b3e      	ldr	r3, [pc, #248]	; (8002cf8 <HAL_UART_MspInit+0x18c>)
 8002c00:	2200      	movs	r2, #0
 8002c02:	615a      	str	r2, [r3, #20]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002c04:	4b3c      	ldr	r3, [pc, #240]	; (8002cf8 <HAL_UART_MspInit+0x18c>)
 8002c06:	2200      	movs	r2, #0
 8002c08:	619a      	str	r2, [r3, #24]
    hdma_uart4_rx.Init.Mode = DMA_NORMAL;
 8002c0a:	4b3b      	ldr	r3, [pc, #236]	; (8002cf8 <HAL_UART_MspInit+0x18c>)
 8002c0c:	2200      	movs	r2, #0
 8002c0e:	61da      	str	r2, [r3, #28]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002c10:	4b39      	ldr	r3, [pc, #228]	; (8002cf8 <HAL_UART_MspInit+0x18c>)
 8002c12:	2200      	movs	r2, #0
 8002c14:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 8002c16:	4838      	ldr	r0, [pc, #224]	; (8002cf8 <HAL_UART_MspInit+0x18c>)
 8002c18:	f002 fb76 	bl	8005308 <HAL_DMA_Init>
 8002c1c:	4603      	mov	r3, r0
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d001      	beq.n	8002c26 <HAL_UART_MspInit+0xba>
    {
      Error_Handler();
 8002c22:	f7ff fc2f 	bl	8002484 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_uart4_rx);
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	4a33      	ldr	r2, [pc, #204]	; (8002cf8 <HAL_UART_MspInit+0x18c>)
 8002c2a:	66da      	str	r2, [r3, #108]	; 0x6c
 8002c2c:	4a32      	ldr	r2, [pc, #200]	; (8002cf8 <HAL_UART_MspInit+0x18c>)
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	6293      	str	r3, [r2, #40]	; 0x28

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 8002c32:	2200      	movs	r2, #0
 8002c34:	2100      	movs	r1, #0
 8002c36:	2034      	movs	r0, #52	; 0x34
 8002c38:	f002 fb2f 	bl	800529a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8002c3c:	2034      	movs	r0, #52	; 0x34
 8002c3e:	f002 fb48 	bl	80052d2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002c42:	e051      	b.n	8002ce8 <HAL_UART_MspInit+0x17c>
  else if(huart->Instance==USART2)
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	4a2d      	ldr	r2, [pc, #180]	; (8002d00 <HAL_UART_MspInit+0x194>)
 8002c4a:	4293      	cmp	r3, r2
 8002c4c:	d14c      	bne.n	8002ce8 <HAL_UART_MspInit+0x17c>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002c4e:	4b29      	ldr	r3, [pc, #164]	; (8002cf4 <HAL_UART_MspInit+0x188>)
 8002c50:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c52:	4a28      	ldr	r2, [pc, #160]	; (8002cf4 <HAL_UART_MspInit+0x188>)
 8002c54:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002c58:	6593      	str	r3, [r2, #88]	; 0x58
 8002c5a:	4b26      	ldr	r3, [pc, #152]	; (8002cf4 <HAL_UART_MspInit+0x188>)
 8002c5c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c62:	613b      	str	r3, [r7, #16]
 8002c64:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c66:	4b23      	ldr	r3, [pc, #140]	; (8002cf4 <HAL_UART_MspInit+0x188>)
 8002c68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c6a:	4a22      	ldr	r2, [pc, #136]	; (8002cf4 <HAL_UART_MspInit+0x188>)
 8002c6c:	f043 0301 	orr.w	r3, r3, #1
 8002c70:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002c72:	4b20      	ldr	r3, [pc, #128]	; (8002cf4 <HAL_UART_MspInit+0x188>)
 8002c74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c76:	f003 0301 	and.w	r3, r3, #1
 8002c7a:	60fb      	str	r3, [r7, #12]
 8002c7c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002c7e:	4b1d      	ldr	r3, [pc, #116]	; (8002cf4 <HAL_UART_MspInit+0x188>)
 8002c80:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c82:	4a1c      	ldr	r2, [pc, #112]	; (8002cf4 <HAL_UART_MspInit+0x188>)
 8002c84:	f043 0308 	orr.w	r3, r3, #8
 8002c88:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002c8a:	4b1a      	ldr	r3, [pc, #104]	; (8002cf4 <HAL_UART_MspInit+0x188>)
 8002c8c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c8e:	f003 0308 	and.w	r3, r3, #8
 8002c92:	60bb      	str	r3, [r7, #8]
 8002c94:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002c96:	2308      	movs	r3, #8
 8002c98:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c9a:	2302      	movs	r3, #2
 8002c9c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c9e:	2300      	movs	r3, #0
 8002ca0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ca2:	2303      	movs	r3, #3
 8002ca4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002ca6:	2307      	movs	r3, #7
 8002ca8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002caa:	f107 031c 	add.w	r3, r7, #28
 8002cae:	4619      	mov	r1, r3
 8002cb0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002cb4:	f002 fdaa 	bl	800580c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8002cb8:	2320      	movs	r3, #32
 8002cba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cbc:	2302      	movs	r3, #2
 8002cbe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cc0:	2300      	movs	r3, #0
 8002cc2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002cc4:	2303      	movs	r3, #3
 8002cc6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002cc8:	2307      	movs	r3, #7
 8002cca:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002ccc:	f107 031c 	add.w	r3, r7, #28
 8002cd0:	4619      	mov	r1, r3
 8002cd2:	480c      	ldr	r0, [pc, #48]	; (8002d04 <HAL_UART_MspInit+0x198>)
 8002cd4:	f002 fd9a 	bl	800580c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002cd8:	2200      	movs	r2, #0
 8002cda:	2100      	movs	r1, #0
 8002cdc:	2026      	movs	r0, #38	; 0x26
 8002cde:	f002 fadc 	bl	800529a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002ce2:	2026      	movs	r0, #38	; 0x26
 8002ce4:	f002 faf5 	bl	80052d2 <HAL_NVIC_EnableIRQ>
}
 8002ce8:	bf00      	nop
 8002cea:	3730      	adds	r7, #48	; 0x30
 8002cec:	46bd      	mov	sp, r7
 8002cee:	bd80      	pop	{r7, pc}
 8002cf0:	40004c00 	.word	0x40004c00
 8002cf4:	40021000 	.word	0x40021000
 8002cf8:	200000a8 	.word	0x200000a8
 8002cfc:	40020458 	.word	0x40020458
 8002d00:	40004400 	.word	0x40004400
 8002d04:	48000c00 	.word	0x48000c00

08002d08 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002d08:	b480      	push	{r7}
 8002d0a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002d0c:	bf00      	nop
 8002d0e:	46bd      	mov	sp, r7
 8002d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d14:	4770      	bx	lr

08002d16 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002d16:	b480      	push	{r7}
 8002d18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002d1a:	e7fe      	b.n	8002d1a <HardFault_Handler+0x4>

08002d1c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002d1c:	b480      	push	{r7}
 8002d1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002d20:	e7fe      	b.n	8002d20 <MemManage_Handler+0x4>

08002d22 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002d22:	b480      	push	{r7}
 8002d24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002d26:	e7fe      	b.n	8002d26 <BusFault_Handler+0x4>

08002d28 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002d28:	b480      	push	{r7}
 8002d2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002d2c:	e7fe      	b.n	8002d2c <UsageFault_Handler+0x4>

08002d2e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002d2e:	b480      	push	{r7}
 8002d30:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002d32:	bf00      	nop
 8002d34:	46bd      	mov	sp, r7
 8002d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d3a:	4770      	bx	lr

08002d3c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002d3c:	b480      	push	{r7}
 8002d3e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002d40:	bf00      	nop
 8002d42:	46bd      	mov	sp, r7
 8002d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d48:	4770      	bx	lr

08002d4a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002d4a:	b480      	push	{r7}
 8002d4c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002d4e:	bf00      	nop
 8002d50:	46bd      	mov	sp, r7
 8002d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d56:	4770      	bx	lr

08002d58 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002d58:	b580      	push	{r7, lr}
 8002d5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002d5c:	f001 f830 	bl	8003dc0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002d60:	bf00      	nop
 8002d62:	bd80      	pop	{r7, pc}

08002d64 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8002d64:	b580      	push	{r7, lr}
 8002d66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 8002d68:	4802      	ldr	r0, [pc, #8]	; (8002d74 <TIM1_UP_TIM16_IRQHandler+0x10>)
 8002d6a:	f005 fb63 	bl	8008434 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8002d6e:	bf00      	nop
 8002d70:	bd80      	pop	{r7, pc}
 8002d72:	bf00      	nop
 8002d74:	200003dc 	.word	0x200003dc

08002d78 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002d78:	b580      	push	{r7, lr}
 8002d7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002d7c:	4802      	ldr	r0, [pc, #8]	; (8002d88 <USART2_IRQHandler+0x10>)
 8002d7e:	f005 fff7 	bl	8008d70 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002d82:	bf00      	nop
 8002d84:	bd80      	pop	{r7, pc}
 8002d86:	bf00      	nop
 8002d88:	20000358 	.word	0x20000358

08002d8c <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8002d8c:	b580      	push	{r7, lr}
 8002d8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8002d90:	4827      	ldr	r0, [pc, #156]	; (8002e30 <UART4_IRQHandler+0xa4>)
 8002d92:	f005 ffed 	bl	8008d70 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  // If this is an IDLE interrupt
  if(RESET != __HAL_UART_GET_FLAG(&huart4, UART_FLAG_IDLE)) {
 8002d96:	4b26      	ldr	r3, [pc, #152]	; (8002e30 <UART4_IRQHandler+0xa4>)
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	69db      	ldr	r3, [r3, #28]
 8002d9c:	f003 0310 	and.w	r3, r3, #16
 8002da0:	2b10      	cmp	r3, #16
 8002da2:	d143      	bne.n	8002e2c <UART4_IRQHandler+0xa0>
  	__HAL_UART_CLEAR_IDLEFLAG(&huart4);
 8002da4:	4b22      	ldr	r3, [pc, #136]	; (8002e30 <UART4_IRQHandler+0xa4>)
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	2210      	movs	r2, #16
 8002daa:	621a      	str	r2, [r3, #32]
  	HAL_UART_DMAStop(&huart4);
 8002dac:	4820      	ldr	r0, [pc, #128]	; (8002e30 <UART4_IRQHandler+0xa4>)
 8002dae:	f005 ff73 	bl	8008c98 <HAL_UART_DMAStop>

    // determine current state and state to transition to
    // in message transmission process
  	if (wait_for_send_ok == 1) {
 8002db2:	4b20      	ldr	r3, [pc, #128]	; (8002e34 <UART4_IRQHandler+0xa8>)
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	2b01      	cmp	r3, #1
 8002db8:	d11a      	bne.n	8002df0 <UART4_IRQHandler+0x64>
  		if (strstr(esp_recv_buf, ">") == NULL) { // have not gotten permission to send
 8002dba:	213e      	movs	r1, #62	; 0x3e
 8002dbc:	481e      	ldr	r0, [pc, #120]	; (8002e38 <UART4_IRQHandler+0xac>)
 8002dbe:	f007 f823 	bl	8009e08 <strchr>
 8002dc2:	4603      	mov	r3, r0
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d10c      	bne.n	8002de2 <UART4_IRQHandler+0x56>
			  HAL_UART_Receive_DMA(esp_huart, esp_recv_buf, 2000);
 8002dc8:	4b1c      	ldr	r3, [pc, #112]	; (8002e3c <UART4_IRQHandler+0xb0>)
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8002dd0:	4919      	ldr	r1, [pc, #100]	; (8002e38 <UART4_IRQHandler+0xac>)
 8002dd2:	4618      	mov	r0, r3
 8002dd4:	f005 fedc 	bl	8008b90 <HAL_UART_Receive_DMA>
			  printf("Not good to send: %s\r\n", esp_recv_buf);
 8002dd8:	4917      	ldr	r1, [pc, #92]	; (8002e38 <UART4_IRQHandler+0xac>)
 8002dda:	4819      	ldr	r0, [pc, #100]	; (8002e40 <UART4_IRQHandler+0xb4>)
 8002ddc:	f006 ff68 	bl	8009cb0 <iprintf>
			  return;
 8002de0:	e024      	b.n	8002e2c <UART4_IRQHandler+0xa0>
      } else {
        wait_for_send_ok = 0;
 8002de2:	4b14      	ldr	r3, [pc, #80]	; (8002e34 <UART4_IRQHandler+0xa8>)
 8002de4:	2200      	movs	r2, #0
 8002de6:	601a      	str	r2, [r3, #0]
        good_for_send = 1;
 8002de8:	4b16      	ldr	r3, [pc, #88]	; (8002e44 <UART4_IRQHandler+0xb8>)
 8002dea:	2201      	movs	r2, #1
 8002dec:	601a      	str	r2, [r3, #0]
 8002dee:	e01d      	b.n	8002e2c <UART4_IRQHandler+0xa0>
      }
  	} else if (wait_for_message_response == 1) {
 8002df0:	4b15      	ldr	r3, [pc, #84]	; (8002e48 <UART4_IRQHandler+0xbc>)
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	2b01      	cmp	r3, #1
 8002df6:	d119      	bne.n	8002e2c <UART4_IRQHandler+0xa0>
  		if (strstr(esp_recv_buf, "HTTP") == NULL) { // have not gotten actual server response
 8002df8:	4914      	ldr	r1, [pc, #80]	; (8002e4c <UART4_IRQHandler+0xc0>)
 8002dfa:	480f      	ldr	r0, [pc, #60]	; (8002e38 <UART4_IRQHandler+0xac>)
 8002dfc:	f007 f811 	bl	8009e22 <strstr>
 8002e00:	4603      	mov	r3, r0
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d10c      	bne.n	8002e20 <UART4_IRQHandler+0x94>
        HAL_UART_Receive_DMA(esp_huart, esp_recv_buf, 2000);
 8002e06:	4b0d      	ldr	r3, [pc, #52]	; (8002e3c <UART4_IRQHandler+0xb0>)
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8002e0e:	490a      	ldr	r1, [pc, #40]	; (8002e38 <UART4_IRQHandler+0xac>)
 8002e10:	4618      	mov	r0, r3
 8002e12:	f005 febd 	bl	8008b90 <HAL_UART_Receive_DMA>
        printf("Not real response: %s\r\n", esp_recv_buf);
 8002e16:	4908      	ldr	r1, [pc, #32]	; (8002e38 <UART4_IRQHandler+0xac>)
 8002e18:	480d      	ldr	r0, [pc, #52]	; (8002e50 <UART4_IRQHandler+0xc4>)
 8002e1a:	f006 ff49 	bl	8009cb0 <iprintf>
        return;
 8002e1e:	e005      	b.n	8002e2c <UART4_IRQHandler+0xa0>
      } else {
        wait_for_message_response = 0;
 8002e20:	4b09      	ldr	r3, [pc, #36]	; (8002e48 <UART4_IRQHandler+0xbc>)
 8002e22:	2200      	movs	r2, #0
 8002e24:	601a      	str	r2, [r3, #0]
        message_pending_handling = 1;
 8002e26:	4b0b      	ldr	r3, [pc, #44]	; (8002e54 <UART4_IRQHandler+0xc8>)
 8002e28:	2201      	movs	r2, #1
 8002e2a:	601a      	str	r2, [r3, #0]
      }
  	}
  }
  /* USER CODE END UART4_IRQn 1 */
}
 8002e2c:	bd80      	pop	{r7, pc}
 8002e2e:	bf00      	nop
 8002e30:	20000270 	.word	0x20000270
 8002e34:	20000c64 	.word	0x20000c64
 8002e38:	20000490 	.word	0x20000490
 8002e3c:	20000c68 	.word	0x20000c68
 8002e40:	0800c3d4 	.word	0x0800c3d4
 8002e44:	20000c74 	.word	0x20000c74
 8002e48:	20000488 	.word	0x20000488
 8002e4c:	0800c3ec 	.word	0x0800c3ec
 8002e50:	0800c3f4 	.word	0x0800c3f4
 8002e54:	2000048c 	.word	0x2000048c

08002e58 <DMA2_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA2 channel5 global interrupt.
  */
void DMA2_Channel5_IRQHandler(void)
{
 8002e58:	b580      	push	{r7, lr}
 8002e5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel5_IRQn 0 */

  /* USER CODE END DMA2_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_rx);
 8002e5c:	4802      	ldr	r0, [pc, #8]	; (8002e68 <DMA2_Channel5_IRQHandler+0x10>)
 8002e5e:	f002 fbea 	bl	8005636 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel5_IRQn 1 */

  /* USER CODE END DMA2_Channel5_IRQn 1 */
}
 8002e62:	bf00      	nop
 8002e64:	bd80      	pop	{r7, pc}
 8002e66:	bf00      	nop
 8002e68:	200000a8 	.word	0x200000a8

08002e6c <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8002e6c:	b580      	push	{r7, lr}
 8002e6e:	b084      	sub	sp, #16
 8002e70:	af00      	add	r7, sp, #0
 8002e72:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8002e74:	4b11      	ldr	r3, [pc, #68]	; (8002ebc <_sbrk+0x50>)
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d102      	bne.n	8002e82 <_sbrk+0x16>
		heap_end = &end;
 8002e7c:	4b0f      	ldr	r3, [pc, #60]	; (8002ebc <_sbrk+0x50>)
 8002e7e:	4a10      	ldr	r2, [pc, #64]	; (8002ec0 <_sbrk+0x54>)
 8002e80:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8002e82:	4b0e      	ldr	r3, [pc, #56]	; (8002ebc <_sbrk+0x50>)
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8002e88:	4b0c      	ldr	r3, [pc, #48]	; (8002ebc <_sbrk+0x50>)
 8002e8a:	681a      	ldr	r2, [r3, #0]
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	4413      	add	r3, r2
 8002e90:	466a      	mov	r2, sp
 8002e92:	4293      	cmp	r3, r2
 8002e94:	d907      	bls.n	8002ea6 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8002e96:	f006 fe1d 	bl	8009ad4 <__errno>
 8002e9a:	4602      	mov	r2, r0
 8002e9c:	230c      	movs	r3, #12
 8002e9e:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8002ea0:	f04f 33ff 	mov.w	r3, #4294967295
 8002ea4:	e006      	b.n	8002eb4 <_sbrk+0x48>
	}

	heap_end += incr;
 8002ea6:	4b05      	ldr	r3, [pc, #20]	; (8002ebc <_sbrk+0x50>)
 8002ea8:	681a      	ldr	r2, [r3, #0]
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	4413      	add	r3, r2
 8002eae:	4a03      	ldr	r2, [pc, #12]	; (8002ebc <_sbrk+0x50>)
 8002eb0:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8002eb2:	68fb      	ldr	r3, [r7, #12]
}
 8002eb4:	4618      	mov	r0, r3
 8002eb6:	3710      	adds	r7, #16
 8002eb8:	46bd      	mov	sp, r7
 8002eba:	bd80      	pop	{r7, pc}
 8002ebc:	20000098 	.word	0x20000098
 8002ec0:	20000c90 	.word	0x20000c90

08002ec4 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8002ec4:	b480      	push	{r7}
 8002ec6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002ec8:	4b17      	ldr	r3, [pc, #92]	; (8002f28 <SystemInit+0x64>)
 8002eca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ece:	4a16      	ldr	r2, [pc, #88]	; (8002f28 <SystemInit+0x64>)
 8002ed0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002ed4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8002ed8:	4b14      	ldr	r3, [pc, #80]	; (8002f2c <SystemInit+0x68>)
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	4a13      	ldr	r2, [pc, #76]	; (8002f2c <SystemInit+0x68>)
 8002ede:	f043 0301 	orr.w	r3, r3, #1
 8002ee2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8002ee4:	4b11      	ldr	r3, [pc, #68]	; (8002f2c <SystemInit+0x68>)
 8002ee6:	2200      	movs	r2, #0
 8002ee8:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8002eea:	4b10      	ldr	r3, [pc, #64]	; (8002f2c <SystemInit+0x68>)
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	4a0f      	ldr	r2, [pc, #60]	; (8002f2c <SystemInit+0x68>)
 8002ef0:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8002ef4:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8002ef8:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8002efa:	4b0c      	ldr	r3, [pc, #48]	; (8002f2c <SystemInit+0x68>)
 8002efc:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002f00:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002f02:	4b0a      	ldr	r3, [pc, #40]	; (8002f2c <SystemInit+0x68>)
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	4a09      	ldr	r2, [pc, #36]	; (8002f2c <SystemInit+0x68>)
 8002f08:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002f0c:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8002f0e:	4b07      	ldr	r3, [pc, #28]	; (8002f2c <SystemInit+0x68>)
 8002f10:	2200      	movs	r2, #0
 8002f12:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002f14:	4b04      	ldr	r3, [pc, #16]	; (8002f28 <SystemInit+0x64>)
 8002f16:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002f1a:	609a      	str	r2, [r3, #8]
#endif
}
 8002f1c:	bf00      	nop
 8002f1e:	46bd      	mov	sp, r7
 8002f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f24:	4770      	bx	lr
 8002f26:	bf00      	nop
 8002f28:	e000ed00 	.word	0xe000ed00
 8002f2c:	40021000 	.word	0x40021000

08002f30 <thermopile_init>:
#include "thermopile.h"

void thermopile_init(ADC_HandleTypeDef *h1, ADC_HandleTypeDef *h2) {
 8002f30:	b580      	push	{r7, lr}
 8002f32:	b082      	sub	sp, #8
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	6078      	str	r0, [r7, #4]
 8002f38:	6039      	str	r1, [r7, #0]
	beta = 3955; //Kelvin
 8002f3a:	4b15      	ldr	r3, [pc, #84]	; (8002f90 <thermopile_init+0x60>)
 8002f3c:	f640 7273 	movw	r2, #3955	; 0xf73
 8002f40:	601a      	str	r2, [r3, #0]
	R25 = 118500;   //ohms
 8002f42:	4b14      	ldr	r3, [pc, #80]	; (8002f94 <thermopile_init+0x64>)
 8002f44:	4a14      	ldr	r2, [pc, #80]	; (8002f98 <thermopile_init+0x68>)
 8002f46:	601a      	str	r2, [r3, #0]
	T25 = 25;    //celsius
 8002f48:	4b14      	ldr	r3, [pc, #80]	; (8002f9c <thermopile_init+0x6c>)
 8002f4a:	2219      	movs	r2, #25
 8002f4c:	601a      	str	r2, [r3, #0]
	R1 = 100000;
 8002f4e:	4b14      	ldr	r3, [pc, #80]	; (8002fa0 <thermopile_init+0x70>)
 8002f50:	4a14      	ldr	r2, [pc, #80]	; (8002fa4 <thermopile_init+0x74>)
 8002f52:	601a      	str	r2, [r3, #0]
	s = 9;      //sensitivity conversion factor (x 10)
 8002f54:	4b14      	ldr	r3, [pc, #80]	; (8002fa8 <thermopile_init+0x78>)
 8002f56:	2209      	movs	r2, #9
 8002f58:	601a      	str	r2, [r3, #0]
	ee = 99;   //emissivity of object (x 100)
 8002f5a:	4b14      	ldr	r3, [pc, #80]	; (8002fac <thermopile_init+0x7c>)
 8002f5c:	2263      	movs	r2, #99	; 0x63
 8002f5e:	601a      	str	r2, [r3, #0]
	//dirac = 2;   //correction for filter transmission
	factor = 560; //factor for temperature scaling
 8002f60:	4b13      	ldr	r3, [pc, #76]	; (8002fb0 <thermopile_init+0x80>)
 8002f62:	f44f 720c 	mov.w	r2, #560	; 0x230
 8002f66:	601a      	str	r2, [r3, #0]
	hadc1 = *h1;
 8002f68:	4a12      	ldr	r2, [pc, #72]	; (8002fb4 <thermopile_init+0x84>)
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	4610      	mov	r0, r2
 8002f6e:	4619      	mov	r1, r3
 8002f70:	2364      	movs	r3, #100	; 0x64
 8002f72:	461a      	mov	r2, r3
 8002f74:	f006 fde0 	bl	8009b38 <memcpy>
	hadc2 = *h2;
 8002f78:	4a0f      	ldr	r2, [pc, #60]	; (8002fb8 <thermopile_init+0x88>)
 8002f7a:	683b      	ldr	r3, [r7, #0]
 8002f7c:	4610      	mov	r0, r2
 8002f7e:	4619      	mov	r1, r3
 8002f80:	2364      	movs	r3, #100	; 0x64
 8002f82:	461a      	mov	r2, r3
 8002f84:	f006 fdd8 	bl	8009b38 <memcpy>
}
 8002f88:	bf00      	nop
 8002f8a:	3708      	adds	r7, #8
 8002f8c:	46bd      	mov	sp, r7
 8002f8e:	bd80      	pop	{r7, pc}
 8002f90:	2000026c 	.word	0x2000026c
 8002f94:	20000264 	.word	0x20000264
 8002f98:	0001cee4 	.word	0x0001cee4
 8002f9c:	20000354 	.word	0x20000354
 8002fa0:	2000021c 	.word	0x2000021c
 8002fa4:	000186a0 	.word	0x000186a0
 8002fa8:	20000268 	.word	0x20000268
 8002fac:	200000f4 	.word	0x200000f4
 8002fb0:	200003d8 	.word	0x200003d8
 8002fb4:	200001b4 	.word	0x200001b4
 8002fb8:	200000fc 	.word	0x200000fc
 8002fbc:	00000000 	.word	0x00000000

08002fc0 <getTemp>:

int getTemp() {
 8002fc0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002fc4:	ed2d 8b02 	vpush	{d8}
 8002fc8:	af00      	add	r7, sp, #0
	//Thermopile
	HAL_ADC_Start(&hadc1);
 8002fca:	48c5      	ldr	r0, [pc, #788]	; (80032e0 <getTemp+0x320>)
 8002fcc:	f001 fa62 	bl	8004494 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 8002fd0:	f04f 31ff 	mov.w	r1, #4294967295
 8002fd4:	48c2      	ldr	r0, [pc, #776]	; (80032e0 <getTemp+0x320>)
 8002fd6:	f001 fb17 	bl	8004608 <HAL_ADC_PollForConversion>
	raw = HAL_ADC_GetValue(&hadc1);
 8002fda:	48c1      	ldr	r0, [pc, #772]	; (80032e0 <getTemp+0x320>)
 8002fdc:	f001 fbe4 	bl	80047a8 <HAL_ADC_GetValue>
 8002fe0:	4603      	mov	r3, r0
 8002fe2:	b29a      	uxth	r2, r3
 8002fe4:	4bbf      	ldr	r3, [pc, #764]	; (80032e4 <getTemp+0x324>)
 8002fe6:	801a      	strh	r2, [r3, #0]

	//Thermistor
	HAL_ADC_Start(&hadc2);
 8002fe8:	48bf      	ldr	r0, [pc, #764]	; (80032e8 <getTemp+0x328>)
 8002fea:	f001 fa53 	bl	8004494 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc2, HAL_MAX_DELAY);
 8002fee:	f04f 31ff 	mov.w	r1, #4294967295
 8002ff2:	48bd      	ldr	r0, [pc, #756]	; (80032e8 <getTemp+0x328>)
 8002ff4:	f001 fb08 	bl	8004608 <HAL_ADC_PollForConversion>
	raw2 = HAL_ADC_GetValue(&hadc2);
 8002ff8:	48bb      	ldr	r0, [pc, #748]	; (80032e8 <getTemp+0x328>)
 8002ffa:	f001 fbd5 	bl	80047a8 <HAL_ADC_GetValue>
 8002ffe:	4603      	mov	r3, r0
 8003000:	b29a      	uxth	r2, r3
 8003002:	4bba      	ldr	r3, [pc, #744]	; (80032ec <getTemp+0x32c>)
 8003004:	801a      	strh	r2, [r3, #0]

	//Ambient temperature and resistance
	thermistorV = (raw2 * 3300) / 4095; // mv
 8003006:	4bb9      	ldr	r3, [pc, #740]	; (80032ec <getTemp+0x32c>)
 8003008:	881b      	ldrh	r3, [r3, #0]
 800300a:	461a      	mov	r2, r3
 800300c:	f640 43e4 	movw	r3, #3300	; 0xce4
 8003010:	fb03 f302 	mul.w	r3, r3, r2
 8003014:	4ab6      	ldr	r2, [pc, #728]	; (80032f0 <getTemp+0x330>)
 8003016:	fb82 1203 	smull	r1, r2, r2, r3
 800301a:	441a      	add	r2, r3
 800301c:	12d2      	asrs	r2, r2, #11
 800301e:	17db      	asrs	r3, r3, #31
 8003020:	1ad3      	subs	r3, r2, r3
 8003022:	461a      	mov	r2, r3
 8003024:	4bb3      	ldr	r3, [pc, #716]	; (80032f4 <getTemp+0x334>)
 8003026:	601a      	str	r2, [r3, #0]
	Rsen = (thermistorV * R1) / (3300 - thermistorV); // ohms; equation is voltage division
 8003028:	4bb2      	ldr	r3, [pc, #712]	; (80032f4 <getTemp+0x334>)
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	4ab2      	ldr	r2, [pc, #712]	; (80032f8 <getTemp+0x338>)
 800302e:	6812      	ldr	r2, [r2, #0]
 8003030:	fb02 f203 	mul.w	r2, r2, r3
 8003034:	4baf      	ldr	r3, [pc, #700]	; (80032f4 <getTemp+0x334>)
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	f5c3 634e 	rsb	r3, r3, #3296	; 0xce0
 800303c:	3304      	adds	r3, #4
 800303e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003042:	4aae      	ldr	r2, [pc, #696]	; (80032fc <getTemp+0x33c>)
 8003044:	6013      	str	r3, [r2, #0]
	Tsen = ((beta * (T25 + 273)) / (log(Rsen) - log(R25))) / ((273 + T25) + (beta / (log(Rsen) - log(R25)))) - 273;
 8003046:	4bae      	ldr	r3, [pc, #696]	; (8003300 <getTemp+0x340>)
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	f203 1311 	addw	r3, r3, #273	; 0x111
 800304e:	4aad      	ldr	r2, [pc, #692]	; (8003304 <getTemp+0x344>)
 8003050:	6812      	ldr	r2, [r2, #0]
 8003052:	fb02 f303 	mul.w	r3, r2, r3
 8003056:	4618      	mov	r0, r3
 8003058:	f7fd fa54 	bl	8000504 <__aeabi_ui2d>
 800305c:	4604      	mov	r4, r0
 800305e:	460d      	mov	r5, r1
 8003060:	4ba6      	ldr	r3, [pc, #664]	; (80032fc <getTemp+0x33c>)
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	4618      	mov	r0, r3
 8003066:	f7fd fa4d 	bl	8000504 <__aeabi_ui2d>
 800306a:	4602      	mov	r2, r0
 800306c:	460b      	mov	r3, r1
 800306e:	ec43 2b10 	vmov	d0, r2, r3
 8003072:	f007 fe9f 	bl	800adb4 <log>
 8003076:	ec59 8b10 	vmov	r8, r9, d0
 800307a:	4ba3      	ldr	r3, [pc, #652]	; (8003308 <getTemp+0x348>)
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	4618      	mov	r0, r3
 8003080:	f7fd fa40 	bl	8000504 <__aeabi_ui2d>
 8003084:	4602      	mov	r2, r0
 8003086:	460b      	mov	r3, r1
 8003088:	ec43 2b10 	vmov	d0, r2, r3
 800308c:	f007 fe92 	bl	800adb4 <log>
 8003090:	ec53 2b10 	vmov	r2, r3, d0
 8003094:	4640      	mov	r0, r8
 8003096:	4649      	mov	r1, r9
 8003098:	f7fd f8f6 	bl	8000288 <__aeabi_dsub>
 800309c:	4602      	mov	r2, r0
 800309e:	460b      	mov	r3, r1
 80030a0:	4620      	mov	r0, r4
 80030a2:	4629      	mov	r1, r5
 80030a4:	f7fd fbd2 	bl	800084c <__aeabi_ddiv>
 80030a8:	4603      	mov	r3, r0
 80030aa:	460c      	mov	r4, r1
 80030ac:	4625      	mov	r5, r4
 80030ae:	461c      	mov	r4, r3
 80030b0:	4b93      	ldr	r3, [pc, #588]	; (8003300 <getTemp+0x340>)
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	f203 1311 	addw	r3, r3, #273	; 0x111
 80030b8:	4618      	mov	r0, r3
 80030ba:	f7fd fa23 	bl	8000504 <__aeabi_ui2d>
 80030be:	4680      	mov	r8, r0
 80030c0:	4689      	mov	r9, r1
 80030c2:	4b90      	ldr	r3, [pc, #576]	; (8003304 <getTemp+0x344>)
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	4618      	mov	r0, r3
 80030c8:	f7fd fa1c 	bl	8000504 <__aeabi_ui2d>
 80030cc:	4682      	mov	sl, r0
 80030ce:	468b      	mov	fp, r1
 80030d0:	4b8a      	ldr	r3, [pc, #552]	; (80032fc <getTemp+0x33c>)
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	4618      	mov	r0, r3
 80030d6:	f7fd fa15 	bl	8000504 <__aeabi_ui2d>
 80030da:	4602      	mov	r2, r0
 80030dc:	460b      	mov	r3, r1
 80030de:	ec43 2b10 	vmov	d0, r2, r3
 80030e2:	f007 fe67 	bl	800adb4 <log>
 80030e6:	eeb0 8a40 	vmov.f32	s16, s0
 80030ea:	eef0 8a60 	vmov.f32	s17, s1
 80030ee:	4b86      	ldr	r3, [pc, #536]	; (8003308 <getTemp+0x348>)
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	4618      	mov	r0, r3
 80030f4:	f7fd fa06 	bl	8000504 <__aeabi_ui2d>
 80030f8:	4602      	mov	r2, r0
 80030fa:	460b      	mov	r3, r1
 80030fc:	ec43 2b10 	vmov	d0, r2, r3
 8003100:	f007 fe58 	bl	800adb4 <log>
 8003104:	ec53 2b10 	vmov	r2, r3, d0
 8003108:	ec51 0b18 	vmov	r0, r1, d8
 800310c:	f7fd f8bc 	bl	8000288 <__aeabi_dsub>
 8003110:	4602      	mov	r2, r0
 8003112:	460b      	mov	r3, r1
 8003114:	4650      	mov	r0, sl
 8003116:	4659      	mov	r1, fp
 8003118:	f7fd fb98 	bl	800084c <__aeabi_ddiv>
 800311c:	4602      	mov	r2, r0
 800311e:	460b      	mov	r3, r1
 8003120:	4640      	mov	r0, r8
 8003122:	4649      	mov	r1, r9
 8003124:	f7fd f8b2 	bl	800028c <__adddf3>
 8003128:	4602      	mov	r2, r0
 800312a:	460b      	mov	r3, r1
 800312c:	4620      	mov	r0, r4
 800312e:	4629      	mov	r1, r5
 8003130:	f7fd fb8c 	bl	800084c <__aeabi_ddiv>
 8003134:	4603      	mov	r3, r0
 8003136:	460c      	mov	r4, r1
 8003138:	4618      	mov	r0, r3
 800313a:	4621      	mov	r1, r4
 800313c:	a364      	add	r3, pc, #400	; (adr r3, 80032d0 <getTemp+0x310>)
 800313e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003142:	f7fd f8a1 	bl	8000288 <__aeabi_dsub>
 8003146:	4603      	mov	r3, r0
 8003148:	460c      	mov	r4, r1
 800314a:	4618      	mov	r0, r3
 800314c:	4621      	mov	r1, r4
 800314e:	f7fd fd03 	bl	8000b58 <__aeabi_d2uiz>
 8003152:	4602      	mov	r2, r0
 8003154:	4b6d      	ldr	r3, [pc, #436]	; (800330c <getTemp+0x34c>)
 8003156:	601a      	str	r2, [r3, #0]
	// this works same as line above:  Tsen = 1 / (float)((log(Rsen / (float)R25) / (float)beta) + (1 / (float)(273 + T25))) - 273;

	//Thermopile Voltage and Object Temperature
	thermopileV_raw = ((raw * 3300 / 4095)); // mv; ~580 mV offset when should be 0.0 mV
 8003158:	4b62      	ldr	r3, [pc, #392]	; (80032e4 <getTemp+0x324>)
 800315a:	881b      	ldrh	r3, [r3, #0]
 800315c:	461a      	mov	r2, r3
 800315e:	f640 43e4 	movw	r3, #3300	; 0xce4
 8003162:	fb03 f302 	mul.w	r3, r3, r2
 8003166:	4a62      	ldr	r2, [pc, #392]	; (80032f0 <getTemp+0x330>)
 8003168:	fb82 1203 	smull	r1, r2, r2, r3
 800316c:	441a      	add	r2, r3
 800316e:	12d2      	asrs	r2, r2, #11
 8003170:	17db      	asrs	r3, r3, #31
 8003172:	1ad3      	subs	r3, r2, r3
 8003174:	461a      	mov	r2, r3
 8003176:	4b66      	ldr	r3, [pc, #408]	; (8003310 <getTemp+0x350>)
 8003178:	601a      	str	r2, [r3, #0]
	if(thermopileV_raw < factor){  	//if - else logic prevents overflow and negative voltages which are unrealistic for our system
 800317a:	4b65      	ldr	r3, [pc, #404]	; (8003310 <getTemp+0x350>)
 800317c:	681a      	ldr	r2, [r3, #0]
 800317e:	4b65      	ldr	r3, [pc, #404]	; (8003314 <getTemp+0x354>)
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	429a      	cmp	r2, r3
 8003184:	d203      	bcs.n	800318e <getTemp+0x1ce>
		thermopileV = 0;
 8003186:	4b64      	ldr	r3, [pc, #400]	; (8003318 <getTemp+0x358>)
 8003188:	2200      	movs	r2, #0
 800318a:	601a      	str	r2, [r3, #0]
 800318c:	e015      	b.n	80031ba <getTemp+0x1fa>
	}
	else {
		thermopileV = (thermopileV_raw - factor) / 3.0;  //mV * some scaling, 3.0 can change up or down to scale Tobj
 800318e:	4b60      	ldr	r3, [pc, #384]	; (8003310 <getTemp+0x350>)
 8003190:	681a      	ldr	r2, [r3, #0]
 8003192:	4b60      	ldr	r3, [pc, #384]	; (8003314 <getTemp+0x354>)
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	1ad3      	subs	r3, r2, r3
 8003198:	4618      	mov	r0, r3
 800319a:	f7fd f9b3 	bl	8000504 <__aeabi_ui2d>
 800319e:	f04f 0200 	mov.w	r2, #0
 80031a2:	4b5e      	ldr	r3, [pc, #376]	; (800331c <getTemp+0x35c>)
 80031a4:	f7fd fb52 	bl	800084c <__aeabi_ddiv>
 80031a8:	4603      	mov	r3, r0
 80031aa:	460c      	mov	r4, r1
 80031ac:	4618      	mov	r0, r3
 80031ae:	4621      	mov	r1, r4
 80031b0:	f7fd fcd2 	bl	8000b58 <__aeabi_d2uiz>
 80031b4:	4602      	mov	r2, r0
 80031b6:	4b58      	ldr	r3, [pc, #352]	; (8003318 <getTemp+0x358>)
 80031b8:	601a      	str	r2, [r3, #0]
	}
	Tsen = 30;
 80031ba:	4b54      	ldr	r3, [pc, #336]	; (800330c <getTemp+0x34c>)
 80031bc:	221e      	movs	r2, #30
 80031be:	601a      	str	r2, [r3, #0]
	Tobj = pow(      ((thermopileV * 1000) / (s * ee)) + pow(Tsen, 4 - 2.4 - (Tsen - 22)  * 0.02f)       ,        1.0f / (4 - 2.4 - (Tsen - 22) * 0.02f)     );   //dirac constant (subtracted from 4) to be changed accordingly; bigger dirac = higher temperature
 80031c0:	4b55      	ldr	r3, [pc, #340]	; (8003318 <getTemp+0x358>)
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80031c8:	fb02 f203 	mul.w	r2, r2, r3
 80031cc:	4b54      	ldr	r3, [pc, #336]	; (8003320 <getTemp+0x360>)
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	4954      	ldr	r1, [pc, #336]	; (8003324 <getTemp+0x364>)
 80031d2:	6809      	ldr	r1, [r1, #0]
 80031d4:	fb01 f303 	mul.w	r3, r1, r3
 80031d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80031dc:	4618      	mov	r0, r3
 80031de:	f7fd f991 	bl	8000504 <__aeabi_ui2d>
 80031e2:	4604      	mov	r4, r0
 80031e4:	460d      	mov	r5, r1
 80031e6:	4b49      	ldr	r3, [pc, #292]	; (800330c <getTemp+0x34c>)
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	4618      	mov	r0, r3
 80031ec:	f7fd f98a 	bl	8000504 <__aeabi_ui2d>
 80031f0:	4680      	mov	r8, r0
 80031f2:	4689      	mov	r9, r1
 80031f4:	4b45      	ldr	r3, [pc, #276]	; (800330c <getTemp+0x34c>)
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	3b16      	subs	r3, #22
 80031fa:	ee07 3a90 	vmov	s15, r3
 80031fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003202:	ed9f 7a49 	vldr	s14, [pc, #292]	; 8003328 <getTemp+0x368>
 8003206:	ee67 7a87 	vmul.f32	s15, s15, s14
 800320a:	ee17 0a90 	vmov	r0, s15
 800320e:	f7fd f99b 	bl	8000548 <__aeabi_f2d>
 8003212:	4602      	mov	r2, r0
 8003214:	460b      	mov	r3, r1
 8003216:	a130      	add	r1, pc, #192	; (adr r1, 80032d8 <getTemp+0x318>)
 8003218:	e9d1 0100 	ldrd	r0, r1, [r1]
 800321c:	f7fd f834 	bl	8000288 <__aeabi_dsub>
 8003220:	4602      	mov	r2, r0
 8003222:	460b      	mov	r3, r1
 8003224:	ec43 2b17 	vmov	d7, r2, r3
 8003228:	eeb0 1a47 	vmov.f32	s2, s14
 800322c:	eef0 1a67 	vmov.f32	s3, s15
 8003230:	ec49 8b10 	vmov	d0, r8, r9
 8003234:	f007 fe3e 	bl	800aeb4 <pow>
 8003238:	ec53 2b10 	vmov	r2, r3, d0
 800323c:	4620      	mov	r0, r4
 800323e:	4629      	mov	r1, r5
 8003240:	f7fd f824 	bl	800028c <__adddf3>
 8003244:	4603      	mov	r3, r0
 8003246:	460c      	mov	r4, r1
 8003248:	ec44 3b18 	vmov	d8, r3, r4
 800324c:	4b2f      	ldr	r3, [pc, #188]	; (800330c <getTemp+0x34c>)
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	3b16      	subs	r3, #22
 8003252:	ee07 3a90 	vmov	s15, r3
 8003256:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800325a:	ed9f 7a33 	vldr	s14, [pc, #204]	; 8003328 <getTemp+0x368>
 800325e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003262:	ee17 0a90 	vmov	r0, s15
 8003266:	f7fd f96f 	bl	8000548 <__aeabi_f2d>
 800326a:	4603      	mov	r3, r0
 800326c:	460c      	mov	r4, r1
 800326e:	461a      	mov	r2, r3
 8003270:	4623      	mov	r3, r4
 8003272:	a119      	add	r1, pc, #100	; (adr r1, 80032d8 <getTemp+0x318>)
 8003274:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003278:	f7fd f806 	bl	8000288 <__aeabi_dsub>
 800327c:	4603      	mov	r3, r0
 800327e:	460c      	mov	r4, r1
 8003280:	461a      	mov	r2, r3
 8003282:	4623      	mov	r3, r4
 8003284:	f04f 0000 	mov.w	r0, #0
 8003288:	4928      	ldr	r1, [pc, #160]	; (800332c <getTemp+0x36c>)
 800328a:	f7fd fadf 	bl	800084c <__aeabi_ddiv>
 800328e:	4603      	mov	r3, r0
 8003290:	460c      	mov	r4, r1
 8003292:	ec44 3b17 	vmov	d7, r3, r4
 8003296:	eeb0 1a47 	vmov.f32	s2, s14
 800329a:	eef0 1a67 	vmov.f32	s3, s15
 800329e:	eeb0 0a48 	vmov.f32	s0, s16
 80032a2:	eef0 0a68 	vmov.f32	s1, s17
 80032a6:	f007 fe05 	bl	800aeb4 <pow>
 80032aa:	ec54 3b10 	vmov	r3, r4, d0
 80032ae:	4618      	mov	r0, r3
 80032b0:	4621      	mov	r1, r4
 80032b2:	f7fd fc51 	bl	8000b58 <__aeabi_d2uiz>
 80032b6:	4602      	mov	r2, r0
 80032b8:	4b1d      	ldr	r3, [pc, #116]	; (8003330 <getTemp+0x370>)
 80032ba:	601a      	str	r2, [r3, #0]
	return Tobj;
 80032bc:	4b1c      	ldr	r3, [pc, #112]	; (8003330 <getTemp+0x370>)
 80032be:	681b      	ldr	r3, [r3, #0]
}
 80032c0:	4618      	mov	r0, r3
 80032c2:	46bd      	mov	sp, r7
 80032c4:	ecbd 8b02 	vpop	{d8}
 80032c8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80032cc:	f3af 8000 	nop.w
 80032d0:	00000000 	.word	0x00000000
 80032d4:	40711000 	.word	0x40711000
 80032d8:	9999999a 	.word	0x9999999a
 80032dc:	3ff99999 	.word	0x3ff99999
 80032e0:	200001b4 	.word	0x200001b4
 80032e4:	20000220 	.word	0x20000220
 80032e8:	200000fc 	.word	0x200000fc
 80032ec:	200000f8 	.word	0x200000f8
 80032f0:	80080081 	.word	0x80080081
 80032f4:	200000f0 	.word	0x200000f0
 80032f8:	2000021c 	.word	0x2000021c
 80032fc:	20000420 	.word	0x20000420
 8003300:	20000354 	.word	0x20000354
 8003304:	2000026c 	.word	0x2000026c
 8003308:	20000264 	.word	0x20000264
 800330c:	200000a4 	.word	0x200000a4
 8003310:	20000160 	.word	0x20000160
 8003314:	200003d8 	.word	0x200003d8
 8003318:	2000041c 	.word	0x2000041c
 800331c:	40080000 	.word	0x40080000
 8003320:	20000268 	.word	0x20000268
 8003324:	200000f4 	.word	0x200000f4
 8003328:	3ca3d70a 	.word	0x3ca3d70a
 800332c:	3ff00000 	.word	0x3ff00000
 8003330:	20000218 	.word	0x20000218
 8003334:	00000000 	.word	0x00000000

08003338 <getTsen>:

int getTsen() {
 8003338:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800333c:	ed2d 8b02 	vpush	{d8}
 8003340:	af00      	add	r7, sp, #0
	//Thermopile
	HAL_ADC_Start(&hadc1);
 8003342:	48a5      	ldr	r0, [pc, #660]	; (80035d8 <getTsen+0x2a0>)
 8003344:	f001 f8a6 	bl	8004494 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 8003348:	f04f 31ff 	mov.w	r1, #4294967295
 800334c:	48a2      	ldr	r0, [pc, #648]	; (80035d8 <getTsen+0x2a0>)
 800334e:	f001 f95b 	bl	8004608 <HAL_ADC_PollForConversion>
	raw = HAL_ADC_GetValue(&hadc1);
 8003352:	48a1      	ldr	r0, [pc, #644]	; (80035d8 <getTsen+0x2a0>)
 8003354:	f001 fa28 	bl	80047a8 <HAL_ADC_GetValue>
 8003358:	4603      	mov	r3, r0
 800335a:	b29a      	uxth	r2, r3
 800335c:	4b9f      	ldr	r3, [pc, #636]	; (80035dc <getTsen+0x2a4>)
 800335e:	801a      	strh	r2, [r3, #0]

	//Thermistor
	HAL_ADC_Start(&hadc2);
 8003360:	489f      	ldr	r0, [pc, #636]	; (80035e0 <getTsen+0x2a8>)
 8003362:	f001 f897 	bl	8004494 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc2, HAL_MAX_DELAY);
 8003366:	f04f 31ff 	mov.w	r1, #4294967295
 800336a:	489d      	ldr	r0, [pc, #628]	; (80035e0 <getTsen+0x2a8>)
 800336c:	f001 f94c 	bl	8004608 <HAL_ADC_PollForConversion>
	raw2 = HAL_ADC_GetValue(&hadc2);
 8003370:	489b      	ldr	r0, [pc, #620]	; (80035e0 <getTsen+0x2a8>)
 8003372:	f001 fa19 	bl	80047a8 <HAL_ADC_GetValue>
 8003376:	4603      	mov	r3, r0
 8003378:	b29a      	uxth	r2, r3
 800337a:	4b9a      	ldr	r3, [pc, #616]	; (80035e4 <getTsen+0x2ac>)
 800337c:	801a      	strh	r2, [r3, #0]

	//Ambient temperature and resistance
	thermistorV = (raw2 * 3300) / 4095; // mv
 800337e:	4b99      	ldr	r3, [pc, #612]	; (80035e4 <getTsen+0x2ac>)
 8003380:	881b      	ldrh	r3, [r3, #0]
 8003382:	461a      	mov	r2, r3
 8003384:	f640 43e4 	movw	r3, #3300	; 0xce4
 8003388:	fb03 f302 	mul.w	r3, r3, r2
 800338c:	4a96      	ldr	r2, [pc, #600]	; (80035e8 <getTsen+0x2b0>)
 800338e:	fb82 1203 	smull	r1, r2, r2, r3
 8003392:	441a      	add	r2, r3
 8003394:	12d2      	asrs	r2, r2, #11
 8003396:	17db      	asrs	r3, r3, #31
 8003398:	1ad3      	subs	r3, r2, r3
 800339a:	461a      	mov	r2, r3
 800339c:	4b93      	ldr	r3, [pc, #588]	; (80035ec <getTsen+0x2b4>)
 800339e:	601a      	str	r2, [r3, #0]
	Rsen = (thermistorV * R1) / (3300 - thermistorV); // ohms; equation is voltage division
 80033a0:	4b92      	ldr	r3, [pc, #584]	; (80035ec <getTsen+0x2b4>)
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	4a92      	ldr	r2, [pc, #584]	; (80035f0 <getTsen+0x2b8>)
 80033a6:	6812      	ldr	r2, [r2, #0]
 80033a8:	fb02 f203 	mul.w	r2, r2, r3
 80033ac:	4b8f      	ldr	r3, [pc, #572]	; (80035ec <getTsen+0x2b4>)
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	f5c3 634e 	rsb	r3, r3, #3296	; 0xce0
 80033b4:	3304      	adds	r3, #4
 80033b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80033ba:	4a8e      	ldr	r2, [pc, #568]	; (80035f4 <getTsen+0x2bc>)
 80033bc:	6013      	str	r3, [r2, #0]
	Tsen = ((beta * (T25 + 273)) / (log(Rsen) - log(R25))) / ((273 + T25) + (beta / (log(Rsen) - log(R25)))) - 273;
 80033be:	4b8e      	ldr	r3, [pc, #568]	; (80035f8 <getTsen+0x2c0>)
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	f203 1311 	addw	r3, r3, #273	; 0x111
 80033c6:	4a8d      	ldr	r2, [pc, #564]	; (80035fc <getTsen+0x2c4>)
 80033c8:	6812      	ldr	r2, [r2, #0]
 80033ca:	fb02 f303 	mul.w	r3, r2, r3
 80033ce:	4618      	mov	r0, r3
 80033d0:	f7fd f898 	bl	8000504 <__aeabi_ui2d>
 80033d4:	4604      	mov	r4, r0
 80033d6:	460d      	mov	r5, r1
 80033d8:	4b86      	ldr	r3, [pc, #536]	; (80035f4 <getTsen+0x2bc>)
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	4618      	mov	r0, r3
 80033de:	f7fd f891 	bl	8000504 <__aeabi_ui2d>
 80033e2:	4602      	mov	r2, r0
 80033e4:	460b      	mov	r3, r1
 80033e6:	ec43 2b10 	vmov	d0, r2, r3
 80033ea:	f007 fce3 	bl	800adb4 <log>
 80033ee:	ec59 8b10 	vmov	r8, r9, d0
 80033f2:	4b83      	ldr	r3, [pc, #524]	; (8003600 <getTsen+0x2c8>)
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	4618      	mov	r0, r3
 80033f8:	f7fd f884 	bl	8000504 <__aeabi_ui2d>
 80033fc:	4602      	mov	r2, r0
 80033fe:	460b      	mov	r3, r1
 8003400:	ec43 2b10 	vmov	d0, r2, r3
 8003404:	f007 fcd6 	bl	800adb4 <log>
 8003408:	ec53 2b10 	vmov	r2, r3, d0
 800340c:	4640      	mov	r0, r8
 800340e:	4649      	mov	r1, r9
 8003410:	f7fc ff3a 	bl	8000288 <__aeabi_dsub>
 8003414:	4602      	mov	r2, r0
 8003416:	460b      	mov	r3, r1
 8003418:	4620      	mov	r0, r4
 800341a:	4629      	mov	r1, r5
 800341c:	f7fd fa16 	bl	800084c <__aeabi_ddiv>
 8003420:	4603      	mov	r3, r0
 8003422:	460c      	mov	r4, r1
 8003424:	4625      	mov	r5, r4
 8003426:	461c      	mov	r4, r3
 8003428:	4b73      	ldr	r3, [pc, #460]	; (80035f8 <getTsen+0x2c0>)
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	f203 1311 	addw	r3, r3, #273	; 0x111
 8003430:	4618      	mov	r0, r3
 8003432:	f7fd f867 	bl	8000504 <__aeabi_ui2d>
 8003436:	4680      	mov	r8, r0
 8003438:	4689      	mov	r9, r1
 800343a:	4b70      	ldr	r3, [pc, #448]	; (80035fc <getTsen+0x2c4>)
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	4618      	mov	r0, r3
 8003440:	f7fd f860 	bl	8000504 <__aeabi_ui2d>
 8003444:	4682      	mov	sl, r0
 8003446:	468b      	mov	fp, r1
 8003448:	4b6a      	ldr	r3, [pc, #424]	; (80035f4 <getTsen+0x2bc>)
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	4618      	mov	r0, r3
 800344e:	f7fd f859 	bl	8000504 <__aeabi_ui2d>
 8003452:	4602      	mov	r2, r0
 8003454:	460b      	mov	r3, r1
 8003456:	ec43 2b10 	vmov	d0, r2, r3
 800345a:	f007 fcab 	bl	800adb4 <log>
 800345e:	eeb0 8a40 	vmov.f32	s16, s0
 8003462:	eef0 8a60 	vmov.f32	s17, s1
 8003466:	4b66      	ldr	r3, [pc, #408]	; (8003600 <getTsen+0x2c8>)
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	4618      	mov	r0, r3
 800346c:	f7fd f84a 	bl	8000504 <__aeabi_ui2d>
 8003470:	4602      	mov	r2, r0
 8003472:	460b      	mov	r3, r1
 8003474:	ec43 2b10 	vmov	d0, r2, r3
 8003478:	f007 fc9c 	bl	800adb4 <log>
 800347c:	ec53 2b10 	vmov	r2, r3, d0
 8003480:	ec51 0b18 	vmov	r0, r1, d8
 8003484:	f7fc ff00 	bl	8000288 <__aeabi_dsub>
 8003488:	4602      	mov	r2, r0
 800348a:	460b      	mov	r3, r1
 800348c:	4650      	mov	r0, sl
 800348e:	4659      	mov	r1, fp
 8003490:	f7fd f9dc 	bl	800084c <__aeabi_ddiv>
 8003494:	4602      	mov	r2, r0
 8003496:	460b      	mov	r3, r1
 8003498:	4640      	mov	r0, r8
 800349a:	4649      	mov	r1, r9
 800349c:	f7fc fef6 	bl	800028c <__adddf3>
 80034a0:	4602      	mov	r2, r0
 80034a2:	460b      	mov	r3, r1
 80034a4:	4620      	mov	r0, r4
 80034a6:	4629      	mov	r1, r5
 80034a8:	f7fd f9d0 	bl	800084c <__aeabi_ddiv>
 80034ac:	4603      	mov	r3, r0
 80034ae:	460c      	mov	r4, r1
 80034b0:	4618      	mov	r0, r3
 80034b2:	4621      	mov	r1, r4
 80034b4:	a340      	add	r3, pc, #256	; (adr r3, 80035b8 <getTsen+0x280>)
 80034b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034ba:	f7fc fee5 	bl	8000288 <__aeabi_dsub>
 80034be:	4603      	mov	r3, r0
 80034c0:	460c      	mov	r4, r1
 80034c2:	4618      	mov	r0, r3
 80034c4:	4621      	mov	r1, r4
 80034c6:	f7fd fb47 	bl	8000b58 <__aeabi_d2uiz>
 80034ca:	4602      	mov	r2, r0
 80034cc:	4b4d      	ldr	r3, [pc, #308]	; (8003604 <getTsen+0x2cc>)
 80034ce:	601a      	str	r2, [r3, #0]
	// this works same as line above:  Tsen = 1 / (float)((log(Rsen / (float)R25) / (float)beta) + (1 / (float)(273 + T25))) - 273;

	//Thermopile Voltage and Object Temperature
	thermopileV_raw = ((raw * 3300 / 4095)); // mv; ~580 mV offset when should be 0.0 mV
 80034d0:	4b42      	ldr	r3, [pc, #264]	; (80035dc <getTsen+0x2a4>)
 80034d2:	881b      	ldrh	r3, [r3, #0]
 80034d4:	461a      	mov	r2, r3
 80034d6:	f640 43e4 	movw	r3, #3300	; 0xce4
 80034da:	fb03 f302 	mul.w	r3, r3, r2
 80034de:	4a42      	ldr	r2, [pc, #264]	; (80035e8 <getTsen+0x2b0>)
 80034e0:	fb82 1203 	smull	r1, r2, r2, r3
 80034e4:	441a      	add	r2, r3
 80034e6:	12d2      	asrs	r2, r2, #11
 80034e8:	17db      	asrs	r3, r3, #31
 80034ea:	1ad3      	subs	r3, r2, r3
 80034ec:	461a      	mov	r2, r3
 80034ee:	4b46      	ldr	r3, [pc, #280]	; (8003608 <getTsen+0x2d0>)
 80034f0:	601a      	str	r2, [r3, #0]
	if(thermopileV_raw < factor){  	//if - else logic prevents overflow and negative voltages which are unrealistic for our system
 80034f2:	4b45      	ldr	r3, [pc, #276]	; (8003608 <getTsen+0x2d0>)
 80034f4:	681a      	ldr	r2, [r3, #0]
 80034f6:	4b45      	ldr	r3, [pc, #276]	; (800360c <getTsen+0x2d4>)
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	429a      	cmp	r2, r3
 80034fc:	d203      	bcs.n	8003506 <getTsen+0x1ce>
		thermopileV = 0;
 80034fe:	4b44      	ldr	r3, [pc, #272]	; (8003610 <getTsen+0x2d8>)
 8003500:	2200      	movs	r2, #0
 8003502:	601a      	str	r2, [r3, #0]
 8003504:	e015      	b.n	8003532 <getTsen+0x1fa>
	}
	else {
		thermopileV = (thermopileV_raw - factor) / 2.9;  //mV * some scaling, 3.0 can change up or down to scale Tobj
 8003506:	4b40      	ldr	r3, [pc, #256]	; (8003608 <getTsen+0x2d0>)
 8003508:	681a      	ldr	r2, [r3, #0]
 800350a:	4b40      	ldr	r3, [pc, #256]	; (800360c <getTsen+0x2d4>)
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	1ad3      	subs	r3, r2, r3
 8003510:	4618      	mov	r0, r3
 8003512:	f7fc fff7 	bl	8000504 <__aeabi_ui2d>
 8003516:	a32a      	add	r3, pc, #168	; (adr r3, 80035c0 <getTsen+0x288>)
 8003518:	e9d3 2300 	ldrd	r2, r3, [r3]
 800351c:	f7fd f996 	bl	800084c <__aeabi_ddiv>
 8003520:	4603      	mov	r3, r0
 8003522:	460c      	mov	r4, r1
 8003524:	4618      	mov	r0, r3
 8003526:	4621      	mov	r1, r4
 8003528:	f7fd fb16 	bl	8000b58 <__aeabi_d2uiz>
 800352c:	4602      	mov	r2, r0
 800352e:	4b38      	ldr	r3, [pc, #224]	; (8003610 <getTsen+0x2d8>)
 8003530:	601a      	str	r2, [r3, #0]
	}
	Tobj = pow(((thermopileV * 1000) / (s * ee)) + pow(Tsen, 4 - 2.49), 1.0f / (4 - 2.49));   //dirac constant (subtracted from 4) to be changed accordingly; bigger dirac = higher temperature
 8003532:	4b37      	ldr	r3, [pc, #220]	; (8003610 <getTsen+0x2d8>)
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800353a:	fb02 f203 	mul.w	r2, r2, r3
 800353e:	4b35      	ldr	r3, [pc, #212]	; (8003614 <getTsen+0x2dc>)
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	4935      	ldr	r1, [pc, #212]	; (8003618 <getTsen+0x2e0>)
 8003544:	6809      	ldr	r1, [r1, #0]
 8003546:	fb01 f303 	mul.w	r3, r1, r3
 800354a:	fbb2 f3f3 	udiv	r3, r2, r3
 800354e:	4618      	mov	r0, r3
 8003550:	f7fc ffd8 	bl	8000504 <__aeabi_ui2d>
 8003554:	4604      	mov	r4, r0
 8003556:	460d      	mov	r5, r1
 8003558:	4b2a      	ldr	r3, [pc, #168]	; (8003604 <getTsen+0x2cc>)
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	4618      	mov	r0, r3
 800355e:	f7fc ffd1 	bl	8000504 <__aeabi_ui2d>
 8003562:	4602      	mov	r2, r0
 8003564:	460b      	mov	r3, r1
 8003566:	ed9f 1b18 	vldr	d1, [pc, #96]	; 80035c8 <getTsen+0x290>
 800356a:	ec43 2b10 	vmov	d0, r2, r3
 800356e:	f007 fca1 	bl	800aeb4 <pow>
 8003572:	ec53 2b10 	vmov	r2, r3, d0
 8003576:	4620      	mov	r0, r4
 8003578:	4629      	mov	r1, r5
 800357a:	f7fc fe87 	bl	800028c <__adddf3>
 800357e:	4603      	mov	r3, r0
 8003580:	460c      	mov	r4, r1
 8003582:	ec44 3b17 	vmov	d7, r3, r4
 8003586:	ed9f 1b12 	vldr	d1, [pc, #72]	; 80035d0 <getTsen+0x298>
 800358a:	eeb0 0a47 	vmov.f32	s0, s14
 800358e:	eef0 0a67 	vmov.f32	s1, s15
 8003592:	f007 fc8f 	bl	800aeb4 <pow>
 8003596:	ec54 3b10 	vmov	r3, r4, d0
 800359a:	4618      	mov	r0, r3
 800359c:	4621      	mov	r1, r4
 800359e:	f7fd fadb 	bl	8000b58 <__aeabi_d2uiz>
 80035a2:	4602      	mov	r2, r0
 80035a4:	4b1d      	ldr	r3, [pc, #116]	; (800361c <getTsen+0x2e4>)
 80035a6:	601a      	str	r2, [r3, #0]
	return Tsen;
 80035a8:	4b16      	ldr	r3, [pc, #88]	; (8003604 <getTsen+0x2cc>)
 80035aa:	681b      	ldr	r3, [r3, #0]
}
 80035ac:	4618      	mov	r0, r3
 80035ae:	46bd      	mov	sp, r7
 80035b0:	ecbd 8b02 	vpop	{d8}
 80035b4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80035b8:	00000000 	.word	0x00000000
 80035bc:	40711000 	.word	0x40711000
 80035c0:	33333333 	.word	0x33333333
 80035c4:	40073333 	.word	0x40073333
 80035c8:	c28f5c28 	.word	0xc28f5c28
 80035cc:	3ff828f5 	.word	0x3ff828f5
 80035d0:	6254c4aa 	.word	0x6254c4aa
 80035d4:	3fe5312a 	.word	0x3fe5312a
 80035d8:	200001b4 	.word	0x200001b4
 80035dc:	20000220 	.word	0x20000220
 80035e0:	200000fc 	.word	0x200000fc
 80035e4:	200000f8 	.word	0x200000f8
 80035e8:	80080081 	.word	0x80080081
 80035ec:	200000f0 	.word	0x200000f0
 80035f0:	2000021c 	.word	0x2000021c
 80035f4:	20000420 	.word	0x20000420
 80035f8:	20000354 	.word	0x20000354
 80035fc:	2000026c 	.word	0x2000026c
 8003600:	20000264 	.word	0x20000264
 8003604:	200000a4 	.word	0x200000a4
 8003608:	20000160 	.word	0x20000160
 800360c:	200003d8 	.word	0x200003d8
 8003610:	2000041c 	.word	0x2000041c
 8003614:	20000268 	.word	0x20000268
 8003618:	200000f4 	.word	0x200000f4
 800361c:	20000218 	.word	0x20000218

08003620 <getV>:

int getV() {
 8003620:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003624:	ed2d 8b02 	vpush	{d8}
 8003628:	af00      	add	r7, sp, #0
	//Thermopile
	HAL_ADC_Start(&hadc1);
 800362a:	48a5      	ldr	r0, [pc, #660]	; (80038c0 <getV+0x2a0>)
 800362c:	f000 ff32 	bl	8004494 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 8003630:	f04f 31ff 	mov.w	r1, #4294967295
 8003634:	48a2      	ldr	r0, [pc, #648]	; (80038c0 <getV+0x2a0>)
 8003636:	f000 ffe7 	bl	8004608 <HAL_ADC_PollForConversion>
	raw = HAL_ADC_GetValue(&hadc1);
 800363a:	48a1      	ldr	r0, [pc, #644]	; (80038c0 <getV+0x2a0>)
 800363c:	f001 f8b4 	bl	80047a8 <HAL_ADC_GetValue>
 8003640:	4603      	mov	r3, r0
 8003642:	b29a      	uxth	r2, r3
 8003644:	4b9f      	ldr	r3, [pc, #636]	; (80038c4 <getV+0x2a4>)
 8003646:	801a      	strh	r2, [r3, #0]

	//Thermistor
	HAL_ADC_Start(&hadc2);
 8003648:	489f      	ldr	r0, [pc, #636]	; (80038c8 <getV+0x2a8>)
 800364a:	f000 ff23 	bl	8004494 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc2, HAL_MAX_DELAY);
 800364e:	f04f 31ff 	mov.w	r1, #4294967295
 8003652:	489d      	ldr	r0, [pc, #628]	; (80038c8 <getV+0x2a8>)
 8003654:	f000 ffd8 	bl	8004608 <HAL_ADC_PollForConversion>
	raw2 = HAL_ADC_GetValue(&hadc2);
 8003658:	489b      	ldr	r0, [pc, #620]	; (80038c8 <getV+0x2a8>)
 800365a:	f001 f8a5 	bl	80047a8 <HAL_ADC_GetValue>
 800365e:	4603      	mov	r3, r0
 8003660:	b29a      	uxth	r2, r3
 8003662:	4b9a      	ldr	r3, [pc, #616]	; (80038cc <getV+0x2ac>)
 8003664:	801a      	strh	r2, [r3, #0]

	//Ambient temperature and resistance
	thermistorV = (raw2 * 3300) / 4095; // mv
 8003666:	4b99      	ldr	r3, [pc, #612]	; (80038cc <getV+0x2ac>)
 8003668:	881b      	ldrh	r3, [r3, #0]
 800366a:	461a      	mov	r2, r3
 800366c:	f640 43e4 	movw	r3, #3300	; 0xce4
 8003670:	fb03 f302 	mul.w	r3, r3, r2
 8003674:	4a96      	ldr	r2, [pc, #600]	; (80038d0 <getV+0x2b0>)
 8003676:	fb82 1203 	smull	r1, r2, r2, r3
 800367a:	441a      	add	r2, r3
 800367c:	12d2      	asrs	r2, r2, #11
 800367e:	17db      	asrs	r3, r3, #31
 8003680:	1ad3      	subs	r3, r2, r3
 8003682:	461a      	mov	r2, r3
 8003684:	4b93      	ldr	r3, [pc, #588]	; (80038d4 <getV+0x2b4>)
 8003686:	601a      	str	r2, [r3, #0]
	Rsen = (thermistorV * R1) / (3300 - thermistorV); // ohms; equation is voltage division
 8003688:	4b92      	ldr	r3, [pc, #584]	; (80038d4 <getV+0x2b4>)
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	4a92      	ldr	r2, [pc, #584]	; (80038d8 <getV+0x2b8>)
 800368e:	6812      	ldr	r2, [r2, #0]
 8003690:	fb02 f203 	mul.w	r2, r2, r3
 8003694:	4b8f      	ldr	r3, [pc, #572]	; (80038d4 <getV+0x2b4>)
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	f5c3 634e 	rsb	r3, r3, #3296	; 0xce0
 800369c:	3304      	adds	r3, #4
 800369e:	fbb2 f3f3 	udiv	r3, r2, r3
 80036a2:	4a8e      	ldr	r2, [pc, #568]	; (80038dc <getV+0x2bc>)
 80036a4:	6013      	str	r3, [r2, #0]
	Tsen = ((beta * (T25 + 273)) / (log(Rsen) - log(R25))) / ((273 + T25) + (beta / (log(Rsen) - log(R25)))) - 273;
 80036a6:	4b8e      	ldr	r3, [pc, #568]	; (80038e0 <getV+0x2c0>)
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	f203 1311 	addw	r3, r3, #273	; 0x111
 80036ae:	4a8d      	ldr	r2, [pc, #564]	; (80038e4 <getV+0x2c4>)
 80036b0:	6812      	ldr	r2, [r2, #0]
 80036b2:	fb02 f303 	mul.w	r3, r2, r3
 80036b6:	4618      	mov	r0, r3
 80036b8:	f7fc ff24 	bl	8000504 <__aeabi_ui2d>
 80036bc:	4604      	mov	r4, r0
 80036be:	460d      	mov	r5, r1
 80036c0:	4b86      	ldr	r3, [pc, #536]	; (80038dc <getV+0x2bc>)
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	4618      	mov	r0, r3
 80036c6:	f7fc ff1d 	bl	8000504 <__aeabi_ui2d>
 80036ca:	4602      	mov	r2, r0
 80036cc:	460b      	mov	r3, r1
 80036ce:	ec43 2b10 	vmov	d0, r2, r3
 80036d2:	f007 fb6f 	bl	800adb4 <log>
 80036d6:	ec59 8b10 	vmov	r8, r9, d0
 80036da:	4b83      	ldr	r3, [pc, #524]	; (80038e8 <getV+0x2c8>)
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	4618      	mov	r0, r3
 80036e0:	f7fc ff10 	bl	8000504 <__aeabi_ui2d>
 80036e4:	4602      	mov	r2, r0
 80036e6:	460b      	mov	r3, r1
 80036e8:	ec43 2b10 	vmov	d0, r2, r3
 80036ec:	f007 fb62 	bl	800adb4 <log>
 80036f0:	ec53 2b10 	vmov	r2, r3, d0
 80036f4:	4640      	mov	r0, r8
 80036f6:	4649      	mov	r1, r9
 80036f8:	f7fc fdc6 	bl	8000288 <__aeabi_dsub>
 80036fc:	4602      	mov	r2, r0
 80036fe:	460b      	mov	r3, r1
 8003700:	4620      	mov	r0, r4
 8003702:	4629      	mov	r1, r5
 8003704:	f7fd f8a2 	bl	800084c <__aeabi_ddiv>
 8003708:	4603      	mov	r3, r0
 800370a:	460c      	mov	r4, r1
 800370c:	4625      	mov	r5, r4
 800370e:	461c      	mov	r4, r3
 8003710:	4b73      	ldr	r3, [pc, #460]	; (80038e0 <getV+0x2c0>)
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	f203 1311 	addw	r3, r3, #273	; 0x111
 8003718:	4618      	mov	r0, r3
 800371a:	f7fc fef3 	bl	8000504 <__aeabi_ui2d>
 800371e:	4680      	mov	r8, r0
 8003720:	4689      	mov	r9, r1
 8003722:	4b70      	ldr	r3, [pc, #448]	; (80038e4 <getV+0x2c4>)
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	4618      	mov	r0, r3
 8003728:	f7fc feec 	bl	8000504 <__aeabi_ui2d>
 800372c:	4682      	mov	sl, r0
 800372e:	468b      	mov	fp, r1
 8003730:	4b6a      	ldr	r3, [pc, #424]	; (80038dc <getV+0x2bc>)
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	4618      	mov	r0, r3
 8003736:	f7fc fee5 	bl	8000504 <__aeabi_ui2d>
 800373a:	4602      	mov	r2, r0
 800373c:	460b      	mov	r3, r1
 800373e:	ec43 2b10 	vmov	d0, r2, r3
 8003742:	f007 fb37 	bl	800adb4 <log>
 8003746:	eeb0 8a40 	vmov.f32	s16, s0
 800374a:	eef0 8a60 	vmov.f32	s17, s1
 800374e:	4b66      	ldr	r3, [pc, #408]	; (80038e8 <getV+0x2c8>)
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	4618      	mov	r0, r3
 8003754:	f7fc fed6 	bl	8000504 <__aeabi_ui2d>
 8003758:	4602      	mov	r2, r0
 800375a:	460b      	mov	r3, r1
 800375c:	ec43 2b10 	vmov	d0, r2, r3
 8003760:	f007 fb28 	bl	800adb4 <log>
 8003764:	ec53 2b10 	vmov	r2, r3, d0
 8003768:	ec51 0b18 	vmov	r0, r1, d8
 800376c:	f7fc fd8c 	bl	8000288 <__aeabi_dsub>
 8003770:	4602      	mov	r2, r0
 8003772:	460b      	mov	r3, r1
 8003774:	4650      	mov	r0, sl
 8003776:	4659      	mov	r1, fp
 8003778:	f7fd f868 	bl	800084c <__aeabi_ddiv>
 800377c:	4602      	mov	r2, r0
 800377e:	460b      	mov	r3, r1
 8003780:	4640      	mov	r0, r8
 8003782:	4649      	mov	r1, r9
 8003784:	f7fc fd82 	bl	800028c <__adddf3>
 8003788:	4602      	mov	r2, r0
 800378a:	460b      	mov	r3, r1
 800378c:	4620      	mov	r0, r4
 800378e:	4629      	mov	r1, r5
 8003790:	f7fd f85c 	bl	800084c <__aeabi_ddiv>
 8003794:	4603      	mov	r3, r0
 8003796:	460c      	mov	r4, r1
 8003798:	4618      	mov	r0, r3
 800379a:	4621      	mov	r1, r4
 800379c:	a340      	add	r3, pc, #256	; (adr r3, 80038a0 <getV+0x280>)
 800379e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037a2:	f7fc fd71 	bl	8000288 <__aeabi_dsub>
 80037a6:	4603      	mov	r3, r0
 80037a8:	460c      	mov	r4, r1
 80037aa:	4618      	mov	r0, r3
 80037ac:	4621      	mov	r1, r4
 80037ae:	f7fd f9d3 	bl	8000b58 <__aeabi_d2uiz>
 80037b2:	4602      	mov	r2, r0
 80037b4:	4b4d      	ldr	r3, [pc, #308]	; (80038ec <getV+0x2cc>)
 80037b6:	601a      	str	r2, [r3, #0]
	// this works same as line above:  Tsen = 1 / (float)((log(Rsen / (float)R25) / (float)beta) + (1 / (float)(273 + T25))) - 273;

	//Thermopile Voltage and Object Temperature
	thermopileV_raw = ((raw * 3300 / 4095)); // mv; ~580 mV offset when should be 0.0 mV
 80037b8:	4b42      	ldr	r3, [pc, #264]	; (80038c4 <getV+0x2a4>)
 80037ba:	881b      	ldrh	r3, [r3, #0]
 80037bc:	461a      	mov	r2, r3
 80037be:	f640 43e4 	movw	r3, #3300	; 0xce4
 80037c2:	fb03 f302 	mul.w	r3, r3, r2
 80037c6:	4a42      	ldr	r2, [pc, #264]	; (80038d0 <getV+0x2b0>)
 80037c8:	fb82 1203 	smull	r1, r2, r2, r3
 80037cc:	441a      	add	r2, r3
 80037ce:	12d2      	asrs	r2, r2, #11
 80037d0:	17db      	asrs	r3, r3, #31
 80037d2:	1ad3      	subs	r3, r2, r3
 80037d4:	461a      	mov	r2, r3
 80037d6:	4b46      	ldr	r3, [pc, #280]	; (80038f0 <getV+0x2d0>)
 80037d8:	601a      	str	r2, [r3, #0]
	if(thermopileV_raw < factor){  	//if - else logic prevents overflow and negative voltages which are unrealistic for our system
 80037da:	4b45      	ldr	r3, [pc, #276]	; (80038f0 <getV+0x2d0>)
 80037dc:	681a      	ldr	r2, [r3, #0]
 80037de:	4b45      	ldr	r3, [pc, #276]	; (80038f4 <getV+0x2d4>)
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	429a      	cmp	r2, r3
 80037e4:	d203      	bcs.n	80037ee <getV+0x1ce>
		thermopileV = 0;
 80037e6:	4b44      	ldr	r3, [pc, #272]	; (80038f8 <getV+0x2d8>)
 80037e8:	2200      	movs	r2, #0
 80037ea:	601a      	str	r2, [r3, #0]
 80037ec:	e015      	b.n	800381a <getV+0x1fa>
	}
	else {
		thermopileV = (thermopileV_raw - factor) / 2.9;  //mV * some scaling, 3.0 can change up or down to scale Tobj
 80037ee:	4b40      	ldr	r3, [pc, #256]	; (80038f0 <getV+0x2d0>)
 80037f0:	681a      	ldr	r2, [r3, #0]
 80037f2:	4b40      	ldr	r3, [pc, #256]	; (80038f4 <getV+0x2d4>)
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	1ad3      	subs	r3, r2, r3
 80037f8:	4618      	mov	r0, r3
 80037fa:	f7fc fe83 	bl	8000504 <__aeabi_ui2d>
 80037fe:	a32a      	add	r3, pc, #168	; (adr r3, 80038a8 <getV+0x288>)
 8003800:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003804:	f7fd f822 	bl	800084c <__aeabi_ddiv>
 8003808:	4603      	mov	r3, r0
 800380a:	460c      	mov	r4, r1
 800380c:	4618      	mov	r0, r3
 800380e:	4621      	mov	r1, r4
 8003810:	f7fd f9a2 	bl	8000b58 <__aeabi_d2uiz>
 8003814:	4602      	mov	r2, r0
 8003816:	4b38      	ldr	r3, [pc, #224]	; (80038f8 <getV+0x2d8>)
 8003818:	601a      	str	r2, [r3, #0]
	}
	Tobj = pow(((thermopileV * 1000) / (s * ee)) + pow(Tsen, 4 - 2.49), 1.0f / (4 - 2.49));   //dirac constant (subtracted from 4) to be changed accordingly; bigger dirac = higher temperature
 800381a:	4b37      	ldr	r3, [pc, #220]	; (80038f8 <getV+0x2d8>)
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003822:	fb02 f203 	mul.w	r2, r2, r3
 8003826:	4b35      	ldr	r3, [pc, #212]	; (80038fc <getV+0x2dc>)
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	4935      	ldr	r1, [pc, #212]	; (8003900 <getV+0x2e0>)
 800382c:	6809      	ldr	r1, [r1, #0]
 800382e:	fb01 f303 	mul.w	r3, r1, r3
 8003832:	fbb2 f3f3 	udiv	r3, r2, r3
 8003836:	4618      	mov	r0, r3
 8003838:	f7fc fe64 	bl	8000504 <__aeabi_ui2d>
 800383c:	4604      	mov	r4, r0
 800383e:	460d      	mov	r5, r1
 8003840:	4b2a      	ldr	r3, [pc, #168]	; (80038ec <getV+0x2cc>)
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	4618      	mov	r0, r3
 8003846:	f7fc fe5d 	bl	8000504 <__aeabi_ui2d>
 800384a:	4602      	mov	r2, r0
 800384c:	460b      	mov	r3, r1
 800384e:	ed9f 1b18 	vldr	d1, [pc, #96]	; 80038b0 <getV+0x290>
 8003852:	ec43 2b10 	vmov	d0, r2, r3
 8003856:	f007 fb2d 	bl	800aeb4 <pow>
 800385a:	ec53 2b10 	vmov	r2, r3, d0
 800385e:	4620      	mov	r0, r4
 8003860:	4629      	mov	r1, r5
 8003862:	f7fc fd13 	bl	800028c <__adddf3>
 8003866:	4603      	mov	r3, r0
 8003868:	460c      	mov	r4, r1
 800386a:	ec44 3b17 	vmov	d7, r3, r4
 800386e:	ed9f 1b12 	vldr	d1, [pc, #72]	; 80038b8 <getV+0x298>
 8003872:	eeb0 0a47 	vmov.f32	s0, s14
 8003876:	eef0 0a67 	vmov.f32	s1, s15
 800387a:	f007 fb1b 	bl	800aeb4 <pow>
 800387e:	ec54 3b10 	vmov	r3, r4, d0
 8003882:	4618      	mov	r0, r3
 8003884:	4621      	mov	r1, r4
 8003886:	f7fd f967 	bl	8000b58 <__aeabi_d2uiz>
 800388a:	4602      	mov	r2, r0
 800388c:	4b1d      	ldr	r3, [pc, #116]	; (8003904 <getV+0x2e4>)
 800388e:	601a      	str	r2, [r3, #0]
	return thermopileV;
 8003890:	4b19      	ldr	r3, [pc, #100]	; (80038f8 <getV+0x2d8>)
 8003892:	681b      	ldr	r3, [r3, #0]
}
 8003894:	4618      	mov	r0, r3
 8003896:	46bd      	mov	sp, r7
 8003898:	ecbd 8b02 	vpop	{d8}
 800389c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80038a0:	00000000 	.word	0x00000000
 80038a4:	40711000 	.word	0x40711000
 80038a8:	33333333 	.word	0x33333333
 80038ac:	40073333 	.word	0x40073333
 80038b0:	c28f5c28 	.word	0xc28f5c28
 80038b4:	3ff828f5 	.word	0x3ff828f5
 80038b8:	6254c4aa 	.word	0x6254c4aa
 80038bc:	3fe5312a 	.word	0x3fe5312a
 80038c0:	200001b4 	.word	0x200001b4
 80038c4:	20000220 	.word	0x20000220
 80038c8:	200000fc 	.word	0x200000fc
 80038cc:	200000f8 	.word	0x200000f8
 80038d0:	80080081 	.word	0x80080081
 80038d4:	200000f0 	.word	0x200000f0
 80038d8:	2000021c 	.word	0x2000021c
 80038dc:	20000420 	.word	0x20000420
 80038e0:	20000354 	.word	0x20000354
 80038e4:	2000026c 	.word	0x2000026c
 80038e8:	20000264 	.word	0x20000264
 80038ec:	200000a4 	.word	0x200000a4
 80038f0:	20000160 	.word	0x20000160
 80038f4:	200003d8 	.word	0x200003d8
 80038f8:	2000041c 	.word	0x2000041c
 80038fc:	20000268 	.word	0x20000268
 8003900:	200000f4 	.word	0x200000f4
 8003904:	20000218 	.word	0x20000218

08003908 <getR>:

int getR() {
 8003908:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800390c:	ed2d 8b02 	vpush	{d8}
 8003910:	af00      	add	r7, sp, #0
	//Thermopile
	HAL_ADC_Start(&hadc1);
 8003912:	48a5      	ldr	r0, [pc, #660]	; (8003ba8 <getR+0x2a0>)
 8003914:	f000 fdbe 	bl	8004494 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 8003918:	f04f 31ff 	mov.w	r1, #4294967295
 800391c:	48a2      	ldr	r0, [pc, #648]	; (8003ba8 <getR+0x2a0>)
 800391e:	f000 fe73 	bl	8004608 <HAL_ADC_PollForConversion>
	raw = HAL_ADC_GetValue(&hadc1);
 8003922:	48a1      	ldr	r0, [pc, #644]	; (8003ba8 <getR+0x2a0>)
 8003924:	f000 ff40 	bl	80047a8 <HAL_ADC_GetValue>
 8003928:	4603      	mov	r3, r0
 800392a:	b29a      	uxth	r2, r3
 800392c:	4b9f      	ldr	r3, [pc, #636]	; (8003bac <getR+0x2a4>)
 800392e:	801a      	strh	r2, [r3, #0]

	//Thermistor
	HAL_ADC_Start(&hadc2);
 8003930:	489f      	ldr	r0, [pc, #636]	; (8003bb0 <getR+0x2a8>)
 8003932:	f000 fdaf 	bl	8004494 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc2, HAL_MAX_DELAY);
 8003936:	f04f 31ff 	mov.w	r1, #4294967295
 800393a:	489d      	ldr	r0, [pc, #628]	; (8003bb0 <getR+0x2a8>)
 800393c:	f000 fe64 	bl	8004608 <HAL_ADC_PollForConversion>
	raw2 = HAL_ADC_GetValue(&hadc2);
 8003940:	489b      	ldr	r0, [pc, #620]	; (8003bb0 <getR+0x2a8>)
 8003942:	f000 ff31 	bl	80047a8 <HAL_ADC_GetValue>
 8003946:	4603      	mov	r3, r0
 8003948:	b29a      	uxth	r2, r3
 800394a:	4b9a      	ldr	r3, [pc, #616]	; (8003bb4 <getR+0x2ac>)
 800394c:	801a      	strh	r2, [r3, #0]

	//Ambient temperature and resistance
	thermistorV = (raw2 * 3300) / 4095; // mv
 800394e:	4b99      	ldr	r3, [pc, #612]	; (8003bb4 <getR+0x2ac>)
 8003950:	881b      	ldrh	r3, [r3, #0]
 8003952:	461a      	mov	r2, r3
 8003954:	f640 43e4 	movw	r3, #3300	; 0xce4
 8003958:	fb03 f302 	mul.w	r3, r3, r2
 800395c:	4a96      	ldr	r2, [pc, #600]	; (8003bb8 <getR+0x2b0>)
 800395e:	fb82 1203 	smull	r1, r2, r2, r3
 8003962:	441a      	add	r2, r3
 8003964:	12d2      	asrs	r2, r2, #11
 8003966:	17db      	asrs	r3, r3, #31
 8003968:	1ad3      	subs	r3, r2, r3
 800396a:	461a      	mov	r2, r3
 800396c:	4b93      	ldr	r3, [pc, #588]	; (8003bbc <getR+0x2b4>)
 800396e:	601a      	str	r2, [r3, #0]
	Rsen = (thermistorV * R1) / (3300 - thermistorV); // ohms; equation is voltage division
 8003970:	4b92      	ldr	r3, [pc, #584]	; (8003bbc <getR+0x2b4>)
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	4a92      	ldr	r2, [pc, #584]	; (8003bc0 <getR+0x2b8>)
 8003976:	6812      	ldr	r2, [r2, #0]
 8003978:	fb02 f203 	mul.w	r2, r2, r3
 800397c:	4b8f      	ldr	r3, [pc, #572]	; (8003bbc <getR+0x2b4>)
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	f5c3 634e 	rsb	r3, r3, #3296	; 0xce0
 8003984:	3304      	adds	r3, #4
 8003986:	fbb2 f3f3 	udiv	r3, r2, r3
 800398a:	4a8e      	ldr	r2, [pc, #568]	; (8003bc4 <getR+0x2bc>)
 800398c:	6013      	str	r3, [r2, #0]
	Tsen = ((beta * (T25 + 273)) / (log(Rsen) - log(R25))) / ((273 + T25) + (beta / (log(Rsen) - log(R25)))) - 273;
 800398e:	4b8e      	ldr	r3, [pc, #568]	; (8003bc8 <getR+0x2c0>)
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	f203 1311 	addw	r3, r3, #273	; 0x111
 8003996:	4a8d      	ldr	r2, [pc, #564]	; (8003bcc <getR+0x2c4>)
 8003998:	6812      	ldr	r2, [r2, #0]
 800399a:	fb02 f303 	mul.w	r3, r2, r3
 800399e:	4618      	mov	r0, r3
 80039a0:	f7fc fdb0 	bl	8000504 <__aeabi_ui2d>
 80039a4:	4604      	mov	r4, r0
 80039a6:	460d      	mov	r5, r1
 80039a8:	4b86      	ldr	r3, [pc, #536]	; (8003bc4 <getR+0x2bc>)
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	4618      	mov	r0, r3
 80039ae:	f7fc fda9 	bl	8000504 <__aeabi_ui2d>
 80039b2:	4602      	mov	r2, r0
 80039b4:	460b      	mov	r3, r1
 80039b6:	ec43 2b10 	vmov	d0, r2, r3
 80039ba:	f007 f9fb 	bl	800adb4 <log>
 80039be:	ec59 8b10 	vmov	r8, r9, d0
 80039c2:	4b83      	ldr	r3, [pc, #524]	; (8003bd0 <getR+0x2c8>)
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	4618      	mov	r0, r3
 80039c8:	f7fc fd9c 	bl	8000504 <__aeabi_ui2d>
 80039cc:	4602      	mov	r2, r0
 80039ce:	460b      	mov	r3, r1
 80039d0:	ec43 2b10 	vmov	d0, r2, r3
 80039d4:	f007 f9ee 	bl	800adb4 <log>
 80039d8:	ec53 2b10 	vmov	r2, r3, d0
 80039dc:	4640      	mov	r0, r8
 80039de:	4649      	mov	r1, r9
 80039e0:	f7fc fc52 	bl	8000288 <__aeabi_dsub>
 80039e4:	4602      	mov	r2, r0
 80039e6:	460b      	mov	r3, r1
 80039e8:	4620      	mov	r0, r4
 80039ea:	4629      	mov	r1, r5
 80039ec:	f7fc ff2e 	bl	800084c <__aeabi_ddiv>
 80039f0:	4603      	mov	r3, r0
 80039f2:	460c      	mov	r4, r1
 80039f4:	4625      	mov	r5, r4
 80039f6:	461c      	mov	r4, r3
 80039f8:	4b73      	ldr	r3, [pc, #460]	; (8003bc8 <getR+0x2c0>)
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	f203 1311 	addw	r3, r3, #273	; 0x111
 8003a00:	4618      	mov	r0, r3
 8003a02:	f7fc fd7f 	bl	8000504 <__aeabi_ui2d>
 8003a06:	4680      	mov	r8, r0
 8003a08:	4689      	mov	r9, r1
 8003a0a:	4b70      	ldr	r3, [pc, #448]	; (8003bcc <getR+0x2c4>)
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	4618      	mov	r0, r3
 8003a10:	f7fc fd78 	bl	8000504 <__aeabi_ui2d>
 8003a14:	4682      	mov	sl, r0
 8003a16:	468b      	mov	fp, r1
 8003a18:	4b6a      	ldr	r3, [pc, #424]	; (8003bc4 <getR+0x2bc>)
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	4618      	mov	r0, r3
 8003a1e:	f7fc fd71 	bl	8000504 <__aeabi_ui2d>
 8003a22:	4602      	mov	r2, r0
 8003a24:	460b      	mov	r3, r1
 8003a26:	ec43 2b10 	vmov	d0, r2, r3
 8003a2a:	f007 f9c3 	bl	800adb4 <log>
 8003a2e:	eeb0 8a40 	vmov.f32	s16, s0
 8003a32:	eef0 8a60 	vmov.f32	s17, s1
 8003a36:	4b66      	ldr	r3, [pc, #408]	; (8003bd0 <getR+0x2c8>)
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	4618      	mov	r0, r3
 8003a3c:	f7fc fd62 	bl	8000504 <__aeabi_ui2d>
 8003a40:	4602      	mov	r2, r0
 8003a42:	460b      	mov	r3, r1
 8003a44:	ec43 2b10 	vmov	d0, r2, r3
 8003a48:	f007 f9b4 	bl	800adb4 <log>
 8003a4c:	ec53 2b10 	vmov	r2, r3, d0
 8003a50:	ec51 0b18 	vmov	r0, r1, d8
 8003a54:	f7fc fc18 	bl	8000288 <__aeabi_dsub>
 8003a58:	4602      	mov	r2, r0
 8003a5a:	460b      	mov	r3, r1
 8003a5c:	4650      	mov	r0, sl
 8003a5e:	4659      	mov	r1, fp
 8003a60:	f7fc fef4 	bl	800084c <__aeabi_ddiv>
 8003a64:	4602      	mov	r2, r0
 8003a66:	460b      	mov	r3, r1
 8003a68:	4640      	mov	r0, r8
 8003a6a:	4649      	mov	r1, r9
 8003a6c:	f7fc fc0e 	bl	800028c <__adddf3>
 8003a70:	4602      	mov	r2, r0
 8003a72:	460b      	mov	r3, r1
 8003a74:	4620      	mov	r0, r4
 8003a76:	4629      	mov	r1, r5
 8003a78:	f7fc fee8 	bl	800084c <__aeabi_ddiv>
 8003a7c:	4603      	mov	r3, r0
 8003a7e:	460c      	mov	r4, r1
 8003a80:	4618      	mov	r0, r3
 8003a82:	4621      	mov	r1, r4
 8003a84:	a340      	add	r3, pc, #256	; (adr r3, 8003b88 <getR+0x280>)
 8003a86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a8a:	f7fc fbfd 	bl	8000288 <__aeabi_dsub>
 8003a8e:	4603      	mov	r3, r0
 8003a90:	460c      	mov	r4, r1
 8003a92:	4618      	mov	r0, r3
 8003a94:	4621      	mov	r1, r4
 8003a96:	f7fd f85f 	bl	8000b58 <__aeabi_d2uiz>
 8003a9a:	4602      	mov	r2, r0
 8003a9c:	4b4d      	ldr	r3, [pc, #308]	; (8003bd4 <getR+0x2cc>)
 8003a9e:	601a      	str	r2, [r3, #0]
	// this works same as line above:  Tsen = 1 / (float)((log(Rsen / (float)R25) / (float)beta) + (1 / (float)(273 + T25))) - 273;

	//Thermopile Voltage and Object Temperature
	thermopileV_raw = ((raw * 3300 / 4095)); // mv; ~580 mV offset when should be 0.0 mV
 8003aa0:	4b42      	ldr	r3, [pc, #264]	; (8003bac <getR+0x2a4>)
 8003aa2:	881b      	ldrh	r3, [r3, #0]
 8003aa4:	461a      	mov	r2, r3
 8003aa6:	f640 43e4 	movw	r3, #3300	; 0xce4
 8003aaa:	fb03 f302 	mul.w	r3, r3, r2
 8003aae:	4a42      	ldr	r2, [pc, #264]	; (8003bb8 <getR+0x2b0>)
 8003ab0:	fb82 1203 	smull	r1, r2, r2, r3
 8003ab4:	441a      	add	r2, r3
 8003ab6:	12d2      	asrs	r2, r2, #11
 8003ab8:	17db      	asrs	r3, r3, #31
 8003aba:	1ad3      	subs	r3, r2, r3
 8003abc:	461a      	mov	r2, r3
 8003abe:	4b46      	ldr	r3, [pc, #280]	; (8003bd8 <getR+0x2d0>)
 8003ac0:	601a      	str	r2, [r3, #0]
	if(thermopileV_raw < factor){  	//if - else logic prevents overflow and negative voltages which are unrealistic for our system
 8003ac2:	4b45      	ldr	r3, [pc, #276]	; (8003bd8 <getR+0x2d0>)
 8003ac4:	681a      	ldr	r2, [r3, #0]
 8003ac6:	4b45      	ldr	r3, [pc, #276]	; (8003bdc <getR+0x2d4>)
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	429a      	cmp	r2, r3
 8003acc:	d203      	bcs.n	8003ad6 <getR+0x1ce>
		thermopileV = 0;
 8003ace:	4b44      	ldr	r3, [pc, #272]	; (8003be0 <getR+0x2d8>)
 8003ad0:	2200      	movs	r2, #0
 8003ad2:	601a      	str	r2, [r3, #0]
 8003ad4:	e015      	b.n	8003b02 <getR+0x1fa>
	}
	else {
		thermopileV = (thermopileV_raw - factor) / 2.9;  //mV * some scaling, 3.0 can change up or down to scale Tobj
 8003ad6:	4b40      	ldr	r3, [pc, #256]	; (8003bd8 <getR+0x2d0>)
 8003ad8:	681a      	ldr	r2, [r3, #0]
 8003ada:	4b40      	ldr	r3, [pc, #256]	; (8003bdc <getR+0x2d4>)
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	1ad3      	subs	r3, r2, r3
 8003ae0:	4618      	mov	r0, r3
 8003ae2:	f7fc fd0f 	bl	8000504 <__aeabi_ui2d>
 8003ae6:	a32a      	add	r3, pc, #168	; (adr r3, 8003b90 <getR+0x288>)
 8003ae8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003aec:	f7fc feae 	bl	800084c <__aeabi_ddiv>
 8003af0:	4603      	mov	r3, r0
 8003af2:	460c      	mov	r4, r1
 8003af4:	4618      	mov	r0, r3
 8003af6:	4621      	mov	r1, r4
 8003af8:	f7fd f82e 	bl	8000b58 <__aeabi_d2uiz>
 8003afc:	4602      	mov	r2, r0
 8003afe:	4b38      	ldr	r3, [pc, #224]	; (8003be0 <getR+0x2d8>)
 8003b00:	601a      	str	r2, [r3, #0]
	}
	Tobj = pow(((thermopileV * 1000) / (s * ee)) + pow(Tsen, 4 - 2.49), 1.0f / (4 - 2.49));   //dirac constant (subtracted from 4) to be changed accordingly; bigger dirac = higher temperature
 8003b02:	4b37      	ldr	r3, [pc, #220]	; (8003be0 <getR+0x2d8>)
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003b0a:	fb02 f203 	mul.w	r2, r2, r3
 8003b0e:	4b35      	ldr	r3, [pc, #212]	; (8003be4 <getR+0x2dc>)
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	4935      	ldr	r1, [pc, #212]	; (8003be8 <getR+0x2e0>)
 8003b14:	6809      	ldr	r1, [r1, #0]
 8003b16:	fb01 f303 	mul.w	r3, r1, r3
 8003b1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b1e:	4618      	mov	r0, r3
 8003b20:	f7fc fcf0 	bl	8000504 <__aeabi_ui2d>
 8003b24:	4604      	mov	r4, r0
 8003b26:	460d      	mov	r5, r1
 8003b28:	4b2a      	ldr	r3, [pc, #168]	; (8003bd4 <getR+0x2cc>)
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	4618      	mov	r0, r3
 8003b2e:	f7fc fce9 	bl	8000504 <__aeabi_ui2d>
 8003b32:	4602      	mov	r2, r0
 8003b34:	460b      	mov	r3, r1
 8003b36:	ed9f 1b18 	vldr	d1, [pc, #96]	; 8003b98 <getR+0x290>
 8003b3a:	ec43 2b10 	vmov	d0, r2, r3
 8003b3e:	f007 f9b9 	bl	800aeb4 <pow>
 8003b42:	ec53 2b10 	vmov	r2, r3, d0
 8003b46:	4620      	mov	r0, r4
 8003b48:	4629      	mov	r1, r5
 8003b4a:	f7fc fb9f 	bl	800028c <__adddf3>
 8003b4e:	4603      	mov	r3, r0
 8003b50:	460c      	mov	r4, r1
 8003b52:	ec44 3b17 	vmov	d7, r3, r4
 8003b56:	ed9f 1b12 	vldr	d1, [pc, #72]	; 8003ba0 <getR+0x298>
 8003b5a:	eeb0 0a47 	vmov.f32	s0, s14
 8003b5e:	eef0 0a67 	vmov.f32	s1, s15
 8003b62:	f007 f9a7 	bl	800aeb4 <pow>
 8003b66:	ec54 3b10 	vmov	r3, r4, d0
 8003b6a:	4618      	mov	r0, r3
 8003b6c:	4621      	mov	r1, r4
 8003b6e:	f7fc fff3 	bl	8000b58 <__aeabi_d2uiz>
 8003b72:	4602      	mov	r2, r0
 8003b74:	4b1d      	ldr	r3, [pc, #116]	; (8003bec <getR+0x2e4>)
 8003b76:	601a      	str	r2, [r3, #0]
	return Rsen;
 8003b78:	4b12      	ldr	r3, [pc, #72]	; (8003bc4 <getR+0x2bc>)
 8003b7a:	681b      	ldr	r3, [r3, #0]
}
 8003b7c:	4618      	mov	r0, r3
 8003b7e:	46bd      	mov	sp, r7
 8003b80:	ecbd 8b02 	vpop	{d8}
 8003b84:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003b88:	00000000 	.word	0x00000000
 8003b8c:	40711000 	.word	0x40711000
 8003b90:	33333333 	.word	0x33333333
 8003b94:	40073333 	.word	0x40073333
 8003b98:	c28f5c28 	.word	0xc28f5c28
 8003b9c:	3ff828f5 	.word	0x3ff828f5
 8003ba0:	6254c4aa 	.word	0x6254c4aa
 8003ba4:	3fe5312a 	.word	0x3fe5312a
 8003ba8:	200001b4 	.word	0x200001b4
 8003bac:	20000220 	.word	0x20000220
 8003bb0:	200000fc 	.word	0x200000fc
 8003bb4:	200000f8 	.word	0x200000f8
 8003bb8:	80080081 	.word	0x80080081
 8003bbc:	200000f0 	.word	0x200000f0
 8003bc0:	2000021c 	.word	0x2000021c
 8003bc4:	20000420 	.word	0x20000420
 8003bc8:	20000354 	.word	0x20000354
 8003bcc:	2000026c 	.word	0x2000026c
 8003bd0:	20000264 	.word	0x20000264
 8003bd4:	200000a4 	.word	0x200000a4
 8003bd8:	20000160 	.word	0x20000160
 8003bdc:	200003d8 	.word	0x200003d8
 8003be0:	2000041c 	.word	0x2000041c
 8003be4:	20000268 	.word	0x20000268
 8003be8:	200000f4 	.word	0x200000f4
 8003bec:	20000218 	.word	0x20000218

08003bf0 <new_message>:
}

// adds new message to message queue
// NOTE: pass url_len = actual size - 1
// ^ this may be fixed later
void new_message(int type, uint8_t* url, int url_len) {
 8003bf0:	b580      	push	{r7, lr}
 8003bf2:	b086      	sub	sp, #24
 8003bf4:	af00      	add	r7, sp, #0
 8003bf6:	60f8      	str	r0, [r7, #12]
 8003bf8:	60b9      	str	r1, [r7, #8]
 8003bfa:	607a      	str	r2, [r7, #4]
	printf("INSERTING NEW MESSAGE\r\n");
 8003bfc:	4823      	ldr	r0, [pc, #140]	; (8003c8c <new_message+0x9c>)
 8003bfe:	f006 f8cb 	bl	8009d98 <puts>
	WifiMessage *m = malloc(sizeof(WifiMessage));
 8003c02:	2010      	movs	r0, #16
 8003c04:	f005 ff90 	bl	8009b28 <malloc>
 8003c08:	4603      	mov	r3, r0
 8003c0a:	613b      	str	r3, [r7, #16]
	m->type = type;
 8003c0c:	693b      	ldr	r3, [r7, #16]
 8003c0e:	68fa      	ldr	r2, [r7, #12]
 8003c10:	601a      	str	r2, [r3, #0]
	m->url = malloc(url_len+1);
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	3301      	adds	r3, #1
 8003c16:	4618      	mov	r0, r3
 8003c18:	f005 ff86 	bl	8009b28 <malloc>
 8003c1c:	4603      	mov	r3, r0
 8003c1e:	461a      	mov	r2, r3
 8003c20:	693b      	ldr	r3, [r7, #16]
 8003c22:	605a      	str	r2, [r3, #4]
	memcpy(m->url, url, url_len);
 8003c24:	693b      	ldr	r3, [r7, #16]
 8003c26:	685b      	ldr	r3, [r3, #4]
 8003c28:	687a      	ldr	r2, [r7, #4]
 8003c2a:	68b9      	ldr	r1, [r7, #8]
 8003c2c:	4618      	mov	r0, r3
 8003c2e:	f005 ff83 	bl	8009b38 <memcpy>
	m->url[url_len] = '\0';
 8003c32:	693b      	ldr	r3, [r7, #16]
 8003c34:	685a      	ldr	r2, [r3, #4]
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	4413      	add	r3, r2
 8003c3a:	2200      	movs	r2, #0
 8003c3c:	701a      	strb	r2, [r3, #0]
	m->url_len = url_len;
 8003c3e:	693b      	ldr	r3, [r7, #16]
 8003c40:	687a      	ldr	r2, [r7, #4]
 8003c42:	609a      	str	r2, [r3, #8]
	m->next = NULL;
 8003c44:	693b      	ldr	r3, [r7, #16]
 8003c46:	2200      	movs	r2, #0
 8003c48:	60da      	str	r2, [r3, #12]
	if (message_queue_head == NULL) {
 8003c4a:	4b11      	ldr	r3, [pc, #68]	; (8003c90 <new_message+0xa0>)
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d106      	bne.n	8003c60 <new_message+0x70>
		printf("INSERTED AS HEAD\r\n");
 8003c52:	4810      	ldr	r0, [pc, #64]	; (8003c94 <new_message+0xa4>)
 8003c54:	f006 f8a0 	bl	8009d98 <puts>
		message_queue_head = m;
 8003c58:	4a0d      	ldr	r2, [pc, #52]	; (8003c90 <new_message+0xa0>)
 8003c5a:	693b      	ldr	r3, [r7, #16]
 8003c5c:	6013      	str	r3, [r2, #0]
 8003c5e:	e00d      	b.n	8003c7c <new_message+0x8c>
	} else {
		WifiMessage *tmp = message_queue_head;
 8003c60:	4b0b      	ldr	r3, [pc, #44]	; (8003c90 <new_message+0xa0>)
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	617b      	str	r3, [r7, #20]
		while (tmp->next != NULL) {
 8003c66:	e002      	b.n	8003c6e <new_message+0x7e>
			tmp = tmp->next;
 8003c68:	697b      	ldr	r3, [r7, #20]
 8003c6a:	68db      	ldr	r3, [r3, #12]
 8003c6c:	617b      	str	r3, [r7, #20]
		while (tmp->next != NULL) {
 8003c6e:	697b      	ldr	r3, [r7, #20]
 8003c70:	68db      	ldr	r3, [r3, #12]
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d1f8      	bne.n	8003c68 <new_message+0x78>
		}
		tmp->next = m;
 8003c76:	697b      	ldr	r3, [r7, #20]
 8003c78:	693a      	ldr	r2, [r7, #16]
 8003c7a:	60da      	str	r2, [r3, #12]
	}
	printf("NEW MESSAGE INSERTED\r\n");
 8003c7c:	4806      	ldr	r0, [pc, #24]	; (8003c98 <new_message+0xa8>)
 8003c7e:	f006 f88b 	bl	8009d98 <puts>
}
 8003c82:	bf00      	nop
 8003c84:	3718      	adds	r7, #24
 8003c86:	46bd      	mov	sp, r7
 8003c88:	bd80      	pop	{r7, pc}
 8003c8a:	bf00      	nop
 8003c8c:	0800c658 	.word	0x0800c658
 8003c90:	20000224 	.word	0x20000224
 8003c94:	0800c670 	.word	0x0800c670
 8003c98:	0800c684 	.word	0x0800c684

08003c9c <get_status>:
	uint8_t url[] = "https://virtualqueue477.herokuapp.com/leftStore?storeSecret=grp4";
	new_message(2, url, sizeof(url)/sizeof(uint8_t)-1);
}

// enqueues a status message
void get_status() {
 8003c9c:	b580      	push	{r7, lr}
 8003c9e:	b092      	sub	sp, #72	; 0x48
 8003ca0:	af00      	add	r7, sp, #0
	uint8_t url[] = "https://virtualqueue477.herokuapp.com/getStatus?storeSecret=grp4";
 8003ca2:	4a08      	ldr	r2, [pc, #32]	; (8003cc4 <get_status+0x28>)
 8003ca4:	1d3b      	adds	r3, r7, #4
 8003ca6:	4611      	mov	r1, r2
 8003ca8:	2241      	movs	r2, #65	; 0x41
 8003caa:	4618      	mov	r0, r3
 8003cac:	f005 ff44 	bl	8009b38 <memcpy>
	new_message(3, url, sizeof(url)/sizeof(uint8_t)-1);
 8003cb0:	1d3b      	adds	r3, r7, #4
 8003cb2:	2240      	movs	r2, #64	; 0x40
 8003cb4:	4619      	mov	r1, r3
 8003cb6:	2003      	movs	r0, #3
 8003cb8:	f7ff ff9a 	bl	8003bf0 <new_message>
}
 8003cbc:	bf00      	nop
 8003cbe:	3748      	adds	r7, #72	; 0x48
 8003cc0:	46bd      	mov	sp, r7
 8003cc2:	bd80      	pop	{r7, pc}
 8003cc4:	0800c9ec 	.word	0x0800c9ec

08003cc8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8003cc8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003d00 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8003ccc:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8003cce:	e003      	b.n	8003cd8 <LoopCopyDataInit>

08003cd0 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8003cd0:	4b0c      	ldr	r3, [pc, #48]	; (8003d04 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8003cd2:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8003cd4:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8003cd6:	3104      	adds	r1, #4

08003cd8 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8003cd8:	480b      	ldr	r0, [pc, #44]	; (8003d08 <LoopForever+0xa>)
	ldr	r3, =_edata
 8003cda:	4b0c      	ldr	r3, [pc, #48]	; (8003d0c <LoopForever+0xe>)
	adds	r2, r0, r1
 8003cdc:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8003cde:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8003ce0:	d3f6      	bcc.n	8003cd0 <CopyDataInit>
	ldr	r2, =_sbss
 8003ce2:	4a0b      	ldr	r2, [pc, #44]	; (8003d10 <LoopForever+0x12>)
	b	LoopFillZerobss
 8003ce4:	e002      	b.n	8003cec <LoopFillZerobss>

08003ce6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8003ce6:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8003ce8:	f842 3b04 	str.w	r3, [r2], #4

08003cec <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8003cec:	4b09      	ldr	r3, [pc, #36]	; (8003d14 <LoopForever+0x16>)
	cmp	r2, r3
 8003cee:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8003cf0:	d3f9      	bcc.n	8003ce6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8003cf2:	f7ff f8e7 	bl	8002ec4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003cf6:	f005 fef3 	bl	8009ae0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003cfa:	f7fd ffa3 	bl	8001c44 <main>

08003cfe <LoopForever>:

LoopForever:
    b LoopForever
 8003cfe:	e7fe      	b.n	8003cfe <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8003d00:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8003d04:	0800cc48 	.word	0x0800cc48
	ldr	r0, =_sdata
 8003d08:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8003d0c:	20000074 	.word	0x20000074
	ldr	r2, =_sbss
 8003d10:	20000074 	.word	0x20000074
	ldr	r3, = _ebss
 8003d14:	20000c90 	.word	0x20000c90

08003d18 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003d18:	e7fe      	b.n	8003d18 <ADC1_2_IRQHandler>

08003d1a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003d1a:	b580      	push	{r7, lr}
 8003d1c:	b082      	sub	sp, #8
 8003d1e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003d20:	2300      	movs	r3, #0
 8003d22:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003d24:	2003      	movs	r0, #3
 8003d26:	f001 faad 	bl	8005284 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003d2a:	2000      	movs	r0, #0
 8003d2c:	f000 f80e 	bl	8003d4c <HAL_InitTick>
 8003d30:	4603      	mov	r3, r0
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d002      	beq.n	8003d3c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8003d36:	2301      	movs	r3, #1
 8003d38:	71fb      	strb	r3, [r7, #7]
 8003d3a:	e001      	b.n	8003d40 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003d3c:	f7fe fd62 	bl	8002804 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003d40:	79fb      	ldrb	r3, [r7, #7]
}
 8003d42:	4618      	mov	r0, r3
 8003d44:	3708      	adds	r7, #8
 8003d46:	46bd      	mov	sp, r7
 8003d48:	bd80      	pop	{r7, pc}
	...

08003d4c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003d4c:	b580      	push	{r7, lr}
 8003d4e:	b084      	sub	sp, #16
 8003d50:	af00      	add	r7, sp, #0
 8003d52:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003d54:	2300      	movs	r3, #0
 8003d56:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8003d58:	4b16      	ldr	r3, [pc, #88]	; (8003db4 <HAL_InitTick+0x68>)
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d022      	beq.n	8003da6 <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8003d60:	4b15      	ldr	r3, [pc, #84]	; (8003db8 <HAL_InitTick+0x6c>)
 8003d62:	681a      	ldr	r2, [r3, #0]
 8003d64:	4b13      	ldr	r3, [pc, #76]	; (8003db4 <HAL_InitTick+0x68>)
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8003d6c:	fbb1 f3f3 	udiv	r3, r1, r3
 8003d70:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d74:	4618      	mov	r0, r3
 8003d76:	f001 faba 	bl	80052ee <HAL_SYSTICK_Config>
 8003d7a:	4603      	mov	r3, r0
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d10f      	bne.n	8003da0 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	2b0f      	cmp	r3, #15
 8003d84:	d809      	bhi.n	8003d9a <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003d86:	2200      	movs	r2, #0
 8003d88:	6879      	ldr	r1, [r7, #4]
 8003d8a:	f04f 30ff 	mov.w	r0, #4294967295
 8003d8e:	f001 fa84 	bl	800529a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003d92:	4a0a      	ldr	r2, [pc, #40]	; (8003dbc <HAL_InitTick+0x70>)
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	6013      	str	r3, [r2, #0]
 8003d98:	e007      	b.n	8003daa <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8003d9a:	2301      	movs	r3, #1
 8003d9c:	73fb      	strb	r3, [r7, #15]
 8003d9e:	e004      	b.n	8003daa <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8003da0:	2301      	movs	r3, #1
 8003da2:	73fb      	strb	r3, [r7, #15]
 8003da4:	e001      	b.n	8003daa <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003da6:	2301      	movs	r3, #1
 8003da8:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8003daa:	7bfb      	ldrb	r3, [r7, #15]
}
 8003dac:	4618      	mov	r0, r3
 8003dae:	3710      	adds	r7, #16
 8003db0:	46bd      	mov	sp, r7
 8003db2:	bd80      	pop	{r7, pc}
 8003db4:	20000008 	.word	0x20000008
 8003db8:	20000000 	.word	0x20000000
 8003dbc:	20000004 	.word	0x20000004

08003dc0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003dc0:	b480      	push	{r7}
 8003dc2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003dc4:	4b05      	ldr	r3, [pc, #20]	; (8003ddc <HAL_IncTick+0x1c>)
 8003dc6:	681a      	ldr	r2, [r3, #0]
 8003dc8:	4b05      	ldr	r3, [pc, #20]	; (8003de0 <HAL_IncTick+0x20>)
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	4413      	add	r3, r2
 8003dce:	4a03      	ldr	r2, [pc, #12]	; (8003ddc <HAL_IncTick+0x1c>)
 8003dd0:	6013      	str	r3, [r2, #0]
}
 8003dd2:	bf00      	nop
 8003dd4:	46bd      	mov	sp, r7
 8003dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dda:	4770      	bx	lr
 8003ddc:	20000c88 	.word	0x20000c88
 8003de0:	20000008 	.word	0x20000008

08003de4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003de4:	b480      	push	{r7}
 8003de6:	af00      	add	r7, sp, #0
  return uwTick;
 8003de8:	4b03      	ldr	r3, [pc, #12]	; (8003df8 <HAL_GetTick+0x14>)
 8003dea:	681b      	ldr	r3, [r3, #0]
}
 8003dec:	4618      	mov	r0, r3
 8003dee:	46bd      	mov	sp, r7
 8003df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df4:	4770      	bx	lr
 8003df6:	bf00      	nop
 8003df8:	20000c88 	.word	0x20000c88

08003dfc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003dfc:	b580      	push	{r7, lr}
 8003dfe:	b084      	sub	sp, #16
 8003e00:	af00      	add	r7, sp, #0
 8003e02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003e04:	f7ff ffee 	bl	8003de4 <HAL_GetTick>
 8003e08:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e14:	d004      	beq.n	8003e20 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8003e16:	4b09      	ldr	r3, [pc, #36]	; (8003e3c <HAL_Delay+0x40>)
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	68fa      	ldr	r2, [r7, #12]
 8003e1c:	4413      	add	r3, r2
 8003e1e:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003e20:	bf00      	nop
 8003e22:	f7ff ffdf 	bl	8003de4 <HAL_GetTick>
 8003e26:	4602      	mov	r2, r0
 8003e28:	68bb      	ldr	r3, [r7, #8]
 8003e2a:	1ad3      	subs	r3, r2, r3
 8003e2c:	68fa      	ldr	r2, [r7, #12]
 8003e2e:	429a      	cmp	r2, r3
 8003e30:	d8f7      	bhi.n	8003e22 <HAL_Delay+0x26>
  {
  }
}
 8003e32:	bf00      	nop
 8003e34:	3710      	adds	r7, #16
 8003e36:	46bd      	mov	sp, r7
 8003e38:	bd80      	pop	{r7, pc}
 8003e3a:	bf00      	nop
 8003e3c:	20000008 	.word	0x20000008

08003e40 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8003e40:	b480      	push	{r7}
 8003e42:	b083      	sub	sp, #12
 8003e44:	af00      	add	r7, sp, #0
 8003e46:	6078      	str	r0, [r7, #4]
 8003e48:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	689b      	ldr	r3, [r3, #8]
 8003e4e:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8003e52:	683b      	ldr	r3, [r7, #0]
 8003e54:	431a      	orrs	r2, r3
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	609a      	str	r2, [r3, #8]
}
 8003e5a:	bf00      	nop
 8003e5c:	370c      	adds	r7, #12
 8003e5e:	46bd      	mov	sp, r7
 8003e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e64:	4770      	bx	lr

08003e66 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8003e66:	b480      	push	{r7}
 8003e68:	b083      	sub	sp, #12
 8003e6a:	af00      	add	r7, sp, #0
 8003e6c:	6078      	str	r0, [r7, #4]
 8003e6e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	689b      	ldr	r3, [r3, #8]
 8003e74:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8003e78:	683b      	ldr	r3, [r7, #0]
 8003e7a:	431a      	orrs	r2, r3
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	609a      	str	r2, [r3, #8]
}
 8003e80:	bf00      	nop
 8003e82:	370c      	adds	r7, #12
 8003e84:	46bd      	mov	sp, r7
 8003e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e8a:	4770      	bx	lr

08003e8c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003e8c:	b480      	push	{r7}
 8003e8e:	b083      	sub	sp, #12
 8003e90:	af00      	add	r7, sp, #0
 8003e92:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	689b      	ldr	r3, [r3, #8]
 8003e98:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8003e9c:	4618      	mov	r0, r3
 8003e9e:	370c      	adds	r7, #12
 8003ea0:	46bd      	mov	sp, r7
 8003ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea6:	4770      	bx	lr

08003ea8 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8003ea8:	b490      	push	{r4, r7}
 8003eaa:	b084      	sub	sp, #16
 8003eac:	af00      	add	r7, sp, #0
 8003eae:	60f8      	str	r0, [r7, #12]
 8003eb0:	60b9      	str	r1, [r7, #8]
 8003eb2:	607a      	str	r2, [r7, #4]
 8003eb4:	603b      	str	r3, [r7, #0]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	3360      	adds	r3, #96	; 0x60
 8003eba:	461a      	mov	r2, r3
 8003ebc:	68bb      	ldr	r3, [r7, #8]
 8003ebe:	009b      	lsls	r3, r3, #2
 8003ec0:	4413      	add	r3, r2
 8003ec2:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8003ec4:	6822      	ldr	r2, [r4, #0]
 8003ec6:	4b08      	ldr	r3, [pc, #32]	; (8003ee8 <LL_ADC_SetOffset+0x40>)
 8003ec8:	4013      	ands	r3, r2
 8003eca:	687a      	ldr	r2, [r7, #4]
 8003ecc:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8003ed0:	683a      	ldr	r2, [r7, #0]
 8003ed2:	430a      	orrs	r2, r1
 8003ed4:	4313      	orrs	r3, r2
 8003ed6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003eda:	6023      	str	r3, [r4, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8003edc:	bf00      	nop
 8003ede:	3710      	adds	r7, #16
 8003ee0:	46bd      	mov	sp, r7
 8003ee2:	bc90      	pop	{r4, r7}
 8003ee4:	4770      	bx	lr
 8003ee6:	bf00      	nop
 8003ee8:	03fff000 	.word	0x03fff000

08003eec <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8003eec:	b490      	push	{r4, r7}
 8003eee:	b082      	sub	sp, #8
 8003ef0:	af00      	add	r7, sp, #0
 8003ef2:	6078      	str	r0, [r7, #4]
 8003ef4:	6039      	str	r1, [r7, #0]
  register const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	3360      	adds	r3, #96	; 0x60
 8003efa:	461a      	mov	r2, r3
 8003efc:	683b      	ldr	r3, [r7, #0]
 8003efe:	009b      	lsls	r3, r3, #2
 8003f00:	4413      	add	r3, r2
 8003f02:	461c      	mov	r4, r3

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8003f04:	6823      	ldr	r3, [r4, #0]
 8003f06:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8003f0a:	4618      	mov	r0, r3
 8003f0c:	3708      	adds	r7, #8
 8003f0e:	46bd      	mov	sp, r7
 8003f10:	bc90      	pop	{r4, r7}
 8003f12:	4770      	bx	lr

08003f14 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8003f14:	b490      	push	{r4, r7}
 8003f16:	b084      	sub	sp, #16
 8003f18:	af00      	add	r7, sp, #0
 8003f1a:	60f8      	str	r0, [r7, #12]
 8003f1c:	60b9      	str	r1, [r7, #8]
 8003f1e:	607a      	str	r2, [r7, #4]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	3360      	adds	r3, #96	; 0x60
 8003f24:	461a      	mov	r2, r3
 8003f26:	68bb      	ldr	r3, [r7, #8]
 8003f28:	009b      	lsls	r3, r3, #2
 8003f2a:	4413      	add	r3, r2
 8003f2c:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8003f2e:	6823      	ldr	r3, [r4, #0]
 8003f30:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	4313      	orrs	r3, r2
 8003f38:	6023      	str	r3, [r4, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8003f3a:	bf00      	nop
 8003f3c:	3710      	adds	r7, #16
 8003f3e:	46bd      	mov	sp, r7
 8003f40:	bc90      	pop	{r4, r7}
 8003f42:	4770      	bx	lr

08003f44 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8003f44:	b480      	push	{r7}
 8003f46:	b083      	sub	sp, #12
 8003f48:	af00      	add	r7, sp, #0
 8003f4a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	68db      	ldr	r3, [r3, #12]
 8003f50:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d101      	bne.n	8003f5c <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8003f58:	2301      	movs	r3, #1
 8003f5a:	e000      	b.n	8003f5e <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8003f5c:	2300      	movs	r3, #0
}
 8003f5e:	4618      	mov	r0, r3
 8003f60:	370c      	adds	r7, #12
 8003f62:	46bd      	mov	sp, r7
 8003f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f68:	4770      	bx	lr

08003f6a <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8003f6a:	b490      	push	{r4, r7}
 8003f6c:	b084      	sub	sp, #16
 8003f6e:	af00      	add	r7, sp, #0
 8003f70:	60f8      	str	r0, [r7, #12]
 8003f72:	60b9      	str	r1, [r7, #8]
 8003f74:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	3330      	adds	r3, #48	; 0x30
 8003f7a:	461a      	mov	r2, r3
 8003f7c:	68bb      	ldr	r3, [r7, #8]
 8003f7e:	0a1b      	lsrs	r3, r3, #8
 8003f80:	009b      	lsls	r3, r3, #2
 8003f82:	f003 030c 	and.w	r3, r3, #12
 8003f86:	4413      	add	r3, r2
 8003f88:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8003f8a:	6822      	ldr	r2, [r4, #0]
 8003f8c:	68bb      	ldr	r3, [r7, #8]
 8003f8e:	f003 031f 	and.w	r3, r3, #31
 8003f92:	211f      	movs	r1, #31
 8003f94:	fa01 f303 	lsl.w	r3, r1, r3
 8003f98:	43db      	mvns	r3, r3
 8003f9a:	401a      	ands	r2, r3
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	0e9b      	lsrs	r3, r3, #26
 8003fa0:	f003 011f 	and.w	r1, r3, #31
 8003fa4:	68bb      	ldr	r3, [r7, #8]
 8003fa6:	f003 031f 	and.w	r3, r3, #31
 8003faa:	fa01 f303 	lsl.w	r3, r1, r3
 8003fae:	4313      	orrs	r3, r2
 8003fb0:	6023      	str	r3, [r4, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8003fb2:	bf00      	nop
 8003fb4:	3710      	adds	r7, #16
 8003fb6:	46bd      	mov	sp, r7
 8003fb8:	bc90      	pop	{r4, r7}
 8003fba:	4770      	bx	lr

08003fbc <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8003fbc:	b490      	push	{r4, r7}
 8003fbe:	b084      	sub	sp, #16
 8003fc0:	af00      	add	r7, sp, #0
 8003fc2:	60f8      	str	r0, [r7, #12]
 8003fc4:	60b9      	str	r1, [r7, #8]
 8003fc6:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	3314      	adds	r3, #20
 8003fcc:	461a      	mov	r2, r3
 8003fce:	68bb      	ldr	r3, [r7, #8]
 8003fd0:	0e5b      	lsrs	r3, r3, #25
 8003fd2:	009b      	lsls	r3, r3, #2
 8003fd4:	f003 0304 	and.w	r3, r3, #4
 8003fd8:	4413      	add	r3, r2
 8003fda:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8003fdc:	6822      	ldr	r2, [r4, #0]
 8003fde:	68bb      	ldr	r3, [r7, #8]
 8003fe0:	0d1b      	lsrs	r3, r3, #20
 8003fe2:	f003 031f 	and.w	r3, r3, #31
 8003fe6:	2107      	movs	r1, #7
 8003fe8:	fa01 f303 	lsl.w	r3, r1, r3
 8003fec:	43db      	mvns	r3, r3
 8003fee:	401a      	ands	r2, r3
 8003ff0:	68bb      	ldr	r3, [r7, #8]
 8003ff2:	0d1b      	lsrs	r3, r3, #20
 8003ff4:	f003 031f 	and.w	r3, r3, #31
 8003ff8:	6879      	ldr	r1, [r7, #4]
 8003ffa:	fa01 f303 	lsl.w	r3, r1, r3
 8003ffe:	4313      	orrs	r3, r2
 8004000:	6023      	str	r3, [r4, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8004002:	bf00      	nop
 8004004:	3710      	adds	r7, #16
 8004006:	46bd      	mov	sp, r7
 8004008:	bc90      	pop	{r4, r7}
 800400a:	4770      	bx	lr

0800400c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 800400c:	b480      	push	{r7}
 800400e:	b085      	sub	sp, #20
 8004010:	af00      	add	r7, sp, #0
 8004012:	60f8      	str	r0, [r7, #12]
 8004014:	60b9      	str	r1, [r7, #8]
 8004016:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 800401e:	68bb      	ldr	r3, [r7, #8]
 8004020:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004024:	43db      	mvns	r3, r3
 8004026:	401a      	ands	r2, r3
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	f003 0318 	and.w	r3, r3, #24
 800402e:	4908      	ldr	r1, [pc, #32]	; (8004050 <LL_ADC_SetChannelSingleDiff+0x44>)
 8004030:	40d9      	lsrs	r1, r3
 8004032:	68bb      	ldr	r3, [r7, #8]
 8004034:	400b      	ands	r3, r1
 8004036:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800403a:	431a      	orrs	r2, r3
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8004042:	bf00      	nop
 8004044:	3714      	adds	r7, #20
 8004046:	46bd      	mov	sp, r7
 8004048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800404c:	4770      	bx	lr
 800404e:	bf00      	nop
 8004050:	0007ffff 	.word	0x0007ffff

08004054 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8004054:	b480      	push	{r7}
 8004056:	b083      	sub	sp, #12
 8004058:	af00      	add	r7, sp, #0
 800405a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	689b      	ldr	r3, [r3, #8]
 8004060:	f003 031f 	and.w	r3, r3, #31
}
 8004064:	4618      	mov	r0, r3
 8004066:	370c      	adds	r7, #12
 8004068:	46bd      	mov	sp, r7
 800406a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800406e:	4770      	bx	lr

08004070 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8004070:	b480      	push	{r7}
 8004072:	b083      	sub	sp, #12
 8004074:	af00      	add	r7, sp, #0
 8004076:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	689b      	ldr	r3, [r3, #8]
 800407c:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 8004080:	4618      	mov	r0, r3
 8004082:	370c      	adds	r7, #12
 8004084:	46bd      	mov	sp, r7
 8004086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800408a:	4770      	bx	lr

0800408c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 800408c:	b480      	push	{r7}
 800408e:	b083      	sub	sp, #12
 8004090:	af00      	add	r7, sp, #0
 8004092:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	689b      	ldr	r3, [r3, #8]
 8004098:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 800409c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80040a0:	687a      	ldr	r2, [r7, #4]
 80040a2:	6093      	str	r3, [r2, #8]
}
 80040a4:	bf00      	nop
 80040a6:	370c      	adds	r7, #12
 80040a8:	46bd      	mov	sp, r7
 80040aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ae:	4770      	bx	lr

080040b0 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 80040b0:	b480      	push	{r7}
 80040b2:	b083      	sub	sp, #12
 80040b4:	af00      	add	r7, sp, #0
 80040b6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	689b      	ldr	r3, [r3, #8]
 80040bc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80040c0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80040c4:	d101      	bne.n	80040ca <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80040c6:	2301      	movs	r3, #1
 80040c8:	e000      	b.n	80040cc <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80040ca:	2300      	movs	r3, #0
}
 80040cc:	4618      	mov	r0, r3
 80040ce:	370c      	adds	r7, #12
 80040d0:	46bd      	mov	sp, r7
 80040d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040d6:	4770      	bx	lr

080040d8 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80040d8:	b480      	push	{r7}
 80040da:	b083      	sub	sp, #12
 80040dc:	af00      	add	r7, sp, #0
 80040de:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	689b      	ldr	r3, [r3, #8]
 80040e4:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 80040e8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80040ec:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80040f4:	bf00      	nop
 80040f6:	370c      	adds	r7, #12
 80040f8:	46bd      	mov	sp, r7
 80040fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040fe:	4770      	bx	lr

08004100 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8004100:	b480      	push	{r7}
 8004102:	b083      	sub	sp, #12
 8004104:	af00      	add	r7, sp, #0
 8004106:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	689b      	ldr	r3, [r3, #8]
 800410c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004110:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004114:	d101      	bne.n	800411a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8004116:	2301      	movs	r3, #1
 8004118:	e000      	b.n	800411c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800411a:	2300      	movs	r3, #0
}
 800411c:	4618      	mov	r0, r3
 800411e:	370c      	adds	r7, #12
 8004120:	46bd      	mov	sp, r7
 8004122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004126:	4770      	bx	lr

08004128 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8004128:	b480      	push	{r7}
 800412a:	b083      	sub	sp, #12
 800412c:	af00      	add	r7, sp, #0
 800412e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	689b      	ldr	r3, [r3, #8]
 8004134:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004138:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800413c:	f043 0201 	orr.w	r2, r3, #1
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8004144:	bf00      	nop
 8004146:	370c      	adds	r7, #12
 8004148:	46bd      	mov	sp, r7
 800414a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800414e:	4770      	bx	lr

08004150 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8004150:	b480      	push	{r7}
 8004152:	b083      	sub	sp, #12
 8004154:	af00      	add	r7, sp, #0
 8004156:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	689b      	ldr	r3, [r3, #8]
 800415c:	f003 0301 	and.w	r3, r3, #1
 8004160:	2b01      	cmp	r3, #1
 8004162:	d101      	bne.n	8004168 <LL_ADC_IsEnabled+0x18>
 8004164:	2301      	movs	r3, #1
 8004166:	e000      	b.n	800416a <LL_ADC_IsEnabled+0x1a>
 8004168:	2300      	movs	r3, #0
}
 800416a:	4618      	mov	r0, r3
 800416c:	370c      	adds	r7, #12
 800416e:	46bd      	mov	sp, r7
 8004170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004174:	4770      	bx	lr

08004176 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8004176:	b480      	push	{r7}
 8004178:	b083      	sub	sp, #12
 800417a:	af00      	add	r7, sp, #0
 800417c:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	689b      	ldr	r3, [r3, #8]
 8004182:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004186:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800418a:	f043 0204 	orr.w	r2, r3, #4
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8004192:	bf00      	nop
 8004194:	370c      	adds	r7, #12
 8004196:	46bd      	mov	sp, r7
 8004198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800419c:	4770      	bx	lr

0800419e <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 800419e:	b480      	push	{r7}
 80041a0:	b083      	sub	sp, #12
 80041a2:	af00      	add	r7, sp, #0
 80041a4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	689b      	ldr	r3, [r3, #8]
 80041aa:	f003 0304 	and.w	r3, r3, #4
 80041ae:	2b04      	cmp	r3, #4
 80041b0:	d101      	bne.n	80041b6 <LL_ADC_REG_IsConversionOngoing+0x18>
 80041b2:	2301      	movs	r3, #1
 80041b4:	e000      	b.n	80041b8 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80041b6:	2300      	movs	r3, #0
}
 80041b8:	4618      	mov	r0, r3
 80041ba:	370c      	adds	r7, #12
 80041bc:	46bd      	mov	sp, r7
 80041be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041c2:	4770      	bx	lr

080041c4 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80041c4:	b480      	push	{r7}
 80041c6:	b083      	sub	sp, #12
 80041c8:	af00      	add	r7, sp, #0
 80041ca:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	689b      	ldr	r3, [r3, #8]
 80041d0:	f003 0308 	and.w	r3, r3, #8
 80041d4:	2b08      	cmp	r3, #8
 80041d6:	d101      	bne.n	80041dc <LL_ADC_INJ_IsConversionOngoing+0x18>
 80041d8:	2301      	movs	r3, #1
 80041da:	e000      	b.n	80041de <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80041dc:	2300      	movs	r3, #0
}
 80041de:	4618      	mov	r0, r3
 80041e0:	370c      	adds	r7, #12
 80041e2:	46bd      	mov	sp, r7
 80041e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041e8:	4770      	bx	lr
	...

080041ec <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80041ec:	b590      	push	{r4, r7, lr}
 80041ee:	b089      	sub	sp, #36	; 0x24
 80041f0:	af00      	add	r7, sp, #0
 80041f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80041f4:	2300      	movs	r3, #0
 80041f6:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80041f8:	2300      	movs	r3, #0
 80041fa:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d101      	bne.n	8004206 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8004202:	2301      	movs	r3, #1
 8004204:	e134      	b.n	8004470 <HAL_ADC_Init+0x284>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	691b      	ldr	r3, [r3, #16]
 800420a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004210:	2b00      	cmp	r3, #0
 8004212:	d109      	bne.n	8004228 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004214:	6878      	ldr	r0, [r7, #4]
 8004216:	f7fe fb19 	bl	800284c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	2200      	movs	r2, #0
 800421e:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	2200      	movs	r2, #0
 8004224:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	4618      	mov	r0, r3
 800422e:	f7ff ff3f 	bl	80040b0 <LL_ADC_IsDeepPowerDownEnabled>
 8004232:	4603      	mov	r3, r0
 8004234:	2b00      	cmp	r3, #0
 8004236:	d004      	beq.n	8004242 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	4618      	mov	r0, r3
 800423e:	f7ff ff25 	bl	800408c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	4618      	mov	r0, r3
 8004248:	f7ff ff5a 	bl	8004100 <LL_ADC_IsInternalRegulatorEnabled>
 800424c:	4603      	mov	r3, r0
 800424e:	2b00      	cmp	r3, #0
 8004250:	d113      	bne.n	800427a <HAL_ADC_Init+0x8e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	4618      	mov	r0, r3
 8004258:	f7ff ff3e 	bl	80040d8 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 800425c:	4b86      	ldr	r3, [pc, #536]	; (8004478 <HAL_ADC_Init+0x28c>)
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	099b      	lsrs	r3, r3, #6
 8004262:	4a86      	ldr	r2, [pc, #536]	; (800447c <HAL_ADC_Init+0x290>)
 8004264:	fba2 2303 	umull	r2, r3, r2, r3
 8004268:	099b      	lsrs	r3, r3, #6
 800426a:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800426c:	e002      	b.n	8004274 <HAL_ADC_Init+0x88>
    {
      wait_loop_index--;
 800426e:	68bb      	ldr	r3, [r7, #8]
 8004270:	3b01      	subs	r3, #1
 8004272:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8004274:	68bb      	ldr	r3, [r7, #8]
 8004276:	2b00      	cmp	r3, #0
 8004278:	d1f9      	bne.n	800426e <HAL_ADC_Init+0x82>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	4618      	mov	r0, r3
 8004280:	f7ff ff3e 	bl	8004100 <LL_ADC_IsInternalRegulatorEnabled>
 8004284:	4603      	mov	r3, r0
 8004286:	2b00      	cmp	r3, #0
 8004288:	d10d      	bne.n	80042a6 <HAL_ADC_Init+0xba>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800428e:	f043 0210 	orr.w	r2, r3, #16
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800429a:	f043 0201 	orr.w	r2, r3, #1
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 80042a2:	2301      	movs	r3, #1
 80042a4:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	4618      	mov	r0, r3
 80042ac:	f7ff ff77 	bl	800419e <LL_ADC_REG_IsConversionOngoing>
 80042b0:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80042b6:	f003 0310 	and.w	r3, r3, #16
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	f040 80cf 	bne.w	800445e <HAL_ADC_Init+0x272>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80042c0:	697b      	ldr	r3, [r7, #20]
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	f040 80cb 	bne.w	800445e <HAL_ADC_Init+0x272>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80042cc:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80042d0:	f043 0202 	orr.w	r2, r3, #2
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	4618      	mov	r0, r3
 80042de:	f7ff ff37 	bl	8004150 <LL_ADC_IsEnabled>
 80042e2:	4603      	mov	r3, r0
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d115      	bne.n	8004314 <HAL_ADC_Init+0x128>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80042e8:	4865      	ldr	r0, [pc, #404]	; (8004480 <HAL_ADC_Init+0x294>)
 80042ea:	f7ff ff31 	bl	8004150 <LL_ADC_IsEnabled>
 80042ee:	4604      	mov	r4, r0
 80042f0:	4864      	ldr	r0, [pc, #400]	; (8004484 <HAL_ADC_Init+0x298>)
 80042f2:	f7ff ff2d 	bl	8004150 <LL_ADC_IsEnabled>
 80042f6:	4603      	mov	r3, r0
 80042f8:	431c      	orrs	r4, r3
 80042fa:	4863      	ldr	r0, [pc, #396]	; (8004488 <HAL_ADC_Init+0x29c>)
 80042fc:	f7ff ff28 	bl	8004150 <LL_ADC_IsEnabled>
 8004300:	4603      	mov	r3, r0
 8004302:	4323      	orrs	r3, r4
 8004304:	2b00      	cmp	r3, #0
 8004306:	d105      	bne.n	8004314 <HAL_ADC_Init+0x128>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	685b      	ldr	r3, [r3, #4]
 800430c:	4619      	mov	r1, r3
 800430e:	485f      	ldr	r0, [pc, #380]	; (800448c <HAL_ADC_Init+0x2a0>)
 8004310:	f7ff fd96 	bl	8003e40 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	7e5b      	ldrb	r3, [r3, #25]
 8004318:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800431e:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8004324:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 800432a:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004332:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004334:	4313      	orrs	r3, r2
 8004336:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800433e:	2b01      	cmp	r3, #1
 8004340:	d106      	bne.n	8004350 <HAL_ADC_Init+0x164>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004346:	3b01      	subs	r3, #1
 8004348:	045b      	lsls	r3, r3, #17
 800434a:	69ba      	ldr	r2, [r7, #24]
 800434c:	4313      	orrs	r3, r2
 800434e:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004354:	2b00      	cmp	r3, #0
 8004356:	d009      	beq.n	800436c <HAL_ADC_Init+0x180>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800435c:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004364:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004366:	69ba      	ldr	r2, [r7, #24]
 8004368:	4313      	orrs	r3, r2
 800436a:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	68da      	ldr	r2, [r3, #12]
 8004372:	4b47      	ldr	r3, [pc, #284]	; (8004490 <HAL_ADC_Init+0x2a4>)
 8004374:	4013      	ands	r3, r2
 8004376:	687a      	ldr	r2, [r7, #4]
 8004378:	6812      	ldr	r2, [r2, #0]
 800437a:	69b9      	ldr	r1, [r7, #24]
 800437c:	430b      	orrs	r3, r1
 800437e:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	4618      	mov	r0, r3
 8004386:	f7ff ff0a 	bl	800419e <LL_ADC_REG_IsConversionOngoing>
 800438a:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	4618      	mov	r0, r3
 8004392:	f7ff ff17 	bl	80041c4 <LL_ADC_INJ_IsConversionOngoing>
 8004396:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004398:	693b      	ldr	r3, [r7, #16]
 800439a:	2b00      	cmp	r3, #0
 800439c:	d13d      	bne.n	800441a <HAL_ADC_Init+0x22e>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d13a      	bne.n	800441a <HAL_ADC_Init+0x22e>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80043a8:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80043b0:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80043b2:	4313      	orrs	r3, r2
 80043b4:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	68db      	ldr	r3, [r3, #12]
 80043bc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80043c0:	f023 0302 	bic.w	r3, r3, #2
 80043c4:	687a      	ldr	r2, [r7, #4]
 80043c6:	6812      	ldr	r2, [r2, #0]
 80043c8:	69b9      	ldr	r1, [r7, #24]
 80043ca:	430b      	orrs	r3, r1
 80043cc:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80043d4:	2b01      	cmp	r3, #1
 80043d6:	d118      	bne.n	800440a <HAL_ADC_Init+0x21e>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	691b      	ldr	r3, [r3, #16]
 80043de:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80043e2:	f023 0304 	bic.w	r3, r3, #4
 80043e6:	687a      	ldr	r2, [r7, #4]
 80043e8:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 80043ea:	687a      	ldr	r2, [r7, #4]
 80043ec:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80043ee:	4311      	orrs	r1, r2
 80043f0:	687a      	ldr	r2, [r7, #4]
 80043f2:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80043f4:	4311      	orrs	r1, r2
 80043f6:	687a      	ldr	r2, [r7, #4]
 80043f8:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80043fa:	430a      	orrs	r2, r1
 80043fc:	431a      	orrs	r2, r3
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	f042 0201 	orr.w	r2, r2, #1
 8004406:	611a      	str	r2, [r3, #16]
 8004408:	e007      	b.n	800441a <HAL_ADC_Init+0x22e>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	691a      	ldr	r2, [r3, #16]
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	f022 0201 	bic.w	r2, r2, #1
 8004418:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	691b      	ldr	r3, [r3, #16]
 800441e:	2b01      	cmp	r3, #1
 8004420:	d10c      	bne.n	800443c <HAL_ADC_Init+0x250>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004428:	f023 010f 	bic.w	r1, r3, #15
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	69db      	ldr	r3, [r3, #28]
 8004430:	1e5a      	subs	r2, r3, #1
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	430a      	orrs	r2, r1
 8004438:	631a      	str	r2, [r3, #48]	; 0x30
 800443a:	e007      	b.n	800444c <HAL_ADC_Init+0x260>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	f022 020f 	bic.w	r2, r2, #15
 800444a:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004450:	f023 0303 	bic.w	r3, r3, #3
 8004454:	f043 0201 	orr.w	r2, r3, #1
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	655a      	str	r2, [r3, #84]	; 0x54
 800445c:	e007      	b.n	800446e <HAL_ADC_Init+0x282>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004462:	f043 0210 	orr.w	r2, r3, #16
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 800446a:	2301      	movs	r3, #1
 800446c:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800446e:	7ffb      	ldrb	r3, [r7, #31]
}
 8004470:	4618      	mov	r0, r3
 8004472:	3724      	adds	r7, #36	; 0x24
 8004474:	46bd      	mov	sp, r7
 8004476:	bd90      	pop	{r4, r7, pc}
 8004478:	20000000 	.word	0x20000000
 800447c:	053e2d63 	.word	0x053e2d63
 8004480:	50040000 	.word	0x50040000
 8004484:	50040100 	.word	0x50040100
 8004488:	50040200 	.word	0x50040200
 800448c:	50040300 	.word	0x50040300
 8004490:	fff0c007 	.word	0xfff0c007

08004494 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8004494:	b580      	push	{r7, lr}
 8004496:	b086      	sub	sp, #24
 8004498:	af00      	add	r7, sp, #0
 800449a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800449c:	4857      	ldr	r0, [pc, #348]	; (80045fc <HAL_ADC_Start+0x168>)
 800449e:	f7ff fdd9 	bl	8004054 <LL_ADC_GetMultimode>
 80044a2:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	4618      	mov	r0, r3
 80044aa:	f7ff fe78 	bl	800419e <LL_ADC_REG_IsConversionOngoing>
 80044ae:	4603      	mov	r3, r0
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	f040 809c 	bne.w	80045ee <HAL_ADC_Start+0x15a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80044bc:	2b01      	cmp	r3, #1
 80044be:	d101      	bne.n	80044c4 <HAL_ADC_Start+0x30>
 80044c0:	2302      	movs	r3, #2
 80044c2:	e097      	b.n	80045f4 <HAL_ADC_Start+0x160>
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	2201      	movs	r2, #1
 80044c8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80044cc:	6878      	ldr	r0, [r7, #4]
 80044ce:	f000 fcdd 	bl	8004e8c <ADC_Enable>
 80044d2:	4603      	mov	r3, r0
 80044d4:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80044d6:	7dfb      	ldrb	r3, [r7, #23]
 80044d8:	2b00      	cmp	r3, #0
 80044da:	f040 8083 	bne.w	80045e4 <HAL_ADC_Start+0x150>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80044e2:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80044e6:	f023 0301 	bic.w	r3, r3, #1
 80044ea:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	655a      	str	r2, [r3, #84]	; 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	4a42      	ldr	r2, [pc, #264]	; (8004600 <HAL_ADC_Start+0x16c>)
 80044f8:	4293      	cmp	r3, r2
 80044fa:	d002      	beq.n	8004502 <HAL_ADC_Start+0x6e>
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	e000      	b.n	8004504 <HAL_ADC_Start+0x70>
 8004502:	4b40      	ldr	r3, [pc, #256]	; (8004604 <HAL_ADC_Start+0x170>)
 8004504:	687a      	ldr	r2, [r7, #4]
 8004506:	6812      	ldr	r2, [r2, #0]
 8004508:	4293      	cmp	r3, r2
 800450a:	d002      	beq.n	8004512 <HAL_ADC_Start+0x7e>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800450c:	693b      	ldr	r3, [r7, #16]
 800450e:	2b00      	cmp	r3, #0
 8004510:	d105      	bne.n	800451e <HAL_ADC_Start+0x8a>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004516:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	655a      	str	r2, [r3, #84]	; 0x54
      }
#endif

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004522:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004526:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800452a:	d106      	bne.n	800453a <HAL_ADC_Start+0xa6>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004530:	f023 0206 	bic.w	r2, r3, #6
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	659a      	str	r2, [r3, #88]	; 0x58
 8004538:	e002      	b.n	8004540 <HAL_ADC_Start+0xac>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	2200      	movs	r2, #0
 800453e:	659a      	str	r2, [r3, #88]	; 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	221c      	movs	r2, #28
 8004546:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	2200      	movs	r2, #0
 800454c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	4a2a      	ldr	r2, [pc, #168]	; (8004600 <HAL_ADC_Start+0x16c>)
 8004556:	4293      	cmp	r3, r2
 8004558:	d002      	beq.n	8004560 <HAL_ADC_Start+0xcc>
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	e000      	b.n	8004562 <HAL_ADC_Start+0xce>
 8004560:	4b28      	ldr	r3, [pc, #160]	; (8004604 <HAL_ADC_Start+0x170>)
 8004562:	687a      	ldr	r2, [r7, #4]
 8004564:	6812      	ldr	r2, [r2, #0]
 8004566:	4293      	cmp	r3, r2
 8004568:	d008      	beq.n	800457c <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800456a:	693b      	ldr	r3, [r7, #16]
 800456c:	2b00      	cmp	r3, #0
 800456e:	d005      	beq.n	800457c <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8004570:	693b      	ldr	r3, [r7, #16]
 8004572:	2b05      	cmp	r3, #5
 8004574:	d002      	beq.n	800457c <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8004576:	693b      	ldr	r3, [r7, #16]
 8004578:	2b09      	cmp	r3, #9
 800457a:	d114      	bne.n	80045a6 <HAL_ADC_Start+0x112>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	68db      	ldr	r3, [r3, #12]
 8004582:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004586:	2b00      	cmp	r3, #0
 8004588:	d007      	beq.n	800459a <HAL_ADC_Start+0x106>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800458e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8004592:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	655a      	str	r2, [r3, #84]	; 0x54
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	4618      	mov	r0, r3
 80045a0:	f7ff fde9 	bl	8004176 <LL_ADC_REG_StartConversion>
 80045a4:	e025      	b.n	80045f2 <HAL_ADC_Start+0x15e>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80045aa:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	655a      	str	r2, [r3, #84]	; 0x54
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	4a12      	ldr	r2, [pc, #72]	; (8004600 <HAL_ADC_Start+0x16c>)
 80045b8:	4293      	cmp	r3, r2
 80045ba:	d002      	beq.n	80045c2 <HAL_ADC_Start+0x12e>
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	e000      	b.n	80045c4 <HAL_ADC_Start+0x130>
 80045c2:	4b10      	ldr	r3, [pc, #64]	; (8004604 <HAL_ADC_Start+0x170>)
 80045c4:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	68db      	ldr	r3, [r3, #12]
 80045ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d00f      	beq.n	80045f2 <HAL_ADC_Start+0x15e>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80045d6:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80045da:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	655a      	str	r2, [r3, #84]	; 0x54
 80045e2:	e006      	b.n	80045f2 <HAL_ADC_Start+0x15e>
#endif
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	2200      	movs	r2, #0
 80045e8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 80045ec:	e001      	b.n	80045f2 <HAL_ADC_Start+0x15e>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80045ee:	2302      	movs	r3, #2
 80045f0:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80045f2:	7dfb      	ldrb	r3, [r7, #23]
}
 80045f4:	4618      	mov	r0, r3
 80045f6:	3718      	adds	r7, #24
 80045f8:	46bd      	mov	sp, r7
 80045fa:	bd80      	pop	{r7, pc}
 80045fc:	50040300 	.word	0x50040300
 8004600:	50040100 	.word	0x50040100
 8004604:	50040000 	.word	0x50040000

08004608 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8004608:	b580      	push	{r7, lr}
 800460a:	b088      	sub	sp, #32
 800460c:	af00      	add	r7, sp, #0
 800460e:	6078      	str	r0, [r7, #4]
 8004610:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004612:	4862      	ldr	r0, [pc, #392]	; (800479c <HAL_ADC_PollForConversion+0x194>)
 8004614:	f7ff fd1e 	bl	8004054 <LL_ADC_GetMultimode>
 8004618:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	695b      	ldr	r3, [r3, #20]
 800461e:	2b08      	cmp	r3, #8
 8004620:	d102      	bne.n	8004628 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8004622:	2308      	movs	r3, #8
 8004624:	61fb      	str	r3, [r7, #28]
 8004626:	e02a      	b.n	800467e <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004628:	697b      	ldr	r3, [r7, #20]
 800462a:	2b00      	cmp	r3, #0
 800462c:	d005      	beq.n	800463a <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800462e:	697b      	ldr	r3, [r7, #20]
 8004630:	2b05      	cmp	r3, #5
 8004632:	d002      	beq.n	800463a <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8004634:	697b      	ldr	r3, [r7, #20]
 8004636:	2b09      	cmp	r3, #9
 8004638:	d111      	bne.n	800465e <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	68db      	ldr	r3, [r3, #12]
 8004640:	f003 0301 	and.w	r3, r3, #1
 8004644:	2b00      	cmp	r3, #0
 8004646:	d007      	beq.n	8004658 <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800464c:	f043 0220 	orr.w	r2, r3, #32
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_ERROR;
 8004654:	2301      	movs	r3, #1
 8004656:	e09d      	b.n	8004794 <HAL_ADC_PollForConversion+0x18c>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8004658:	2304      	movs	r3, #4
 800465a:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 800465c:	e00f      	b.n	800467e <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 800465e:	484f      	ldr	r0, [pc, #316]	; (800479c <HAL_ADC_PollForConversion+0x194>)
 8004660:	f7ff fd06 	bl	8004070 <LL_ADC_GetMultiDMATransfer>
 8004664:	4603      	mov	r3, r0
 8004666:	2b00      	cmp	r3, #0
 8004668:	d007      	beq.n	800467a <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800466e:	f043 0220 	orr.w	r2, r3, #32
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_ERROR;
 8004676:	2301      	movs	r3, #1
 8004678:	e08c      	b.n	8004794 <HAL_ADC_PollForConversion+0x18c>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 800467a:	2304      	movs	r3, #4
 800467c:	61fb      	str	r3, [r7, #28]
    }
#endif
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 800467e:	f7ff fbb1 	bl	8003de4 <HAL_GetTick>
 8004682:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8004684:	e01a      	b.n	80046bc <HAL_ADC_PollForConversion+0xb4>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8004686:	683b      	ldr	r3, [r7, #0]
 8004688:	f1b3 3fff 	cmp.w	r3, #4294967295
 800468c:	d016      	beq.n	80046bc <HAL_ADC_PollForConversion+0xb4>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 800468e:	f7ff fba9 	bl	8003de4 <HAL_GetTick>
 8004692:	4602      	mov	r2, r0
 8004694:	693b      	ldr	r3, [r7, #16]
 8004696:	1ad3      	subs	r3, r2, r3
 8004698:	683a      	ldr	r2, [r7, #0]
 800469a:	429a      	cmp	r2, r3
 800469c:	d302      	bcc.n	80046a4 <HAL_ADC_PollForConversion+0x9c>
 800469e:	683b      	ldr	r3, [r7, #0]
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d10b      	bne.n	80046bc <HAL_ADC_PollForConversion+0xb4>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80046a8:	f043 0204 	orr.w	r2, r3, #4
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	655a      	str	r2, [r3, #84]	; 0x54

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	2200      	movs	r2, #0
 80046b4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80046b8:	2303      	movs	r3, #3
 80046ba:	e06b      	b.n	8004794 <HAL_ADC_PollForConversion+0x18c>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	681a      	ldr	r2, [r3, #0]
 80046c2:	69fb      	ldr	r3, [r7, #28]
 80046c4:	4013      	ands	r3, r2
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d0dd      	beq.n	8004686 <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80046ce:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	655a      	str	r2, [r3, #84]	; 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	4618      	mov	r0, r3
 80046dc:	f7ff fc32 	bl	8003f44 <LL_ADC_REG_IsTriggerSourceSWStart>
 80046e0:	4603      	mov	r3, r0
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d01c      	beq.n	8004720 <HAL_ADC_PollForConversion+0x118>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	7e5b      	ldrb	r3, [r3, #25]
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d118      	bne.n	8004720 <HAL_ADC_PollForConversion+0x118>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	f003 0308 	and.w	r3, r3, #8
 80046f8:	2b08      	cmp	r3, #8
 80046fa:	d111      	bne.n	8004720 <HAL_ADC_PollForConversion+0x118>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004700:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	655a      	str	r2, [r3, #84]	; 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800470c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004710:	2b00      	cmp	r3, #0
 8004712:	d105      	bne.n	8004720 <HAL_ADC_PollForConversion+0x118>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004718:	f043 0201 	orr.w	r2, r3, #1
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	655a      	str	r2, [r3, #84]	; 0x54

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	4a1e      	ldr	r2, [pc, #120]	; (80047a0 <HAL_ADC_PollForConversion+0x198>)
 8004726:	4293      	cmp	r3, r2
 8004728:	d002      	beq.n	8004730 <HAL_ADC_PollForConversion+0x128>
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	e000      	b.n	8004732 <HAL_ADC_PollForConversion+0x12a>
 8004730:	4b1c      	ldr	r3, [pc, #112]	; (80047a4 <HAL_ADC_PollForConversion+0x19c>)
 8004732:	687a      	ldr	r2, [r7, #4]
 8004734:	6812      	ldr	r2, [r2, #0]
 8004736:	4293      	cmp	r3, r2
 8004738:	d008      	beq.n	800474c <HAL_ADC_PollForConversion+0x144>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800473a:	697b      	ldr	r3, [r7, #20]
 800473c:	2b00      	cmp	r3, #0
 800473e:	d005      	beq.n	800474c <HAL_ADC_PollForConversion+0x144>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8004740:	697b      	ldr	r3, [r7, #20]
 8004742:	2b05      	cmp	r3, #5
 8004744:	d002      	beq.n	800474c <HAL_ADC_PollForConversion+0x144>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8004746:	697b      	ldr	r3, [r7, #20]
 8004748:	2b09      	cmp	r3, #9
 800474a:	d104      	bne.n	8004756 <HAL_ADC_PollForConversion+0x14e>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	68db      	ldr	r3, [r3, #12]
 8004752:	61bb      	str	r3, [r7, #24]
 8004754:	e00c      	b.n	8004770 <HAL_ADC_PollForConversion+0x168>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	4a11      	ldr	r2, [pc, #68]	; (80047a0 <HAL_ADC_PollForConversion+0x198>)
 800475c:	4293      	cmp	r3, r2
 800475e:	d002      	beq.n	8004766 <HAL_ADC_PollForConversion+0x15e>
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	e000      	b.n	8004768 <HAL_ADC_PollForConversion+0x160>
 8004766:	4b0f      	ldr	r3, [pc, #60]	; (80047a4 <HAL_ADC_PollForConversion+0x19c>)
 8004768:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	68db      	ldr	r3, [r3, #12]
 800476e:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8004770:	69fb      	ldr	r3, [r7, #28]
 8004772:	2b08      	cmp	r3, #8
 8004774:	d104      	bne.n	8004780 <HAL_ADC_PollForConversion+0x178>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	2208      	movs	r2, #8
 800477c:	601a      	str	r2, [r3, #0]
 800477e:	e008      	b.n	8004792 <HAL_ADC_PollForConversion+0x18a>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8004780:	69bb      	ldr	r3, [r7, #24]
 8004782:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004786:	2b00      	cmp	r3, #0
 8004788:	d103      	bne.n	8004792 <HAL_ADC_PollForConversion+0x18a>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	220c      	movs	r2, #12
 8004790:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8004792:	2300      	movs	r3, #0
}
 8004794:	4618      	mov	r0, r3
 8004796:	3720      	adds	r7, #32
 8004798:	46bd      	mov	sp, r7
 800479a:	bd80      	pop	{r7, pc}
 800479c:	50040300 	.word	0x50040300
 80047a0:	50040100 	.word	0x50040100
 80047a4:	50040000 	.word	0x50040000

080047a8 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 80047a8:	b480      	push	{r7}
 80047aa:	b083      	sub	sp, #12
 80047ac:	af00      	add	r7, sp, #0
 80047ae:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 80047b6:	4618      	mov	r0, r3
 80047b8:	370c      	adds	r7, #12
 80047ba:	46bd      	mov	sp, r7
 80047bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047c0:	4770      	bx	lr
	...

080047c4 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80047c4:	b580      	push	{r7, lr}
 80047c6:	b0a6      	sub	sp, #152	; 0x98
 80047c8:	af00      	add	r7, sp, #0
 80047ca:	6078      	str	r0, [r7, #4]
 80047cc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80047ce:	2300      	movs	r3, #0
 80047d0:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 80047d4:	2300      	movs	r3, #0
 80047d6:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80047de:	2b01      	cmp	r3, #1
 80047e0:	d101      	bne.n	80047e6 <HAL_ADC_ConfigChannel+0x22>
 80047e2:	2302      	movs	r3, #2
 80047e4:	e348      	b.n	8004e78 <HAL_ADC_ConfigChannel+0x6b4>
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	2201      	movs	r2, #1
 80047ea:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	4618      	mov	r0, r3
 80047f4:	f7ff fcd3 	bl	800419e <LL_ADC_REG_IsConversionOngoing>
 80047f8:	4603      	mov	r3, r0
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	f040 8329 	bne.w	8004e52 <HAL_ADC_ConfigChannel+0x68e>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 8004800:	683b      	ldr	r3, [r7, #0]
 8004802:	685b      	ldr	r3, [r3, #4]
 8004804:	2b05      	cmp	r3, #5
 8004806:	d824      	bhi.n	8004852 <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 8004808:	683b      	ldr	r3, [r7, #0]
 800480a:	685b      	ldr	r3, [r3, #4]
 800480c:	3b02      	subs	r3, #2
 800480e:	2b03      	cmp	r3, #3
 8004810:	d81b      	bhi.n	800484a <HAL_ADC_ConfigChannel+0x86>
 8004812:	a201      	add	r2, pc, #4	; (adr r2, 8004818 <HAL_ADC_ConfigChannel+0x54>)
 8004814:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004818:	08004829 	.word	0x08004829
 800481c:	08004831 	.word	0x08004831
 8004820:	08004839 	.word	0x08004839
 8004824:	08004841 	.word	0x08004841
      {
        case 2U: sConfig->Rank = ADC_REGULAR_RANK_2; break;
 8004828:	683b      	ldr	r3, [r7, #0]
 800482a:	220c      	movs	r2, #12
 800482c:	605a      	str	r2, [r3, #4]
 800482e:	e011      	b.n	8004854 <HAL_ADC_ConfigChannel+0x90>
        case 3U: sConfig->Rank = ADC_REGULAR_RANK_3; break;
 8004830:	683b      	ldr	r3, [r7, #0]
 8004832:	2212      	movs	r2, #18
 8004834:	605a      	str	r2, [r3, #4]
 8004836:	e00d      	b.n	8004854 <HAL_ADC_ConfigChannel+0x90>
        case 4U: sConfig->Rank = ADC_REGULAR_RANK_4; break;
 8004838:	683b      	ldr	r3, [r7, #0]
 800483a:	2218      	movs	r2, #24
 800483c:	605a      	str	r2, [r3, #4]
 800483e:	e009      	b.n	8004854 <HAL_ADC_ConfigChannel+0x90>
        case 5U: sConfig->Rank = ADC_REGULAR_RANK_5; break;
 8004840:	683b      	ldr	r3, [r7, #0]
 8004842:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004846:	605a      	str	r2, [r3, #4]
 8004848:	e004      	b.n	8004854 <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default: sConfig->Rank = ADC_REGULAR_RANK_1; break;
 800484a:	683b      	ldr	r3, [r7, #0]
 800484c:	2206      	movs	r2, #6
 800484e:	605a      	str	r2, [r3, #4]
 8004850:	e000      	b.n	8004854 <HAL_ADC_ConfigChannel+0x90>
      }
    }
 8004852:	bf00      	nop
    #endif
    
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	6818      	ldr	r0, [r3, #0]
 8004858:	683b      	ldr	r3, [r7, #0]
 800485a:	6859      	ldr	r1, [r3, #4]
 800485c:	683b      	ldr	r3, [r7, #0]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	461a      	mov	r2, r3
 8004862:	f7ff fb82 	bl	8003f6a <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	4618      	mov	r0, r3
 800486c:	f7ff fc97 	bl	800419e <LL_ADC_REG_IsConversionOngoing>
 8004870:	f8c7 0090 	str.w	r0, [r7, #144]	; 0x90
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	4618      	mov	r0, r3
 800487a:	f7ff fca3 	bl	80041c4 <LL_ADC_INJ_IsConversionOngoing>
 800487e:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004882:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004886:	2b00      	cmp	r3, #0
 8004888:	f040 8148 	bne.w	8004b1c <HAL_ADC_ConfigChannel+0x358>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800488c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004890:	2b00      	cmp	r3, #0
 8004892:	f040 8143 	bne.w	8004b1c <HAL_ADC_ConfigChannel+0x358>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	6818      	ldr	r0, [r3, #0]
 800489a:	683b      	ldr	r3, [r7, #0]
 800489c:	6819      	ldr	r1, [r3, #0]
 800489e:	683b      	ldr	r3, [r7, #0]
 80048a0:	689b      	ldr	r3, [r3, #8]
 80048a2:	461a      	mov	r2, r3
 80048a4:	f7ff fb8a 	bl	8003fbc <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80048a8:	683b      	ldr	r3, [r7, #0]
 80048aa:	695a      	ldr	r2, [r3, #20]
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	68db      	ldr	r3, [r3, #12]
 80048b2:	08db      	lsrs	r3, r3, #3
 80048b4:	f003 0303 	and.w	r3, r3, #3
 80048b8:	005b      	lsls	r3, r3, #1
 80048ba:	fa02 f303 	lsl.w	r3, r2, r3
 80048be:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80048c2:	683b      	ldr	r3, [r7, #0]
 80048c4:	691b      	ldr	r3, [r3, #16]
 80048c6:	2b04      	cmp	r3, #4
 80048c8:	d00a      	beq.n	80048e0 <HAL_ADC_ConfigChannel+0x11c>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	6818      	ldr	r0, [r3, #0]
 80048ce:	683b      	ldr	r3, [r7, #0]
 80048d0:	6919      	ldr	r1, [r3, #16]
 80048d2:	683b      	ldr	r3, [r7, #0]
 80048d4:	681a      	ldr	r2, [r3, #0]
 80048d6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80048da:	f7ff fae5 	bl	8003ea8 <LL_ADC_SetOffset>
 80048de:	e11d      	b.n	8004b1c <HAL_ADC_ConfigChannel+0x358>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	2100      	movs	r1, #0
 80048e6:	4618      	mov	r0, r3
 80048e8:	f7ff fb00 	bl	8003eec <LL_ADC_GetOffsetChannel>
 80048ec:	4603      	mov	r3, r0
 80048ee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d10a      	bne.n	800490c <HAL_ADC_ConfigChannel+0x148>
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	2100      	movs	r1, #0
 80048fc:	4618      	mov	r0, r3
 80048fe:	f7ff faf5 	bl	8003eec <LL_ADC_GetOffsetChannel>
 8004902:	4603      	mov	r3, r0
 8004904:	0e9b      	lsrs	r3, r3, #26
 8004906:	f003 021f 	and.w	r2, r3, #31
 800490a:	e012      	b.n	8004932 <HAL_ADC_ConfigChannel+0x16e>
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	2100      	movs	r1, #0
 8004912:	4618      	mov	r0, r3
 8004914:	f7ff faea 	bl	8003eec <LL_ADC_GetOffsetChannel>
 8004918:	4603      	mov	r3, r0
 800491a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800491e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8004922:	fa93 f3a3 	rbit	r3, r3
 8004926:	67fb      	str	r3, [r7, #124]	; 0x7c
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8004928:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800492a:	fab3 f383 	clz	r3, r3
 800492e:	b2db      	uxtb	r3, r3
 8004930:	461a      	mov	r2, r3
 8004932:	683b      	ldr	r3, [r7, #0]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800493a:	2b00      	cmp	r3, #0
 800493c:	d105      	bne.n	800494a <HAL_ADC_ConfigChannel+0x186>
 800493e:	683b      	ldr	r3, [r7, #0]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	0e9b      	lsrs	r3, r3, #26
 8004944:	f003 031f 	and.w	r3, r3, #31
 8004948:	e00a      	b.n	8004960 <HAL_ADC_ConfigChannel+0x19c>
 800494a:	683b      	ldr	r3, [r7, #0]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	67bb      	str	r3, [r7, #120]	; 0x78
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004950:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004952:	fa93 f3a3 	rbit	r3, r3
 8004956:	677b      	str	r3, [r7, #116]	; 0x74
  return result;
 8004958:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800495a:	fab3 f383 	clz	r3, r3
 800495e:	b2db      	uxtb	r3, r3
 8004960:	429a      	cmp	r2, r3
 8004962:	d106      	bne.n	8004972 <HAL_ADC_ConfigChannel+0x1ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	2200      	movs	r2, #0
 800496a:	2100      	movs	r1, #0
 800496c:	4618      	mov	r0, r3
 800496e:	f7ff fad1 	bl	8003f14 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	2101      	movs	r1, #1
 8004978:	4618      	mov	r0, r3
 800497a:	f7ff fab7 	bl	8003eec <LL_ADC_GetOffsetChannel>
 800497e:	4603      	mov	r3, r0
 8004980:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004984:	2b00      	cmp	r3, #0
 8004986:	d10a      	bne.n	800499e <HAL_ADC_ConfigChannel+0x1da>
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	2101      	movs	r1, #1
 800498e:	4618      	mov	r0, r3
 8004990:	f7ff faac 	bl	8003eec <LL_ADC_GetOffsetChannel>
 8004994:	4603      	mov	r3, r0
 8004996:	0e9b      	lsrs	r3, r3, #26
 8004998:	f003 021f 	and.w	r2, r3, #31
 800499c:	e010      	b.n	80049c0 <HAL_ADC_ConfigChannel+0x1fc>
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	2101      	movs	r1, #1
 80049a4:	4618      	mov	r0, r3
 80049a6:	f7ff faa1 	bl	8003eec <LL_ADC_GetOffsetChannel>
 80049aa:	4603      	mov	r3, r0
 80049ac:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80049ae:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80049b0:	fa93 f3a3 	rbit	r3, r3
 80049b4:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 80049b6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80049b8:	fab3 f383 	clz	r3, r3
 80049bc:	b2db      	uxtb	r3, r3
 80049be:	461a      	mov	r2, r3
 80049c0:	683b      	ldr	r3, [r7, #0]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d105      	bne.n	80049d8 <HAL_ADC_ConfigChannel+0x214>
 80049cc:	683b      	ldr	r3, [r7, #0]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	0e9b      	lsrs	r3, r3, #26
 80049d2:	f003 031f 	and.w	r3, r3, #31
 80049d6:	e00a      	b.n	80049ee <HAL_ADC_ConfigChannel+0x22a>
 80049d8:	683b      	ldr	r3, [r7, #0]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80049de:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80049e0:	fa93 f3a3 	rbit	r3, r3
 80049e4:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 80049e6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80049e8:	fab3 f383 	clz	r3, r3
 80049ec:	b2db      	uxtb	r3, r3
 80049ee:	429a      	cmp	r2, r3
 80049f0:	d106      	bne.n	8004a00 <HAL_ADC_ConfigChannel+0x23c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	2200      	movs	r2, #0
 80049f8:	2101      	movs	r1, #1
 80049fa:	4618      	mov	r0, r3
 80049fc:	f7ff fa8a 	bl	8003f14 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	2102      	movs	r1, #2
 8004a06:	4618      	mov	r0, r3
 8004a08:	f7ff fa70 	bl	8003eec <LL_ADC_GetOffsetChannel>
 8004a0c:	4603      	mov	r3, r0
 8004a0e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d10a      	bne.n	8004a2c <HAL_ADC_ConfigChannel+0x268>
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	2102      	movs	r1, #2
 8004a1c:	4618      	mov	r0, r3
 8004a1e:	f7ff fa65 	bl	8003eec <LL_ADC_GetOffsetChannel>
 8004a22:	4603      	mov	r3, r0
 8004a24:	0e9b      	lsrs	r3, r3, #26
 8004a26:	f003 021f 	and.w	r2, r3, #31
 8004a2a:	e010      	b.n	8004a4e <HAL_ADC_ConfigChannel+0x28a>
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	2102      	movs	r1, #2
 8004a32:	4618      	mov	r0, r3
 8004a34:	f7ff fa5a 	bl	8003eec <LL_ADC_GetOffsetChannel>
 8004a38:	4603      	mov	r3, r0
 8004a3a:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a3c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004a3e:	fa93 f3a3 	rbit	r3, r3
 8004a42:	65fb      	str	r3, [r7, #92]	; 0x5c
  return result;
 8004a44:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004a46:	fab3 f383 	clz	r3, r3
 8004a4a:	b2db      	uxtb	r3, r3
 8004a4c:	461a      	mov	r2, r3
 8004a4e:	683b      	ldr	r3, [r7, #0]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d105      	bne.n	8004a66 <HAL_ADC_ConfigChannel+0x2a2>
 8004a5a:	683b      	ldr	r3, [r7, #0]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	0e9b      	lsrs	r3, r3, #26
 8004a60:	f003 031f 	and.w	r3, r3, #31
 8004a64:	e00a      	b.n	8004a7c <HAL_ADC_ConfigChannel+0x2b8>
 8004a66:	683b      	ldr	r3, [r7, #0]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a6c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004a6e:	fa93 f3a3 	rbit	r3, r3
 8004a72:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 8004a74:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004a76:	fab3 f383 	clz	r3, r3
 8004a7a:	b2db      	uxtb	r3, r3
 8004a7c:	429a      	cmp	r2, r3
 8004a7e:	d106      	bne.n	8004a8e <HAL_ADC_ConfigChannel+0x2ca>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	2200      	movs	r2, #0
 8004a86:	2102      	movs	r1, #2
 8004a88:	4618      	mov	r0, r3
 8004a8a:	f7ff fa43 	bl	8003f14 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	2103      	movs	r1, #3
 8004a94:	4618      	mov	r0, r3
 8004a96:	f7ff fa29 	bl	8003eec <LL_ADC_GetOffsetChannel>
 8004a9a:	4603      	mov	r3, r0
 8004a9c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d10a      	bne.n	8004aba <HAL_ADC_ConfigChannel+0x2f6>
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	2103      	movs	r1, #3
 8004aaa:	4618      	mov	r0, r3
 8004aac:	f7ff fa1e 	bl	8003eec <LL_ADC_GetOffsetChannel>
 8004ab0:	4603      	mov	r3, r0
 8004ab2:	0e9b      	lsrs	r3, r3, #26
 8004ab4:	f003 021f 	and.w	r2, r3, #31
 8004ab8:	e010      	b.n	8004adc <HAL_ADC_ConfigChannel+0x318>
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	2103      	movs	r1, #3
 8004ac0:	4618      	mov	r0, r3
 8004ac2:	f7ff fa13 	bl	8003eec <LL_ADC_GetOffsetChannel>
 8004ac6:	4603      	mov	r3, r0
 8004ac8:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004aca:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004acc:	fa93 f3a3 	rbit	r3, r3
 8004ad0:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8004ad2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004ad4:	fab3 f383 	clz	r3, r3
 8004ad8:	b2db      	uxtb	r3, r3
 8004ada:	461a      	mov	r2, r3
 8004adc:	683b      	ldr	r3, [r7, #0]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d105      	bne.n	8004af4 <HAL_ADC_ConfigChannel+0x330>
 8004ae8:	683b      	ldr	r3, [r7, #0]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	0e9b      	lsrs	r3, r3, #26
 8004aee:	f003 031f 	and.w	r3, r3, #31
 8004af2:	e00a      	b.n	8004b0a <HAL_ADC_ConfigChannel+0x346>
 8004af4:	683b      	ldr	r3, [r7, #0]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004afa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004afc:	fa93 f3a3 	rbit	r3, r3
 8004b00:	647b      	str	r3, [r7, #68]	; 0x44
  return result;
 8004b02:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004b04:	fab3 f383 	clz	r3, r3
 8004b08:	b2db      	uxtb	r3, r3
 8004b0a:	429a      	cmp	r2, r3
 8004b0c:	d106      	bne.n	8004b1c <HAL_ADC_ConfigChannel+0x358>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	2200      	movs	r2, #0
 8004b14:	2103      	movs	r1, #3
 8004b16:	4618      	mov	r0, r3
 8004b18:	f7ff f9fc 	bl	8003f14 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	4618      	mov	r0, r3
 8004b22:	f7ff fb15 	bl	8004150 <LL_ADC_IsEnabled>
 8004b26:	4603      	mov	r3, r0
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	f040 810c 	bne.w	8004d46 <HAL_ADC_ConfigChannel+0x582>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	6818      	ldr	r0, [r3, #0]
 8004b32:	683b      	ldr	r3, [r7, #0]
 8004b34:	6819      	ldr	r1, [r3, #0]
 8004b36:	683b      	ldr	r3, [r7, #0]
 8004b38:	68db      	ldr	r3, [r3, #12]
 8004b3a:	461a      	mov	r2, r3
 8004b3c:	f7ff fa66 	bl	800400c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8004b40:	683b      	ldr	r3, [r7, #0]
 8004b42:	68db      	ldr	r3, [r3, #12]
 8004b44:	4aad      	ldr	r2, [pc, #692]	; (8004dfc <HAL_ADC_ConfigChannel+0x638>)
 8004b46:	4293      	cmp	r3, r2
 8004b48:	f040 80fd 	bne.w	8004d46 <HAL_ADC_ConfigChannel+0x582>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004b50:	683b      	ldr	r3, [r7, #0]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d10b      	bne.n	8004b74 <HAL_ADC_ConfigChannel+0x3b0>
 8004b5c:	683b      	ldr	r3, [r7, #0]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	0e9b      	lsrs	r3, r3, #26
 8004b62:	3301      	adds	r3, #1
 8004b64:	f003 031f 	and.w	r3, r3, #31
 8004b68:	2b09      	cmp	r3, #9
 8004b6a:	bf94      	ite	ls
 8004b6c:	2301      	movls	r3, #1
 8004b6e:	2300      	movhi	r3, #0
 8004b70:	b2db      	uxtb	r3, r3
 8004b72:	e012      	b.n	8004b9a <HAL_ADC_ConfigChannel+0x3d6>
 8004b74:	683b      	ldr	r3, [r7, #0]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b7a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004b7c:	fa93 f3a3 	rbit	r3, r3
 8004b80:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 8004b82:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004b84:	fab3 f383 	clz	r3, r3
 8004b88:	b2db      	uxtb	r3, r3
 8004b8a:	3301      	adds	r3, #1
 8004b8c:	f003 031f 	and.w	r3, r3, #31
 8004b90:	2b09      	cmp	r3, #9
 8004b92:	bf94      	ite	ls
 8004b94:	2301      	movls	r3, #1
 8004b96:	2300      	movhi	r3, #0
 8004b98:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d064      	beq.n	8004c68 <HAL_ADC_ConfigChannel+0x4a4>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004b9e:	683b      	ldr	r3, [r7, #0]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d107      	bne.n	8004bba <HAL_ADC_ConfigChannel+0x3f6>
 8004baa:	683b      	ldr	r3, [r7, #0]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	0e9b      	lsrs	r3, r3, #26
 8004bb0:	3301      	adds	r3, #1
 8004bb2:	069b      	lsls	r3, r3, #26
 8004bb4:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004bb8:	e00e      	b.n	8004bd8 <HAL_ADC_ConfigChannel+0x414>
 8004bba:	683b      	ldr	r3, [r7, #0]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004bc0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004bc2:	fa93 f3a3 	rbit	r3, r3
 8004bc6:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8004bc8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004bca:	fab3 f383 	clz	r3, r3
 8004bce:	b2db      	uxtb	r3, r3
 8004bd0:	3301      	adds	r3, #1
 8004bd2:	069b      	lsls	r3, r3, #26
 8004bd4:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004bd8:	683b      	ldr	r3, [r7, #0]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d109      	bne.n	8004bf8 <HAL_ADC_ConfigChannel+0x434>
 8004be4:	683b      	ldr	r3, [r7, #0]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	0e9b      	lsrs	r3, r3, #26
 8004bea:	3301      	adds	r3, #1
 8004bec:	f003 031f 	and.w	r3, r3, #31
 8004bf0:	2101      	movs	r1, #1
 8004bf2:	fa01 f303 	lsl.w	r3, r1, r3
 8004bf6:	e010      	b.n	8004c1a <HAL_ADC_ConfigChannel+0x456>
 8004bf8:	683b      	ldr	r3, [r7, #0]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004bfe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c00:	fa93 f3a3 	rbit	r3, r3
 8004c04:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8004c06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c08:	fab3 f383 	clz	r3, r3
 8004c0c:	b2db      	uxtb	r3, r3
 8004c0e:	3301      	adds	r3, #1
 8004c10:	f003 031f 	and.w	r3, r3, #31
 8004c14:	2101      	movs	r1, #1
 8004c16:	fa01 f303 	lsl.w	r3, r1, r3
 8004c1a:	ea42 0103 	orr.w	r1, r2, r3
 8004c1e:	683b      	ldr	r3, [r7, #0]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d10a      	bne.n	8004c40 <HAL_ADC_ConfigChannel+0x47c>
 8004c2a:	683b      	ldr	r3, [r7, #0]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	0e9b      	lsrs	r3, r3, #26
 8004c30:	3301      	adds	r3, #1
 8004c32:	f003 021f 	and.w	r2, r3, #31
 8004c36:	4613      	mov	r3, r2
 8004c38:	005b      	lsls	r3, r3, #1
 8004c3a:	4413      	add	r3, r2
 8004c3c:	051b      	lsls	r3, r3, #20
 8004c3e:	e011      	b.n	8004c64 <HAL_ADC_ConfigChannel+0x4a0>
 8004c40:	683b      	ldr	r3, [r7, #0]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c48:	fa93 f3a3 	rbit	r3, r3
 8004c4c:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 8004c4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c50:	fab3 f383 	clz	r3, r3
 8004c54:	b2db      	uxtb	r3, r3
 8004c56:	3301      	adds	r3, #1
 8004c58:	f003 021f 	and.w	r2, r3, #31
 8004c5c:	4613      	mov	r3, r2
 8004c5e:	005b      	lsls	r3, r3, #1
 8004c60:	4413      	add	r3, r2
 8004c62:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004c64:	430b      	orrs	r3, r1
 8004c66:	e069      	b.n	8004d3c <HAL_ADC_ConfigChannel+0x578>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004c68:	683b      	ldr	r3, [r7, #0]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d107      	bne.n	8004c84 <HAL_ADC_ConfigChannel+0x4c0>
 8004c74:	683b      	ldr	r3, [r7, #0]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	0e9b      	lsrs	r3, r3, #26
 8004c7a:	3301      	adds	r3, #1
 8004c7c:	069b      	lsls	r3, r3, #26
 8004c7e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004c82:	e00e      	b.n	8004ca2 <HAL_ADC_ConfigChannel+0x4de>
 8004c84:	683b      	ldr	r3, [r7, #0]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c8a:	6a3b      	ldr	r3, [r7, #32]
 8004c8c:	fa93 f3a3 	rbit	r3, r3
 8004c90:	61fb      	str	r3, [r7, #28]
  return result;
 8004c92:	69fb      	ldr	r3, [r7, #28]
 8004c94:	fab3 f383 	clz	r3, r3
 8004c98:	b2db      	uxtb	r3, r3
 8004c9a:	3301      	adds	r3, #1
 8004c9c:	069b      	lsls	r3, r3, #26
 8004c9e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004ca2:	683b      	ldr	r3, [r7, #0]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d109      	bne.n	8004cc2 <HAL_ADC_ConfigChannel+0x4fe>
 8004cae:	683b      	ldr	r3, [r7, #0]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	0e9b      	lsrs	r3, r3, #26
 8004cb4:	3301      	adds	r3, #1
 8004cb6:	f003 031f 	and.w	r3, r3, #31
 8004cba:	2101      	movs	r1, #1
 8004cbc:	fa01 f303 	lsl.w	r3, r1, r3
 8004cc0:	e010      	b.n	8004ce4 <HAL_ADC_ConfigChannel+0x520>
 8004cc2:	683b      	ldr	r3, [r7, #0]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004cc8:	69bb      	ldr	r3, [r7, #24]
 8004cca:	fa93 f3a3 	rbit	r3, r3
 8004cce:	617b      	str	r3, [r7, #20]
  return result;
 8004cd0:	697b      	ldr	r3, [r7, #20]
 8004cd2:	fab3 f383 	clz	r3, r3
 8004cd6:	b2db      	uxtb	r3, r3
 8004cd8:	3301      	adds	r3, #1
 8004cda:	f003 031f 	and.w	r3, r3, #31
 8004cde:	2101      	movs	r1, #1
 8004ce0:	fa01 f303 	lsl.w	r3, r1, r3
 8004ce4:	ea42 0103 	orr.w	r1, r2, r3
 8004ce8:	683b      	ldr	r3, [r7, #0]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d10d      	bne.n	8004d10 <HAL_ADC_ConfigChannel+0x54c>
 8004cf4:	683b      	ldr	r3, [r7, #0]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	0e9b      	lsrs	r3, r3, #26
 8004cfa:	3301      	adds	r3, #1
 8004cfc:	f003 021f 	and.w	r2, r3, #31
 8004d00:	4613      	mov	r3, r2
 8004d02:	005b      	lsls	r3, r3, #1
 8004d04:	4413      	add	r3, r2
 8004d06:	3b1e      	subs	r3, #30
 8004d08:	051b      	lsls	r3, r3, #20
 8004d0a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004d0e:	e014      	b.n	8004d3a <HAL_ADC_ConfigChannel+0x576>
 8004d10:	683b      	ldr	r3, [r7, #0]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d16:	693b      	ldr	r3, [r7, #16]
 8004d18:	fa93 f3a3 	rbit	r3, r3
 8004d1c:	60fb      	str	r3, [r7, #12]
  return result;
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	fab3 f383 	clz	r3, r3
 8004d24:	b2db      	uxtb	r3, r3
 8004d26:	3301      	adds	r3, #1
 8004d28:	f003 021f 	and.w	r2, r3, #31
 8004d2c:	4613      	mov	r3, r2
 8004d2e:	005b      	lsls	r3, r3, #1
 8004d30:	4413      	add	r3, r2
 8004d32:	3b1e      	subs	r3, #30
 8004d34:	051b      	lsls	r3, r3, #20
 8004d36:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004d3a:	430b      	orrs	r3, r1
 8004d3c:	683a      	ldr	r2, [r7, #0]
 8004d3e:	6892      	ldr	r2, [r2, #8]
 8004d40:	4619      	mov	r1, r3
 8004d42:	f7ff f93b 	bl	8003fbc <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8004d46:	683b      	ldr	r3, [r7, #0]
 8004d48:	681a      	ldr	r2, [r3, #0]
 8004d4a:	4b2d      	ldr	r3, [pc, #180]	; (8004e00 <HAL_ADC_ConfigChannel+0x63c>)
 8004d4c:	4013      	ands	r3, r2
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	f000 808c 	beq.w	8004e6c <HAL_ADC_ConfigChannel+0x6a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004d54:	482b      	ldr	r0, [pc, #172]	; (8004e04 <HAL_ADC_ConfigChannel+0x640>)
 8004d56:	f7ff f899 	bl	8003e8c <LL_ADC_GetCommonPathInternalCh>
 8004d5a:	f8c7 0084 	str.w	r0, [r7, #132]	; 0x84

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004d5e:	683b      	ldr	r3, [r7, #0]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	4a29      	ldr	r2, [pc, #164]	; (8004e08 <HAL_ADC_ConfigChannel+0x644>)
 8004d64:	4293      	cmp	r3, r2
 8004d66:	d12b      	bne.n	8004dc0 <HAL_ADC_ConfigChannel+0x5fc>
 8004d68:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004d6c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d125      	bne.n	8004dc0 <HAL_ADC_ConfigChannel+0x5fc>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	4a24      	ldr	r2, [pc, #144]	; (8004e0c <HAL_ADC_ConfigChannel+0x648>)
 8004d7a:	4293      	cmp	r3, r2
 8004d7c:	d004      	beq.n	8004d88 <HAL_ADC_ConfigChannel+0x5c4>
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	4a23      	ldr	r2, [pc, #140]	; (8004e10 <HAL_ADC_ConfigChannel+0x64c>)
 8004d84:	4293      	cmp	r3, r2
 8004d86:	d16e      	bne.n	8004e66 <HAL_ADC_ConfigChannel+0x6a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004d88:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004d8c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8004d90:	4619      	mov	r1, r3
 8004d92:	481c      	ldr	r0, [pc, #112]	; (8004e04 <HAL_ADC_ConfigChannel+0x640>)
 8004d94:	f7ff f867 	bl	8003e66 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8004d98:	4b1e      	ldr	r3, [pc, #120]	; (8004e14 <HAL_ADC_ConfigChannel+0x650>)
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	099b      	lsrs	r3, r3, #6
 8004d9e:	4a1e      	ldr	r2, [pc, #120]	; (8004e18 <HAL_ADC_ConfigChannel+0x654>)
 8004da0:	fba2 2303 	umull	r2, r3, r2, r3
 8004da4:	099a      	lsrs	r2, r3, #6
 8004da6:	4613      	mov	r3, r2
 8004da8:	005b      	lsls	r3, r3, #1
 8004daa:	4413      	add	r3, r2
 8004dac:	009b      	lsls	r3, r3, #2
 8004dae:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8004db0:	e002      	b.n	8004db8 <HAL_ADC_ConfigChannel+0x5f4>
          {
            wait_loop_index--;
 8004db2:	68bb      	ldr	r3, [r7, #8]
 8004db4:	3b01      	subs	r3, #1
 8004db6:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8004db8:	68bb      	ldr	r3, [r7, #8]
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d1f9      	bne.n	8004db2 <HAL_ADC_ConfigChannel+0x5ee>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004dbe:	e052      	b.n	8004e66 <HAL_ADC_ConfigChannel+0x6a2>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004dc0:	683b      	ldr	r3, [r7, #0]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	4a15      	ldr	r2, [pc, #84]	; (8004e1c <HAL_ADC_ConfigChannel+0x658>)
 8004dc6:	4293      	cmp	r3, r2
 8004dc8:	d12a      	bne.n	8004e20 <HAL_ADC_ConfigChannel+0x65c>
 8004dca:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004dce:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d124      	bne.n	8004e20 <HAL_ADC_ConfigChannel+0x65c>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	4a0c      	ldr	r2, [pc, #48]	; (8004e0c <HAL_ADC_ConfigChannel+0x648>)
 8004ddc:	4293      	cmp	r3, r2
 8004dde:	d004      	beq.n	8004dea <HAL_ADC_ConfigChannel+0x626>
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	4a0a      	ldr	r2, [pc, #40]	; (8004e10 <HAL_ADC_ConfigChannel+0x64c>)
 8004de6:	4293      	cmp	r3, r2
 8004de8:	d13f      	bne.n	8004e6a <HAL_ADC_ConfigChannel+0x6a6>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004dea:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004dee:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004df2:	4619      	mov	r1, r3
 8004df4:	4803      	ldr	r0, [pc, #12]	; (8004e04 <HAL_ADC_ConfigChannel+0x640>)
 8004df6:	f7ff f836 	bl	8003e66 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004dfa:	e036      	b.n	8004e6a <HAL_ADC_ConfigChannel+0x6a6>
 8004dfc:	407f0000 	.word	0x407f0000
 8004e00:	80080000 	.word	0x80080000
 8004e04:	50040300 	.word	0x50040300
 8004e08:	c7520000 	.word	0xc7520000
 8004e0c:	50040000 	.word	0x50040000
 8004e10:	50040200 	.word	0x50040200
 8004e14:	20000000 	.word	0x20000000
 8004e18:	053e2d63 	.word	0x053e2d63
 8004e1c:	cb840000 	.word	0xcb840000
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8004e20:	683b      	ldr	r3, [r7, #0]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	4a16      	ldr	r2, [pc, #88]	; (8004e80 <HAL_ADC_ConfigChannel+0x6bc>)
 8004e26:	4293      	cmp	r3, r2
 8004e28:	d120      	bne.n	8004e6c <HAL_ADC_ConfigChannel+0x6a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8004e2a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004e2e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d11a      	bne.n	8004e6c <HAL_ADC_ConfigChannel+0x6a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	4a12      	ldr	r2, [pc, #72]	; (8004e84 <HAL_ADC_ConfigChannel+0x6c0>)
 8004e3c:	4293      	cmp	r3, r2
 8004e3e:	d115      	bne.n	8004e6c <HAL_ADC_ConfigChannel+0x6a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004e40:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004e44:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004e48:	4619      	mov	r1, r3
 8004e4a:	480f      	ldr	r0, [pc, #60]	; (8004e88 <HAL_ADC_ConfigChannel+0x6c4>)
 8004e4c:	f7ff f80b 	bl	8003e66 <LL_ADC_SetCommonPathInternalCh>
 8004e50:	e00c      	b.n	8004e6c <HAL_ADC_ConfigChannel+0x6a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e56:	f043 0220 	orr.w	r2, r3, #32
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8004e5e:	2301      	movs	r3, #1
 8004e60:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 8004e64:	e002      	b.n	8004e6c <HAL_ADC_ConfigChannel+0x6a8>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004e66:	bf00      	nop
 8004e68:	e000      	b.n	8004e6c <HAL_ADC_ConfigChannel+0x6a8>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004e6a:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	2200      	movs	r2, #0
 8004e70:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8004e74:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
}
 8004e78:	4618      	mov	r0, r3
 8004e7a:	3798      	adds	r7, #152	; 0x98
 8004e7c:	46bd      	mov	sp, r7
 8004e7e:	bd80      	pop	{r7, pc}
 8004e80:	80000001 	.word	0x80000001
 8004e84:	50040000 	.word	0x50040000
 8004e88:	50040300 	.word	0x50040300

08004e8c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8004e8c:	b580      	push	{r7, lr}
 8004e8e:	b084      	sub	sp, #16
 8004e90:	af00      	add	r7, sp, #0
 8004e92:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	4618      	mov	r0, r3
 8004e9a:	f7ff f959 	bl	8004150 <LL_ADC_IsEnabled>
 8004e9e:	4603      	mov	r3, r0
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d146      	bne.n	8004f32 <ADC_Enable+0xa6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	689a      	ldr	r2, [r3, #8]
 8004eaa:	4b24      	ldr	r3, [pc, #144]	; (8004f3c <ADC_Enable+0xb0>)
 8004eac:	4013      	ands	r3, r2
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d00d      	beq.n	8004ece <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004eb6:	f043 0210 	orr.w	r2, r3, #16
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ec2:	f043 0201 	orr.w	r2, r3, #1
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 8004eca:	2301      	movs	r3, #1
 8004ecc:	e032      	b.n	8004f34 <ADC_Enable+0xa8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	4618      	mov	r0, r3
 8004ed4:	f7ff f928 	bl	8004128 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8004ed8:	f7fe ff84 	bl	8003de4 <HAL_GetTick>
 8004edc:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004ede:	e021      	b.n	8004f24 <ADC_Enable+0x98>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	4618      	mov	r0, r3
 8004ee6:	f7ff f933 	bl	8004150 <LL_ADC_IsEnabled>
 8004eea:	4603      	mov	r3, r0
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d104      	bne.n	8004efa <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	4618      	mov	r0, r3
 8004ef6:	f7ff f917 	bl	8004128 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004efa:	f7fe ff73 	bl	8003de4 <HAL_GetTick>
 8004efe:	4602      	mov	r2, r0
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	1ad3      	subs	r3, r2, r3
 8004f04:	2b02      	cmp	r3, #2
 8004f06:	d90d      	bls.n	8004f24 <ADC_Enable+0x98>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f0c:	f043 0210 	orr.w	r2, r3, #16
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	655a      	str	r2, [r3, #84]	; 0x54

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004f18:	f043 0201 	orr.w	r2, r3, #1
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	659a      	str	r2, [r3, #88]	; 0x58

        return HAL_ERROR;
 8004f20:	2301      	movs	r3, #1
 8004f22:	e007      	b.n	8004f34 <ADC_Enable+0xa8>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	f003 0301 	and.w	r3, r3, #1
 8004f2e:	2b01      	cmp	r3, #1
 8004f30:	d1d6      	bne.n	8004ee0 <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004f32:	2300      	movs	r3, #0
}
 8004f34:	4618      	mov	r0, r3
 8004f36:	3710      	adds	r7, #16
 8004f38:	46bd      	mov	sp, r7
 8004f3a:	bd80      	pop	{r7, pc}
 8004f3c:	8000003f 	.word	0x8000003f

08004f40 <LL_ADC_IsEnabled>:
{
 8004f40:	b480      	push	{r7}
 8004f42:	b083      	sub	sp, #12
 8004f44:	af00      	add	r7, sp, #0
 8004f46:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	689b      	ldr	r3, [r3, #8]
 8004f4c:	f003 0301 	and.w	r3, r3, #1
 8004f50:	2b01      	cmp	r3, #1
 8004f52:	d101      	bne.n	8004f58 <LL_ADC_IsEnabled+0x18>
 8004f54:	2301      	movs	r3, #1
 8004f56:	e000      	b.n	8004f5a <LL_ADC_IsEnabled+0x1a>
 8004f58:	2300      	movs	r3, #0
}
 8004f5a:	4618      	mov	r0, r3
 8004f5c:	370c      	adds	r7, #12
 8004f5e:	46bd      	mov	sp, r7
 8004f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f64:	4770      	bx	lr

08004f66 <LL_ADC_REG_IsConversionOngoing>:
{
 8004f66:	b480      	push	{r7}
 8004f68:	b083      	sub	sp, #12
 8004f6a:	af00      	add	r7, sp, #0
 8004f6c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	689b      	ldr	r3, [r3, #8]
 8004f72:	f003 0304 	and.w	r3, r3, #4
 8004f76:	2b04      	cmp	r3, #4
 8004f78:	d101      	bne.n	8004f7e <LL_ADC_REG_IsConversionOngoing+0x18>
 8004f7a:	2301      	movs	r3, #1
 8004f7c:	e000      	b.n	8004f80 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004f7e:	2300      	movs	r3, #0
}
 8004f80:	4618      	mov	r0, r3
 8004f82:	370c      	adds	r7, #12
 8004f84:	46bd      	mov	sp, r7
 8004f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f8a:	4770      	bx	lr

08004f8c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8004f8c:	b590      	push	{r4, r7, lr}
 8004f8e:	b09f      	sub	sp, #124	; 0x7c
 8004f90:	af00      	add	r7, sp, #0
 8004f92:	6078      	str	r0, [r7, #4]
 8004f94:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004f96:	2300      	movs	r3, #0
 8004f98:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004fa2:	2b01      	cmp	r3, #1
 8004fa4:	d101      	bne.n	8004faa <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8004fa6:	2302      	movs	r3, #2
 8004fa8:	e08f      	b.n	80050ca <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	2201      	movs	r2, #1
 8004fae:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	4a47      	ldr	r2, [pc, #284]	; (80050d4 <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 8004fb8:	4293      	cmp	r3, r2
 8004fba:	d102      	bne.n	8004fc2 <HAL_ADCEx_MultiModeConfigChannel+0x36>
 8004fbc:	4b46      	ldr	r3, [pc, #280]	; (80050d8 <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 8004fbe:	60bb      	str	r3, [r7, #8]
 8004fc0:	e001      	b.n	8004fc6 <HAL_ADCEx_MultiModeConfigChannel+0x3a>
 8004fc2:	2300      	movs	r3, #0
 8004fc4:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8004fc6:	68bb      	ldr	r3, [r7, #8]
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d10b      	bne.n	8004fe4 <HAL_ADCEx_MultiModeConfigChannel+0x58>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004fd0:	f043 0220 	orr.w	r2, r3, #32
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	2200      	movs	r2, #0
 8004fdc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 8004fe0:	2301      	movs	r3, #1
 8004fe2:	e072      	b.n	80050ca <HAL_ADCEx_MultiModeConfigChannel+0x13e>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8004fe4:	68bb      	ldr	r3, [r7, #8]
 8004fe6:	4618      	mov	r0, r3
 8004fe8:	f7ff ffbd 	bl	8004f66 <LL_ADC_REG_IsConversionOngoing>
 8004fec:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	4618      	mov	r0, r3
 8004ff4:	f7ff ffb7 	bl	8004f66 <LL_ADC_REG_IsConversionOngoing>
 8004ff8:	4603      	mov	r3, r0
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d154      	bne.n	80050a8 <HAL_ADCEx_MultiModeConfigChannel+0x11c>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8004ffe:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005000:	2b00      	cmp	r3, #0
 8005002:	d151      	bne.n	80050a8 <HAL_ADCEx_MultiModeConfigChannel+0x11c>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8005004:	4b35      	ldr	r3, [pc, #212]	; (80050dc <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8005006:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8005008:	683b      	ldr	r3, [r7, #0]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	2b00      	cmp	r3, #0
 800500e:	d02c      	beq.n	800506a <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8005010:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005012:	689b      	ldr	r3, [r3, #8]
 8005014:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005018:	683b      	ldr	r3, [r7, #0]
 800501a:	6859      	ldr	r1, [r3, #4]
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8005022:	035b      	lsls	r3, r3, #13
 8005024:	430b      	orrs	r3, r1
 8005026:	431a      	orrs	r2, r3
 8005028:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800502a:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800502c:	4829      	ldr	r0, [pc, #164]	; (80050d4 <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 800502e:	f7ff ff87 	bl	8004f40 <LL_ADC_IsEnabled>
 8005032:	4604      	mov	r4, r0
 8005034:	4828      	ldr	r0, [pc, #160]	; (80050d8 <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 8005036:	f7ff ff83 	bl	8004f40 <LL_ADC_IsEnabled>
 800503a:	4603      	mov	r3, r0
 800503c:	431c      	orrs	r4, r3
 800503e:	4828      	ldr	r0, [pc, #160]	; (80050e0 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8005040:	f7ff ff7e 	bl	8004f40 <LL_ADC_IsEnabled>
 8005044:	4603      	mov	r3, r0
 8005046:	4323      	orrs	r3, r4
 8005048:	2b00      	cmp	r3, #0
 800504a:	d137      	bne.n	80050bc <HAL_ADCEx_MultiModeConfigChannel+0x130>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800504c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800504e:	689b      	ldr	r3, [r3, #8]
 8005050:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8005054:	f023 030f 	bic.w	r3, r3, #15
 8005058:	683a      	ldr	r2, [r7, #0]
 800505a:	6811      	ldr	r1, [r2, #0]
 800505c:	683a      	ldr	r2, [r7, #0]
 800505e:	6892      	ldr	r2, [r2, #8]
 8005060:	430a      	orrs	r2, r1
 8005062:	431a      	orrs	r2, r3
 8005064:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005066:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8005068:	e028      	b.n	80050bc <HAL_ADCEx_MultiModeConfigChannel+0x130>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800506a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800506c:	689b      	ldr	r3, [r3, #8]
 800506e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005072:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005074:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005076:	4817      	ldr	r0, [pc, #92]	; (80050d4 <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 8005078:	f7ff ff62 	bl	8004f40 <LL_ADC_IsEnabled>
 800507c:	4604      	mov	r4, r0
 800507e:	4816      	ldr	r0, [pc, #88]	; (80050d8 <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 8005080:	f7ff ff5e 	bl	8004f40 <LL_ADC_IsEnabled>
 8005084:	4603      	mov	r3, r0
 8005086:	431c      	orrs	r4, r3
 8005088:	4815      	ldr	r0, [pc, #84]	; (80050e0 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 800508a:	f7ff ff59 	bl	8004f40 <LL_ADC_IsEnabled>
 800508e:	4603      	mov	r3, r0
 8005090:	4323      	orrs	r3, r4
 8005092:	2b00      	cmp	r3, #0
 8005094:	d112      	bne.n	80050bc <HAL_ADCEx_MultiModeConfigChannel+0x130>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8005096:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005098:	689b      	ldr	r3, [r3, #8]
 800509a:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800509e:	f023 030f 	bic.w	r3, r3, #15
 80050a2:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80050a4:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80050a6:	e009      	b.n	80050bc <HAL_ADCEx_MultiModeConfigChannel+0x130>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80050ac:	f043 0220 	orr.w	r2, r3, #32
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80050b4:	2301      	movs	r3, #1
 80050b6:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 80050ba:	e000      	b.n	80050be <HAL_ADCEx_MultiModeConfigChannel+0x132>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80050bc:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	2200      	movs	r2, #0
 80050c2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 80050c6:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 80050ca:	4618      	mov	r0, r3
 80050cc:	377c      	adds	r7, #124	; 0x7c
 80050ce:	46bd      	mov	sp, r7
 80050d0:	bd90      	pop	{r4, r7, pc}
 80050d2:	bf00      	nop
 80050d4:	50040000 	.word	0x50040000
 80050d8:	50040100 	.word	0x50040100
 80050dc:	50040300 	.word	0x50040300
 80050e0:	50040200 	.word	0x50040200

080050e4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80050e4:	b480      	push	{r7}
 80050e6:	b085      	sub	sp, #20
 80050e8:	af00      	add	r7, sp, #0
 80050ea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	f003 0307 	and.w	r3, r3, #7
 80050f2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80050f4:	4b0c      	ldr	r3, [pc, #48]	; (8005128 <__NVIC_SetPriorityGrouping+0x44>)
 80050f6:	68db      	ldr	r3, [r3, #12]
 80050f8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80050fa:	68ba      	ldr	r2, [r7, #8]
 80050fc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005100:	4013      	ands	r3, r2
 8005102:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005108:	68bb      	ldr	r3, [r7, #8]
 800510a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800510c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005110:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005114:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005116:	4a04      	ldr	r2, [pc, #16]	; (8005128 <__NVIC_SetPriorityGrouping+0x44>)
 8005118:	68bb      	ldr	r3, [r7, #8]
 800511a:	60d3      	str	r3, [r2, #12]
}
 800511c:	bf00      	nop
 800511e:	3714      	adds	r7, #20
 8005120:	46bd      	mov	sp, r7
 8005122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005126:	4770      	bx	lr
 8005128:	e000ed00 	.word	0xe000ed00

0800512c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800512c:	b480      	push	{r7}
 800512e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005130:	4b04      	ldr	r3, [pc, #16]	; (8005144 <__NVIC_GetPriorityGrouping+0x18>)
 8005132:	68db      	ldr	r3, [r3, #12]
 8005134:	0a1b      	lsrs	r3, r3, #8
 8005136:	f003 0307 	and.w	r3, r3, #7
}
 800513a:	4618      	mov	r0, r3
 800513c:	46bd      	mov	sp, r7
 800513e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005142:	4770      	bx	lr
 8005144:	e000ed00 	.word	0xe000ed00

08005148 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005148:	b480      	push	{r7}
 800514a:	b083      	sub	sp, #12
 800514c:	af00      	add	r7, sp, #0
 800514e:	4603      	mov	r3, r0
 8005150:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005152:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005156:	2b00      	cmp	r3, #0
 8005158:	db0b      	blt.n	8005172 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800515a:	79fb      	ldrb	r3, [r7, #7]
 800515c:	f003 021f 	and.w	r2, r3, #31
 8005160:	4907      	ldr	r1, [pc, #28]	; (8005180 <__NVIC_EnableIRQ+0x38>)
 8005162:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005166:	095b      	lsrs	r3, r3, #5
 8005168:	2001      	movs	r0, #1
 800516a:	fa00 f202 	lsl.w	r2, r0, r2
 800516e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8005172:	bf00      	nop
 8005174:	370c      	adds	r7, #12
 8005176:	46bd      	mov	sp, r7
 8005178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800517c:	4770      	bx	lr
 800517e:	bf00      	nop
 8005180:	e000e100 	.word	0xe000e100

08005184 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005184:	b480      	push	{r7}
 8005186:	b083      	sub	sp, #12
 8005188:	af00      	add	r7, sp, #0
 800518a:	4603      	mov	r3, r0
 800518c:	6039      	str	r1, [r7, #0]
 800518e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005190:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005194:	2b00      	cmp	r3, #0
 8005196:	db0a      	blt.n	80051ae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005198:	683b      	ldr	r3, [r7, #0]
 800519a:	b2da      	uxtb	r2, r3
 800519c:	490c      	ldr	r1, [pc, #48]	; (80051d0 <__NVIC_SetPriority+0x4c>)
 800519e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80051a2:	0112      	lsls	r2, r2, #4
 80051a4:	b2d2      	uxtb	r2, r2
 80051a6:	440b      	add	r3, r1
 80051a8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80051ac:	e00a      	b.n	80051c4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80051ae:	683b      	ldr	r3, [r7, #0]
 80051b0:	b2da      	uxtb	r2, r3
 80051b2:	4908      	ldr	r1, [pc, #32]	; (80051d4 <__NVIC_SetPriority+0x50>)
 80051b4:	79fb      	ldrb	r3, [r7, #7]
 80051b6:	f003 030f 	and.w	r3, r3, #15
 80051ba:	3b04      	subs	r3, #4
 80051bc:	0112      	lsls	r2, r2, #4
 80051be:	b2d2      	uxtb	r2, r2
 80051c0:	440b      	add	r3, r1
 80051c2:	761a      	strb	r2, [r3, #24]
}
 80051c4:	bf00      	nop
 80051c6:	370c      	adds	r7, #12
 80051c8:	46bd      	mov	sp, r7
 80051ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ce:	4770      	bx	lr
 80051d0:	e000e100 	.word	0xe000e100
 80051d4:	e000ed00 	.word	0xe000ed00

080051d8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80051d8:	b480      	push	{r7}
 80051da:	b089      	sub	sp, #36	; 0x24
 80051dc:	af00      	add	r7, sp, #0
 80051de:	60f8      	str	r0, [r7, #12]
 80051e0:	60b9      	str	r1, [r7, #8]
 80051e2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	f003 0307 	and.w	r3, r3, #7
 80051ea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80051ec:	69fb      	ldr	r3, [r7, #28]
 80051ee:	f1c3 0307 	rsb	r3, r3, #7
 80051f2:	2b04      	cmp	r3, #4
 80051f4:	bf28      	it	cs
 80051f6:	2304      	movcs	r3, #4
 80051f8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80051fa:	69fb      	ldr	r3, [r7, #28]
 80051fc:	3304      	adds	r3, #4
 80051fe:	2b06      	cmp	r3, #6
 8005200:	d902      	bls.n	8005208 <NVIC_EncodePriority+0x30>
 8005202:	69fb      	ldr	r3, [r7, #28]
 8005204:	3b03      	subs	r3, #3
 8005206:	e000      	b.n	800520a <NVIC_EncodePriority+0x32>
 8005208:	2300      	movs	r3, #0
 800520a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800520c:	f04f 32ff 	mov.w	r2, #4294967295
 8005210:	69bb      	ldr	r3, [r7, #24]
 8005212:	fa02 f303 	lsl.w	r3, r2, r3
 8005216:	43da      	mvns	r2, r3
 8005218:	68bb      	ldr	r3, [r7, #8]
 800521a:	401a      	ands	r2, r3
 800521c:	697b      	ldr	r3, [r7, #20]
 800521e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005220:	f04f 31ff 	mov.w	r1, #4294967295
 8005224:	697b      	ldr	r3, [r7, #20]
 8005226:	fa01 f303 	lsl.w	r3, r1, r3
 800522a:	43d9      	mvns	r1, r3
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005230:	4313      	orrs	r3, r2
         );
}
 8005232:	4618      	mov	r0, r3
 8005234:	3724      	adds	r7, #36	; 0x24
 8005236:	46bd      	mov	sp, r7
 8005238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800523c:	4770      	bx	lr
	...

08005240 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005240:	b580      	push	{r7, lr}
 8005242:	b082      	sub	sp, #8
 8005244:	af00      	add	r7, sp, #0
 8005246:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	3b01      	subs	r3, #1
 800524c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005250:	d301      	bcc.n	8005256 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005252:	2301      	movs	r3, #1
 8005254:	e00f      	b.n	8005276 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005256:	4a0a      	ldr	r2, [pc, #40]	; (8005280 <SysTick_Config+0x40>)
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	3b01      	subs	r3, #1
 800525c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800525e:	210f      	movs	r1, #15
 8005260:	f04f 30ff 	mov.w	r0, #4294967295
 8005264:	f7ff ff8e 	bl	8005184 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005268:	4b05      	ldr	r3, [pc, #20]	; (8005280 <SysTick_Config+0x40>)
 800526a:	2200      	movs	r2, #0
 800526c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800526e:	4b04      	ldr	r3, [pc, #16]	; (8005280 <SysTick_Config+0x40>)
 8005270:	2207      	movs	r2, #7
 8005272:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005274:	2300      	movs	r3, #0
}
 8005276:	4618      	mov	r0, r3
 8005278:	3708      	adds	r7, #8
 800527a:	46bd      	mov	sp, r7
 800527c:	bd80      	pop	{r7, pc}
 800527e:	bf00      	nop
 8005280:	e000e010 	.word	0xe000e010

08005284 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005284:	b580      	push	{r7, lr}
 8005286:	b082      	sub	sp, #8
 8005288:	af00      	add	r7, sp, #0
 800528a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800528c:	6878      	ldr	r0, [r7, #4]
 800528e:	f7ff ff29 	bl	80050e4 <__NVIC_SetPriorityGrouping>
}
 8005292:	bf00      	nop
 8005294:	3708      	adds	r7, #8
 8005296:	46bd      	mov	sp, r7
 8005298:	bd80      	pop	{r7, pc}

0800529a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800529a:	b580      	push	{r7, lr}
 800529c:	b086      	sub	sp, #24
 800529e:	af00      	add	r7, sp, #0
 80052a0:	4603      	mov	r3, r0
 80052a2:	60b9      	str	r1, [r7, #8]
 80052a4:	607a      	str	r2, [r7, #4]
 80052a6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80052a8:	2300      	movs	r3, #0
 80052aa:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80052ac:	f7ff ff3e 	bl	800512c <__NVIC_GetPriorityGrouping>
 80052b0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80052b2:	687a      	ldr	r2, [r7, #4]
 80052b4:	68b9      	ldr	r1, [r7, #8]
 80052b6:	6978      	ldr	r0, [r7, #20]
 80052b8:	f7ff ff8e 	bl	80051d8 <NVIC_EncodePriority>
 80052bc:	4602      	mov	r2, r0
 80052be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80052c2:	4611      	mov	r1, r2
 80052c4:	4618      	mov	r0, r3
 80052c6:	f7ff ff5d 	bl	8005184 <__NVIC_SetPriority>
}
 80052ca:	bf00      	nop
 80052cc:	3718      	adds	r7, #24
 80052ce:	46bd      	mov	sp, r7
 80052d0:	bd80      	pop	{r7, pc}

080052d2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80052d2:	b580      	push	{r7, lr}
 80052d4:	b082      	sub	sp, #8
 80052d6:	af00      	add	r7, sp, #0
 80052d8:	4603      	mov	r3, r0
 80052da:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80052dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80052e0:	4618      	mov	r0, r3
 80052e2:	f7ff ff31 	bl	8005148 <__NVIC_EnableIRQ>
}
 80052e6:	bf00      	nop
 80052e8:	3708      	adds	r7, #8
 80052ea:	46bd      	mov	sp, r7
 80052ec:	bd80      	pop	{r7, pc}

080052ee <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80052ee:	b580      	push	{r7, lr}
 80052f0:	b082      	sub	sp, #8
 80052f2:	af00      	add	r7, sp, #0
 80052f4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80052f6:	6878      	ldr	r0, [r7, #4]
 80052f8:	f7ff ffa2 	bl	8005240 <SysTick_Config>
 80052fc:	4603      	mov	r3, r0
}
 80052fe:	4618      	mov	r0, r3
 8005300:	3708      	adds	r7, #8
 8005302:	46bd      	mov	sp, r7
 8005304:	bd80      	pop	{r7, pc}
	...

08005308 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005308:	b480      	push	{r7}
 800530a:	b085      	sub	sp, #20
 800530c:	af00      	add	r7, sp, #0
 800530e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	2b00      	cmp	r3, #0
 8005314:	d101      	bne.n	800531a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8005316:	2301      	movs	r3, #1
 8005318:	e098      	b.n	800544c <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	461a      	mov	r2, r3
 8005320:	4b4d      	ldr	r3, [pc, #308]	; (8005458 <HAL_DMA_Init+0x150>)
 8005322:	429a      	cmp	r2, r3
 8005324:	d80f      	bhi.n	8005346 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	461a      	mov	r2, r3
 800532c:	4b4b      	ldr	r3, [pc, #300]	; (800545c <HAL_DMA_Init+0x154>)
 800532e:	4413      	add	r3, r2
 8005330:	4a4b      	ldr	r2, [pc, #300]	; (8005460 <HAL_DMA_Init+0x158>)
 8005332:	fba2 2303 	umull	r2, r3, r2, r3
 8005336:	091b      	lsrs	r3, r3, #4
 8005338:	009a      	lsls	r2, r3, #2
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	4a48      	ldr	r2, [pc, #288]	; (8005464 <HAL_DMA_Init+0x15c>)
 8005342:	641a      	str	r2, [r3, #64]	; 0x40
 8005344:	e00e      	b.n	8005364 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	461a      	mov	r2, r3
 800534c:	4b46      	ldr	r3, [pc, #280]	; (8005468 <HAL_DMA_Init+0x160>)
 800534e:	4413      	add	r3, r2
 8005350:	4a43      	ldr	r2, [pc, #268]	; (8005460 <HAL_DMA_Init+0x158>)
 8005352:	fba2 2303 	umull	r2, r3, r2, r3
 8005356:	091b      	lsrs	r3, r3, #4
 8005358:	009a      	lsls	r2, r3, #2
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	4a42      	ldr	r2, [pc, #264]	; (800546c <HAL_DMA_Init+0x164>)
 8005362:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	2202      	movs	r2, #2
 8005368:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800537a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800537e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8005388:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	691b      	ldr	r3, [r3, #16]
 800538e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005394:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	699b      	ldr	r3, [r3, #24]
 800539a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80053a0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	6a1b      	ldr	r3, [r3, #32]
 80053a6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80053a8:	68fa      	ldr	r2, [r7, #12]
 80053aa:	4313      	orrs	r3, r2
 80053ac:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	68fa      	ldr	r2, [r7, #12]
 80053b4:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	689b      	ldr	r3, [r3, #8]
 80053ba:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80053be:	d039      	beq.n	8005434 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053c4:	4a27      	ldr	r2, [pc, #156]	; (8005464 <HAL_DMA_Init+0x15c>)
 80053c6:	4293      	cmp	r3, r2
 80053c8:	d11a      	bne.n	8005400 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80053ca:	4b29      	ldr	r3, [pc, #164]	; (8005470 <HAL_DMA_Init+0x168>)
 80053cc:	681a      	ldr	r2, [r3, #0]
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80053d2:	f003 031c 	and.w	r3, r3, #28
 80053d6:	210f      	movs	r1, #15
 80053d8:	fa01 f303 	lsl.w	r3, r1, r3
 80053dc:	43db      	mvns	r3, r3
 80053de:	4924      	ldr	r1, [pc, #144]	; (8005470 <HAL_DMA_Init+0x168>)
 80053e0:	4013      	ands	r3, r2
 80053e2:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80053e4:	4b22      	ldr	r3, [pc, #136]	; (8005470 <HAL_DMA_Init+0x168>)
 80053e6:	681a      	ldr	r2, [r3, #0]
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	6859      	ldr	r1, [r3, #4]
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80053f0:	f003 031c 	and.w	r3, r3, #28
 80053f4:	fa01 f303 	lsl.w	r3, r1, r3
 80053f8:	491d      	ldr	r1, [pc, #116]	; (8005470 <HAL_DMA_Init+0x168>)
 80053fa:	4313      	orrs	r3, r2
 80053fc:	600b      	str	r3, [r1, #0]
 80053fe:	e019      	b.n	8005434 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8005400:	4b1c      	ldr	r3, [pc, #112]	; (8005474 <HAL_DMA_Init+0x16c>)
 8005402:	681a      	ldr	r2, [r3, #0]
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005408:	f003 031c 	and.w	r3, r3, #28
 800540c:	210f      	movs	r1, #15
 800540e:	fa01 f303 	lsl.w	r3, r1, r3
 8005412:	43db      	mvns	r3, r3
 8005414:	4917      	ldr	r1, [pc, #92]	; (8005474 <HAL_DMA_Init+0x16c>)
 8005416:	4013      	ands	r3, r2
 8005418:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800541a:	4b16      	ldr	r3, [pc, #88]	; (8005474 <HAL_DMA_Init+0x16c>)
 800541c:	681a      	ldr	r2, [r3, #0]
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	6859      	ldr	r1, [r3, #4]
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005426:	f003 031c 	and.w	r3, r3, #28
 800542a:	fa01 f303 	lsl.w	r3, r1, r3
 800542e:	4911      	ldr	r1, [pc, #68]	; (8005474 <HAL_DMA_Init+0x16c>)
 8005430:	4313      	orrs	r3, r2
 8005432:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	2200      	movs	r2, #0
 8005438:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	2201      	movs	r2, #1
 800543e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	2200      	movs	r2, #0
 8005446:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800544a:	2300      	movs	r3, #0
}
 800544c:	4618      	mov	r0, r3
 800544e:	3714      	adds	r7, #20
 8005450:	46bd      	mov	sp, r7
 8005452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005456:	4770      	bx	lr
 8005458:	40020407 	.word	0x40020407
 800545c:	bffdfff8 	.word	0xbffdfff8
 8005460:	cccccccd 	.word	0xcccccccd
 8005464:	40020000 	.word	0x40020000
 8005468:	bffdfbf8 	.word	0xbffdfbf8
 800546c:	40020400 	.word	0x40020400
 8005470:	400200a8 	.word	0x400200a8
 8005474:	400204a8 	.word	0x400204a8

08005478 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005478:	b580      	push	{r7, lr}
 800547a:	b086      	sub	sp, #24
 800547c:	af00      	add	r7, sp, #0
 800547e:	60f8      	str	r0, [r7, #12]
 8005480:	60b9      	str	r1, [r7, #8]
 8005482:	607a      	str	r2, [r7, #4]
 8005484:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005486:	2300      	movs	r3, #0
 8005488:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8005490:	2b01      	cmp	r3, #1
 8005492:	d101      	bne.n	8005498 <HAL_DMA_Start_IT+0x20>
 8005494:	2302      	movs	r3, #2
 8005496:	e04b      	b.n	8005530 <HAL_DMA_Start_IT+0xb8>
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	2201      	movs	r2, #1
 800549c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80054a6:	b2db      	uxtb	r3, r3
 80054a8:	2b01      	cmp	r3, #1
 80054aa:	d13a      	bne.n	8005522 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	2202      	movs	r2, #2
 80054b0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	2200      	movs	r2, #0
 80054b8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	681a      	ldr	r2, [r3, #0]
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	f022 0201 	bic.w	r2, r2, #1
 80054c8:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80054ca:	683b      	ldr	r3, [r7, #0]
 80054cc:	687a      	ldr	r2, [r7, #4]
 80054ce:	68b9      	ldr	r1, [r7, #8]
 80054d0:	68f8      	ldr	r0, [r7, #12]
 80054d2:	f000 f96b 	bl	80057ac <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d008      	beq.n	80054f0 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	681a      	ldr	r2, [r3, #0]
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	f042 020e 	orr.w	r2, r2, #14
 80054ec:	601a      	str	r2, [r3, #0]
 80054ee:	e00f      	b.n	8005510 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	681a      	ldr	r2, [r3, #0]
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	f022 0204 	bic.w	r2, r2, #4
 80054fe:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	681a      	ldr	r2, [r3, #0]
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	f042 020a 	orr.w	r2, r2, #10
 800550e:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	681a      	ldr	r2, [r3, #0]
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	f042 0201 	orr.w	r2, r2, #1
 800551e:	601a      	str	r2, [r3, #0]
 8005520:	e005      	b.n	800552e <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	2200      	movs	r2, #0
 8005526:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800552a:	2302      	movs	r3, #2
 800552c:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800552e:	7dfb      	ldrb	r3, [r7, #23]
}
 8005530:	4618      	mov	r0, r3
 8005532:	3718      	adds	r7, #24
 8005534:	46bd      	mov	sp, r7
 8005536:	bd80      	pop	{r7, pc}

08005538 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005538:	b480      	push	{r7}
 800553a:	b085      	sub	sp, #20
 800553c:	af00      	add	r7, sp, #0
 800553e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005540:	2300      	movs	r3, #0
 8005542:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800554a:	b2db      	uxtb	r3, r3
 800554c:	2b02      	cmp	r3, #2
 800554e:	d008      	beq.n	8005562 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	2204      	movs	r2, #4
 8005554:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	2200      	movs	r2, #0
 800555a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800555e:	2301      	movs	r3, #1
 8005560:	e022      	b.n	80055a8 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	681a      	ldr	r2, [r3, #0]
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	f022 020e 	bic.w	r2, r2, #14
 8005570:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	681a      	ldr	r2, [r3, #0]
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	f022 0201 	bic.w	r2, r2, #1
 8005580:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005586:	f003 021c 	and.w	r2, r3, #28
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800558e:	2101      	movs	r1, #1
 8005590:	fa01 f202 	lsl.w	r2, r1, r2
 8005594:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	2201      	movs	r2, #1
 800559a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	2200      	movs	r2, #0
 80055a2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 80055a6:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 80055a8:	4618      	mov	r0, r3
 80055aa:	3714      	adds	r7, #20
 80055ac:	46bd      	mov	sp, r7
 80055ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b2:	4770      	bx	lr

080055b4 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80055b4:	b580      	push	{r7, lr}
 80055b6:	b084      	sub	sp, #16
 80055b8:	af00      	add	r7, sp, #0
 80055ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80055bc:	2300      	movs	r3, #0
 80055be:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80055c6:	b2db      	uxtb	r3, r3
 80055c8:	2b02      	cmp	r3, #2
 80055ca:	d005      	beq.n	80055d8 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	2204      	movs	r2, #4
 80055d0:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 80055d2:	2301      	movs	r3, #1
 80055d4:	73fb      	strb	r3, [r7, #15]
 80055d6:	e029      	b.n	800562c <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	681a      	ldr	r2, [r3, #0]
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	f022 020e 	bic.w	r2, r2, #14
 80055e6:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	681a      	ldr	r2, [r3, #0]
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	f022 0201 	bic.w	r2, r2, #1
 80055f6:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80055fc:	f003 021c 	and.w	r2, r3, #28
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005604:	2101      	movs	r1, #1
 8005606:	fa01 f202 	lsl.w	r2, r1, r2
 800560a:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	2201      	movs	r2, #1
 8005610:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	2200      	movs	r2, #0
 8005618:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005620:	2b00      	cmp	r3, #0
 8005622:	d003      	beq.n	800562c <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005628:	6878      	ldr	r0, [r7, #4]
 800562a:	4798      	blx	r3
    }
  }
  return status;
 800562c:	7bfb      	ldrb	r3, [r7, #15]
}
 800562e:	4618      	mov	r0, r3
 8005630:	3710      	adds	r7, #16
 8005632:	46bd      	mov	sp, r7
 8005634:	bd80      	pop	{r7, pc}

08005636 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005636:	b580      	push	{r7, lr}
 8005638:	b084      	sub	sp, #16
 800563a:	af00      	add	r7, sp, #0
 800563c:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005652:	f003 031c 	and.w	r3, r3, #28
 8005656:	2204      	movs	r2, #4
 8005658:	409a      	lsls	r2, r3
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	4013      	ands	r3, r2
 800565e:	2b00      	cmp	r3, #0
 8005660:	d026      	beq.n	80056b0 <HAL_DMA_IRQHandler+0x7a>
 8005662:	68bb      	ldr	r3, [r7, #8]
 8005664:	f003 0304 	and.w	r3, r3, #4
 8005668:	2b00      	cmp	r3, #0
 800566a:	d021      	beq.n	80056b0 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	f003 0320 	and.w	r3, r3, #32
 8005676:	2b00      	cmp	r3, #0
 8005678:	d107      	bne.n	800568a <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	681a      	ldr	r2, [r3, #0]
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	f022 0204 	bic.w	r2, r2, #4
 8005688:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800568e:	f003 021c 	and.w	r2, r3, #28
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005696:	2104      	movs	r1, #4
 8005698:	fa01 f202 	lsl.w	r2, r1, r2
 800569c:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d071      	beq.n	800578a <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056aa:	6878      	ldr	r0, [r7, #4]
 80056ac:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 80056ae:	e06c      	b.n	800578a <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80056b4:	f003 031c 	and.w	r3, r3, #28
 80056b8:	2202      	movs	r2, #2
 80056ba:	409a      	lsls	r2, r3
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	4013      	ands	r3, r2
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d02e      	beq.n	8005722 <HAL_DMA_IRQHandler+0xec>
 80056c4:	68bb      	ldr	r3, [r7, #8]
 80056c6:	f003 0302 	and.w	r3, r3, #2
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d029      	beq.n	8005722 <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	f003 0320 	and.w	r3, r3, #32
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d10b      	bne.n	80056f4 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	681a      	ldr	r2, [r3, #0]
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	f022 020a 	bic.w	r2, r2, #10
 80056ea:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	2201      	movs	r2, #1
 80056f0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80056f8:	f003 021c 	and.w	r2, r3, #28
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005700:	2102      	movs	r1, #2
 8005702:	fa01 f202 	lsl.w	r2, r1, r2
 8005706:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	2200      	movs	r2, #0
 800570c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005714:	2b00      	cmp	r3, #0
 8005716:	d038      	beq.n	800578a <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800571c:	6878      	ldr	r0, [r7, #4]
 800571e:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8005720:	e033      	b.n	800578a <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005726:	f003 031c 	and.w	r3, r3, #28
 800572a:	2208      	movs	r2, #8
 800572c:	409a      	lsls	r2, r3
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	4013      	ands	r3, r2
 8005732:	2b00      	cmp	r3, #0
 8005734:	d02a      	beq.n	800578c <HAL_DMA_IRQHandler+0x156>
 8005736:	68bb      	ldr	r3, [r7, #8]
 8005738:	f003 0308 	and.w	r3, r3, #8
 800573c:	2b00      	cmp	r3, #0
 800573e:	d025      	beq.n	800578c <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	681a      	ldr	r2, [r3, #0]
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	f022 020e 	bic.w	r2, r2, #14
 800574e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005754:	f003 021c 	and.w	r2, r3, #28
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800575c:	2101      	movs	r1, #1
 800575e:	fa01 f202 	lsl.w	r2, r1, r2
 8005762:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	2201      	movs	r2, #1
 8005768:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	2201      	movs	r2, #1
 800576e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	2200      	movs	r2, #0
 8005776:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800577e:	2b00      	cmp	r3, #0
 8005780:	d004      	beq.n	800578c <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005786:	6878      	ldr	r0, [r7, #4]
 8005788:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800578a:	bf00      	nop
 800578c:	bf00      	nop
}
 800578e:	3710      	adds	r7, #16
 8005790:	46bd      	mov	sp, r7
 8005792:	bd80      	pop	{r7, pc}

08005794 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8005794:	b480      	push	{r7}
 8005796:	b083      	sub	sp, #12
 8005798:	af00      	add	r7, sp, #0
 800579a:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
}
 80057a0:	4618      	mov	r0, r3
 80057a2:	370c      	adds	r7, #12
 80057a4:	46bd      	mov	sp, r7
 80057a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057aa:	4770      	bx	lr

080057ac <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80057ac:	b480      	push	{r7}
 80057ae:	b085      	sub	sp, #20
 80057b0:	af00      	add	r7, sp, #0
 80057b2:	60f8      	str	r0, [r7, #12]
 80057b4:	60b9      	str	r1, [r7, #8]
 80057b6:	607a      	str	r2, [r7, #4]
 80057b8:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80057be:	f003 021c 	and.w	r2, r3, #28
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057c6:	2101      	movs	r1, #1
 80057c8:	fa01 f202 	lsl.w	r2, r1, r2
 80057cc:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	683a      	ldr	r2, [r7, #0]
 80057d4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	689b      	ldr	r3, [r3, #8]
 80057da:	2b10      	cmp	r3, #16
 80057dc:	d108      	bne.n	80057f0 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	687a      	ldr	r2, [r7, #4]
 80057e4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	68ba      	ldr	r2, [r7, #8]
 80057ec:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80057ee:	e007      	b.n	8005800 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	68ba      	ldr	r2, [r7, #8]
 80057f6:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	687a      	ldr	r2, [r7, #4]
 80057fe:	60da      	str	r2, [r3, #12]
}
 8005800:	bf00      	nop
 8005802:	3714      	adds	r7, #20
 8005804:	46bd      	mov	sp, r7
 8005806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800580a:	4770      	bx	lr

0800580c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800580c:	b480      	push	{r7}
 800580e:	b087      	sub	sp, #28
 8005810:	af00      	add	r7, sp, #0
 8005812:	6078      	str	r0, [r7, #4]
 8005814:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005816:	2300      	movs	r3, #0
 8005818:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800581a:	e17f      	b.n	8005b1c <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800581c:	683b      	ldr	r3, [r7, #0]
 800581e:	681a      	ldr	r2, [r3, #0]
 8005820:	2101      	movs	r1, #1
 8005822:	697b      	ldr	r3, [r7, #20]
 8005824:	fa01 f303 	lsl.w	r3, r1, r3
 8005828:	4013      	ands	r3, r2
 800582a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	2b00      	cmp	r3, #0
 8005830:	f000 8171 	beq.w	8005b16 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005834:	683b      	ldr	r3, [r7, #0]
 8005836:	685b      	ldr	r3, [r3, #4]
 8005838:	2b02      	cmp	r3, #2
 800583a:	d003      	beq.n	8005844 <HAL_GPIO_Init+0x38>
 800583c:	683b      	ldr	r3, [r7, #0]
 800583e:	685b      	ldr	r3, [r3, #4]
 8005840:	2b12      	cmp	r3, #18
 8005842:	d123      	bne.n	800588c <HAL_GPIO_Init+0x80>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8005844:	697b      	ldr	r3, [r7, #20]
 8005846:	08da      	lsrs	r2, r3, #3
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	3208      	adds	r2, #8
 800584c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005850:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8005852:	697b      	ldr	r3, [r7, #20]
 8005854:	f003 0307 	and.w	r3, r3, #7
 8005858:	009b      	lsls	r3, r3, #2
 800585a:	220f      	movs	r2, #15
 800585c:	fa02 f303 	lsl.w	r3, r2, r3
 8005860:	43db      	mvns	r3, r3
 8005862:	693a      	ldr	r2, [r7, #16]
 8005864:	4013      	ands	r3, r2
 8005866:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8005868:	683b      	ldr	r3, [r7, #0]
 800586a:	691a      	ldr	r2, [r3, #16]
 800586c:	697b      	ldr	r3, [r7, #20]
 800586e:	f003 0307 	and.w	r3, r3, #7
 8005872:	009b      	lsls	r3, r3, #2
 8005874:	fa02 f303 	lsl.w	r3, r2, r3
 8005878:	693a      	ldr	r2, [r7, #16]
 800587a:	4313      	orrs	r3, r2
 800587c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800587e:	697b      	ldr	r3, [r7, #20]
 8005880:	08da      	lsrs	r2, r3, #3
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	3208      	adds	r2, #8
 8005886:	6939      	ldr	r1, [r7, #16]
 8005888:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8005892:	697b      	ldr	r3, [r7, #20]
 8005894:	005b      	lsls	r3, r3, #1
 8005896:	2203      	movs	r2, #3
 8005898:	fa02 f303 	lsl.w	r3, r2, r3
 800589c:	43db      	mvns	r3, r3
 800589e:	693a      	ldr	r2, [r7, #16]
 80058a0:	4013      	ands	r3, r2
 80058a2:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80058a4:	683b      	ldr	r3, [r7, #0]
 80058a6:	685b      	ldr	r3, [r3, #4]
 80058a8:	f003 0203 	and.w	r2, r3, #3
 80058ac:	697b      	ldr	r3, [r7, #20]
 80058ae:	005b      	lsls	r3, r3, #1
 80058b0:	fa02 f303 	lsl.w	r3, r2, r3
 80058b4:	693a      	ldr	r2, [r7, #16]
 80058b6:	4313      	orrs	r3, r2
 80058b8:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	693a      	ldr	r2, [r7, #16]
 80058be:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80058c0:	683b      	ldr	r3, [r7, #0]
 80058c2:	685b      	ldr	r3, [r3, #4]
 80058c4:	2b01      	cmp	r3, #1
 80058c6:	d00b      	beq.n	80058e0 <HAL_GPIO_Init+0xd4>
 80058c8:	683b      	ldr	r3, [r7, #0]
 80058ca:	685b      	ldr	r3, [r3, #4]
 80058cc:	2b02      	cmp	r3, #2
 80058ce:	d007      	beq.n	80058e0 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80058d0:	683b      	ldr	r3, [r7, #0]
 80058d2:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80058d4:	2b11      	cmp	r3, #17
 80058d6:	d003      	beq.n	80058e0 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80058d8:	683b      	ldr	r3, [r7, #0]
 80058da:	685b      	ldr	r3, [r3, #4]
 80058dc:	2b12      	cmp	r3, #18
 80058de:	d130      	bne.n	8005942 <HAL_GPIO_Init+0x136>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	689b      	ldr	r3, [r3, #8]
 80058e4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80058e6:	697b      	ldr	r3, [r7, #20]
 80058e8:	005b      	lsls	r3, r3, #1
 80058ea:	2203      	movs	r2, #3
 80058ec:	fa02 f303 	lsl.w	r3, r2, r3
 80058f0:	43db      	mvns	r3, r3
 80058f2:	693a      	ldr	r2, [r7, #16]
 80058f4:	4013      	ands	r3, r2
 80058f6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80058f8:	683b      	ldr	r3, [r7, #0]
 80058fa:	68da      	ldr	r2, [r3, #12]
 80058fc:	697b      	ldr	r3, [r7, #20]
 80058fe:	005b      	lsls	r3, r3, #1
 8005900:	fa02 f303 	lsl.w	r3, r2, r3
 8005904:	693a      	ldr	r2, [r7, #16]
 8005906:	4313      	orrs	r3, r2
 8005908:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	693a      	ldr	r2, [r7, #16]
 800590e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	685b      	ldr	r3, [r3, #4]
 8005914:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005916:	2201      	movs	r2, #1
 8005918:	697b      	ldr	r3, [r7, #20]
 800591a:	fa02 f303 	lsl.w	r3, r2, r3
 800591e:	43db      	mvns	r3, r3
 8005920:	693a      	ldr	r2, [r7, #16]
 8005922:	4013      	ands	r3, r2
 8005924:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8005926:	683b      	ldr	r3, [r7, #0]
 8005928:	685b      	ldr	r3, [r3, #4]
 800592a:	091b      	lsrs	r3, r3, #4
 800592c:	f003 0201 	and.w	r2, r3, #1
 8005930:	697b      	ldr	r3, [r7, #20]
 8005932:	fa02 f303 	lsl.w	r3, r2, r3
 8005936:	693a      	ldr	r2, [r7, #16]
 8005938:	4313      	orrs	r3, r2
 800593a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	693a      	ldr	r2, [r7, #16]
 8005940:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8005942:	683b      	ldr	r3, [r7, #0]
 8005944:	685b      	ldr	r3, [r3, #4]
 8005946:	f003 0303 	and.w	r3, r3, #3
 800594a:	2b03      	cmp	r3, #3
 800594c:	d118      	bne.n	8005980 <HAL_GPIO_Init+0x174>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005952:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8005954:	2201      	movs	r2, #1
 8005956:	697b      	ldr	r3, [r7, #20]
 8005958:	fa02 f303 	lsl.w	r3, r2, r3
 800595c:	43db      	mvns	r3, r3
 800595e:	693a      	ldr	r2, [r7, #16]
 8005960:	4013      	ands	r3, r2
 8005962:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8005964:	683b      	ldr	r3, [r7, #0]
 8005966:	685b      	ldr	r3, [r3, #4]
 8005968:	08db      	lsrs	r3, r3, #3
 800596a:	f003 0201 	and.w	r2, r3, #1
 800596e:	697b      	ldr	r3, [r7, #20]
 8005970:	fa02 f303 	lsl.w	r3, r2, r3
 8005974:	693a      	ldr	r2, [r7, #16]
 8005976:	4313      	orrs	r3, r2
 8005978:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	693a      	ldr	r2, [r7, #16]
 800597e:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	68db      	ldr	r3, [r3, #12]
 8005984:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8005986:	697b      	ldr	r3, [r7, #20]
 8005988:	005b      	lsls	r3, r3, #1
 800598a:	2203      	movs	r2, #3
 800598c:	fa02 f303 	lsl.w	r3, r2, r3
 8005990:	43db      	mvns	r3, r3
 8005992:	693a      	ldr	r2, [r7, #16]
 8005994:	4013      	ands	r3, r2
 8005996:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8005998:	683b      	ldr	r3, [r7, #0]
 800599a:	689a      	ldr	r2, [r3, #8]
 800599c:	697b      	ldr	r3, [r7, #20]
 800599e:	005b      	lsls	r3, r3, #1
 80059a0:	fa02 f303 	lsl.w	r3, r2, r3
 80059a4:	693a      	ldr	r2, [r7, #16]
 80059a6:	4313      	orrs	r3, r2
 80059a8:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	693a      	ldr	r2, [r7, #16]
 80059ae:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80059b0:	683b      	ldr	r3, [r7, #0]
 80059b2:	685b      	ldr	r3, [r3, #4]
 80059b4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	f000 80ac 	beq.w	8005b16 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80059be:	4b5e      	ldr	r3, [pc, #376]	; (8005b38 <HAL_GPIO_Init+0x32c>)
 80059c0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80059c2:	4a5d      	ldr	r2, [pc, #372]	; (8005b38 <HAL_GPIO_Init+0x32c>)
 80059c4:	f043 0301 	orr.w	r3, r3, #1
 80059c8:	6613      	str	r3, [r2, #96]	; 0x60
 80059ca:	4b5b      	ldr	r3, [pc, #364]	; (8005b38 <HAL_GPIO_Init+0x32c>)
 80059cc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80059ce:	f003 0301 	and.w	r3, r3, #1
 80059d2:	60bb      	str	r3, [r7, #8]
 80059d4:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80059d6:	4a59      	ldr	r2, [pc, #356]	; (8005b3c <HAL_GPIO_Init+0x330>)
 80059d8:	697b      	ldr	r3, [r7, #20]
 80059da:	089b      	lsrs	r3, r3, #2
 80059dc:	3302      	adds	r3, #2
 80059de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80059e2:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80059e4:	697b      	ldr	r3, [r7, #20]
 80059e6:	f003 0303 	and.w	r3, r3, #3
 80059ea:	009b      	lsls	r3, r3, #2
 80059ec:	220f      	movs	r2, #15
 80059ee:	fa02 f303 	lsl.w	r3, r2, r3
 80059f2:	43db      	mvns	r3, r3
 80059f4:	693a      	ldr	r2, [r7, #16]
 80059f6:	4013      	ands	r3, r2
 80059f8:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8005a00:	d025      	beq.n	8005a4e <HAL_GPIO_Init+0x242>
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	4a4e      	ldr	r2, [pc, #312]	; (8005b40 <HAL_GPIO_Init+0x334>)
 8005a06:	4293      	cmp	r3, r2
 8005a08:	d01f      	beq.n	8005a4a <HAL_GPIO_Init+0x23e>
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	4a4d      	ldr	r2, [pc, #308]	; (8005b44 <HAL_GPIO_Init+0x338>)
 8005a0e:	4293      	cmp	r3, r2
 8005a10:	d019      	beq.n	8005a46 <HAL_GPIO_Init+0x23a>
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	4a4c      	ldr	r2, [pc, #304]	; (8005b48 <HAL_GPIO_Init+0x33c>)
 8005a16:	4293      	cmp	r3, r2
 8005a18:	d013      	beq.n	8005a42 <HAL_GPIO_Init+0x236>
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	4a4b      	ldr	r2, [pc, #300]	; (8005b4c <HAL_GPIO_Init+0x340>)
 8005a1e:	4293      	cmp	r3, r2
 8005a20:	d00d      	beq.n	8005a3e <HAL_GPIO_Init+0x232>
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	4a4a      	ldr	r2, [pc, #296]	; (8005b50 <HAL_GPIO_Init+0x344>)
 8005a26:	4293      	cmp	r3, r2
 8005a28:	d007      	beq.n	8005a3a <HAL_GPIO_Init+0x22e>
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	4a49      	ldr	r2, [pc, #292]	; (8005b54 <HAL_GPIO_Init+0x348>)
 8005a2e:	4293      	cmp	r3, r2
 8005a30:	d101      	bne.n	8005a36 <HAL_GPIO_Init+0x22a>
 8005a32:	2306      	movs	r3, #6
 8005a34:	e00c      	b.n	8005a50 <HAL_GPIO_Init+0x244>
 8005a36:	2307      	movs	r3, #7
 8005a38:	e00a      	b.n	8005a50 <HAL_GPIO_Init+0x244>
 8005a3a:	2305      	movs	r3, #5
 8005a3c:	e008      	b.n	8005a50 <HAL_GPIO_Init+0x244>
 8005a3e:	2304      	movs	r3, #4
 8005a40:	e006      	b.n	8005a50 <HAL_GPIO_Init+0x244>
 8005a42:	2303      	movs	r3, #3
 8005a44:	e004      	b.n	8005a50 <HAL_GPIO_Init+0x244>
 8005a46:	2302      	movs	r3, #2
 8005a48:	e002      	b.n	8005a50 <HAL_GPIO_Init+0x244>
 8005a4a:	2301      	movs	r3, #1
 8005a4c:	e000      	b.n	8005a50 <HAL_GPIO_Init+0x244>
 8005a4e:	2300      	movs	r3, #0
 8005a50:	697a      	ldr	r2, [r7, #20]
 8005a52:	f002 0203 	and.w	r2, r2, #3
 8005a56:	0092      	lsls	r2, r2, #2
 8005a58:	4093      	lsls	r3, r2
 8005a5a:	693a      	ldr	r2, [r7, #16]
 8005a5c:	4313      	orrs	r3, r2
 8005a5e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8005a60:	4936      	ldr	r1, [pc, #216]	; (8005b3c <HAL_GPIO_Init+0x330>)
 8005a62:	697b      	ldr	r3, [r7, #20]
 8005a64:	089b      	lsrs	r3, r3, #2
 8005a66:	3302      	adds	r3, #2
 8005a68:	693a      	ldr	r2, [r7, #16]
 8005a6a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8005a6e:	4b3a      	ldr	r3, [pc, #232]	; (8005b58 <HAL_GPIO_Init+0x34c>)
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	43db      	mvns	r3, r3
 8005a78:	693a      	ldr	r2, [r7, #16]
 8005a7a:	4013      	ands	r3, r2
 8005a7c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8005a7e:	683b      	ldr	r3, [r7, #0]
 8005a80:	685b      	ldr	r3, [r3, #4]
 8005a82:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d003      	beq.n	8005a92 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8005a8a:	693a      	ldr	r2, [r7, #16]
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	4313      	orrs	r3, r2
 8005a90:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8005a92:	4a31      	ldr	r2, [pc, #196]	; (8005b58 <HAL_GPIO_Init+0x34c>)
 8005a94:	693b      	ldr	r3, [r7, #16]
 8005a96:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8005a98:	4b2f      	ldr	r3, [pc, #188]	; (8005b58 <HAL_GPIO_Init+0x34c>)
 8005a9a:	685b      	ldr	r3, [r3, #4]
 8005a9c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	43db      	mvns	r3, r3
 8005aa2:	693a      	ldr	r2, [r7, #16]
 8005aa4:	4013      	ands	r3, r2
 8005aa6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005aa8:	683b      	ldr	r3, [r7, #0]
 8005aaa:	685b      	ldr	r3, [r3, #4]
 8005aac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	d003      	beq.n	8005abc <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8005ab4:	693a      	ldr	r2, [r7, #16]
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	4313      	orrs	r3, r2
 8005aba:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8005abc:	4a26      	ldr	r2, [pc, #152]	; (8005b58 <HAL_GPIO_Init+0x34c>)
 8005abe:	693b      	ldr	r3, [r7, #16]
 8005ac0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005ac2:	4b25      	ldr	r3, [pc, #148]	; (8005b58 <HAL_GPIO_Init+0x34c>)
 8005ac4:	689b      	ldr	r3, [r3, #8]
 8005ac6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	43db      	mvns	r3, r3
 8005acc:	693a      	ldr	r2, [r7, #16]
 8005ace:	4013      	ands	r3, r2
 8005ad0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005ad2:	683b      	ldr	r3, [r7, #0]
 8005ad4:	685b      	ldr	r3, [r3, #4]
 8005ad6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d003      	beq.n	8005ae6 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8005ade:	693a      	ldr	r2, [r7, #16]
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	4313      	orrs	r3, r2
 8005ae4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8005ae6:	4a1c      	ldr	r2, [pc, #112]	; (8005b58 <HAL_GPIO_Init+0x34c>)
 8005ae8:	693b      	ldr	r3, [r7, #16]
 8005aea:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8005aec:	4b1a      	ldr	r3, [pc, #104]	; (8005b58 <HAL_GPIO_Init+0x34c>)
 8005aee:	68db      	ldr	r3, [r3, #12]
 8005af0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	43db      	mvns	r3, r3
 8005af6:	693a      	ldr	r2, [r7, #16]
 8005af8:	4013      	ands	r3, r2
 8005afa:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005afc:	683b      	ldr	r3, [r7, #0]
 8005afe:	685b      	ldr	r3, [r3, #4]
 8005b00:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d003      	beq.n	8005b10 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8005b08:	693a      	ldr	r2, [r7, #16]
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	4313      	orrs	r3, r2
 8005b0e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8005b10:	4a11      	ldr	r2, [pc, #68]	; (8005b58 <HAL_GPIO_Init+0x34c>)
 8005b12:	693b      	ldr	r3, [r7, #16]
 8005b14:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8005b16:	697b      	ldr	r3, [r7, #20]
 8005b18:	3301      	adds	r3, #1
 8005b1a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005b1c:	683b      	ldr	r3, [r7, #0]
 8005b1e:	681a      	ldr	r2, [r3, #0]
 8005b20:	697b      	ldr	r3, [r7, #20]
 8005b22:	fa22 f303 	lsr.w	r3, r2, r3
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	f47f ae78 	bne.w	800581c <HAL_GPIO_Init+0x10>
  }
}
 8005b2c:	bf00      	nop
 8005b2e:	371c      	adds	r7, #28
 8005b30:	46bd      	mov	sp, r7
 8005b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b36:	4770      	bx	lr
 8005b38:	40021000 	.word	0x40021000
 8005b3c:	40010000 	.word	0x40010000
 8005b40:	48000400 	.word	0x48000400
 8005b44:	48000800 	.word	0x48000800
 8005b48:	48000c00 	.word	0x48000c00
 8005b4c:	48001000 	.word	0x48001000
 8005b50:	48001400 	.word	0x48001400
 8005b54:	48001800 	.word	0x48001800
 8005b58:	40010400 	.word	0x40010400

08005b5c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005b5c:	b480      	push	{r7}
 8005b5e:	b083      	sub	sp, #12
 8005b60:	af00      	add	r7, sp, #0
 8005b62:	6078      	str	r0, [r7, #4]
 8005b64:	460b      	mov	r3, r1
 8005b66:	807b      	strh	r3, [r7, #2]
 8005b68:	4613      	mov	r3, r2
 8005b6a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005b6c:	787b      	ldrb	r3, [r7, #1]
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d003      	beq.n	8005b7a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005b72:	887a      	ldrh	r2, [r7, #2]
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005b78:	e002      	b.n	8005b80 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005b7a:	887a      	ldrh	r2, [r7, #2]
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8005b80:	bf00      	nop
 8005b82:	370c      	adds	r7, #12
 8005b84:	46bd      	mov	sp, r7
 8005b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b8a:	4770      	bx	lr

08005b8c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005b8c:	b580      	push	{r7, lr}
 8005b8e:	b082      	sub	sp, #8
 8005b90:	af00      	add	r7, sp, #0
 8005b92:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d101      	bne.n	8005b9e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005b9a:	2301      	movs	r3, #1
 8005b9c:	e081      	b.n	8005ca2 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005ba4:	b2db      	uxtb	r3, r3
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d106      	bne.n	8005bb8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	2200      	movs	r2, #0
 8005bae:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8005bb2:	6878      	ldr	r0, [r7, #4]
 8005bb4:	f7fc feca 	bl	800294c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	2224      	movs	r2, #36	; 0x24
 8005bbc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	681a      	ldr	r2, [r3, #0]
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	f022 0201 	bic.w	r2, r2, #1
 8005bce:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	685a      	ldr	r2, [r3, #4]
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005bdc:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	689a      	ldr	r2, [r3, #8]
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005bec:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	68db      	ldr	r3, [r3, #12]
 8005bf2:	2b01      	cmp	r3, #1
 8005bf4:	d107      	bne.n	8005c06 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	689a      	ldr	r2, [r3, #8]
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005c02:	609a      	str	r2, [r3, #8]
 8005c04:	e006      	b.n	8005c14 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	689a      	ldr	r2, [r3, #8]
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8005c12:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	68db      	ldr	r3, [r3, #12]
 8005c18:	2b02      	cmp	r3, #2
 8005c1a:	d104      	bne.n	8005c26 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005c24:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	685b      	ldr	r3, [r3, #4]
 8005c2c:	687a      	ldr	r2, [r7, #4]
 8005c2e:	6812      	ldr	r2, [r2, #0]
 8005c30:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8005c34:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005c38:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	68da      	ldr	r2, [r3, #12]
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005c48:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	691a      	ldr	r2, [r3, #16]
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	695b      	ldr	r3, [r3, #20]
 8005c52:	ea42 0103 	orr.w	r1, r2, r3
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	699b      	ldr	r3, [r3, #24]
 8005c5a:	021a      	lsls	r2, r3, #8
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	430a      	orrs	r2, r1
 8005c62:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	69d9      	ldr	r1, [r3, #28]
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	6a1a      	ldr	r2, [r3, #32]
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	430a      	orrs	r2, r1
 8005c72:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	681a      	ldr	r2, [r3, #0]
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	f042 0201 	orr.w	r2, r2, #1
 8005c82:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	2200      	movs	r2, #0
 8005c88:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	2220      	movs	r2, #32
 8005c8e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	2200      	movs	r2, #0
 8005c96:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	2200      	movs	r2, #0
 8005c9c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8005ca0:	2300      	movs	r3, #0
}
 8005ca2:	4618      	mov	r0, r3
 8005ca4:	3708      	adds	r7, #8
 8005ca6:	46bd      	mov	sp, r7
 8005ca8:	bd80      	pop	{r7, pc}

08005caa <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005caa:	b480      	push	{r7}
 8005cac:	b083      	sub	sp, #12
 8005cae:	af00      	add	r7, sp, #0
 8005cb0:	6078      	str	r0, [r7, #4]
 8005cb2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005cba:	b2db      	uxtb	r3, r3
 8005cbc:	2b20      	cmp	r3, #32
 8005cbe:	d138      	bne.n	8005d32 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005cc6:	2b01      	cmp	r3, #1
 8005cc8:	d101      	bne.n	8005cce <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8005cca:	2302      	movs	r3, #2
 8005ccc:	e032      	b.n	8005d34 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	2201      	movs	r2, #1
 8005cd2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	2224      	movs	r2, #36	; 0x24
 8005cda:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	681a      	ldr	r2, [r3, #0]
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	f022 0201 	bic.w	r2, r2, #1
 8005cec:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	681a      	ldr	r2, [r3, #0]
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005cfc:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	6819      	ldr	r1, [r3, #0]
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	683a      	ldr	r2, [r7, #0]
 8005d0a:	430a      	orrs	r2, r1
 8005d0c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	681a      	ldr	r2, [r3, #0]
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	f042 0201 	orr.w	r2, r2, #1
 8005d1c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	2220      	movs	r2, #32
 8005d22:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	2200      	movs	r2, #0
 8005d2a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8005d2e:	2300      	movs	r3, #0
 8005d30:	e000      	b.n	8005d34 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005d32:	2302      	movs	r3, #2
  }
}
 8005d34:	4618      	mov	r0, r3
 8005d36:	370c      	adds	r7, #12
 8005d38:	46bd      	mov	sp, r7
 8005d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d3e:	4770      	bx	lr

08005d40 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005d40:	b480      	push	{r7}
 8005d42:	b085      	sub	sp, #20
 8005d44:	af00      	add	r7, sp, #0
 8005d46:	6078      	str	r0, [r7, #4]
 8005d48:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005d50:	b2db      	uxtb	r3, r3
 8005d52:	2b20      	cmp	r3, #32
 8005d54:	d139      	bne.n	8005dca <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005d5c:	2b01      	cmp	r3, #1
 8005d5e:	d101      	bne.n	8005d64 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8005d60:	2302      	movs	r3, #2
 8005d62:	e033      	b.n	8005dcc <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	2201      	movs	r2, #1
 8005d68:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	2224      	movs	r2, #36	; 0x24
 8005d70:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	681a      	ldr	r2, [r3, #0]
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	f022 0201 	bic.w	r2, r2, #1
 8005d82:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8005d92:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8005d94:	683b      	ldr	r3, [r7, #0]
 8005d96:	021b      	lsls	r3, r3, #8
 8005d98:	68fa      	ldr	r2, [r7, #12]
 8005d9a:	4313      	orrs	r3, r2
 8005d9c:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	68fa      	ldr	r2, [r7, #12]
 8005da4:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	681a      	ldr	r2, [r3, #0]
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	f042 0201 	orr.w	r2, r2, #1
 8005db4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	2220      	movs	r2, #32
 8005dba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	2200      	movs	r2, #0
 8005dc2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8005dc6:	2300      	movs	r3, #0
 8005dc8:	e000      	b.n	8005dcc <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8005dca:	2302      	movs	r3, #2
  }
}
 8005dcc:	4618      	mov	r0, r3
 8005dce:	3714      	adds	r7, #20
 8005dd0:	46bd      	mov	sp, r7
 8005dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dd6:	4770      	bx	lr

08005dd8 <HAL_LCD_Init>:
  * @note   This function can be used only when the LCD is disabled.
  * @param hlcd LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Init(LCD_HandleTypeDef *hlcd)
{
 8005dd8:	b580      	push	{r7, lr}
 8005dda:	b086      	sub	sp, #24
 8005ddc:	af00      	add	r7, sp, #0
 8005dde:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t counter;
  HAL_StatusTypeDef status;

  /* Check the LCD handle allocation */
  if (hlcd == NULL)
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d101      	bne.n	8005dea <HAL_LCD_Init+0x12>
  {
    return HAL_ERROR;
 8005de6:	2301      	movs	r3, #1
 8005de8:	e0af      	b.n	8005f4a <HAL_LCD_Init+0x172>
  assert_param(IS_LCD_CONTRAST(hlcd->Init.Contrast));
  assert_param(IS_LCD_BLINK_FREQUENCY(hlcd->Init.BlinkFrequency));
  assert_param(IS_LCD_BLINK_MODE(hlcd->Init.BlinkMode));
  assert_param(IS_LCD_MUX_SEGMENT(hlcd->Init.MuxSegment));

  if (hlcd->State == HAL_LCD_STATE_RESET)
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005df0:	b2db      	uxtb	r3, r3
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d106      	bne.n	8005e04 <HAL_LCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hlcd->Lock = HAL_UNLOCKED;
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	2200      	movs	r2, #0
 8005dfa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize the low level hardware (MSP) */
    HAL_LCD_MspInit(hlcd);
 8005dfe:	6878      	ldr	r0, [r7, #4]
 8005e00:	f7fc fde8 	bl	80029d4 <HAL_LCD_MspInit>
  }

  hlcd->State = HAL_LCD_STATE_BUSY;
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	2202      	movs	r2, #2
 8005e08:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Disable the peripheral */
  __HAL_LCD_DISABLE(hlcd);
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	681a      	ldr	r2, [r3, #0]
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	f022 0201 	bic.w	r2, r2, #1
 8005e1a:	601a      	str	r2, [r3, #0]

  /* Clear the LCD_RAM registers and enable the display request by setting the UDR bit
     in the LCD_SR register */
  for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8005e1c:	2300      	movs	r3, #0
 8005e1e:	617b      	str	r3, [r7, #20]
 8005e20:	e00a      	b.n	8005e38 <HAL_LCD_Init+0x60>
  {
    hlcd->Instance->RAM[counter] = 0;
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	681a      	ldr	r2, [r3, #0]
 8005e26:	697b      	ldr	r3, [r7, #20]
 8005e28:	3304      	adds	r3, #4
 8005e2a:	009b      	lsls	r3, r3, #2
 8005e2c:	4413      	add	r3, r2
 8005e2e:	2200      	movs	r2, #0
 8005e30:	605a      	str	r2, [r3, #4]
  for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8005e32:	697b      	ldr	r3, [r7, #20]
 8005e34:	3301      	adds	r3, #1
 8005e36:	617b      	str	r3, [r7, #20]
 8005e38:	697b      	ldr	r3, [r7, #20]
 8005e3a:	2b0f      	cmp	r3, #15
 8005e3c:	d9f1      	bls.n	8005e22 <HAL_LCD_Init+0x4a>
  }
  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	689a      	ldr	r2, [r3, #8]
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	f042 0204 	orr.w	r2, r2, #4
 8005e4c:	609a      	str	r2, [r3, #8]
     Set BLINKF[2:0] bits according to hlcd->Init.BlinkFrequency value
     Set DEAD[2:0] bits according to hlcd->Init.DeadTime value
     Set PON[2:0] bits according to hlcd->Init.PulseOnDuration value
     Set CC[2:0] bits according to hlcd->Init.Contrast value
     Set HD bit according to hlcd->Init.HighDrive value */
  MODIFY_REG(hlcd->Instance->FCR, \
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	685a      	ldr	r2, [r3, #4]
 8005e54:	4b3f      	ldr	r3, [pc, #252]	; (8005f54 <HAL_LCD_Init+0x17c>)
 8005e56:	4013      	ands	r3, r2
 8005e58:	687a      	ldr	r2, [r7, #4]
 8005e5a:	6851      	ldr	r1, [r2, #4]
 8005e5c:	687a      	ldr	r2, [r7, #4]
 8005e5e:	6892      	ldr	r2, [r2, #8]
 8005e60:	4311      	orrs	r1, r2
 8005e62:	687a      	ldr	r2, [r7, #4]
 8005e64:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8005e66:	4311      	orrs	r1, r2
 8005e68:	687a      	ldr	r2, [r7, #4]
 8005e6a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8005e6c:	4311      	orrs	r1, r2
 8005e6e:	687a      	ldr	r2, [r7, #4]
 8005e70:	69d2      	ldr	r2, [r2, #28]
 8005e72:	4311      	orrs	r1, r2
 8005e74:	687a      	ldr	r2, [r7, #4]
 8005e76:	6a12      	ldr	r2, [r2, #32]
 8005e78:	4311      	orrs	r1, r2
 8005e7a:	687a      	ldr	r2, [r7, #4]
 8005e7c:	6992      	ldr	r2, [r2, #24]
 8005e7e:	4311      	orrs	r1, r2
 8005e80:	687a      	ldr	r2, [r7, #4]
 8005e82:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005e84:	4311      	orrs	r1, r2
 8005e86:	687a      	ldr	r2, [r7, #4]
 8005e88:	6812      	ldr	r2, [r2, #0]
 8005e8a:	430b      	orrs	r3, r1
 8005e8c:	6053      	str	r3, [r2, #4]
              hlcd->Init.DeadTime | hlcd->Init.PulseOnDuration | hlcd->Init.Contrast | hlcd->Init.HighDrive));

  /* Wait until LCD Frame Control Register Synchronization flag (FCRSF) is set in the LCD_SR register
     This bit is set by hardware each time the LCD_FCR register is updated in the LCDCLK
     domain. It is cleared by hardware when writing to the LCD_FCR register.*/
  status = LCD_WaitForSynchro(hlcd);
 8005e8e:	6878      	ldr	r0, [r7, #4]
 8005e90:	f000 f8f1 	bl	8006076 <LCD_WaitForSynchro>
 8005e94:	4603      	mov	r3, r0
 8005e96:	74fb      	strb	r3, [r7, #19]
  if (status != HAL_OK)
 8005e98:	7cfb      	ldrb	r3, [r7, #19]
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d001      	beq.n	8005ea2 <HAL_LCD_Init+0xca>
  {
    return status;
 8005e9e:	7cfb      	ldrb	r3, [r7, #19]
 8005ea0:	e053      	b.n	8005f4a <HAL_LCD_Init+0x172>
  /* Configure the LCD Duty, Bias, Voltage Source, Dead Time, Pulse On Duration and Contrast:
     Set DUTY[2:0] bits according to hlcd->Init.Duty value
     Set BIAS[1:0] bits according to hlcd->Init.Bias value
     Set VSEL bit according to hlcd->Init.VoltageSource value
     Set MUX_SEG bit according to hlcd->Init.MuxSegment value */
  MODIFY_REG(hlcd->Instance->CR, \
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	f023 01fe 	bic.w	r1, r3, #254	; 0xfe
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	68da      	ldr	r2, [r3, #12]
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	691b      	ldr	r3, [r3, #16]
 8005eb4:	431a      	orrs	r2, r3
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	695b      	ldr	r3, [r3, #20]
 8005eba:	431a      	orrs	r2, r3
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ec0:	431a      	orrs	r2, r3
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	430a      	orrs	r2, r1
 8005ec8:	601a      	str	r2, [r3, #0]
             (LCD_CR_DUTY | LCD_CR_BIAS | LCD_CR_VSEL | LCD_CR_MUX_SEG), \
             (hlcd->Init.Duty | hlcd->Init.Bias | hlcd->Init.VoltageSource | hlcd->Init.MuxSegment));

  /* Enable the peripheral */
  __HAL_LCD_ENABLE(hlcd);
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	681a      	ldr	r2, [r3, #0]
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	f042 0201 	orr.w	r2, r2, #1
 8005ed8:	601a      	str	r2, [r3, #0]

  /* Get timeout */
  tickstart = HAL_GetTick();
 8005eda:	f7fd ff83 	bl	8003de4 <HAL_GetTick>
 8005ede:	60f8      	str	r0, [r7, #12]

  /* Wait Until the LCD is enabled */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 8005ee0:	e00c      	b.n	8005efc <HAL_LCD_Init+0x124>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8005ee2:	f7fd ff7f 	bl	8003de4 <HAL_GetTick>
 8005ee6:	4602      	mov	r2, r0
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	1ad3      	subs	r3, r2, r3
 8005eec:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005ef0:	d904      	bls.n	8005efc <HAL_LCD_Init+0x124>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_ENS;
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	2208      	movs	r2, #8
 8005ef6:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 8005ef8:	2303      	movs	r3, #3
 8005efa:	e026      	b.n	8005f4a <HAL_LCD_Init+0x172>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	689b      	ldr	r3, [r3, #8]
 8005f02:	f003 0301 	and.w	r3, r3, #1
 8005f06:	2b01      	cmp	r3, #1
 8005f08:	d1eb      	bne.n	8005ee2 <HAL_LCD_Init+0x10a>
    }
  }

  /* Get timeout */
  tickstart = HAL_GetTick();
 8005f0a:	f7fd ff6b 	bl	8003de4 <HAL_GetTick>
 8005f0e:	60f8      	str	r0, [r7, #12]

  /*!< Wait Until the LCD Booster is ready */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 8005f10:	e00c      	b.n	8005f2c <HAL_LCD_Init+0x154>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8005f12:	f7fd ff67 	bl	8003de4 <HAL_GetTick>
 8005f16:	4602      	mov	r2, r0
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	1ad3      	subs	r3, r2, r3
 8005f1c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005f20:	d904      	bls.n	8005f2c <HAL_LCD_Init+0x154>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_RDY;
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	2210      	movs	r2, #16
 8005f26:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 8005f28:	2303      	movs	r3, #3
 8005f2a:	e00e      	b.n	8005f4a <HAL_LCD_Init+0x172>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	689b      	ldr	r3, [r3, #8]
 8005f32:	f003 0310 	and.w	r3, r3, #16
 8005f36:	2b10      	cmp	r3, #16
 8005f38:	d1eb      	bne.n	8005f12 <HAL_LCD_Init+0x13a>
    }
  }

  /* Initialize the LCD state */
  hlcd->ErrorCode = HAL_LCD_ERROR_NONE;
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	2200      	movs	r2, #0
 8005f3e:	639a      	str	r2, [r3, #56]	; 0x38
  hlcd->State = HAL_LCD_STATE_READY;
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	2201      	movs	r2, #1
 8005f44:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return status;
 8005f48:	7cfb      	ldrb	r3, [r7, #19]
}
 8005f4a:	4618      	mov	r0, r3
 8005f4c:	3718      	adds	r7, #24
 8005f4e:	46bd      	mov	sp, r7
 8005f50:	bd80      	pop	{r7, pc}
 8005f52:	bf00      	nop
 8005f54:	fc00000e 	.word	0xfc00000e

08005f58 <HAL_LCD_Clear>:
  * @brief Clear the LCD RAM registers.
  * @param hlcd LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Clear(LCD_HandleTypeDef *hlcd)
{
 8005f58:	b580      	push	{r7, lr}
 8005f5a:	b086      	sub	sp, #24
 8005f5c:	af00      	add	r7, sp, #0
 8005f5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t counter;
  HAL_StatusTypeDef status = HAL_ERROR;
 8005f60:	2301      	movs	r3, #1
 8005f62:	74fb      	strb	r3, [r7, #19]
  HAL_LCD_StateTypeDef state = hlcd->State;
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005f6a:	74bb      	strb	r3, [r7, #18]
  
  if ((state == HAL_LCD_STATE_READY) || (state == HAL_LCD_STATE_BUSY))
 8005f6c:	7cbb      	ldrb	r3, [r7, #18]
 8005f6e:	2b01      	cmp	r3, #1
 8005f70:	d002      	beq.n	8005f78 <HAL_LCD_Clear+0x20>
 8005f72:	7cbb      	ldrb	r3, [r7, #18]
 8005f74:	2b02      	cmp	r3, #2
 8005f76:	d140      	bne.n	8005ffa <HAL_LCD_Clear+0xa2>
  {
    /* Process Locked */
    __HAL_LOCK(hlcd);
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8005f7e:	2b01      	cmp	r3, #1
 8005f80:	d101      	bne.n	8005f86 <HAL_LCD_Clear+0x2e>
 8005f82:	2302      	movs	r3, #2
 8005f84:	e03a      	b.n	8005ffc <HAL_LCD_Clear+0xa4>
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	2201      	movs	r2, #1
 8005f8a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    hlcd->State = HAL_LCD_STATE_BUSY;
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	2202      	movs	r2, #2
 8005f92:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Get timeout */
    tickstart = HAL_GetTick();
 8005f96:	f7fd ff25 	bl	8003de4 <HAL_GetTick>
 8005f9a:	60f8      	str	r0, [r7, #12]

    /*!< Wait Until the LCD is ready */
    while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8005f9c:	e010      	b.n	8005fc0 <HAL_LCD_Clear+0x68>
    {
      if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8005f9e:	f7fd ff21 	bl	8003de4 <HAL_GetTick>
 8005fa2:	4602      	mov	r2, r0
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	1ad3      	subs	r3, r2, r3
 8005fa8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005fac:	d908      	bls.n	8005fc0 <HAL_LCD_Clear+0x68>
      {
        hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	2202      	movs	r2, #2
 8005fb2:	639a      	str	r2, [r3, #56]	; 0x38

        /* Process Unlocked */
        __HAL_UNLOCK(hlcd);
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	2200      	movs	r2, #0
 8005fb8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 8005fbc:	2303      	movs	r3, #3
 8005fbe:	e01d      	b.n	8005ffc <HAL_LCD_Clear+0xa4>
    while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	689b      	ldr	r3, [r3, #8]
 8005fc6:	f003 0304 	and.w	r3, r3, #4
 8005fca:	2b04      	cmp	r3, #4
 8005fcc:	d0e7      	beq.n	8005f9e <HAL_LCD_Clear+0x46>
      }
    }
    /* Clear the LCD_RAM registers */
    for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8005fce:	2300      	movs	r3, #0
 8005fd0:	617b      	str	r3, [r7, #20]
 8005fd2:	e00a      	b.n	8005fea <HAL_LCD_Clear+0x92>
    {
      hlcd->Instance->RAM[counter] = 0;
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	681a      	ldr	r2, [r3, #0]
 8005fd8:	697b      	ldr	r3, [r7, #20]
 8005fda:	3304      	adds	r3, #4
 8005fdc:	009b      	lsls	r3, r3, #2
 8005fde:	4413      	add	r3, r2
 8005fe0:	2200      	movs	r2, #0
 8005fe2:	605a      	str	r2, [r3, #4]
    for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8005fe4:	697b      	ldr	r3, [r7, #20]
 8005fe6:	3301      	adds	r3, #1
 8005fe8:	617b      	str	r3, [r7, #20]
 8005fea:	697b      	ldr	r3, [r7, #20]
 8005fec:	2b0f      	cmp	r3, #15
 8005fee:	d9f1      	bls.n	8005fd4 <HAL_LCD_Clear+0x7c>
    }

    /* Update the LCD display */
    status = HAL_LCD_UpdateDisplayRequest(hlcd);
 8005ff0:	6878      	ldr	r0, [r7, #4]
 8005ff2:	f000 f807 	bl	8006004 <HAL_LCD_UpdateDisplayRequest>
 8005ff6:	4603      	mov	r3, r0
 8005ff8:	74fb      	strb	r3, [r7, #19]
  }
  return status;
 8005ffa:	7cfb      	ldrb	r3, [r7, #19]
}
 8005ffc:	4618      	mov	r0, r3
 8005ffe:	3718      	adds	r7, #24
 8006000:	46bd      	mov	sp, r7
 8006002:	bd80      	pop	{r7, pc}

08006004 <HAL_LCD_UpdateDisplayRequest>:
  *         for which commons are active (depending on DUTY). For example if
  *         DUTY = 1/2, only the LCD_DISPLAY of COM0 and COM1 will be updated.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_UpdateDisplayRequest(LCD_HandleTypeDef *hlcd)
{
 8006004:	b580      	push	{r7, lr}
 8006006:	b084      	sub	sp, #16
 8006008:	af00      	add	r7, sp, #0
 800600a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear the Update Display Done flag before starting the update display request */
  __HAL_LCD_CLEAR_FLAG(hlcd, LCD_FLAG_UDD);
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	2208      	movs	r2, #8
 8006012:	60da      	str	r2, [r3, #12]

  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	689a      	ldr	r2, [r3, #8]
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	f042 0204 	orr.w	r2, r2, #4
 8006022:	609a      	str	r2, [r3, #8]

  /* Get timeout */
  tickstart = HAL_GetTick();
 8006024:	f7fd fede 	bl	8003de4 <HAL_GetTick>
 8006028:	60f8      	str	r0, [r7, #12]

  /*!< Wait Until the LCD display is done */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 800602a:	e010      	b.n	800604e <HAL_LCD_UpdateDisplayRequest+0x4a>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 800602c:	f7fd feda 	bl	8003de4 <HAL_GetTick>
 8006030:	4602      	mov	r2, r0
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	1ad3      	subs	r3, r2, r3
 8006036:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800603a:	d908      	bls.n	800604e <HAL_LCD_UpdateDisplayRequest+0x4a>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_UDD;
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	2204      	movs	r2, #4
 8006040:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hlcd);
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	2200      	movs	r2, #0
 8006046:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      return HAL_TIMEOUT;
 800604a:	2303      	movs	r3, #3
 800604c:	e00f      	b.n	800606e <HAL_LCD_UpdateDisplayRequest+0x6a>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	689b      	ldr	r3, [r3, #8]
 8006054:	f003 0308 	and.w	r3, r3, #8
 8006058:	2b08      	cmp	r3, #8
 800605a:	d1e7      	bne.n	800602c <HAL_LCD_UpdateDisplayRequest+0x28>
    }
  }

  hlcd->State = HAL_LCD_STATE_READY;
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	2201      	movs	r2, #1
 8006060:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Process Unlocked */
  __HAL_UNLOCK(hlcd);
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	2200      	movs	r2, #0
 8006068:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800606c:	2300      	movs	r3, #0
}
 800606e:	4618      	mov	r0, r3
 8006070:	3710      	adds	r7, #16
 8006072:	46bd      	mov	sp, r7
 8006074:	bd80      	pop	{r7, pc}

08006076 <LCD_WaitForSynchro>:
  * @brief  Wait until the LCD FCR register is synchronized in the LCDCLK domain.
  *   This function must be called after any write operation to LCD_FCR register.
  * @retval None
  */
HAL_StatusTypeDef LCD_WaitForSynchro(LCD_HandleTypeDef *hlcd)
{
 8006076:	b580      	push	{r7, lr}
 8006078:	b084      	sub	sp, #16
 800607a:	af00      	add	r7, sp, #0
 800607c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Get timeout */
  tickstart = HAL_GetTick();
 800607e:	f7fd feb1 	bl	8003de4 <HAL_GetTick>
 8006082:	60f8      	str	r0, [r7, #12]

  /* Loop until FCRSF flag is set */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 8006084:	e00c      	b.n	80060a0 <LCD_WaitForSynchro+0x2a>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8006086:	f7fd fead 	bl	8003de4 <HAL_GetTick>
 800608a:	4602      	mov	r2, r0
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	1ad3      	subs	r3, r2, r3
 8006090:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006094:	d904      	bls.n	80060a0 <LCD_WaitForSynchro+0x2a>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_FCRSF;
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	2201      	movs	r2, #1
 800609a:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 800609c:	2303      	movs	r3, #3
 800609e:	e007      	b.n	80060b0 <LCD_WaitForSynchro+0x3a>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	689b      	ldr	r3, [r3, #8]
 80060a6:	f003 0320 	and.w	r3, r3, #32
 80060aa:	2b20      	cmp	r3, #32
 80060ac:	d1eb      	bne.n	8006086 <LCD_WaitForSynchro+0x10>
    }
  }

  return HAL_OK;
 80060ae:	2300      	movs	r3, #0
}
 80060b0:	4618      	mov	r0, r3
 80060b2:	3710      	adds	r7, #16
 80060b4:	46bd      	mov	sp, r7
 80060b6:	bd80      	pop	{r7, pc}

080060b8 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80060b8:	b480      	push	{r7}
 80060ba:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80060bc:	4b04      	ldr	r3, [pc, #16]	; (80060d0 <HAL_PWREx_GetVoltageRange+0x18>)
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 80060c4:	4618      	mov	r0, r3
 80060c6:	46bd      	mov	sp, r7
 80060c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060cc:	4770      	bx	lr
 80060ce:	bf00      	nop
 80060d0:	40007000 	.word	0x40007000

080060d4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80060d4:	b480      	push	{r7}
 80060d6:	b085      	sub	sp, #20
 80060d8:	af00      	add	r7, sp, #0
 80060da:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80060e2:	d130      	bne.n	8006146 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80060e4:	4b23      	ldr	r3, [pc, #140]	; (8006174 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80060ec:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80060f0:	d038      	beq.n	8006164 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80060f2:	4b20      	ldr	r3, [pc, #128]	; (8006174 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80060fa:	4a1e      	ldr	r2, [pc, #120]	; (8006174 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80060fc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006100:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006102:	4b1d      	ldr	r3, [pc, #116]	; (8006178 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	2232      	movs	r2, #50	; 0x32
 8006108:	fb02 f303 	mul.w	r3, r2, r3
 800610c:	4a1b      	ldr	r2, [pc, #108]	; (800617c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800610e:	fba2 2303 	umull	r2, r3, r2, r3
 8006112:	0c9b      	lsrs	r3, r3, #18
 8006114:	3301      	adds	r3, #1
 8006116:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006118:	e002      	b.n	8006120 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	3b01      	subs	r3, #1
 800611e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006120:	4b14      	ldr	r3, [pc, #80]	; (8006174 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006122:	695b      	ldr	r3, [r3, #20]
 8006124:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006128:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800612c:	d102      	bne.n	8006134 <HAL_PWREx_ControlVoltageScaling+0x60>
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	2b00      	cmp	r3, #0
 8006132:	d1f2      	bne.n	800611a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8006134:	4b0f      	ldr	r3, [pc, #60]	; (8006174 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006136:	695b      	ldr	r3, [r3, #20]
 8006138:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800613c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006140:	d110      	bne.n	8006164 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8006142:	2303      	movs	r3, #3
 8006144:	e00f      	b.n	8006166 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8006146:	4b0b      	ldr	r3, [pc, #44]	; (8006174 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800614e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006152:	d007      	beq.n	8006164 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8006154:	4b07      	ldr	r3, [pc, #28]	; (8006174 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800615c:	4a05      	ldr	r2, [pc, #20]	; (8006174 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800615e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006162:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8006164:	2300      	movs	r3, #0
}
 8006166:	4618      	mov	r0, r3
 8006168:	3714      	adds	r7, #20
 800616a:	46bd      	mov	sp, r7
 800616c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006170:	4770      	bx	lr
 8006172:	bf00      	nop
 8006174:	40007000 	.word	0x40007000
 8006178:	20000000 	.word	0x20000000
 800617c:	431bde83 	.word	0x431bde83

08006180 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006180:	b580      	push	{r7, lr}
 8006182:	b088      	sub	sp, #32
 8006184:	af00      	add	r7, sp, #0
 8006186:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	2b00      	cmp	r3, #0
 800618c:	d101      	bne.n	8006192 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800618e:	2301      	movs	r3, #1
 8006190:	e39d      	b.n	80068ce <HAL_RCC_OscConfig+0x74e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006192:	4ba4      	ldr	r3, [pc, #656]	; (8006424 <HAL_RCC_OscConfig+0x2a4>)
 8006194:	689b      	ldr	r3, [r3, #8]
 8006196:	f003 030c 	and.w	r3, r3, #12
 800619a:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800619c:	4ba1      	ldr	r3, [pc, #644]	; (8006424 <HAL_RCC_OscConfig+0x2a4>)
 800619e:	68db      	ldr	r3, [r3, #12]
 80061a0:	f003 0303 	and.w	r3, r3, #3
 80061a4:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	f003 0310 	and.w	r3, r3, #16
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	f000 80e1 	beq.w	8006376 <HAL_RCC_OscConfig+0x1f6>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80061b4:	69bb      	ldr	r3, [r7, #24]
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d007      	beq.n	80061ca <HAL_RCC_OscConfig+0x4a>
 80061ba:	69bb      	ldr	r3, [r7, #24]
 80061bc:	2b0c      	cmp	r3, #12
 80061be:	f040 8088 	bne.w	80062d2 <HAL_RCC_OscConfig+0x152>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80061c2:	697b      	ldr	r3, [r7, #20]
 80061c4:	2b01      	cmp	r3, #1
 80061c6:	f040 8084 	bne.w	80062d2 <HAL_RCC_OscConfig+0x152>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80061ca:	4b96      	ldr	r3, [pc, #600]	; (8006424 <HAL_RCC_OscConfig+0x2a4>)
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	f003 0302 	and.w	r3, r3, #2
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d005      	beq.n	80061e2 <HAL_RCC_OscConfig+0x62>
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	699b      	ldr	r3, [r3, #24]
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d101      	bne.n	80061e2 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80061de:	2301      	movs	r3, #1
 80061e0:	e375      	b.n	80068ce <HAL_RCC_OscConfig+0x74e>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	6a1a      	ldr	r2, [r3, #32]
 80061e6:	4b8f      	ldr	r3, [pc, #572]	; (8006424 <HAL_RCC_OscConfig+0x2a4>)
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	f003 0308 	and.w	r3, r3, #8
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	d004      	beq.n	80061fc <HAL_RCC_OscConfig+0x7c>
 80061f2:	4b8c      	ldr	r3, [pc, #560]	; (8006424 <HAL_RCC_OscConfig+0x2a4>)
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80061fa:	e005      	b.n	8006208 <HAL_RCC_OscConfig+0x88>
 80061fc:	4b89      	ldr	r3, [pc, #548]	; (8006424 <HAL_RCC_OscConfig+0x2a4>)
 80061fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006202:	091b      	lsrs	r3, r3, #4
 8006204:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006208:	4293      	cmp	r3, r2
 800620a:	d223      	bcs.n	8006254 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	6a1b      	ldr	r3, [r3, #32]
 8006210:	4618      	mov	r0, r3
 8006212:	f000 fd09 	bl	8006c28 <RCC_SetFlashLatencyFromMSIRange>
 8006216:	4603      	mov	r3, r0
 8006218:	2b00      	cmp	r3, #0
 800621a:	d001      	beq.n	8006220 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 800621c:	2301      	movs	r3, #1
 800621e:	e356      	b.n	80068ce <HAL_RCC_OscConfig+0x74e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006220:	4b80      	ldr	r3, [pc, #512]	; (8006424 <HAL_RCC_OscConfig+0x2a4>)
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	4a7f      	ldr	r2, [pc, #508]	; (8006424 <HAL_RCC_OscConfig+0x2a4>)
 8006226:	f043 0308 	orr.w	r3, r3, #8
 800622a:	6013      	str	r3, [r2, #0]
 800622c:	4b7d      	ldr	r3, [pc, #500]	; (8006424 <HAL_RCC_OscConfig+0x2a4>)
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	6a1b      	ldr	r3, [r3, #32]
 8006238:	497a      	ldr	r1, [pc, #488]	; (8006424 <HAL_RCC_OscConfig+0x2a4>)
 800623a:	4313      	orrs	r3, r2
 800623c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800623e:	4b79      	ldr	r3, [pc, #484]	; (8006424 <HAL_RCC_OscConfig+0x2a4>)
 8006240:	685b      	ldr	r3, [r3, #4]
 8006242:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	69db      	ldr	r3, [r3, #28]
 800624a:	021b      	lsls	r3, r3, #8
 800624c:	4975      	ldr	r1, [pc, #468]	; (8006424 <HAL_RCC_OscConfig+0x2a4>)
 800624e:	4313      	orrs	r3, r2
 8006250:	604b      	str	r3, [r1, #4]
 8006252:	e022      	b.n	800629a <HAL_RCC_OscConfig+0x11a>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006254:	4b73      	ldr	r3, [pc, #460]	; (8006424 <HAL_RCC_OscConfig+0x2a4>)
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	4a72      	ldr	r2, [pc, #456]	; (8006424 <HAL_RCC_OscConfig+0x2a4>)
 800625a:	f043 0308 	orr.w	r3, r3, #8
 800625e:	6013      	str	r3, [r2, #0]
 8006260:	4b70      	ldr	r3, [pc, #448]	; (8006424 <HAL_RCC_OscConfig+0x2a4>)
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	6a1b      	ldr	r3, [r3, #32]
 800626c:	496d      	ldr	r1, [pc, #436]	; (8006424 <HAL_RCC_OscConfig+0x2a4>)
 800626e:	4313      	orrs	r3, r2
 8006270:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006272:	4b6c      	ldr	r3, [pc, #432]	; (8006424 <HAL_RCC_OscConfig+0x2a4>)
 8006274:	685b      	ldr	r3, [r3, #4]
 8006276:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	69db      	ldr	r3, [r3, #28]
 800627e:	021b      	lsls	r3, r3, #8
 8006280:	4968      	ldr	r1, [pc, #416]	; (8006424 <HAL_RCC_OscConfig+0x2a4>)
 8006282:	4313      	orrs	r3, r2
 8006284:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	6a1b      	ldr	r3, [r3, #32]
 800628a:	4618      	mov	r0, r3
 800628c:	f000 fccc 	bl	8006c28 <RCC_SetFlashLatencyFromMSIRange>
 8006290:	4603      	mov	r3, r0
 8006292:	2b00      	cmp	r3, #0
 8006294:	d001      	beq.n	800629a <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_ERROR;
 8006296:	2301      	movs	r3, #1
 8006298:	e319      	b.n	80068ce <HAL_RCC_OscConfig+0x74e>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800629a:	f000 fc03 	bl	8006aa4 <HAL_RCC_GetSysClockFreq>
 800629e:	4601      	mov	r1, r0
 80062a0:	4b60      	ldr	r3, [pc, #384]	; (8006424 <HAL_RCC_OscConfig+0x2a4>)
 80062a2:	689b      	ldr	r3, [r3, #8]
 80062a4:	091b      	lsrs	r3, r3, #4
 80062a6:	f003 030f 	and.w	r3, r3, #15
 80062aa:	4a5f      	ldr	r2, [pc, #380]	; (8006428 <HAL_RCC_OscConfig+0x2a8>)
 80062ac:	5cd3      	ldrb	r3, [r2, r3]
 80062ae:	f003 031f 	and.w	r3, r3, #31
 80062b2:	fa21 f303 	lsr.w	r3, r1, r3
 80062b6:	4a5d      	ldr	r2, [pc, #372]	; (800642c <HAL_RCC_OscConfig+0x2ac>)
 80062b8:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80062ba:	4b5d      	ldr	r3, [pc, #372]	; (8006430 <HAL_RCC_OscConfig+0x2b0>)
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	4618      	mov	r0, r3
 80062c0:	f7fd fd44 	bl	8003d4c <HAL_InitTick>
 80062c4:	4603      	mov	r3, r0
 80062c6:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80062c8:	7bfb      	ldrb	r3, [r7, #15]
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d052      	beq.n	8006374 <HAL_RCC_OscConfig+0x1f4>
        {
          return status;
 80062ce:	7bfb      	ldrb	r3, [r7, #15]
 80062d0:	e2fd      	b.n	80068ce <HAL_RCC_OscConfig+0x74e>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	699b      	ldr	r3, [r3, #24]
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d032      	beq.n	8006340 <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80062da:	4b52      	ldr	r3, [pc, #328]	; (8006424 <HAL_RCC_OscConfig+0x2a4>)
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	4a51      	ldr	r2, [pc, #324]	; (8006424 <HAL_RCC_OscConfig+0x2a4>)
 80062e0:	f043 0301 	orr.w	r3, r3, #1
 80062e4:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80062e6:	f7fd fd7d 	bl	8003de4 <HAL_GetTick>
 80062ea:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80062ec:	e008      	b.n	8006300 <HAL_RCC_OscConfig+0x180>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80062ee:	f7fd fd79 	bl	8003de4 <HAL_GetTick>
 80062f2:	4602      	mov	r2, r0
 80062f4:	693b      	ldr	r3, [r7, #16]
 80062f6:	1ad3      	subs	r3, r2, r3
 80062f8:	2b02      	cmp	r3, #2
 80062fa:	d901      	bls.n	8006300 <HAL_RCC_OscConfig+0x180>
          {
            return HAL_TIMEOUT;
 80062fc:	2303      	movs	r3, #3
 80062fe:	e2e6      	b.n	80068ce <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006300:	4b48      	ldr	r3, [pc, #288]	; (8006424 <HAL_RCC_OscConfig+0x2a4>)
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	f003 0302 	and.w	r3, r3, #2
 8006308:	2b00      	cmp	r3, #0
 800630a:	d0f0      	beq.n	80062ee <HAL_RCC_OscConfig+0x16e>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800630c:	4b45      	ldr	r3, [pc, #276]	; (8006424 <HAL_RCC_OscConfig+0x2a4>)
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	4a44      	ldr	r2, [pc, #272]	; (8006424 <HAL_RCC_OscConfig+0x2a4>)
 8006312:	f043 0308 	orr.w	r3, r3, #8
 8006316:	6013      	str	r3, [r2, #0]
 8006318:	4b42      	ldr	r3, [pc, #264]	; (8006424 <HAL_RCC_OscConfig+0x2a4>)
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	6a1b      	ldr	r3, [r3, #32]
 8006324:	493f      	ldr	r1, [pc, #252]	; (8006424 <HAL_RCC_OscConfig+0x2a4>)
 8006326:	4313      	orrs	r3, r2
 8006328:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800632a:	4b3e      	ldr	r3, [pc, #248]	; (8006424 <HAL_RCC_OscConfig+0x2a4>)
 800632c:	685b      	ldr	r3, [r3, #4]
 800632e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	69db      	ldr	r3, [r3, #28]
 8006336:	021b      	lsls	r3, r3, #8
 8006338:	493a      	ldr	r1, [pc, #232]	; (8006424 <HAL_RCC_OscConfig+0x2a4>)
 800633a:	4313      	orrs	r3, r2
 800633c:	604b      	str	r3, [r1, #4]
 800633e:	e01a      	b.n	8006376 <HAL_RCC_OscConfig+0x1f6>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8006340:	4b38      	ldr	r3, [pc, #224]	; (8006424 <HAL_RCC_OscConfig+0x2a4>)
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	4a37      	ldr	r2, [pc, #220]	; (8006424 <HAL_RCC_OscConfig+0x2a4>)
 8006346:	f023 0301 	bic.w	r3, r3, #1
 800634a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800634c:	f7fd fd4a 	bl	8003de4 <HAL_GetTick>
 8006350:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8006352:	e008      	b.n	8006366 <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006354:	f7fd fd46 	bl	8003de4 <HAL_GetTick>
 8006358:	4602      	mov	r2, r0
 800635a:	693b      	ldr	r3, [r7, #16]
 800635c:	1ad3      	subs	r3, r2, r3
 800635e:	2b02      	cmp	r3, #2
 8006360:	d901      	bls.n	8006366 <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8006362:	2303      	movs	r3, #3
 8006364:	e2b3      	b.n	80068ce <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8006366:	4b2f      	ldr	r3, [pc, #188]	; (8006424 <HAL_RCC_OscConfig+0x2a4>)
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	f003 0302 	and.w	r3, r3, #2
 800636e:	2b00      	cmp	r3, #0
 8006370:	d1f0      	bne.n	8006354 <HAL_RCC_OscConfig+0x1d4>
 8006372:	e000      	b.n	8006376 <HAL_RCC_OscConfig+0x1f6>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8006374:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	f003 0301 	and.w	r3, r3, #1
 800637e:	2b00      	cmp	r3, #0
 8006380:	d074      	beq.n	800646c <HAL_RCC_OscConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8006382:	69bb      	ldr	r3, [r7, #24]
 8006384:	2b08      	cmp	r3, #8
 8006386:	d005      	beq.n	8006394 <HAL_RCC_OscConfig+0x214>
 8006388:	69bb      	ldr	r3, [r7, #24]
 800638a:	2b0c      	cmp	r3, #12
 800638c:	d10e      	bne.n	80063ac <HAL_RCC_OscConfig+0x22c>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800638e:	697b      	ldr	r3, [r7, #20]
 8006390:	2b03      	cmp	r3, #3
 8006392:	d10b      	bne.n	80063ac <HAL_RCC_OscConfig+0x22c>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006394:	4b23      	ldr	r3, [pc, #140]	; (8006424 <HAL_RCC_OscConfig+0x2a4>)
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800639c:	2b00      	cmp	r3, #0
 800639e:	d064      	beq.n	800646a <HAL_RCC_OscConfig+0x2ea>
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	685b      	ldr	r3, [r3, #4]
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d160      	bne.n	800646a <HAL_RCC_OscConfig+0x2ea>
      {
        return HAL_ERROR;
 80063a8:	2301      	movs	r3, #1
 80063aa:	e290      	b.n	80068ce <HAL_RCC_OscConfig+0x74e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	685b      	ldr	r3, [r3, #4]
 80063b0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80063b4:	d106      	bne.n	80063c4 <HAL_RCC_OscConfig+0x244>
 80063b6:	4b1b      	ldr	r3, [pc, #108]	; (8006424 <HAL_RCC_OscConfig+0x2a4>)
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	4a1a      	ldr	r2, [pc, #104]	; (8006424 <HAL_RCC_OscConfig+0x2a4>)
 80063bc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80063c0:	6013      	str	r3, [r2, #0]
 80063c2:	e01d      	b.n	8006400 <HAL_RCC_OscConfig+0x280>
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	685b      	ldr	r3, [r3, #4]
 80063c8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80063cc:	d10c      	bne.n	80063e8 <HAL_RCC_OscConfig+0x268>
 80063ce:	4b15      	ldr	r3, [pc, #84]	; (8006424 <HAL_RCC_OscConfig+0x2a4>)
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	4a14      	ldr	r2, [pc, #80]	; (8006424 <HAL_RCC_OscConfig+0x2a4>)
 80063d4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80063d8:	6013      	str	r3, [r2, #0]
 80063da:	4b12      	ldr	r3, [pc, #72]	; (8006424 <HAL_RCC_OscConfig+0x2a4>)
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	4a11      	ldr	r2, [pc, #68]	; (8006424 <HAL_RCC_OscConfig+0x2a4>)
 80063e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80063e4:	6013      	str	r3, [r2, #0]
 80063e6:	e00b      	b.n	8006400 <HAL_RCC_OscConfig+0x280>
 80063e8:	4b0e      	ldr	r3, [pc, #56]	; (8006424 <HAL_RCC_OscConfig+0x2a4>)
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	4a0d      	ldr	r2, [pc, #52]	; (8006424 <HAL_RCC_OscConfig+0x2a4>)
 80063ee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80063f2:	6013      	str	r3, [r2, #0]
 80063f4:	4b0b      	ldr	r3, [pc, #44]	; (8006424 <HAL_RCC_OscConfig+0x2a4>)
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	4a0a      	ldr	r2, [pc, #40]	; (8006424 <HAL_RCC_OscConfig+0x2a4>)
 80063fa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80063fe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	685b      	ldr	r3, [r3, #4]
 8006404:	2b00      	cmp	r3, #0
 8006406:	d01c      	beq.n	8006442 <HAL_RCC_OscConfig+0x2c2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006408:	f7fd fcec 	bl	8003de4 <HAL_GetTick>
 800640c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800640e:	e011      	b.n	8006434 <HAL_RCC_OscConfig+0x2b4>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006410:	f7fd fce8 	bl	8003de4 <HAL_GetTick>
 8006414:	4602      	mov	r2, r0
 8006416:	693b      	ldr	r3, [r7, #16]
 8006418:	1ad3      	subs	r3, r2, r3
 800641a:	2b64      	cmp	r3, #100	; 0x64
 800641c:	d90a      	bls.n	8006434 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 800641e:	2303      	movs	r3, #3
 8006420:	e255      	b.n	80068ce <HAL_RCC_OscConfig+0x74e>
 8006422:	bf00      	nop
 8006424:	40021000 	.word	0x40021000
 8006428:	0800cb0c 	.word	0x0800cb0c
 800642c:	20000000 	.word	0x20000000
 8006430:	20000004 	.word	0x20000004
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006434:	4bae      	ldr	r3, [pc, #696]	; (80066f0 <HAL_RCC_OscConfig+0x570>)
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800643c:	2b00      	cmp	r3, #0
 800643e:	d0e7      	beq.n	8006410 <HAL_RCC_OscConfig+0x290>
 8006440:	e014      	b.n	800646c <HAL_RCC_OscConfig+0x2ec>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006442:	f7fd fccf 	bl	8003de4 <HAL_GetTick>
 8006446:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006448:	e008      	b.n	800645c <HAL_RCC_OscConfig+0x2dc>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800644a:	f7fd fccb 	bl	8003de4 <HAL_GetTick>
 800644e:	4602      	mov	r2, r0
 8006450:	693b      	ldr	r3, [r7, #16]
 8006452:	1ad3      	subs	r3, r2, r3
 8006454:	2b64      	cmp	r3, #100	; 0x64
 8006456:	d901      	bls.n	800645c <HAL_RCC_OscConfig+0x2dc>
          {
            return HAL_TIMEOUT;
 8006458:	2303      	movs	r3, #3
 800645a:	e238      	b.n	80068ce <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800645c:	4ba4      	ldr	r3, [pc, #656]	; (80066f0 <HAL_RCC_OscConfig+0x570>)
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006464:	2b00      	cmp	r3, #0
 8006466:	d1f0      	bne.n	800644a <HAL_RCC_OscConfig+0x2ca>
 8006468:	e000      	b.n	800646c <HAL_RCC_OscConfig+0x2ec>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800646a:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	f003 0302 	and.w	r3, r3, #2
 8006474:	2b00      	cmp	r3, #0
 8006476:	d060      	beq.n	800653a <HAL_RCC_OscConfig+0x3ba>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8006478:	69bb      	ldr	r3, [r7, #24]
 800647a:	2b04      	cmp	r3, #4
 800647c:	d005      	beq.n	800648a <HAL_RCC_OscConfig+0x30a>
 800647e:	69bb      	ldr	r3, [r7, #24]
 8006480:	2b0c      	cmp	r3, #12
 8006482:	d119      	bne.n	80064b8 <HAL_RCC_OscConfig+0x338>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8006484:	697b      	ldr	r3, [r7, #20]
 8006486:	2b02      	cmp	r3, #2
 8006488:	d116      	bne.n	80064b8 <HAL_RCC_OscConfig+0x338>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800648a:	4b99      	ldr	r3, [pc, #612]	; (80066f0 <HAL_RCC_OscConfig+0x570>)
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006492:	2b00      	cmp	r3, #0
 8006494:	d005      	beq.n	80064a2 <HAL_RCC_OscConfig+0x322>
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	68db      	ldr	r3, [r3, #12]
 800649a:	2b00      	cmp	r3, #0
 800649c:	d101      	bne.n	80064a2 <HAL_RCC_OscConfig+0x322>
      {
        return HAL_ERROR;
 800649e:	2301      	movs	r3, #1
 80064a0:	e215      	b.n	80068ce <HAL_RCC_OscConfig+0x74e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80064a2:	4b93      	ldr	r3, [pc, #588]	; (80066f0 <HAL_RCC_OscConfig+0x570>)
 80064a4:	685b      	ldr	r3, [r3, #4]
 80064a6:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	691b      	ldr	r3, [r3, #16]
 80064ae:	061b      	lsls	r3, r3, #24
 80064b0:	498f      	ldr	r1, [pc, #572]	; (80066f0 <HAL_RCC_OscConfig+0x570>)
 80064b2:	4313      	orrs	r3, r2
 80064b4:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80064b6:	e040      	b.n	800653a <HAL_RCC_OscConfig+0x3ba>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	68db      	ldr	r3, [r3, #12]
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d023      	beq.n	8006508 <HAL_RCC_OscConfig+0x388>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80064c0:	4b8b      	ldr	r3, [pc, #556]	; (80066f0 <HAL_RCC_OscConfig+0x570>)
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	4a8a      	ldr	r2, [pc, #552]	; (80066f0 <HAL_RCC_OscConfig+0x570>)
 80064c6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80064ca:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80064cc:	f7fd fc8a 	bl	8003de4 <HAL_GetTick>
 80064d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80064d2:	e008      	b.n	80064e6 <HAL_RCC_OscConfig+0x366>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80064d4:	f7fd fc86 	bl	8003de4 <HAL_GetTick>
 80064d8:	4602      	mov	r2, r0
 80064da:	693b      	ldr	r3, [r7, #16]
 80064dc:	1ad3      	subs	r3, r2, r3
 80064de:	2b02      	cmp	r3, #2
 80064e0:	d901      	bls.n	80064e6 <HAL_RCC_OscConfig+0x366>
          {
            return HAL_TIMEOUT;
 80064e2:	2303      	movs	r3, #3
 80064e4:	e1f3      	b.n	80068ce <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80064e6:	4b82      	ldr	r3, [pc, #520]	; (80066f0 <HAL_RCC_OscConfig+0x570>)
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d0f0      	beq.n	80064d4 <HAL_RCC_OscConfig+0x354>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80064f2:	4b7f      	ldr	r3, [pc, #508]	; (80066f0 <HAL_RCC_OscConfig+0x570>)
 80064f4:	685b      	ldr	r3, [r3, #4]
 80064f6:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	691b      	ldr	r3, [r3, #16]
 80064fe:	061b      	lsls	r3, r3, #24
 8006500:	497b      	ldr	r1, [pc, #492]	; (80066f0 <HAL_RCC_OscConfig+0x570>)
 8006502:	4313      	orrs	r3, r2
 8006504:	604b      	str	r3, [r1, #4]
 8006506:	e018      	b.n	800653a <HAL_RCC_OscConfig+0x3ba>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006508:	4b79      	ldr	r3, [pc, #484]	; (80066f0 <HAL_RCC_OscConfig+0x570>)
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	4a78      	ldr	r2, [pc, #480]	; (80066f0 <HAL_RCC_OscConfig+0x570>)
 800650e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006512:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006514:	f7fd fc66 	bl	8003de4 <HAL_GetTick>
 8006518:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800651a:	e008      	b.n	800652e <HAL_RCC_OscConfig+0x3ae>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800651c:	f7fd fc62 	bl	8003de4 <HAL_GetTick>
 8006520:	4602      	mov	r2, r0
 8006522:	693b      	ldr	r3, [r7, #16]
 8006524:	1ad3      	subs	r3, r2, r3
 8006526:	2b02      	cmp	r3, #2
 8006528:	d901      	bls.n	800652e <HAL_RCC_OscConfig+0x3ae>
          {
            return HAL_TIMEOUT;
 800652a:	2303      	movs	r3, #3
 800652c:	e1cf      	b.n	80068ce <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800652e:	4b70      	ldr	r3, [pc, #448]	; (80066f0 <HAL_RCC_OscConfig+0x570>)
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006536:	2b00      	cmp	r3, #0
 8006538:	d1f0      	bne.n	800651c <HAL_RCC_OscConfig+0x39c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	f003 0308 	and.w	r3, r3, #8
 8006542:	2b00      	cmp	r3, #0
 8006544:	d03c      	beq.n	80065c0 <HAL_RCC_OscConfig+0x440>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	695b      	ldr	r3, [r3, #20]
 800654a:	2b00      	cmp	r3, #0
 800654c:	d01c      	beq.n	8006588 <HAL_RCC_OscConfig+0x408>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800654e:	4b68      	ldr	r3, [pc, #416]	; (80066f0 <HAL_RCC_OscConfig+0x570>)
 8006550:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006554:	4a66      	ldr	r2, [pc, #408]	; (80066f0 <HAL_RCC_OscConfig+0x570>)
 8006556:	f043 0301 	orr.w	r3, r3, #1
 800655a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800655e:	f7fd fc41 	bl	8003de4 <HAL_GetTick>
 8006562:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006564:	e008      	b.n	8006578 <HAL_RCC_OscConfig+0x3f8>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006566:	f7fd fc3d 	bl	8003de4 <HAL_GetTick>
 800656a:	4602      	mov	r2, r0
 800656c:	693b      	ldr	r3, [r7, #16]
 800656e:	1ad3      	subs	r3, r2, r3
 8006570:	2b02      	cmp	r3, #2
 8006572:	d901      	bls.n	8006578 <HAL_RCC_OscConfig+0x3f8>
        {
          return HAL_TIMEOUT;
 8006574:	2303      	movs	r3, #3
 8006576:	e1aa      	b.n	80068ce <HAL_RCC_OscConfig+0x74e>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006578:	4b5d      	ldr	r3, [pc, #372]	; (80066f0 <HAL_RCC_OscConfig+0x570>)
 800657a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800657e:	f003 0302 	and.w	r3, r3, #2
 8006582:	2b00      	cmp	r3, #0
 8006584:	d0ef      	beq.n	8006566 <HAL_RCC_OscConfig+0x3e6>
 8006586:	e01b      	b.n	80065c0 <HAL_RCC_OscConfig+0x440>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006588:	4b59      	ldr	r3, [pc, #356]	; (80066f0 <HAL_RCC_OscConfig+0x570>)
 800658a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800658e:	4a58      	ldr	r2, [pc, #352]	; (80066f0 <HAL_RCC_OscConfig+0x570>)
 8006590:	f023 0301 	bic.w	r3, r3, #1
 8006594:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006598:	f7fd fc24 	bl	8003de4 <HAL_GetTick>
 800659c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800659e:	e008      	b.n	80065b2 <HAL_RCC_OscConfig+0x432>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80065a0:	f7fd fc20 	bl	8003de4 <HAL_GetTick>
 80065a4:	4602      	mov	r2, r0
 80065a6:	693b      	ldr	r3, [r7, #16]
 80065a8:	1ad3      	subs	r3, r2, r3
 80065aa:	2b02      	cmp	r3, #2
 80065ac:	d901      	bls.n	80065b2 <HAL_RCC_OscConfig+0x432>
        {
          return HAL_TIMEOUT;
 80065ae:	2303      	movs	r3, #3
 80065b0:	e18d      	b.n	80068ce <HAL_RCC_OscConfig+0x74e>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80065b2:	4b4f      	ldr	r3, [pc, #316]	; (80066f0 <HAL_RCC_OscConfig+0x570>)
 80065b4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80065b8:	f003 0302 	and.w	r3, r3, #2
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d1ef      	bne.n	80065a0 <HAL_RCC_OscConfig+0x420>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	f003 0304 	and.w	r3, r3, #4
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	f000 80a5 	beq.w	8006718 <HAL_RCC_OscConfig+0x598>
  {
    FlagStatus       pwrclkchanged = RESET;
 80065ce:	2300      	movs	r3, #0
 80065d0:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80065d2:	4b47      	ldr	r3, [pc, #284]	; (80066f0 <HAL_RCC_OscConfig+0x570>)
 80065d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80065d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d10d      	bne.n	80065fa <HAL_RCC_OscConfig+0x47a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80065de:	4b44      	ldr	r3, [pc, #272]	; (80066f0 <HAL_RCC_OscConfig+0x570>)
 80065e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80065e2:	4a43      	ldr	r2, [pc, #268]	; (80066f0 <HAL_RCC_OscConfig+0x570>)
 80065e4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80065e8:	6593      	str	r3, [r2, #88]	; 0x58
 80065ea:	4b41      	ldr	r3, [pc, #260]	; (80066f0 <HAL_RCC_OscConfig+0x570>)
 80065ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80065ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80065f2:	60bb      	str	r3, [r7, #8]
 80065f4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80065f6:	2301      	movs	r3, #1
 80065f8:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80065fa:	4b3e      	ldr	r3, [pc, #248]	; (80066f4 <HAL_RCC_OscConfig+0x574>)
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006602:	2b00      	cmp	r3, #0
 8006604:	d118      	bne.n	8006638 <HAL_RCC_OscConfig+0x4b8>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006606:	4b3b      	ldr	r3, [pc, #236]	; (80066f4 <HAL_RCC_OscConfig+0x574>)
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	4a3a      	ldr	r2, [pc, #232]	; (80066f4 <HAL_RCC_OscConfig+0x574>)
 800660c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006610:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006612:	f7fd fbe7 	bl	8003de4 <HAL_GetTick>
 8006616:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006618:	e008      	b.n	800662c <HAL_RCC_OscConfig+0x4ac>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800661a:	f7fd fbe3 	bl	8003de4 <HAL_GetTick>
 800661e:	4602      	mov	r2, r0
 8006620:	693b      	ldr	r3, [r7, #16]
 8006622:	1ad3      	subs	r3, r2, r3
 8006624:	2b02      	cmp	r3, #2
 8006626:	d901      	bls.n	800662c <HAL_RCC_OscConfig+0x4ac>
        {
          return HAL_TIMEOUT;
 8006628:	2303      	movs	r3, #3
 800662a:	e150      	b.n	80068ce <HAL_RCC_OscConfig+0x74e>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800662c:	4b31      	ldr	r3, [pc, #196]	; (80066f4 <HAL_RCC_OscConfig+0x574>)
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006634:	2b00      	cmp	r3, #0
 8006636:	d0f0      	beq.n	800661a <HAL_RCC_OscConfig+0x49a>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	689b      	ldr	r3, [r3, #8]
 800663c:	2b01      	cmp	r3, #1
 800663e:	d108      	bne.n	8006652 <HAL_RCC_OscConfig+0x4d2>
 8006640:	4b2b      	ldr	r3, [pc, #172]	; (80066f0 <HAL_RCC_OscConfig+0x570>)
 8006642:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006646:	4a2a      	ldr	r2, [pc, #168]	; (80066f0 <HAL_RCC_OscConfig+0x570>)
 8006648:	f043 0301 	orr.w	r3, r3, #1
 800664c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8006650:	e024      	b.n	800669c <HAL_RCC_OscConfig+0x51c>
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	689b      	ldr	r3, [r3, #8]
 8006656:	2b05      	cmp	r3, #5
 8006658:	d110      	bne.n	800667c <HAL_RCC_OscConfig+0x4fc>
 800665a:	4b25      	ldr	r3, [pc, #148]	; (80066f0 <HAL_RCC_OscConfig+0x570>)
 800665c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006660:	4a23      	ldr	r2, [pc, #140]	; (80066f0 <HAL_RCC_OscConfig+0x570>)
 8006662:	f043 0304 	orr.w	r3, r3, #4
 8006666:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800666a:	4b21      	ldr	r3, [pc, #132]	; (80066f0 <HAL_RCC_OscConfig+0x570>)
 800666c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006670:	4a1f      	ldr	r2, [pc, #124]	; (80066f0 <HAL_RCC_OscConfig+0x570>)
 8006672:	f043 0301 	orr.w	r3, r3, #1
 8006676:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800667a:	e00f      	b.n	800669c <HAL_RCC_OscConfig+0x51c>
 800667c:	4b1c      	ldr	r3, [pc, #112]	; (80066f0 <HAL_RCC_OscConfig+0x570>)
 800667e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006682:	4a1b      	ldr	r2, [pc, #108]	; (80066f0 <HAL_RCC_OscConfig+0x570>)
 8006684:	f023 0301 	bic.w	r3, r3, #1
 8006688:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800668c:	4b18      	ldr	r3, [pc, #96]	; (80066f0 <HAL_RCC_OscConfig+0x570>)
 800668e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006692:	4a17      	ldr	r2, [pc, #92]	; (80066f0 <HAL_RCC_OscConfig+0x570>)
 8006694:	f023 0304 	bic.w	r3, r3, #4
 8006698:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	689b      	ldr	r3, [r3, #8]
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	d016      	beq.n	80066d2 <HAL_RCC_OscConfig+0x552>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80066a4:	f7fd fb9e 	bl	8003de4 <HAL_GetTick>
 80066a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80066aa:	e00a      	b.n	80066c2 <HAL_RCC_OscConfig+0x542>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80066ac:	f7fd fb9a 	bl	8003de4 <HAL_GetTick>
 80066b0:	4602      	mov	r2, r0
 80066b2:	693b      	ldr	r3, [r7, #16]
 80066b4:	1ad3      	subs	r3, r2, r3
 80066b6:	f241 3288 	movw	r2, #5000	; 0x1388
 80066ba:	4293      	cmp	r3, r2
 80066bc:	d901      	bls.n	80066c2 <HAL_RCC_OscConfig+0x542>
        {
          return HAL_TIMEOUT;
 80066be:	2303      	movs	r3, #3
 80066c0:	e105      	b.n	80068ce <HAL_RCC_OscConfig+0x74e>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80066c2:	4b0b      	ldr	r3, [pc, #44]	; (80066f0 <HAL_RCC_OscConfig+0x570>)
 80066c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80066c8:	f003 0302 	and.w	r3, r3, #2
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d0ed      	beq.n	80066ac <HAL_RCC_OscConfig+0x52c>
 80066d0:	e019      	b.n	8006706 <HAL_RCC_OscConfig+0x586>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80066d2:	f7fd fb87 	bl	8003de4 <HAL_GetTick>
 80066d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80066d8:	e00e      	b.n	80066f8 <HAL_RCC_OscConfig+0x578>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80066da:	f7fd fb83 	bl	8003de4 <HAL_GetTick>
 80066de:	4602      	mov	r2, r0
 80066e0:	693b      	ldr	r3, [r7, #16]
 80066e2:	1ad3      	subs	r3, r2, r3
 80066e4:	f241 3288 	movw	r2, #5000	; 0x1388
 80066e8:	4293      	cmp	r3, r2
 80066ea:	d905      	bls.n	80066f8 <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 80066ec:	2303      	movs	r3, #3
 80066ee:	e0ee      	b.n	80068ce <HAL_RCC_OscConfig+0x74e>
 80066f0:	40021000 	.word	0x40021000
 80066f4:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80066f8:	4b77      	ldr	r3, [pc, #476]	; (80068d8 <HAL_RCC_OscConfig+0x758>)
 80066fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80066fe:	f003 0302 	and.w	r3, r3, #2
 8006702:	2b00      	cmp	r3, #0
 8006704:	d1e9      	bne.n	80066da <HAL_RCC_OscConfig+0x55a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006706:	7ffb      	ldrb	r3, [r7, #31]
 8006708:	2b01      	cmp	r3, #1
 800670a:	d105      	bne.n	8006718 <HAL_RCC_OscConfig+0x598>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800670c:	4b72      	ldr	r3, [pc, #456]	; (80068d8 <HAL_RCC_OscConfig+0x758>)
 800670e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006710:	4a71      	ldr	r2, [pc, #452]	; (80068d8 <HAL_RCC_OscConfig+0x758>)
 8006712:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006716:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800671c:	2b00      	cmp	r3, #0
 800671e:	f000 80d5 	beq.w	80068cc <HAL_RCC_OscConfig+0x74c>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006722:	69bb      	ldr	r3, [r7, #24]
 8006724:	2b0c      	cmp	r3, #12
 8006726:	f000 808e 	beq.w	8006846 <HAL_RCC_OscConfig+0x6c6>
    {
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800672e:	2b02      	cmp	r3, #2
 8006730:	d15b      	bne.n	80067ea <HAL_RCC_OscConfig+0x66a>
#endif /* RCC_PLLP_SUPPORT */
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006732:	4b69      	ldr	r3, [pc, #420]	; (80068d8 <HAL_RCC_OscConfig+0x758>)
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	4a68      	ldr	r2, [pc, #416]	; (80068d8 <HAL_RCC_OscConfig+0x758>)
 8006738:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800673c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800673e:	f7fd fb51 	bl	8003de4 <HAL_GetTick>
 8006742:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006744:	e008      	b.n	8006758 <HAL_RCC_OscConfig+0x5d8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006746:	f7fd fb4d 	bl	8003de4 <HAL_GetTick>
 800674a:	4602      	mov	r2, r0
 800674c:	693b      	ldr	r3, [r7, #16]
 800674e:	1ad3      	subs	r3, r2, r3
 8006750:	2b02      	cmp	r3, #2
 8006752:	d901      	bls.n	8006758 <HAL_RCC_OscConfig+0x5d8>
          {
            return HAL_TIMEOUT;
 8006754:	2303      	movs	r3, #3
 8006756:	e0ba      	b.n	80068ce <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006758:	4b5f      	ldr	r3, [pc, #380]	; (80068d8 <HAL_RCC_OscConfig+0x758>)
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006760:	2b00      	cmp	r3, #0
 8006762:	d1f0      	bne.n	8006746 <HAL_RCC_OscConfig+0x5c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006764:	4b5c      	ldr	r3, [pc, #368]	; (80068d8 <HAL_RCC_OscConfig+0x758>)
 8006766:	68da      	ldr	r2, [r3, #12]
 8006768:	4b5c      	ldr	r3, [pc, #368]	; (80068dc <HAL_RCC_OscConfig+0x75c>)
 800676a:	4013      	ands	r3, r2
 800676c:	687a      	ldr	r2, [r7, #4]
 800676e:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8006770:	687a      	ldr	r2, [r7, #4]
 8006772:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8006774:	3a01      	subs	r2, #1
 8006776:	0112      	lsls	r2, r2, #4
 8006778:	4311      	orrs	r1, r2
 800677a:	687a      	ldr	r2, [r7, #4]
 800677c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800677e:	0212      	lsls	r2, r2, #8
 8006780:	4311      	orrs	r1, r2
 8006782:	687a      	ldr	r2, [r7, #4]
 8006784:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8006786:	0852      	lsrs	r2, r2, #1
 8006788:	3a01      	subs	r2, #1
 800678a:	0552      	lsls	r2, r2, #21
 800678c:	4311      	orrs	r1, r2
 800678e:	687a      	ldr	r2, [r7, #4]
 8006790:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8006792:	0852      	lsrs	r2, r2, #1
 8006794:	3a01      	subs	r2, #1
 8006796:	0652      	lsls	r2, r2, #25
 8006798:	4311      	orrs	r1, r2
 800679a:	687a      	ldr	r2, [r7, #4]
 800679c:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800679e:	0912      	lsrs	r2, r2, #4
 80067a0:	0452      	lsls	r2, r2, #17
 80067a2:	430a      	orrs	r2, r1
 80067a4:	494c      	ldr	r1, [pc, #304]	; (80068d8 <HAL_RCC_OscConfig+0x758>)
 80067a6:	4313      	orrs	r3, r2
 80067a8:	60cb      	str	r3, [r1, #12]
#endif
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80067aa:	4b4b      	ldr	r3, [pc, #300]	; (80068d8 <HAL_RCC_OscConfig+0x758>)
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	4a4a      	ldr	r2, [pc, #296]	; (80068d8 <HAL_RCC_OscConfig+0x758>)
 80067b0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80067b4:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80067b6:	4b48      	ldr	r3, [pc, #288]	; (80068d8 <HAL_RCC_OscConfig+0x758>)
 80067b8:	68db      	ldr	r3, [r3, #12]
 80067ba:	4a47      	ldr	r2, [pc, #284]	; (80068d8 <HAL_RCC_OscConfig+0x758>)
 80067bc:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80067c0:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80067c2:	f7fd fb0f 	bl	8003de4 <HAL_GetTick>
 80067c6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80067c8:	e008      	b.n	80067dc <HAL_RCC_OscConfig+0x65c>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80067ca:	f7fd fb0b 	bl	8003de4 <HAL_GetTick>
 80067ce:	4602      	mov	r2, r0
 80067d0:	693b      	ldr	r3, [r7, #16]
 80067d2:	1ad3      	subs	r3, r2, r3
 80067d4:	2b02      	cmp	r3, #2
 80067d6:	d901      	bls.n	80067dc <HAL_RCC_OscConfig+0x65c>
          {
            return HAL_TIMEOUT;
 80067d8:	2303      	movs	r3, #3
 80067da:	e078      	b.n	80068ce <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80067dc:	4b3e      	ldr	r3, [pc, #248]	; (80068d8 <HAL_RCC_OscConfig+0x758>)
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	d0f0      	beq.n	80067ca <HAL_RCC_OscConfig+0x64a>
 80067e8:	e070      	b.n	80068cc <HAL_RCC_OscConfig+0x74c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80067ea:	4b3b      	ldr	r3, [pc, #236]	; (80068d8 <HAL_RCC_OscConfig+0x758>)
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	4a3a      	ldr	r2, [pc, #232]	; (80068d8 <HAL_RCC_OscConfig+0x758>)
 80067f0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80067f4:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 80067f6:	4b38      	ldr	r3, [pc, #224]	; (80068d8 <HAL_RCC_OscConfig+0x758>)
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d105      	bne.n	800680e <HAL_RCC_OscConfig+0x68e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8006802:	4b35      	ldr	r3, [pc, #212]	; (80068d8 <HAL_RCC_OscConfig+0x758>)
 8006804:	68db      	ldr	r3, [r3, #12]
 8006806:	4a34      	ldr	r2, [pc, #208]	; (80068d8 <HAL_RCC_OscConfig+0x758>)
 8006808:	f023 0303 	bic.w	r3, r3, #3
 800680c:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800680e:	4b32      	ldr	r3, [pc, #200]	; (80068d8 <HAL_RCC_OscConfig+0x758>)
 8006810:	68db      	ldr	r3, [r3, #12]
 8006812:	4a31      	ldr	r2, [pc, #196]	; (80068d8 <HAL_RCC_OscConfig+0x758>)
 8006814:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8006818:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800681c:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800681e:	f7fd fae1 	bl	8003de4 <HAL_GetTick>
 8006822:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006824:	e008      	b.n	8006838 <HAL_RCC_OscConfig+0x6b8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006826:	f7fd fadd 	bl	8003de4 <HAL_GetTick>
 800682a:	4602      	mov	r2, r0
 800682c:	693b      	ldr	r3, [r7, #16]
 800682e:	1ad3      	subs	r3, r2, r3
 8006830:	2b02      	cmp	r3, #2
 8006832:	d901      	bls.n	8006838 <HAL_RCC_OscConfig+0x6b8>
          {
            return HAL_TIMEOUT;
 8006834:	2303      	movs	r3, #3
 8006836:	e04a      	b.n	80068ce <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006838:	4b27      	ldr	r3, [pc, #156]	; (80068d8 <HAL_RCC_OscConfig+0x758>)
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006840:	2b00      	cmp	r3, #0
 8006842:	d1f0      	bne.n	8006826 <HAL_RCC_OscConfig+0x6a6>
 8006844:	e042      	b.n	80068cc <HAL_RCC_OscConfig+0x74c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800684a:	2b01      	cmp	r3, #1
 800684c:	d101      	bne.n	8006852 <HAL_RCC_OscConfig+0x6d2>
      {
        return HAL_ERROR;
 800684e:	2301      	movs	r3, #1
 8006850:	e03d      	b.n	80068ce <HAL_RCC_OscConfig+0x74e>
      }
      else
      {
        pll_config = RCC->PLLCFGR;
 8006852:	4b21      	ldr	r3, [pc, #132]	; (80068d8 <HAL_RCC_OscConfig+0x758>)
 8006854:	68db      	ldr	r3, [r3, #12]
 8006856:	617b      	str	r3, [r7, #20]
        /* Do not return HAL_ERROR if request repeats the current configuration */
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006858:	697b      	ldr	r3, [r7, #20]
 800685a:	f003 0203 	and.w	r2, r3, #3
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006862:	429a      	cmp	r2, r3
 8006864:	d130      	bne.n	80068c8 <HAL_RCC_OscConfig+0x748>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006866:	697b      	ldr	r3, [r7, #20]
 8006868:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006870:	3b01      	subs	r3, #1
 8006872:	011b      	lsls	r3, r3, #4
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006874:	429a      	cmp	r2, r3
 8006876:	d127      	bne.n	80068c8 <HAL_RCC_OscConfig+0x748>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006878:	697b      	ldr	r3, [r7, #20]
 800687a:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006882:	021b      	lsls	r3, r3, #8
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006884:	429a      	cmp	r2, r3
 8006886:	d11f      	bne.n	80068c8 <HAL_RCC_OscConfig+0x748>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8006888:	697b      	ldr	r3, [r7, #20]
 800688a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800688e:	687a      	ldr	r2, [r7, #4]
 8006890:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006892:	2a07      	cmp	r2, #7
 8006894:	bf14      	ite	ne
 8006896:	2201      	movne	r2, #1
 8006898:	2200      	moveq	r2, #0
 800689a:	b2d2      	uxtb	r2, r2
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800689c:	4293      	cmp	r3, r2
 800689e:	d113      	bne.n	80068c8 <HAL_RCC_OscConfig+0x748>
#endif
#endif
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80068a0:	697b      	ldr	r3, [r7, #20]
 80068a2:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80068aa:	085b      	lsrs	r3, r3, #1
 80068ac:	3b01      	subs	r3, #1
 80068ae:	055b      	lsls	r3, r3, #21
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80068b0:	429a      	cmp	r2, r3
 80068b2:	d109      	bne.n	80068c8 <HAL_RCC_OscConfig+0x748>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80068b4:	697b      	ldr	r3, [r7, #20]
 80068b6:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068be:	085b      	lsrs	r3, r3, #1
 80068c0:	3b01      	subs	r3, #1
 80068c2:	065b      	lsls	r3, r3, #25
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80068c4:	429a      	cmp	r2, r3
 80068c6:	d001      	beq.n	80068cc <HAL_RCC_OscConfig+0x74c>
        {
          return HAL_ERROR;
 80068c8:	2301      	movs	r3, #1
 80068ca:	e000      	b.n	80068ce <HAL_RCC_OscConfig+0x74e>
        }
      }
    }
  }
  return HAL_OK;
 80068cc:	2300      	movs	r3, #0
}
 80068ce:	4618      	mov	r0, r3
 80068d0:	3720      	adds	r7, #32
 80068d2:	46bd      	mov	sp, r7
 80068d4:	bd80      	pop	{r7, pc}
 80068d6:	bf00      	nop
 80068d8:	40021000 	.word	0x40021000
 80068dc:	f99d808c 	.word	0xf99d808c

080068e0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80068e0:	b580      	push	{r7, lr}
 80068e2:	b084      	sub	sp, #16
 80068e4:	af00      	add	r7, sp, #0
 80068e6:	6078      	str	r0, [r7, #4]
 80068e8:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	d101      	bne.n	80068f4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80068f0:	2301      	movs	r3, #1
 80068f2:	e0c8      	b.n	8006a86 <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80068f4:	4b66      	ldr	r3, [pc, #408]	; (8006a90 <HAL_RCC_ClockConfig+0x1b0>)
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	f003 0307 	and.w	r3, r3, #7
 80068fc:	683a      	ldr	r2, [r7, #0]
 80068fe:	429a      	cmp	r2, r3
 8006900:	d910      	bls.n	8006924 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006902:	4b63      	ldr	r3, [pc, #396]	; (8006a90 <HAL_RCC_ClockConfig+0x1b0>)
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	f023 0207 	bic.w	r2, r3, #7
 800690a:	4961      	ldr	r1, [pc, #388]	; (8006a90 <HAL_RCC_ClockConfig+0x1b0>)
 800690c:	683b      	ldr	r3, [r7, #0]
 800690e:	4313      	orrs	r3, r2
 8006910:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006912:	4b5f      	ldr	r3, [pc, #380]	; (8006a90 <HAL_RCC_ClockConfig+0x1b0>)
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	f003 0307 	and.w	r3, r3, #7
 800691a:	683a      	ldr	r2, [r7, #0]
 800691c:	429a      	cmp	r2, r3
 800691e:	d001      	beq.n	8006924 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8006920:	2301      	movs	r3, #1
 8006922:	e0b0      	b.n	8006a86 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	f003 0301 	and.w	r3, r3, #1
 800692c:	2b00      	cmp	r3, #0
 800692e:	d04c      	beq.n	80069ca <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	685b      	ldr	r3, [r3, #4]
 8006934:	2b03      	cmp	r3, #3
 8006936:	d107      	bne.n	8006948 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006938:	4b56      	ldr	r3, [pc, #344]	; (8006a94 <HAL_RCC_ClockConfig+0x1b4>)
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006940:	2b00      	cmp	r3, #0
 8006942:	d121      	bne.n	8006988 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8006944:	2301      	movs	r3, #1
 8006946:	e09e      	b.n	8006a86 <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	685b      	ldr	r3, [r3, #4]
 800694c:	2b02      	cmp	r3, #2
 800694e:	d107      	bne.n	8006960 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006950:	4b50      	ldr	r3, [pc, #320]	; (8006a94 <HAL_RCC_ClockConfig+0x1b4>)
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006958:	2b00      	cmp	r3, #0
 800695a:	d115      	bne.n	8006988 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 800695c:	2301      	movs	r3, #1
 800695e:	e092      	b.n	8006a86 <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	685b      	ldr	r3, [r3, #4]
 8006964:	2b00      	cmp	r3, #0
 8006966:	d107      	bne.n	8006978 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006968:	4b4a      	ldr	r3, [pc, #296]	; (8006a94 <HAL_RCC_ClockConfig+0x1b4>)
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	f003 0302 	and.w	r3, r3, #2
 8006970:	2b00      	cmp	r3, #0
 8006972:	d109      	bne.n	8006988 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8006974:	2301      	movs	r3, #1
 8006976:	e086      	b.n	8006a86 <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006978:	4b46      	ldr	r3, [pc, #280]	; (8006a94 <HAL_RCC_ClockConfig+0x1b4>)
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006980:	2b00      	cmp	r3, #0
 8006982:	d101      	bne.n	8006988 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8006984:	2301      	movs	r3, #1
 8006986:	e07e      	b.n	8006a86 <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006988:	4b42      	ldr	r3, [pc, #264]	; (8006a94 <HAL_RCC_ClockConfig+0x1b4>)
 800698a:	689b      	ldr	r3, [r3, #8]
 800698c:	f023 0203 	bic.w	r2, r3, #3
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	685b      	ldr	r3, [r3, #4]
 8006994:	493f      	ldr	r1, [pc, #252]	; (8006a94 <HAL_RCC_ClockConfig+0x1b4>)
 8006996:	4313      	orrs	r3, r2
 8006998:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800699a:	f7fd fa23 	bl	8003de4 <HAL_GetTick>
 800699e:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80069a0:	e00a      	b.n	80069b8 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80069a2:	f7fd fa1f 	bl	8003de4 <HAL_GetTick>
 80069a6:	4602      	mov	r2, r0
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	1ad3      	subs	r3, r2, r3
 80069ac:	f241 3288 	movw	r2, #5000	; 0x1388
 80069b0:	4293      	cmp	r3, r2
 80069b2:	d901      	bls.n	80069b8 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 80069b4:	2303      	movs	r3, #3
 80069b6:	e066      	b.n	8006a86 <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80069b8:	4b36      	ldr	r3, [pc, #216]	; (8006a94 <HAL_RCC_ClockConfig+0x1b4>)
 80069ba:	689b      	ldr	r3, [r3, #8]
 80069bc:	f003 020c 	and.w	r2, r3, #12
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	685b      	ldr	r3, [r3, #4]
 80069c4:	009b      	lsls	r3, r3, #2
 80069c6:	429a      	cmp	r2, r3
 80069c8:	d1eb      	bne.n	80069a2 <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	f003 0302 	and.w	r3, r3, #2
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	d008      	beq.n	80069e8 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80069d6:	4b2f      	ldr	r3, [pc, #188]	; (8006a94 <HAL_RCC_ClockConfig+0x1b4>)
 80069d8:	689b      	ldr	r3, [r3, #8]
 80069da:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	689b      	ldr	r3, [r3, #8]
 80069e2:	492c      	ldr	r1, [pc, #176]	; (8006a94 <HAL_RCC_ClockConfig+0x1b4>)
 80069e4:	4313      	orrs	r3, r2
 80069e6:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80069e8:	4b29      	ldr	r3, [pc, #164]	; (8006a90 <HAL_RCC_ClockConfig+0x1b0>)
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	f003 0307 	and.w	r3, r3, #7
 80069f0:	683a      	ldr	r2, [r7, #0]
 80069f2:	429a      	cmp	r2, r3
 80069f4:	d210      	bcs.n	8006a18 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80069f6:	4b26      	ldr	r3, [pc, #152]	; (8006a90 <HAL_RCC_ClockConfig+0x1b0>)
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	f023 0207 	bic.w	r2, r3, #7
 80069fe:	4924      	ldr	r1, [pc, #144]	; (8006a90 <HAL_RCC_ClockConfig+0x1b0>)
 8006a00:	683b      	ldr	r3, [r7, #0]
 8006a02:	4313      	orrs	r3, r2
 8006a04:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006a06:	4b22      	ldr	r3, [pc, #136]	; (8006a90 <HAL_RCC_ClockConfig+0x1b0>)
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	f003 0307 	and.w	r3, r3, #7
 8006a0e:	683a      	ldr	r2, [r7, #0]
 8006a10:	429a      	cmp	r2, r3
 8006a12:	d001      	beq.n	8006a18 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8006a14:	2301      	movs	r3, #1
 8006a16:	e036      	b.n	8006a86 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	f003 0304 	and.w	r3, r3, #4
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	d008      	beq.n	8006a36 <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006a24:	4b1b      	ldr	r3, [pc, #108]	; (8006a94 <HAL_RCC_ClockConfig+0x1b4>)
 8006a26:	689b      	ldr	r3, [r3, #8]
 8006a28:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	68db      	ldr	r3, [r3, #12]
 8006a30:	4918      	ldr	r1, [pc, #96]	; (8006a94 <HAL_RCC_ClockConfig+0x1b4>)
 8006a32:	4313      	orrs	r3, r2
 8006a34:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	f003 0308 	and.w	r3, r3, #8
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	d009      	beq.n	8006a56 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006a42:	4b14      	ldr	r3, [pc, #80]	; (8006a94 <HAL_RCC_ClockConfig+0x1b4>)
 8006a44:	689b      	ldr	r3, [r3, #8]
 8006a46:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	691b      	ldr	r3, [r3, #16]
 8006a4e:	00db      	lsls	r3, r3, #3
 8006a50:	4910      	ldr	r1, [pc, #64]	; (8006a94 <HAL_RCC_ClockConfig+0x1b4>)
 8006a52:	4313      	orrs	r3, r2
 8006a54:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8006a56:	f000 f825 	bl	8006aa4 <HAL_RCC_GetSysClockFreq>
 8006a5a:	4601      	mov	r1, r0
 8006a5c:	4b0d      	ldr	r3, [pc, #52]	; (8006a94 <HAL_RCC_ClockConfig+0x1b4>)
 8006a5e:	689b      	ldr	r3, [r3, #8]
 8006a60:	091b      	lsrs	r3, r3, #4
 8006a62:	f003 030f 	and.w	r3, r3, #15
 8006a66:	4a0c      	ldr	r2, [pc, #48]	; (8006a98 <HAL_RCC_ClockConfig+0x1b8>)
 8006a68:	5cd3      	ldrb	r3, [r2, r3]
 8006a6a:	f003 031f 	and.w	r3, r3, #31
 8006a6e:	fa21 f303 	lsr.w	r3, r1, r3
 8006a72:	4a0a      	ldr	r2, [pc, #40]	; (8006a9c <HAL_RCC_ClockConfig+0x1bc>)
 8006a74:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8006a76:	4b0a      	ldr	r3, [pc, #40]	; (8006aa0 <HAL_RCC_ClockConfig+0x1c0>)
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	4618      	mov	r0, r3
 8006a7c:	f7fd f966 	bl	8003d4c <HAL_InitTick>
 8006a80:	4603      	mov	r3, r0
 8006a82:	72fb      	strb	r3, [r7, #11]

  return status;
 8006a84:	7afb      	ldrb	r3, [r7, #11]
}
 8006a86:	4618      	mov	r0, r3
 8006a88:	3710      	adds	r7, #16
 8006a8a:	46bd      	mov	sp, r7
 8006a8c:	bd80      	pop	{r7, pc}
 8006a8e:	bf00      	nop
 8006a90:	40022000 	.word	0x40022000
 8006a94:	40021000 	.word	0x40021000
 8006a98:	0800cb0c 	.word	0x0800cb0c
 8006a9c:	20000000 	.word	0x20000000
 8006aa0:	20000004 	.word	0x20000004

08006aa4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006aa4:	b480      	push	{r7}
 8006aa6:	b089      	sub	sp, #36	; 0x24
 8006aa8:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8006aaa:	2300      	movs	r3, #0
 8006aac:	61fb      	str	r3, [r7, #28]
 8006aae:	2300      	movs	r3, #0
 8006ab0:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006ab2:	4b3d      	ldr	r3, [pc, #244]	; (8006ba8 <HAL_RCC_GetSysClockFreq+0x104>)
 8006ab4:	689b      	ldr	r3, [r3, #8]
 8006ab6:	f003 030c 	and.w	r3, r3, #12
 8006aba:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006abc:	4b3a      	ldr	r3, [pc, #232]	; (8006ba8 <HAL_RCC_GetSysClockFreq+0x104>)
 8006abe:	68db      	ldr	r3, [r3, #12]
 8006ac0:	f003 0303 	and.w	r3, r3, #3
 8006ac4:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8006ac6:	693b      	ldr	r3, [r7, #16]
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	d005      	beq.n	8006ad8 <HAL_RCC_GetSysClockFreq+0x34>
 8006acc:	693b      	ldr	r3, [r7, #16]
 8006ace:	2b0c      	cmp	r3, #12
 8006ad0:	d121      	bne.n	8006b16 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	2b01      	cmp	r3, #1
 8006ad6:	d11e      	bne.n	8006b16 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8006ad8:	4b33      	ldr	r3, [pc, #204]	; (8006ba8 <HAL_RCC_GetSysClockFreq+0x104>)
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	f003 0308 	and.w	r3, r3, #8
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	d107      	bne.n	8006af4 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8006ae4:	4b30      	ldr	r3, [pc, #192]	; (8006ba8 <HAL_RCC_GetSysClockFreq+0x104>)
 8006ae6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006aea:	0a1b      	lsrs	r3, r3, #8
 8006aec:	f003 030f 	and.w	r3, r3, #15
 8006af0:	61fb      	str	r3, [r7, #28]
 8006af2:	e005      	b.n	8006b00 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8006af4:	4b2c      	ldr	r3, [pc, #176]	; (8006ba8 <HAL_RCC_GetSysClockFreq+0x104>)
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	091b      	lsrs	r3, r3, #4
 8006afa:	f003 030f 	and.w	r3, r3, #15
 8006afe:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8006b00:	4a2a      	ldr	r2, [pc, #168]	; (8006bac <HAL_RCC_GetSysClockFreq+0x108>)
 8006b02:	69fb      	ldr	r3, [r7, #28]
 8006b04:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006b08:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006b0a:	693b      	ldr	r3, [r7, #16]
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	d10d      	bne.n	8006b2c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8006b10:	69fb      	ldr	r3, [r7, #28]
 8006b12:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006b14:	e00a      	b.n	8006b2c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8006b16:	693b      	ldr	r3, [r7, #16]
 8006b18:	2b04      	cmp	r3, #4
 8006b1a:	d102      	bne.n	8006b22 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8006b1c:	4b24      	ldr	r3, [pc, #144]	; (8006bb0 <HAL_RCC_GetSysClockFreq+0x10c>)
 8006b1e:	61bb      	str	r3, [r7, #24]
 8006b20:	e004      	b.n	8006b2c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8006b22:	693b      	ldr	r3, [r7, #16]
 8006b24:	2b08      	cmp	r3, #8
 8006b26:	d101      	bne.n	8006b2c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8006b28:	4b22      	ldr	r3, [pc, #136]	; (8006bb4 <HAL_RCC_GetSysClockFreq+0x110>)
 8006b2a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8006b2c:	693b      	ldr	r3, [r7, #16]
 8006b2e:	2b0c      	cmp	r3, #12
 8006b30:	d133      	bne.n	8006b9a <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006b32:	4b1d      	ldr	r3, [pc, #116]	; (8006ba8 <HAL_RCC_GetSysClockFreq+0x104>)
 8006b34:	68db      	ldr	r3, [r3, #12]
 8006b36:	f003 0303 	and.w	r3, r3, #3
 8006b3a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8006b3c:	68bb      	ldr	r3, [r7, #8]
 8006b3e:	2b02      	cmp	r3, #2
 8006b40:	d002      	beq.n	8006b48 <HAL_RCC_GetSysClockFreq+0xa4>
 8006b42:	2b03      	cmp	r3, #3
 8006b44:	d003      	beq.n	8006b4e <HAL_RCC_GetSysClockFreq+0xaa>
 8006b46:	e005      	b.n	8006b54 <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8006b48:	4b19      	ldr	r3, [pc, #100]	; (8006bb0 <HAL_RCC_GetSysClockFreq+0x10c>)
 8006b4a:	617b      	str	r3, [r7, #20]
      break;
 8006b4c:	e005      	b.n	8006b5a <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8006b4e:	4b19      	ldr	r3, [pc, #100]	; (8006bb4 <HAL_RCC_GetSysClockFreq+0x110>)
 8006b50:	617b      	str	r3, [r7, #20]
      break;
 8006b52:	e002      	b.n	8006b5a <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8006b54:	69fb      	ldr	r3, [r7, #28]
 8006b56:	617b      	str	r3, [r7, #20]
      break;
 8006b58:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006b5a:	4b13      	ldr	r3, [pc, #76]	; (8006ba8 <HAL_RCC_GetSysClockFreq+0x104>)
 8006b5c:	68db      	ldr	r3, [r3, #12]
 8006b5e:	091b      	lsrs	r3, r3, #4
 8006b60:	f003 0307 	and.w	r3, r3, #7
 8006b64:	3301      	adds	r3, #1
 8006b66:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8006b68:	4b0f      	ldr	r3, [pc, #60]	; (8006ba8 <HAL_RCC_GetSysClockFreq+0x104>)
 8006b6a:	68db      	ldr	r3, [r3, #12]
 8006b6c:	0a1b      	lsrs	r3, r3, #8
 8006b6e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006b72:	697a      	ldr	r2, [r7, #20]
 8006b74:	fb02 f203 	mul.w	r2, r2, r3
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	fbb2 f3f3 	udiv	r3, r2, r3
 8006b7e:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006b80:	4b09      	ldr	r3, [pc, #36]	; (8006ba8 <HAL_RCC_GetSysClockFreq+0x104>)
 8006b82:	68db      	ldr	r3, [r3, #12]
 8006b84:	0e5b      	lsrs	r3, r3, #25
 8006b86:	f003 0303 	and.w	r3, r3, #3
 8006b8a:	3301      	adds	r3, #1
 8006b8c:	005b      	lsls	r3, r3, #1
 8006b8e:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8006b90:	697a      	ldr	r2, [r7, #20]
 8006b92:	683b      	ldr	r3, [r7, #0]
 8006b94:	fbb2 f3f3 	udiv	r3, r2, r3
 8006b98:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8006b9a:	69bb      	ldr	r3, [r7, #24]
}
 8006b9c:	4618      	mov	r0, r3
 8006b9e:	3724      	adds	r7, #36	; 0x24
 8006ba0:	46bd      	mov	sp, r7
 8006ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ba6:	4770      	bx	lr
 8006ba8:	40021000 	.word	0x40021000
 8006bac:	0800cb24 	.word	0x0800cb24
 8006bb0:	00f42400 	.word	0x00f42400
 8006bb4:	007a1200 	.word	0x007a1200

08006bb8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006bb8:	b480      	push	{r7}
 8006bba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006bbc:	4b03      	ldr	r3, [pc, #12]	; (8006bcc <HAL_RCC_GetHCLKFreq+0x14>)
 8006bbe:	681b      	ldr	r3, [r3, #0]
}
 8006bc0:	4618      	mov	r0, r3
 8006bc2:	46bd      	mov	sp, r7
 8006bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bc8:	4770      	bx	lr
 8006bca:	bf00      	nop
 8006bcc:	20000000 	.word	0x20000000

08006bd0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006bd0:	b580      	push	{r7, lr}
 8006bd2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8006bd4:	f7ff fff0 	bl	8006bb8 <HAL_RCC_GetHCLKFreq>
 8006bd8:	4601      	mov	r1, r0
 8006bda:	4b06      	ldr	r3, [pc, #24]	; (8006bf4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006bdc:	689b      	ldr	r3, [r3, #8]
 8006bde:	0a1b      	lsrs	r3, r3, #8
 8006be0:	f003 0307 	and.w	r3, r3, #7
 8006be4:	4a04      	ldr	r2, [pc, #16]	; (8006bf8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8006be6:	5cd3      	ldrb	r3, [r2, r3]
 8006be8:	f003 031f 	and.w	r3, r3, #31
 8006bec:	fa21 f303 	lsr.w	r3, r1, r3
}
 8006bf0:	4618      	mov	r0, r3
 8006bf2:	bd80      	pop	{r7, pc}
 8006bf4:	40021000 	.word	0x40021000
 8006bf8:	0800cb1c 	.word	0x0800cb1c

08006bfc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006bfc:	b580      	push	{r7, lr}
 8006bfe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8006c00:	f7ff ffda 	bl	8006bb8 <HAL_RCC_GetHCLKFreq>
 8006c04:	4601      	mov	r1, r0
 8006c06:	4b06      	ldr	r3, [pc, #24]	; (8006c20 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006c08:	689b      	ldr	r3, [r3, #8]
 8006c0a:	0adb      	lsrs	r3, r3, #11
 8006c0c:	f003 0307 	and.w	r3, r3, #7
 8006c10:	4a04      	ldr	r2, [pc, #16]	; (8006c24 <HAL_RCC_GetPCLK2Freq+0x28>)
 8006c12:	5cd3      	ldrb	r3, [r2, r3]
 8006c14:	f003 031f 	and.w	r3, r3, #31
 8006c18:	fa21 f303 	lsr.w	r3, r1, r3
}
 8006c1c:	4618      	mov	r0, r3
 8006c1e:	bd80      	pop	{r7, pc}
 8006c20:	40021000 	.word	0x40021000
 8006c24:	0800cb1c 	.word	0x0800cb1c

08006c28 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8006c28:	b580      	push	{r7, lr}
 8006c2a:	b086      	sub	sp, #24
 8006c2c:	af00      	add	r7, sp, #0
 8006c2e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8006c30:	2300      	movs	r3, #0
 8006c32:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8006c34:	4b2a      	ldr	r3, [pc, #168]	; (8006ce0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006c36:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006c38:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d003      	beq.n	8006c48 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8006c40:	f7ff fa3a 	bl	80060b8 <HAL_PWREx_GetVoltageRange>
 8006c44:	6178      	str	r0, [r7, #20]
 8006c46:	e014      	b.n	8006c72 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8006c48:	4b25      	ldr	r3, [pc, #148]	; (8006ce0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006c4a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006c4c:	4a24      	ldr	r2, [pc, #144]	; (8006ce0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006c4e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006c52:	6593      	str	r3, [r2, #88]	; 0x58
 8006c54:	4b22      	ldr	r3, [pc, #136]	; (8006ce0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006c56:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006c58:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006c5c:	60fb      	str	r3, [r7, #12]
 8006c5e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8006c60:	f7ff fa2a 	bl	80060b8 <HAL_PWREx_GetVoltageRange>
 8006c64:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8006c66:	4b1e      	ldr	r3, [pc, #120]	; (8006ce0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006c68:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006c6a:	4a1d      	ldr	r2, [pc, #116]	; (8006ce0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006c6c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006c70:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006c72:	697b      	ldr	r3, [r7, #20]
 8006c74:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006c78:	d10b      	bne.n	8006c92 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	2b80      	cmp	r3, #128	; 0x80
 8006c7e:	d919      	bls.n	8006cb4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	2ba0      	cmp	r3, #160	; 0xa0
 8006c84:	d902      	bls.n	8006c8c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8006c86:	2302      	movs	r3, #2
 8006c88:	613b      	str	r3, [r7, #16]
 8006c8a:	e013      	b.n	8006cb4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8006c8c:	2301      	movs	r3, #1
 8006c8e:	613b      	str	r3, [r7, #16]
 8006c90:	e010      	b.n	8006cb4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	2b80      	cmp	r3, #128	; 0x80
 8006c96:	d902      	bls.n	8006c9e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8006c98:	2303      	movs	r3, #3
 8006c9a:	613b      	str	r3, [r7, #16]
 8006c9c:	e00a      	b.n	8006cb4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	2b80      	cmp	r3, #128	; 0x80
 8006ca2:	d102      	bne.n	8006caa <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8006ca4:	2302      	movs	r3, #2
 8006ca6:	613b      	str	r3, [r7, #16]
 8006ca8:	e004      	b.n	8006cb4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	2b70      	cmp	r3, #112	; 0x70
 8006cae:	d101      	bne.n	8006cb4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8006cb0:	2301      	movs	r3, #1
 8006cb2:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8006cb4:	4b0b      	ldr	r3, [pc, #44]	; (8006ce4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	f023 0207 	bic.w	r2, r3, #7
 8006cbc:	4909      	ldr	r1, [pc, #36]	; (8006ce4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8006cbe:	693b      	ldr	r3, [r7, #16]
 8006cc0:	4313      	orrs	r3, r2
 8006cc2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8006cc4:	4b07      	ldr	r3, [pc, #28]	; (8006ce4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	f003 0307 	and.w	r3, r3, #7
 8006ccc:	693a      	ldr	r2, [r7, #16]
 8006cce:	429a      	cmp	r2, r3
 8006cd0:	d001      	beq.n	8006cd6 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8006cd2:	2301      	movs	r3, #1
 8006cd4:	e000      	b.n	8006cd8 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8006cd6:	2300      	movs	r3, #0
}
 8006cd8:	4618      	mov	r0, r3
 8006cda:	3718      	adds	r7, #24
 8006cdc:	46bd      	mov	sp, r7
 8006cde:	bd80      	pop	{r7, pc}
 8006ce0:	40021000 	.word	0x40021000
 8006ce4:	40022000 	.word	0x40022000

08006ce8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006ce8:	b580      	push	{r7, lr}
 8006cea:	b086      	sub	sp, #24
 8006cec:	af00      	add	r7, sp, #0
 8006cee:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006cf0:	2300      	movs	r3, #0
 8006cf2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006cf4:	2300      	movs	r3, #0
 8006cf6:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006d00:	2b00      	cmp	r3, #0
 8006d02:	d03f      	beq.n	8006d84 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006d08:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006d0c:	d01c      	beq.n	8006d48 <HAL_RCCEx_PeriphCLKConfig+0x60>
 8006d0e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006d12:	d802      	bhi.n	8006d1a <HAL_RCCEx_PeriphCLKConfig+0x32>
 8006d14:	2b00      	cmp	r3, #0
 8006d16:	d00e      	beq.n	8006d36 <HAL_RCCEx_PeriphCLKConfig+0x4e>
 8006d18:	e01f      	b.n	8006d5a <HAL_RCCEx_PeriphCLKConfig+0x72>
 8006d1a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006d1e:	d003      	beq.n	8006d28 <HAL_RCCEx_PeriphCLKConfig+0x40>
 8006d20:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8006d24:	d01c      	beq.n	8006d60 <HAL_RCCEx_PeriphCLKConfig+0x78>
 8006d26:	e018      	b.n	8006d5a <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8006d28:	4b85      	ldr	r3, [pc, #532]	; (8006f40 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006d2a:	68db      	ldr	r3, [r3, #12]
 8006d2c:	4a84      	ldr	r2, [pc, #528]	; (8006f40 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006d2e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006d32:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006d34:	e015      	b.n	8006d62 <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	3304      	adds	r3, #4
 8006d3a:	2100      	movs	r1, #0
 8006d3c:	4618      	mov	r0, r3
 8006d3e:	f000 fab9 	bl	80072b4 <RCCEx_PLLSAI1_Config>
 8006d42:	4603      	mov	r3, r0
 8006d44:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006d46:	e00c      	b.n	8006d62 <HAL_RCCEx_PeriphCLKConfig+0x7a>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	3320      	adds	r3, #32
 8006d4c:	2100      	movs	r1, #0
 8006d4e:	4618      	mov	r0, r3
 8006d50:	f000 fba0 	bl	8007494 <RCCEx_PLLSAI2_Config>
 8006d54:	4603      	mov	r3, r0
 8006d56:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006d58:	e003      	b.n	8006d62 <HAL_RCCEx_PeriphCLKConfig+0x7a>
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006d5a:	2301      	movs	r3, #1
 8006d5c:	74fb      	strb	r3, [r7, #19]
      break;
 8006d5e:	e000      	b.n	8006d62 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      break;
 8006d60:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006d62:	7cfb      	ldrb	r3, [r7, #19]
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	d10b      	bne.n	8006d80 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006d68:	4b75      	ldr	r3, [pc, #468]	; (8006f40 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006d6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006d6e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006d76:	4972      	ldr	r1, [pc, #456]	; (8006f40 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006d78:	4313      	orrs	r3, r2
 8006d7a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8006d7e:	e001      	b.n	8006d84 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006d80:	7cfb      	ldrb	r3, [r7, #19]
 8006d82:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006d8c:	2b00      	cmp	r3, #0
 8006d8e:	d03f      	beq.n	8006e10 <HAL_RCCEx_PeriphCLKConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006d94:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006d98:	d01c      	beq.n	8006dd4 <HAL_RCCEx_PeriphCLKConfig+0xec>
 8006d9a:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006d9e:	d802      	bhi.n	8006da6 <HAL_RCCEx_PeriphCLKConfig+0xbe>
 8006da0:	2b00      	cmp	r3, #0
 8006da2:	d00e      	beq.n	8006dc2 <HAL_RCCEx_PeriphCLKConfig+0xda>
 8006da4:	e01f      	b.n	8006de6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8006da6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006daa:	d003      	beq.n	8006db4 <HAL_RCCEx_PeriphCLKConfig+0xcc>
 8006dac:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8006db0:	d01c      	beq.n	8006dec <HAL_RCCEx_PeriphCLKConfig+0x104>
 8006db2:	e018      	b.n	8006de6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8006db4:	4b62      	ldr	r3, [pc, #392]	; (8006f40 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006db6:	68db      	ldr	r3, [r3, #12]
 8006db8:	4a61      	ldr	r2, [pc, #388]	; (8006f40 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006dba:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006dbe:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006dc0:	e015      	b.n	8006dee <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	3304      	adds	r3, #4
 8006dc6:	2100      	movs	r1, #0
 8006dc8:	4618      	mov	r0, r3
 8006dca:	f000 fa73 	bl	80072b4 <RCCEx_PLLSAI1_Config>
 8006dce:	4603      	mov	r3, r0
 8006dd0:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006dd2:	e00c      	b.n	8006dee <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	3320      	adds	r3, #32
 8006dd8:	2100      	movs	r1, #0
 8006dda:	4618      	mov	r0, r3
 8006ddc:	f000 fb5a 	bl	8007494 <RCCEx_PLLSAI2_Config>
 8006de0:	4603      	mov	r3, r0
 8006de2:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006de4:	e003      	b.n	8006dee <HAL_RCCEx_PeriphCLKConfig+0x106>
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006de6:	2301      	movs	r3, #1
 8006de8:	74fb      	strb	r3, [r7, #19]
      break;
 8006dea:	e000      	b.n	8006dee <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8006dec:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006dee:	7cfb      	ldrb	r3, [r7, #19]
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	d10b      	bne.n	8006e0c <HAL_RCCEx_PeriphCLKConfig+0x124>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8006df4:	4b52      	ldr	r3, [pc, #328]	; (8006f40 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006df6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006dfa:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006e02:	494f      	ldr	r1, [pc, #316]	; (8006f40 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006e04:	4313      	orrs	r3, r2
 8006e06:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8006e0a:	e001      	b.n	8006e10 <HAL_RCCEx_PeriphCLKConfig+0x128>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006e0c:	7cfb      	ldrb	r3, [r7, #19]
 8006e0e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006e18:	2b00      	cmp	r3, #0
 8006e1a:	f000 80a0 	beq.w	8006f5e <HAL_RCCEx_PeriphCLKConfig+0x276>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006e1e:	2300      	movs	r3, #0
 8006e20:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8006e22:	4b47      	ldr	r3, [pc, #284]	; (8006f40 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006e24:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006e26:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d101      	bne.n	8006e32 <HAL_RCCEx_PeriphCLKConfig+0x14a>
 8006e2e:	2301      	movs	r3, #1
 8006e30:	e000      	b.n	8006e34 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8006e32:	2300      	movs	r3, #0
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	d00d      	beq.n	8006e54 <HAL_RCCEx_PeriphCLKConfig+0x16c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006e38:	4b41      	ldr	r3, [pc, #260]	; (8006f40 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006e3a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006e3c:	4a40      	ldr	r2, [pc, #256]	; (8006f40 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006e3e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006e42:	6593      	str	r3, [r2, #88]	; 0x58
 8006e44:	4b3e      	ldr	r3, [pc, #248]	; (8006f40 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006e46:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006e48:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006e4c:	60bb      	str	r3, [r7, #8]
 8006e4e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006e50:	2301      	movs	r3, #1
 8006e52:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006e54:	4b3b      	ldr	r3, [pc, #236]	; (8006f44 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	4a3a      	ldr	r2, [pc, #232]	; (8006f44 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8006e5a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006e5e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006e60:	f7fc ffc0 	bl	8003de4 <HAL_GetTick>
 8006e64:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8006e66:	e009      	b.n	8006e7c <HAL_RCCEx_PeriphCLKConfig+0x194>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006e68:	f7fc ffbc 	bl	8003de4 <HAL_GetTick>
 8006e6c:	4602      	mov	r2, r0
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	1ad3      	subs	r3, r2, r3
 8006e72:	2b02      	cmp	r3, #2
 8006e74:	d902      	bls.n	8006e7c <HAL_RCCEx_PeriphCLKConfig+0x194>
      {
        ret = HAL_TIMEOUT;
 8006e76:	2303      	movs	r3, #3
 8006e78:	74fb      	strb	r3, [r7, #19]
        break;
 8006e7a:	e005      	b.n	8006e88 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8006e7c:	4b31      	ldr	r3, [pc, #196]	; (8006f44 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	d0ef      	beq.n	8006e68 <HAL_RCCEx_PeriphCLKConfig+0x180>
      }
    }

    if(ret == HAL_OK)
 8006e88:	7cfb      	ldrb	r3, [r7, #19]
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d15c      	bne.n	8006f48 <HAL_RCCEx_PeriphCLKConfig+0x260>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8006e8e:	4b2c      	ldr	r3, [pc, #176]	; (8006f40 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006e90:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006e94:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006e98:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8006e9a:	697b      	ldr	r3, [r7, #20]
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d01f      	beq.n	8006ee0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006ea6:	697a      	ldr	r2, [r7, #20]
 8006ea8:	429a      	cmp	r2, r3
 8006eaa:	d019      	beq.n	8006ee0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006eac:	4b24      	ldr	r3, [pc, #144]	; (8006f40 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006eae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006eb2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006eb6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006eb8:	4b21      	ldr	r3, [pc, #132]	; (8006f40 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006eba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006ebe:	4a20      	ldr	r2, [pc, #128]	; (8006f40 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006ec0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006ec4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006ec8:	4b1d      	ldr	r3, [pc, #116]	; (8006f40 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006eca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006ece:	4a1c      	ldr	r2, [pc, #112]	; (8006f40 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006ed0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006ed4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006ed8:	4a19      	ldr	r2, [pc, #100]	; (8006f40 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006eda:	697b      	ldr	r3, [r7, #20]
 8006edc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8006ee0:	697b      	ldr	r3, [r7, #20]
 8006ee2:	f003 0301 	and.w	r3, r3, #1
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	d016      	beq.n	8006f18 <HAL_RCCEx_PeriphCLKConfig+0x230>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006eea:	f7fc ff7b 	bl	8003de4 <HAL_GetTick>
 8006eee:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006ef0:	e00b      	b.n	8006f0a <HAL_RCCEx_PeriphCLKConfig+0x222>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006ef2:	f7fc ff77 	bl	8003de4 <HAL_GetTick>
 8006ef6:	4602      	mov	r2, r0
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	1ad3      	subs	r3, r2, r3
 8006efc:	f241 3288 	movw	r2, #5000	; 0x1388
 8006f00:	4293      	cmp	r3, r2
 8006f02:	d902      	bls.n	8006f0a <HAL_RCCEx_PeriphCLKConfig+0x222>
          {
            ret = HAL_TIMEOUT;
 8006f04:	2303      	movs	r3, #3
 8006f06:	74fb      	strb	r3, [r7, #19]
            break;
 8006f08:	e006      	b.n	8006f18 <HAL_RCCEx_PeriphCLKConfig+0x230>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006f0a:	4b0d      	ldr	r3, [pc, #52]	; (8006f40 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006f0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006f10:	f003 0302 	and.w	r3, r3, #2
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	d0ec      	beq.n	8006ef2 <HAL_RCCEx_PeriphCLKConfig+0x20a>
          }
        }
      }

      if(ret == HAL_OK)
 8006f18:	7cfb      	ldrb	r3, [r7, #19]
 8006f1a:	2b00      	cmp	r3, #0
 8006f1c:	d10c      	bne.n	8006f38 <HAL_RCCEx_PeriphCLKConfig+0x250>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006f1e:	4b08      	ldr	r3, [pc, #32]	; (8006f40 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006f20:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006f24:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006f2e:	4904      	ldr	r1, [pc, #16]	; (8006f40 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006f30:	4313      	orrs	r3, r2
 8006f32:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8006f36:	e009      	b.n	8006f4c <HAL_RCCEx_PeriphCLKConfig+0x264>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006f38:	7cfb      	ldrb	r3, [r7, #19]
 8006f3a:	74bb      	strb	r3, [r7, #18]
 8006f3c:	e006      	b.n	8006f4c <HAL_RCCEx_PeriphCLKConfig+0x264>
 8006f3e:	bf00      	nop
 8006f40:	40021000 	.word	0x40021000
 8006f44:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006f48:	7cfb      	ldrb	r3, [r7, #19]
 8006f4a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006f4c:	7c7b      	ldrb	r3, [r7, #17]
 8006f4e:	2b01      	cmp	r3, #1
 8006f50:	d105      	bne.n	8006f5e <HAL_RCCEx_PeriphCLKConfig+0x276>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006f52:	4b9e      	ldr	r3, [pc, #632]	; (80071cc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8006f54:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006f56:	4a9d      	ldr	r2, [pc, #628]	; (80071cc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8006f58:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006f5c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	f003 0301 	and.w	r3, r3, #1
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d00a      	beq.n	8006f80 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006f6a:	4b98      	ldr	r3, [pc, #608]	; (80071cc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8006f6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006f70:	f023 0203 	bic.w	r2, r3, #3
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f78:	4994      	ldr	r1, [pc, #592]	; (80071cc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8006f7a:	4313      	orrs	r3, r2
 8006f7c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	f003 0302 	and.w	r3, r3, #2
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	d00a      	beq.n	8006fa2 <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006f8c:	4b8f      	ldr	r3, [pc, #572]	; (80071cc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8006f8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006f92:	f023 020c 	bic.w	r2, r3, #12
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006f9a:	498c      	ldr	r1, [pc, #560]	; (80071cc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8006f9c:	4313      	orrs	r3, r2
 8006f9e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	f003 0304 	and.w	r3, r3, #4
 8006faa:	2b00      	cmp	r3, #0
 8006fac:	d00a      	beq.n	8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x2dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006fae:	4b87      	ldr	r3, [pc, #540]	; (80071cc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8006fb0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006fb4:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006fbc:	4983      	ldr	r1, [pc, #524]	; (80071cc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8006fbe:	4313      	orrs	r3, r2
 8006fc0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	f003 0308 	and.w	r3, r3, #8
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	d00a      	beq.n	8006fe6 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006fd0:	4b7e      	ldr	r3, [pc, #504]	; (80071cc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8006fd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006fd6:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006fde:	497b      	ldr	r1, [pc, #492]	; (80071cc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8006fe0:	4313      	orrs	r3, r2
 8006fe2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	f003 0310 	and.w	r3, r3, #16
 8006fee:	2b00      	cmp	r3, #0
 8006ff0:	d00a      	beq.n	8007008 <HAL_RCCEx_PeriphCLKConfig+0x320>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8006ff2:	4b76      	ldr	r3, [pc, #472]	; (80071cc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8006ff4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006ff8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007000:	4972      	ldr	r1, [pc, #456]	; (80071cc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007002:	4313      	orrs	r3, r2
 8007004:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	f003 0320 	and.w	r3, r3, #32
 8007010:	2b00      	cmp	r3, #0
 8007012:	d00a      	beq.n	800702a <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007014:	4b6d      	ldr	r3, [pc, #436]	; (80071cc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007016:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800701a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007022:	496a      	ldr	r1, [pc, #424]	; (80071cc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007024:	4313      	orrs	r3, r2
 8007026:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007032:	2b00      	cmp	r3, #0
 8007034:	d00a      	beq.n	800704c <HAL_RCCEx_PeriphCLKConfig+0x364>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007036:	4b65      	ldr	r3, [pc, #404]	; (80071cc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007038:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800703c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007044:	4961      	ldr	r1, [pc, #388]	; (80071cc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007046:	4313      	orrs	r3, r2
 8007048:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007054:	2b00      	cmp	r3, #0
 8007056:	d00a      	beq.n	800706e <HAL_RCCEx_PeriphCLKConfig+0x386>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8007058:	4b5c      	ldr	r3, [pc, #368]	; (80071cc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800705a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800705e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007066:	4959      	ldr	r1, [pc, #356]	; (80071cc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007068:	4313      	orrs	r3, r2
 800706a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007076:	2b00      	cmp	r3, #0
 8007078:	d00a      	beq.n	8007090 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800707a:	4b54      	ldr	r3, [pc, #336]	; (80071cc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800707c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007080:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007088:	4950      	ldr	r1, [pc, #320]	; (80071cc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800708a:	4313      	orrs	r3, r2
 800708c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007098:	2b00      	cmp	r3, #0
 800709a:	d00a      	beq.n	80070b2 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800709c:	4b4b      	ldr	r3, [pc, #300]	; (80071cc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800709e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80070a2:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80070aa:	4948      	ldr	r1, [pc, #288]	; (80071cc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80070ac:	4313      	orrs	r3, r2
 80070ae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	d00a      	beq.n	80070d4 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80070be:	4b43      	ldr	r3, [pc, #268]	; (80071cc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80070c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80070c4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80070cc:	493f      	ldr	r1, [pc, #252]	; (80071cc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80070ce:	4313      	orrs	r3, r2
 80070d0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80070dc:	2b00      	cmp	r3, #0
 80070de:	d028      	beq.n	8007132 <HAL_RCCEx_PeriphCLKConfig+0x44a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80070e0:	4b3a      	ldr	r3, [pc, #232]	; (80071cc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80070e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80070e6:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80070ee:	4937      	ldr	r1, [pc, #220]	; (80071cc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80070f0:	4313      	orrs	r3, r2
 80070f2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80070fa:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80070fe:	d106      	bne.n	800710e <HAL_RCCEx_PeriphCLKConfig+0x426>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007100:	4b32      	ldr	r3, [pc, #200]	; (80071cc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007102:	68db      	ldr	r3, [r3, #12]
 8007104:	4a31      	ldr	r2, [pc, #196]	; (80071cc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007106:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800710a:	60d3      	str	r3, [r2, #12]
 800710c:	e011      	b.n	8007132 <HAL_RCCEx_PeriphCLKConfig+0x44a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007112:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8007116:	d10c      	bne.n	8007132 <HAL_RCCEx_PeriphCLKConfig+0x44a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	3304      	adds	r3, #4
 800711c:	2101      	movs	r1, #1
 800711e:	4618      	mov	r0, r3
 8007120:	f000 f8c8 	bl	80072b4 <RCCEx_PLLSAI1_Config>
 8007124:	4603      	mov	r3, r0
 8007126:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8007128:	7cfb      	ldrb	r3, [r7, #19]
 800712a:	2b00      	cmp	r3, #0
 800712c:	d001      	beq.n	8007132 <HAL_RCCEx_PeriphCLKConfig+0x44a>
        {
          /* set overall return value */
          status = ret;
 800712e:	7cfb      	ldrb	r3, [r7, #19]
 8007130:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800713a:	2b00      	cmp	r3, #0
 800713c:	d028      	beq.n	8007190 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800713e:	4b23      	ldr	r3, [pc, #140]	; (80071cc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007140:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007144:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800714c:	491f      	ldr	r1, [pc, #124]	; (80071cc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800714e:	4313      	orrs	r3, r2
 8007150:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007158:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800715c:	d106      	bne.n	800716c <HAL_RCCEx_PeriphCLKConfig+0x484>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800715e:	4b1b      	ldr	r3, [pc, #108]	; (80071cc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007160:	68db      	ldr	r3, [r3, #12]
 8007162:	4a1a      	ldr	r2, [pc, #104]	; (80071cc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007164:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007168:	60d3      	str	r3, [r2, #12]
 800716a:	e011      	b.n	8007190 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007170:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8007174:	d10c      	bne.n	8007190 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	3304      	adds	r3, #4
 800717a:	2101      	movs	r1, #1
 800717c:	4618      	mov	r0, r3
 800717e:	f000 f899 	bl	80072b4 <RCCEx_PLLSAI1_Config>
 8007182:	4603      	mov	r3, r0
 8007184:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8007186:	7cfb      	ldrb	r3, [r7, #19]
 8007188:	2b00      	cmp	r3, #0
 800718a:	d001      	beq.n	8007190 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* set overall return value */
        status = ret;
 800718c:	7cfb      	ldrb	r3, [r7, #19]
 800718e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007198:	2b00      	cmp	r3, #0
 800719a:	d02b      	beq.n	80071f4 <HAL_RCCEx_PeriphCLKConfig+0x50c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800719c:	4b0b      	ldr	r3, [pc, #44]	; (80071cc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800719e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80071a2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80071aa:	4908      	ldr	r1, [pc, #32]	; (80071cc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80071ac:	4313      	orrs	r3, r2
 80071ae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80071b6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80071ba:	d109      	bne.n	80071d0 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80071bc:	4b03      	ldr	r3, [pc, #12]	; (80071cc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80071be:	68db      	ldr	r3, [r3, #12]
 80071c0:	4a02      	ldr	r2, [pc, #8]	; (80071cc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80071c2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80071c6:	60d3      	str	r3, [r2, #12]
 80071c8:	e014      	b.n	80071f4 <HAL_RCCEx_PeriphCLKConfig+0x50c>
 80071ca:	bf00      	nop
 80071cc:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80071d4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80071d8:	d10c      	bne.n	80071f4 <HAL_RCCEx_PeriphCLKConfig+0x50c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	3304      	adds	r3, #4
 80071de:	2101      	movs	r1, #1
 80071e0:	4618      	mov	r0, r3
 80071e2:	f000 f867 	bl	80072b4 <RCCEx_PLLSAI1_Config>
 80071e6:	4603      	mov	r3, r0
 80071e8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80071ea:	7cfb      	ldrb	r3, [r7, #19]
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	d001      	beq.n	80071f4 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      {
        /* set overall return value */
        status = ret;
 80071f0:	7cfb      	ldrb	r3, [r7, #19]
 80071f2:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	d02f      	beq.n	8007260 <HAL_RCCEx_PeriphCLKConfig+0x578>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007200:	4b2b      	ldr	r3, [pc, #172]	; (80072b0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007202:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007206:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800720e:	4928      	ldr	r1, [pc, #160]	; (80072b0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007210:	4313      	orrs	r3, r2
 8007212:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800721a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800721e:	d10d      	bne.n	800723c <HAL_RCCEx_PeriphCLKConfig+0x554>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	3304      	adds	r3, #4
 8007224:	2102      	movs	r1, #2
 8007226:	4618      	mov	r0, r3
 8007228:	f000 f844 	bl	80072b4 <RCCEx_PLLSAI1_Config>
 800722c:	4603      	mov	r3, r0
 800722e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8007230:	7cfb      	ldrb	r3, [r7, #19]
 8007232:	2b00      	cmp	r3, #0
 8007234:	d014      	beq.n	8007260 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 8007236:	7cfb      	ldrb	r3, [r7, #19]
 8007238:	74bb      	strb	r3, [r7, #18]
 800723a:	e011      	b.n	8007260 <HAL_RCCEx_PeriphCLKConfig+0x578>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007240:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007244:	d10c      	bne.n	8007260 <HAL_RCCEx_PeriphCLKConfig+0x578>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	3320      	adds	r3, #32
 800724a:	2102      	movs	r1, #2
 800724c:	4618      	mov	r0, r3
 800724e:	f000 f921 	bl	8007494 <RCCEx_PLLSAI2_Config>
 8007252:	4603      	mov	r3, r0
 8007254:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8007256:	7cfb      	ldrb	r3, [r7, #19]
 8007258:	2b00      	cmp	r3, #0
 800725a:	d001      	beq.n	8007260 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 800725c:	7cfb      	ldrb	r3, [r7, #19]
 800725e:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007268:	2b00      	cmp	r3, #0
 800726a:	d00a      	beq.n	8007282 <HAL_RCCEx_PeriphCLKConfig+0x59a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800726c:	4b10      	ldr	r3, [pc, #64]	; (80072b0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800726e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007272:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800727a:	490d      	ldr	r1, [pc, #52]	; (80072b0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800727c:	4313      	orrs	r3, r2
 800727e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800728a:	2b00      	cmp	r3, #0
 800728c:	d00b      	beq.n	80072a6 <HAL_RCCEx_PeriphCLKConfig+0x5be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800728e:	4b08      	ldr	r3, [pc, #32]	; (80072b0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007290:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007294:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800729e:	4904      	ldr	r1, [pc, #16]	; (80072b0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80072a0:	4313      	orrs	r3, r2
 80072a2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80072a6:	7cbb      	ldrb	r3, [r7, #18]
}
 80072a8:	4618      	mov	r0, r3
 80072aa:	3718      	adds	r7, #24
 80072ac:	46bd      	mov	sp, r7
 80072ae:	bd80      	pop	{r7, pc}
 80072b0:	40021000 	.word	0x40021000

080072b4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80072b4:	b580      	push	{r7, lr}
 80072b6:	b084      	sub	sp, #16
 80072b8:	af00      	add	r7, sp, #0
 80072ba:	6078      	str	r0, [r7, #4]
 80072bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80072be:	2300      	movs	r3, #0
 80072c0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80072c2:	4b73      	ldr	r3, [pc, #460]	; (8007490 <RCCEx_PLLSAI1_Config+0x1dc>)
 80072c4:	68db      	ldr	r3, [r3, #12]
 80072c6:	f003 0303 	and.w	r3, r3, #3
 80072ca:	2b00      	cmp	r3, #0
 80072cc:	d018      	beq.n	8007300 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80072ce:	4b70      	ldr	r3, [pc, #448]	; (8007490 <RCCEx_PLLSAI1_Config+0x1dc>)
 80072d0:	68db      	ldr	r3, [r3, #12]
 80072d2:	f003 0203 	and.w	r2, r3, #3
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	429a      	cmp	r2, r3
 80072dc:	d10d      	bne.n	80072fa <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	681b      	ldr	r3, [r3, #0]
       ||
 80072e2:	2b00      	cmp	r3, #0
 80072e4:	d009      	beq.n	80072fa <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80072e6:	4b6a      	ldr	r3, [pc, #424]	; (8007490 <RCCEx_PLLSAI1_Config+0x1dc>)
 80072e8:	68db      	ldr	r3, [r3, #12]
 80072ea:	091b      	lsrs	r3, r3, #4
 80072ec:	f003 0307 	and.w	r3, r3, #7
 80072f0:	1c5a      	adds	r2, r3, #1
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	685b      	ldr	r3, [r3, #4]
       ||
 80072f6:	429a      	cmp	r2, r3
 80072f8:	d044      	beq.n	8007384 <RCCEx_PLLSAI1_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 80072fa:	2301      	movs	r3, #1
 80072fc:	73fb      	strb	r3, [r7, #15]
 80072fe:	e041      	b.n	8007384 <RCCEx_PLLSAI1_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	2b02      	cmp	r3, #2
 8007306:	d00c      	beq.n	8007322 <RCCEx_PLLSAI1_Config+0x6e>
 8007308:	2b03      	cmp	r3, #3
 800730a:	d013      	beq.n	8007334 <RCCEx_PLLSAI1_Config+0x80>
 800730c:	2b01      	cmp	r3, #1
 800730e:	d120      	bne.n	8007352 <RCCEx_PLLSAI1_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8007310:	4b5f      	ldr	r3, [pc, #380]	; (8007490 <RCCEx_PLLSAI1_Config+0x1dc>)
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	f003 0302 	and.w	r3, r3, #2
 8007318:	2b00      	cmp	r3, #0
 800731a:	d11d      	bne.n	8007358 <RCCEx_PLLSAI1_Config+0xa4>
      {
        status = HAL_ERROR;
 800731c:	2301      	movs	r3, #1
 800731e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007320:	e01a      	b.n	8007358 <RCCEx_PLLSAI1_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8007322:	4b5b      	ldr	r3, [pc, #364]	; (8007490 <RCCEx_PLLSAI1_Config+0x1dc>)
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800732a:	2b00      	cmp	r3, #0
 800732c:	d116      	bne.n	800735c <RCCEx_PLLSAI1_Config+0xa8>
      {
        status = HAL_ERROR;
 800732e:	2301      	movs	r3, #1
 8007330:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007332:	e013      	b.n	800735c <RCCEx_PLLSAI1_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8007334:	4b56      	ldr	r3, [pc, #344]	; (8007490 <RCCEx_PLLSAI1_Config+0x1dc>)
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800733c:	2b00      	cmp	r3, #0
 800733e:	d10f      	bne.n	8007360 <RCCEx_PLLSAI1_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8007340:	4b53      	ldr	r3, [pc, #332]	; (8007490 <RCCEx_PLLSAI1_Config+0x1dc>)
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007348:	2b00      	cmp	r3, #0
 800734a:	d109      	bne.n	8007360 <RCCEx_PLLSAI1_Config+0xac>
        {
          status = HAL_ERROR;
 800734c:	2301      	movs	r3, #1
 800734e:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8007350:	e006      	b.n	8007360 <RCCEx_PLLSAI1_Config+0xac>
    default:
      status = HAL_ERROR;
 8007352:	2301      	movs	r3, #1
 8007354:	73fb      	strb	r3, [r7, #15]
      break;
 8007356:	e004      	b.n	8007362 <RCCEx_PLLSAI1_Config+0xae>
      break;
 8007358:	bf00      	nop
 800735a:	e002      	b.n	8007362 <RCCEx_PLLSAI1_Config+0xae>
      break;
 800735c:	bf00      	nop
 800735e:	e000      	b.n	8007362 <RCCEx_PLLSAI1_Config+0xae>
      break;
 8007360:	bf00      	nop
    }

    if(status == HAL_OK)
 8007362:	7bfb      	ldrb	r3, [r7, #15]
 8007364:	2b00      	cmp	r3, #0
 8007366:	d10d      	bne.n	8007384 <RCCEx_PLLSAI1_Config+0xd0>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8007368:	4b49      	ldr	r3, [pc, #292]	; (8007490 <RCCEx_PLLSAI1_Config+0x1dc>)
 800736a:	68db      	ldr	r3, [r3, #12]
 800736c:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	6819      	ldr	r1, [r3, #0]
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	685b      	ldr	r3, [r3, #4]
 8007378:	3b01      	subs	r3, #1
 800737a:	011b      	lsls	r3, r3, #4
 800737c:	430b      	orrs	r3, r1
 800737e:	4944      	ldr	r1, [pc, #272]	; (8007490 <RCCEx_PLLSAI1_Config+0x1dc>)
 8007380:	4313      	orrs	r3, r2
 8007382:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8007384:	7bfb      	ldrb	r3, [r7, #15]
 8007386:	2b00      	cmp	r3, #0
 8007388:	d17d      	bne.n	8007486 <RCCEx_PLLSAI1_Config+0x1d2>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800738a:	4b41      	ldr	r3, [pc, #260]	; (8007490 <RCCEx_PLLSAI1_Config+0x1dc>)
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	4a40      	ldr	r2, [pc, #256]	; (8007490 <RCCEx_PLLSAI1_Config+0x1dc>)
 8007390:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8007394:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007396:	f7fc fd25 	bl	8003de4 <HAL_GetTick>
 800739a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800739c:	e009      	b.n	80073b2 <RCCEx_PLLSAI1_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800739e:	f7fc fd21 	bl	8003de4 <HAL_GetTick>
 80073a2:	4602      	mov	r2, r0
 80073a4:	68bb      	ldr	r3, [r7, #8]
 80073a6:	1ad3      	subs	r3, r2, r3
 80073a8:	2b02      	cmp	r3, #2
 80073aa:	d902      	bls.n	80073b2 <RCCEx_PLLSAI1_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 80073ac:	2303      	movs	r3, #3
 80073ae:	73fb      	strb	r3, [r7, #15]
        break;
 80073b0:	e005      	b.n	80073be <RCCEx_PLLSAI1_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80073b2:	4b37      	ldr	r3, [pc, #220]	; (8007490 <RCCEx_PLLSAI1_Config+0x1dc>)
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	d1ef      	bne.n	800739e <RCCEx_PLLSAI1_Config+0xea>
      }
    }

    if(status == HAL_OK)
 80073be:	7bfb      	ldrb	r3, [r7, #15]
 80073c0:	2b00      	cmp	r3, #0
 80073c2:	d160      	bne.n	8007486 <RCCEx_PLLSAI1_Config+0x1d2>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80073c4:	683b      	ldr	r3, [r7, #0]
 80073c6:	2b00      	cmp	r3, #0
 80073c8:	d111      	bne.n	80073ee <RCCEx_PLLSAI1_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80073ca:	4b31      	ldr	r3, [pc, #196]	; (8007490 <RCCEx_PLLSAI1_Config+0x1dc>)
 80073cc:	691b      	ldr	r3, [r3, #16]
 80073ce:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80073d2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80073d6:	687a      	ldr	r2, [r7, #4]
 80073d8:	6892      	ldr	r2, [r2, #8]
 80073da:	0211      	lsls	r1, r2, #8
 80073dc:	687a      	ldr	r2, [r7, #4]
 80073de:	68d2      	ldr	r2, [r2, #12]
 80073e0:	0912      	lsrs	r2, r2, #4
 80073e2:	0452      	lsls	r2, r2, #17
 80073e4:	430a      	orrs	r2, r1
 80073e6:	492a      	ldr	r1, [pc, #168]	; (8007490 <RCCEx_PLLSAI1_Config+0x1dc>)
 80073e8:	4313      	orrs	r3, r2
 80073ea:	610b      	str	r3, [r1, #16]
 80073ec:	e027      	b.n	800743e <RCCEx_PLLSAI1_Config+0x18a>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80073ee:	683b      	ldr	r3, [r7, #0]
 80073f0:	2b01      	cmp	r3, #1
 80073f2:	d112      	bne.n	800741a <RCCEx_PLLSAI1_Config+0x166>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80073f4:	4b26      	ldr	r3, [pc, #152]	; (8007490 <RCCEx_PLLSAI1_Config+0x1dc>)
 80073f6:	691b      	ldr	r3, [r3, #16]
 80073f8:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80073fc:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8007400:	687a      	ldr	r2, [r7, #4]
 8007402:	6892      	ldr	r2, [r2, #8]
 8007404:	0211      	lsls	r1, r2, #8
 8007406:	687a      	ldr	r2, [r7, #4]
 8007408:	6912      	ldr	r2, [r2, #16]
 800740a:	0852      	lsrs	r2, r2, #1
 800740c:	3a01      	subs	r2, #1
 800740e:	0552      	lsls	r2, r2, #21
 8007410:	430a      	orrs	r2, r1
 8007412:	491f      	ldr	r1, [pc, #124]	; (8007490 <RCCEx_PLLSAI1_Config+0x1dc>)
 8007414:	4313      	orrs	r3, r2
 8007416:	610b      	str	r3, [r1, #16]
 8007418:	e011      	b.n	800743e <RCCEx_PLLSAI1_Config+0x18a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800741a:	4b1d      	ldr	r3, [pc, #116]	; (8007490 <RCCEx_PLLSAI1_Config+0x1dc>)
 800741c:	691b      	ldr	r3, [r3, #16]
 800741e:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8007422:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8007426:	687a      	ldr	r2, [r7, #4]
 8007428:	6892      	ldr	r2, [r2, #8]
 800742a:	0211      	lsls	r1, r2, #8
 800742c:	687a      	ldr	r2, [r7, #4]
 800742e:	6952      	ldr	r2, [r2, #20]
 8007430:	0852      	lsrs	r2, r2, #1
 8007432:	3a01      	subs	r2, #1
 8007434:	0652      	lsls	r2, r2, #25
 8007436:	430a      	orrs	r2, r1
 8007438:	4915      	ldr	r1, [pc, #84]	; (8007490 <RCCEx_PLLSAI1_Config+0x1dc>)
 800743a:	4313      	orrs	r3, r2
 800743c:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800743e:	4b14      	ldr	r3, [pc, #80]	; (8007490 <RCCEx_PLLSAI1_Config+0x1dc>)
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	4a13      	ldr	r2, [pc, #76]	; (8007490 <RCCEx_PLLSAI1_Config+0x1dc>)
 8007444:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8007448:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800744a:	f7fc fccb 	bl	8003de4 <HAL_GetTick>
 800744e:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8007450:	e009      	b.n	8007466 <RCCEx_PLLSAI1_Config+0x1b2>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8007452:	f7fc fcc7 	bl	8003de4 <HAL_GetTick>
 8007456:	4602      	mov	r2, r0
 8007458:	68bb      	ldr	r3, [r7, #8]
 800745a:	1ad3      	subs	r3, r2, r3
 800745c:	2b02      	cmp	r3, #2
 800745e:	d902      	bls.n	8007466 <RCCEx_PLLSAI1_Config+0x1b2>
        {
          status = HAL_TIMEOUT;
 8007460:	2303      	movs	r3, #3
 8007462:	73fb      	strb	r3, [r7, #15]
          break;
 8007464:	e005      	b.n	8007472 <RCCEx_PLLSAI1_Config+0x1be>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8007466:	4b0a      	ldr	r3, [pc, #40]	; (8007490 <RCCEx_PLLSAI1_Config+0x1dc>)
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800746e:	2b00      	cmp	r3, #0
 8007470:	d0ef      	beq.n	8007452 <RCCEx_PLLSAI1_Config+0x19e>
        }
      }

      if(status == HAL_OK)
 8007472:	7bfb      	ldrb	r3, [r7, #15]
 8007474:	2b00      	cmp	r3, #0
 8007476:	d106      	bne.n	8007486 <RCCEx_PLLSAI1_Config+0x1d2>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8007478:	4b05      	ldr	r3, [pc, #20]	; (8007490 <RCCEx_PLLSAI1_Config+0x1dc>)
 800747a:	691a      	ldr	r2, [r3, #16]
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	699b      	ldr	r3, [r3, #24]
 8007480:	4903      	ldr	r1, [pc, #12]	; (8007490 <RCCEx_PLLSAI1_Config+0x1dc>)
 8007482:	4313      	orrs	r3, r2
 8007484:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8007486:	7bfb      	ldrb	r3, [r7, #15]
}
 8007488:	4618      	mov	r0, r3
 800748a:	3710      	adds	r7, #16
 800748c:	46bd      	mov	sp, r7
 800748e:	bd80      	pop	{r7, pc}
 8007490:	40021000 	.word	0x40021000

08007494 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8007494:	b580      	push	{r7, lr}
 8007496:	b084      	sub	sp, #16
 8007498:	af00      	add	r7, sp, #0
 800749a:	6078      	str	r0, [r7, #4]
 800749c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800749e:	2300      	movs	r3, #0
 80074a0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80074a2:	4b68      	ldr	r3, [pc, #416]	; (8007644 <RCCEx_PLLSAI2_Config+0x1b0>)
 80074a4:	68db      	ldr	r3, [r3, #12]
 80074a6:	f003 0303 	and.w	r3, r3, #3
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	d018      	beq.n	80074e0 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80074ae:	4b65      	ldr	r3, [pc, #404]	; (8007644 <RCCEx_PLLSAI2_Config+0x1b0>)
 80074b0:	68db      	ldr	r3, [r3, #12]
 80074b2:	f003 0203 	and.w	r2, r3, #3
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	429a      	cmp	r2, r3
 80074bc:	d10d      	bne.n	80074da <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	681b      	ldr	r3, [r3, #0]
       ||
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	d009      	beq.n	80074da <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80074c6:	4b5f      	ldr	r3, [pc, #380]	; (8007644 <RCCEx_PLLSAI2_Config+0x1b0>)
 80074c8:	68db      	ldr	r3, [r3, #12]
 80074ca:	091b      	lsrs	r3, r3, #4
 80074cc:	f003 0307 	and.w	r3, r3, #7
 80074d0:	1c5a      	adds	r2, r3, #1
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	685b      	ldr	r3, [r3, #4]
       ||
 80074d6:	429a      	cmp	r2, r3
 80074d8:	d044      	beq.n	8007564 <RCCEx_PLLSAI2_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 80074da:	2301      	movs	r3, #1
 80074dc:	73fb      	strb	r3, [r7, #15]
 80074de:	e041      	b.n	8007564 <RCCEx_PLLSAI2_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	2b02      	cmp	r3, #2
 80074e6:	d00c      	beq.n	8007502 <RCCEx_PLLSAI2_Config+0x6e>
 80074e8:	2b03      	cmp	r3, #3
 80074ea:	d013      	beq.n	8007514 <RCCEx_PLLSAI2_Config+0x80>
 80074ec:	2b01      	cmp	r3, #1
 80074ee:	d120      	bne.n	8007532 <RCCEx_PLLSAI2_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80074f0:	4b54      	ldr	r3, [pc, #336]	; (8007644 <RCCEx_PLLSAI2_Config+0x1b0>)
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	f003 0302 	and.w	r3, r3, #2
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	d11d      	bne.n	8007538 <RCCEx_PLLSAI2_Config+0xa4>
      {
        status = HAL_ERROR;
 80074fc:	2301      	movs	r3, #1
 80074fe:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007500:	e01a      	b.n	8007538 <RCCEx_PLLSAI2_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8007502:	4b50      	ldr	r3, [pc, #320]	; (8007644 <RCCEx_PLLSAI2_Config+0x1b0>)
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800750a:	2b00      	cmp	r3, #0
 800750c:	d116      	bne.n	800753c <RCCEx_PLLSAI2_Config+0xa8>
      {
        status = HAL_ERROR;
 800750e:	2301      	movs	r3, #1
 8007510:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007512:	e013      	b.n	800753c <RCCEx_PLLSAI2_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8007514:	4b4b      	ldr	r3, [pc, #300]	; (8007644 <RCCEx_PLLSAI2_Config+0x1b0>)
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800751c:	2b00      	cmp	r3, #0
 800751e:	d10f      	bne.n	8007540 <RCCEx_PLLSAI2_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8007520:	4b48      	ldr	r3, [pc, #288]	; (8007644 <RCCEx_PLLSAI2_Config+0x1b0>)
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007528:	2b00      	cmp	r3, #0
 800752a:	d109      	bne.n	8007540 <RCCEx_PLLSAI2_Config+0xac>
        {
          status = HAL_ERROR;
 800752c:	2301      	movs	r3, #1
 800752e:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8007530:	e006      	b.n	8007540 <RCCEx_PLLSAI2_Config+0xac>
    default:
      status = HAL_ERROR;
 8007532:	2301      	movs	r3, #1
 8007534:	73fb      	strb	r3, [r7, #15]
      break;
 8007536:	e004      	b.n	8007542 <RCCEx_PLLSAI2_Config+0xae>
      break;
 8007538:	bf00      	nop
 800753a:	e002      	b.n	8007542 <RCCEx_PLLSAI2_Config+0xae>
      break;
 800753c:	bf00      	nop
 800753e:	e000      	b.n	8007542 <RCCEx_PLLSAI2_Config+0xae>
      break;
 8007540:	bf00      	nop
    }

    if(status == HAL_OK)
 8007542:	7bfb      	ldrb	r3, [r7, #15]
 8007544:	2b00      	cmp	r3, #0
 8007546:	d10d      	bne.n	8007564 <RCCEx_PLLSAI2_Config+0xd0>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8007548:	4b3e      	ldr	r3, [pc, #248]	; (8007644 <RCCEx_PLLSAI2_Config+0x1b0>)
 800754a:	68db      	ldr	r3, [r3, #12]
 800754c:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	6819      	ldr	r1, [r3, #0]
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	685b      	ldr	r3, [r3, #4]
 8007558:	3b01      	subs	r3, #1
 800755a:	011b      	lsls	r3, r3, #4
 800755c:	430b      	orrs	r3, r1
 800755e:	4939      	ldr	r1, [pc, #228]	; (8007644 <RCCEx_PLLSAI2_Config+0x1b0>)
 8007560:	4313      	orrs	r3, r2
 8007562:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8007564:	7bfb      	ldrb	r3, [r7, #15]
 8007566:	2b00      	cmp	r3, #0
 8007568:	d167      	bne.n	800763a <RCCEx_PLLSAI2_Config+0x1a6>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800756a:	4b36      	ldr	r3, [pc, #216]	; (8007644 <RCCEx_PLLSAI2_Config+0x1b0>)
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	4a35      	ldr	r2, [pc, #212]	; (8007644 <RCCEx_PLLSAI2_Config+0x1b0>)
 8007570:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007574:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007576:	f7fc fc35 	bl	8003de4 <HAL_GetTick>
 800757a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800757c:	e009      	b.n	8007592 <RCCEx_PLLSAI2_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800757e:	f7fc fc31 	bl	8003de4 <HAL_GetTick>
 8007582:	4602      	mov	r2, r0
 8007584:	68bb      	ldr	r3, [r7, #8]
 8007586:	1ad3      	subs	r3, r2, r3
 8007588:	2b02      	cmp	r3, #2
 800758a:	d902      	bls.n	8007592 <RCCEx_PLLSAI2_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 800758c:	2303      	movs	r3, #3
 800758e:	73fb      	strb	r3, [r7, #15]
        break;
 8007590:	e005      	b.n	800759e <RCCEx_PLLSAI2_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8007592:	4b2c      	ldr	r3, [pc, #176]	; (8007644 <RCCEx_PLLSAI2_Config+0x1b0>)
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800759a:	2b00      	cmp	r3, #0
 800759c:	d1ef      	bne.n	800757e <RCCEx_PLLSAI2_Config+0xea>
      }
    }

    if(status == HAL_OK)
 800759e:	7bfb      	ldrb	r3, [r7, #15]
 80075a0:	2b00      	cmp	r3, #0
 80075a2:	d14a      	bne.n	800763a <RCCEx_PLLSAI2_Config+0x1a6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80075a4:	683b      	ldr	r3, [r7, #0]
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d111      	bne.n	80075ce <RCCEx_PLLSAI2_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80075aa:	4b26      	ldr	r3, [pc, #152]	; (8007644 <RCCEx_PLLSAI2_Config+0x1b0>)
 80075ac:	695b      	ldr	r3, [r3, #20]
 80075ae:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80075b2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80075b6:	687a      	ldr	r2, [r7, #4]
 80075b8:	6892      	ldr	r2, [r2, #8]
 80075ba:	0211      	lsls	r1, r2, #8
 80075bc:	687a      	ldr	r2, [r7, #4]
 80075be:	68d2      	ldr	r2, [r2, #12]
 80075c0:	0912      	lsrs	r2, r2, #4
 80075c2:	0452      	lsls	r2, r2, #17
 80075c4:	430a      	orrs	r2, r1
 80075c6:	491f      	ldr	r1, [pc, #124]	; (8007644 <RCCEx_PLLSAI2_Config+0x1b0>)
 80075c8:	4313      	orrs	r3, r2
 80075ca:	614b      	str	r3, [r1, #20]
 80075cc:	e011      	b.n	80075f2 <RCCEx_PLLSAI2_Config+0x15e>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80075ce:	4b1d      	ldr	r3, [pc, #116]	; (8007644 <RCCEx_PLLSAI2_Config+0x1b0>)
 80075d0:	695b      	ldr	r3, [r3, #20]
 80075d2:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80075d6:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80075da:	687a      	ldr	r2, [r7, #4]
 80075dc:	6892      	ldr	r2, [r2, #8]
 80075de:	0211      	lsls	r1, r2, #8
 80075e0:	687a      	ldr	r2, [r7, #4]
 80075e2:	6912      	ldr	r2, [r2, #16]
 80075e4:	0852      	lsrs	r2, r2, #1
 80075e6:	3a01      	subs	r2, #1
 80075e8:	0652      	lsls	r2, r2, #25
 80075ea:	430a      	orrs	r2, r1
 80075ec:	4915      	ldr	r1, [pc, #84]	; (8007644 <RCCEx_PLLSAI2_Config+0x1b0>)
 80075ee:	4313      	orrs	r3, r2
 80075f0:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80075f2:	4b14      	ldr	r3, [pc, #80]	; (8007644 <RCCEx_PLLSAI2_Config+0x1b0>)
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	4a13      	ldr	r2, [pc, #76]	; (8007644 <RCCEx_PLLSAI2_Config+0x1b0>)
 80075f8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80075fc:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80075fe:	f7fc fbf1 	bl	8003de4 <HAL_GetTick>
 8007602:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8007604:	e009      	b.n	800761a <RCCEx_PLLSAI2_Config+0x186>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8007606:	f7fc fbed 	bl	8003de4 <HAL_GetTick>
 800760a:	4602      	mov	r2, r0
 800760c:	68bb      	ldr	r3, [r7, #8]
 800760e:	1ad3      	subs	r3, r2, r3
 8007610:	2b02      	cmp	r3, #2
 8007612:	d902      	bls.n	800761a <RCCEx_PLLSAI2_Config+0x186>
        {
          status = HAL_TIMEOUT;
 8007614:	2303      	movs	r3, #3
 8007616:	73fb      	strb	r3, [r7, #15]
          break;
 8007618:	e005      	b.n	8007626 <RCCEx_PLLSAI2_Config+0x192>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800761a:	4b0a      	ldr	r3, [pc, #40]	; (8007644 <RCCEx_PLLSAI2_Config+0x1b0>)
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007622:	2b00      	cmp	r3, #0
 8007624:	d0ef      	beq.n	8007606 <RCCEx_PLLSAI2_Config+0x172>
        }
      }

      if(status == HAL_OK)
 8007626:	7bfb      	ldrb	r3, [r7, #15]
 8007628:	2b00      	cmp	r3, #0
 800762a:	d106      	bne.n	800763a <RCCEx_PLLSAI2_Config+0x1a6>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800762c:	4b05      	ldr	r3, [pc, #20]	; (8007644 <RCCEx_PLLSAI2_Config+0x1b0>)
 800762e:	695a      	ldr	r2, [r3, #20]
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	695b      	ldr	r3, [r3, #20]
 8007634:	4903      	ldr	r1, [pc, #12]	; (8007644 <RCCEx_PLLSAI2_Config+0x1b0>)
 8007636:	4313      	orrs	r3, r2
 8007638:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800763a:	7bfb      	ldrb	r3, [r7, #15]
}
 800763c:	4618      	mov	r0, r3
 800763e:	3710      	adds	r7, #16
 8007640:	46bd      	mov	sp, r7
 8007642:	bd80      	pop	{r7, pc}
 8007644:	40021000 	.word	0x40021000

08007648 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007648:	b580      	push	{r7, lr}
 800764a:	b084      	sub	sp, #16
 800764c:	af00      	add	r7, sp, #0
 800764e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	2b00      	cmp	r3, #0
 8007654:	d101      	bne.n	800765a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007656:	2301      	movs	r3, #1
 8007658:	e07c      	b.n	8007754 <HAL_SPI_Init+0x10c>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	2200      	movs	r2, #0
 800765e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8007666:	b2db      	uxtb	r3, r3
 8007668:	2b00      	cmp	r3, #0
 800766a:	d106      	bne.n	800767a <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	2200      	movs	r2, #0
 8007670:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007674:	6878      	ldr	r0, [r7, #4]
 8007676:	f7fb fa0f 	bl	8002a98 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	2202      	movs	r2, #2
 800767e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	681a      	ldr	r2, [r3, #0]
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007690:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	68db      	ldr	r3, [r3, #12]
 8007696:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800769a:	d902      	bls.n	80076a2 <HAL_SPI_Init+0x5a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800769c:	2300      	movs	r3, #0
 800769e:	60fb      	str	r3, [r7, #12]
 80076a0:	e002      	b.n	80076a8 <HAL_SPI_Init+0x60>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80076a2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80076a6:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	68db      	ldr	r3, [r3, #12]
 80076ac:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 80076b0:	d007      	beq.n	80076c2 <HAL_SPI_Init+0x7a>
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	68db      	ldr	r3, [r3, #12]
 80076b6:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80076ba:	d002      	beq.n	80076c2 <HAL_SPI_Init+0x7a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	2200      	movs	r2, #0
 80076c0:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	d10b      	bne.n	80076e2 <HAL_SPI_Init+0x9a>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	68db      	ldr	r3, [r3, #12]
 80076ce:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80076d2:	d903      	bls.n	80076dc <HAL_SPI_Init+0x94>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	2202      	movs	r2, #2
 80076d8:	631a      	str	r2, [r3, #48]	; 0x30
 80076da:	e002      	b.n	80076e2 <HAL_SPI_Init+0x9a>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	2201      	movs	r2, #1
 80076e0:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	685a      	ldr	r2, [r3, #4]
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	689b      	ldr	r3, [r3, #8]
 80076ea:	431a      	orrs	r2, r3
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	691b      	ldr	r3, [r3, #16]
 80076f0:	431a      	orrs	r2, r3
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	695b      	ldr	r3, [r3, #20]
 80076f6:	431a      	orrs	r2, r3
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	699b      	ldr	r3, [r3, #24]
 80076fc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007700:	431a      	orrs	r2, r3
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	69db      	ldr	r3, [r3, #28]
 8007706:	431a      	orrs	r2, r3
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	6a1b      	ldr	r3, [r3, #32]
 800770c:	ea42 0103 	orr.w	r1, r2, r3
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	430a      	orrs	r2, r1
 800771a:	601a      	str	r2, [r3, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	699b      	ldr	r3, [r3, #24]
 8007720:	0c1b      	lsrs	r3, r3, #16
 8007722:	f003 0204 	and.w	r2, r3, #4
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800772a:	431a      	orrs	r2, r3
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007730:	431a      	orrs	r2, r3
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	68db      	ldr	r3, [r3, #12]
 8007736:	ea42 0103 	orr.w	r1, r2, r3
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	68fa      	ldr	r2, [r7, #12]
 8007740:	430a      	orrs	r2, r1
 8007742:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	2200      	movs	r2, #0
 8007748:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	2201      	movs	r2, #1
 800774e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8007752:	2300      	movs	r3, #0
}
 8007754:	4618      	mov	r0, r3
 8007756:	3710      	adds	r7, #16
 8007758:	46bd      	mov	sp, r7
 800775a:	bd80      	pop	{r7, pc}

0800775c <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800775c:	b580      	push	{r7, lr}
 800775e:	b088      	sub	sp, #32
 8007760:	af00      	add	r7, sp, #0
 8007762:	60f8      	str	r0, [r7, #12]
 8007764:	60b9      	str	r1, [r7, #8]
 8007766:	603b      	str	r3, [r7, #0]
 8007768:	4613      	mov	r3, r2
 800776a:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800776c:	2300      	movs	r3, #0
 800776e:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8007776:	2b01      	cmp	r3, #1
 8007778:	d101      	bne.n	800777e <HAL_SPI_Transmit+0x22>
 800777a:	2302      	movs	r3, #2
 800777c:	e150      	b.n	8007a20 <HAL_SPI_Transmit+0x2c4>
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	2201      	movs	r2, #1
 8007782:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007786:	f7fc fb2d 	bl	8003de4 <HAL_GetTick>
 800778a:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800778c:	88fb      	ldrh	r3, [r7, #6]
 800778e:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007790:	68fb      	ldr	r3, [r7, #12]
 8007792:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8007796:	b2db      	uxtb	r3, r3
 8007798:	2b01      	cmp	r3, #1
 800779a:	d002      	beq.n	80077a2 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800779c:	2302      	movs	r3, #2
 800779e:	77fb      	strb	r3, [r7, #31]
    goto error;
 80077a0:	e135      	b.n	8007a0e <HAL_SPI_Transmit+0x2b2>
  }

  if ((pData == NULL) || (Size == 0U))
 80077a2:	68bb      	ldr	r3, [r7, #8]
 80077a4:	2b00      	cmp	r3, #0
 80077a6:	d002      	beq.n	80077ae <HAL_SPI_Transmit+0x52>
 80077a8:	88fb      	ldrh	r3, [r7, #6]
 80077aa:	2b00      	cmp	r3, #0
 80077ac:	d102      	bne.n	80077b4 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80077ae:	2301      	movs	r3, #1
 80077b0:	77fb      	strb	r3, [r7, #31]
    goto error;
 80077b2:	e12c      	b.n	8007a0e <HAL_SPI_Transmit+0x2b2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	2203      	movs	r2, #3
 80077b8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80077bc:	68fb      	ldr	r3, [r7, #12]
 80077be:	2200      	movs	r2, #0
 80077c0:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80077c2:	68fb      	ldr	r3, [r7, #12]
 80077c4:	68ba      	ldr	r2, [r7, #8]
 80077c6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	88fa      	ldrh	r2, [r7, #6]
 80077cc:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	88fa      	ldrh	r2, [r7, #6]
 80077d2:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80077d4:	68fb      	ldr	r3, [r7, #12]
 80077d6:	2200      	movs	r2, #0
 80077d8:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	2200      	movs	r2, #0
 80077de:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	2200      	movs	r2, #0
 80077e6:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	2200      	movs	r2, #0
 80077ee:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 80077f0:	68fb      	ldr	r3, [r7, #12]
 80077f2:	2200      	movs	r2, #0
 80077f4:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80077f6:	68fb      	ldr	r3, [r7, #12]
 80077f8:	689b      	ldr	r3, [r3, #8]
 80077fa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80077fe:	d107      	bne.n	8007810 <HAL_SPI_Transmit+0xb4>
  {
    SPI_1LINE_TX(hspi);
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	681a      	ldr	r2, [r3, #0]
 8007806:	68fb      	ldr	r3, [r7, #12]
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800780e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800781a:	2b40      	cmp	r3, #64	; 0x40
 800781c:	d007      	beq.n	800782e <HAL_SPI_Transmit+0xd2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	681a      	ldr	r2, [r3, #0]
 8007824:	68fb      	ldr	r3, [r7, #12]
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800782c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800782e:	68fb      	ldr	r3, [r7, #12]
 8007830:	68db      	ldr	r3, [r3, #12]
 8007832:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8007836:	d94b      	bls.n	80078d0 <HAL_SPI_Transmit+0x174>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	685b      	ldr	r3, [r3, #4]
 800783c:	2b00      	cmp	r3, #0
 800783e:	d002      	beq.n	8007846 <HAL_SPI_Transmit+0xea>
 8007840:	8afb      	ldrh	r3, [r7, #22]
 8007842:	2b01      	cmp	r3, #1
 8007844:	d13e      	bne.n	80078c4 <HAL_SPI_Transmit+0x168>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007846:	68fb      	ldr	r3, [r7, #12]
 8007848:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800784a:	881a      	ldrh	r2, [r3, #0]
 800784c:	68fb      	ldr	r3, [r7, #12]
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007852:	68fb      	ldr	r3, [r7, #12]
 8007854:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007856:	1c9a      	adds	r2, r3, #2
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007860:	b29b      	uxth	r3, r3
 8007862:	3b01      	subs	r3, #1
 8007864:	b29a      	uxth	r2, r3
 8007866:	68fb      	ldr	r3, [r7, #12]
 8007868:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800786a:	e02b      	b.n	80078c4 <HAL_SPI_Transmit+0x168>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800786c:	68fb      	ldr	r3, [r7, #12]
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	689b      	ldr	r3, [r3, #8]
 8007872:	f003 0302 	and.w	r3, r3, #2
 8007876:	2b02      	cmp	r3, #2
 8007878:	d112      	bne.n	80078a0 <HAL_SPI_Transmit+0x144>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800787a:	68fb      	ldr	r3, [r7, #12]
 800787c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800787e:	881a      	ldrh	r2, [r3, #0]
 8007880:	68fb      	ldr	r3, [r7, #12]
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007886:	68fb      	ldr	r3, [r7, #12]
 8007888:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800788a:	1c9a      	adds	r2, r3, #2
 800788c:	68fb      	ldr	r3, [r7, #12]
 800788e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007894:	b29b      	uxth	r3, r3
 8007896:	3b01      	subs	r3, #1
 8007898:	b29a      	uxth	r2, r3
 800789a:	68fb      	ldr	r3, [r7, #12]
 800789c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800789e:	e011      	b.n	80078c4 <HAL_SPI_Transmit+0x168>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80078a0:	f7fc faa0 	bl	8003de4 <HAL_GetTick>
 80078a4:	4602      	mov	r2, r0
 80078a6:	69bb      	ldr	r3, [r7, #24]
 80078a8:	1ad3      	subs	r3, r2, r3
 80078aa:	683a      	ldr	r2, [r7, #0]
 80078ac:	429a      	cmp	r2, r3
 80078ae:	d803      	bhi.n	80078b8 <HAL_SPI_Transmit+0x15c>
 80078b0:	683b      	ldr	r3, [r7, #0]
 80078b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80078b6:	d102      	bne.n	80078be <HAL_SPI_Transmit+0x162>
 80078b8:	683b      	ldr	r3, [r7, #0]
 80078ba:	2b00      	cmp	r3, #0
 80078bc:	d102      	bne.n	80078c4 <HAL_SPI_Transmit+0x168>
        {
          errorcode = HAL_TIMEOUT;
 80078be:	2303      	movs	r3, #3
 80078c0:	77fb      	strb	r3, [r7, #31]
          goto error;
 80078c2:	e0a4      	b.n	8007a0e <HAL_SPI_Transmit+0x2b2>
    while (hspi->TxXferCount > 0U)
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80078c8:	b29b      	uxth	r3, r3
 80078ca:	2b00      	cmp	r3, #0
 80078cc:	d1ce      	bne.n	800786c <HAL_SPI_Transmit+0x110>
 80078ce:	e07c      	b.n	80079ca <HAL_SPI_Transmit+0x26e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	685b      	ldr	r3, [r3, #4]
 80078d4:	2b00      	cmp	r3, #0
 80078d6:	d002      	beq.n	80078de <HAL_SPI_Transmit+0x182>
 80078d8:	8afb      	ldrh	r3, [r7, #22]
 80078da:	2b01      	cmp	r3, #1
 80078dc:	d170      	bne.n	80079c0 <HAL_SPI_Transmit+0x264>
    {
      if (hspi->TxXferCount > 1U)
 80078de:	68fb      	ldr	r3, [r7, #12]
 80078e0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80078e2:	b29b      	uxth	r3, r3
 80078e4:	2b01      	cmp	r3, #1
 80078e6:	d912      	bls.n	800790e <HAL_SPI_Transmit+0x1b2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80078ec:	881a      	ldrh	r2, [r3, #0]
 80078ee:	68fb      	ldr	r3, [r7, #12]
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80078f8:	1c9a      	adds	r2, r3, #2
 80078fa:	68fb      	ldr	r3, [r7, #12]
 80078fc:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 80078fe:	68fb      	ldr	r3, [r7, #12]
 8007900:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007902:	b29b      	uxth	r3, r3
 8007904:	3b02      	subs	r3, #2
 8007906:	b29a      	uxth	r2, r3
 8007908:	68fb      	ldr	r3, [r7, #12]
 800790a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800790c:	e058      	b.n	80079c0 <HAL_SPI_Transmit+0x264>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007912:	68fb      	ldr	r3, [r7, #12]
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	330c      	adds	r3, #12
 8007918:	7812      	ldrb	r2, [r2, #0]
 800791a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800791c:	68fb      	ldr	r3, [r7, #12]
 800791e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007920:	1c5a      	adds	r2, r3, #1
 8007922:	68fb      	ldr	r3, [r7, #12]
 8007924:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8007926:	68fb      	ldr	r3, [r7, #12]
 8007928:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800792a:	b29b      	uxth	r3, r3
 800792c:	3b01      	subs	r3, #1
 800792e:	b29a      	uxth	r2, r3
 8007930:	68fb      	ldr	r3, [r7, #12]
 8007932:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8007934:	e044      	b.n	80079c0 <HAL_SPI_Transmit+0x264>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	689b      	ldr	r3, [r3, #8]
 800793c:	f003 0302 	and.w	r3, r3, #2
 8007940:	2b02      	cmp	r3, #2
 8007942:	d12b      	bne.n	800799c <HAL_SPI_Transmit+0x240>
      {
        if (hspi->TxXferCount > 1U)
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007948:	b29b      	uxth	r3, r3
 800794a:	2b01      	cmp	r3, #1
 800794c:	d912      	bls.n	8007974 <HAL_SPI_Transmit+0x218>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007952:	881a      	ldrh	r2, [r3, #0]
 8007954:	68fb      	ldr	r3, [r7, #12]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800795a:	68fb      	ldr	r3, [r7, #12]
 800795c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800795e:	1c9a      	adds	r2, r3, #2
 8007960:	68fb      	ldr	r3, [r7, #12]
 8007962:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007968:	b29b      	uxth	r3, r3
 800796a:	3b02      	subs	r3, #2
 800796c:	b29a      	uxth	r2, r3
 800796e:	68fb      	ldr	r3, [r7, #12]
 8007970:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007972:	e025      	b.n	80079c0 <HAL_SPI_Transmit+0x264>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007978:	68fb      	ldr	r3, [r7, #12]
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	330c      	adds	r3, #12
 800797e:	7812      	ldrb	r2, [r2, #0]
 8007980:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007986:	1c5a      	adds	r2, r3, #1
 8007988:	68fb      	ldr	r3, [r7, #12]
 800798a:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800798c:	68fb      	ldr	r3, [r7, #12]
 800798e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007990:	b29b      	uxth	r3, r3
 8007992:	3b01      	subs	r3, #1
 8007994:	b29a      	uxth	r2, r3
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	87da      	strh	r2, [r3, #62]	; 0x3e
 800799a:	e011      	b.n	80079c0 <HAL_SPI_Transmit+0x264>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800799c:	f7fc fa22 	bl	8003de4 <HAL_GetTick>
 80079a0:	4602      	mov	r2, r0
 80079a2:	69bb      	ldr	r3, [r7, #24]
 80079a4:	1ad3      	subs	r3, r2, r3
 80079a6:	683a      	ldr	r2, [r7, #0]
 80079a8:	429a      	cmp	r2, r3
 80079aa:	d803      	bhi.n	80079b4 <HAL_SPI_Transmit+0x258>
 80079ac:	683b      	ldr	r3, [r7, #0]
 80079ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80079b2:	d102      	bne.n	80079ba <HAL_SPI_Transmit+0x25e>
 80079b4:	683b      	ldr	r3, [r7, #0]
 80079b6:	2b00      	cmp	r3, #0
 80079b8:	d102      	bne.n	80079c0 <HAL_SPI_Transmit+0x264>
        {
          errorcode = HAL_TIMEOUT;
 80079ba:	2303      	movs	r3, #3
 80079bc:	77fb      	strb	r3, [r7, #31]
          goto error;
 80079be:	e026      	b.n	8007a0e <HAL_SPI_Transmit+0x2b2>
    while (hspi->TxXferCount > 0U)
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80079c4:	b29b      	uxth	r3, r3
 80079c6:	2b00      	cmp	r3, #0
 80079c8:	d1b5      	bne.n	8007936 <HAL_SPI_Transmit+0x1da>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80079ca:	69ba      	ldr	r2, [r7, #24]
 80079cc:	6839      	ldr	r1, [r7, #0]
 80079ce:	68f8      	ldr	r0, [r7, #12]
 80079d0:	f000 fc94 	bl	80082fc <SPI_EndRxTxTransaction>
 80079d4:	4603      	mov	r3, r0
 80079d6:	2b00      	cmp	r3, #0
 80079d8:	d002      	beq.n	80079e0 <HAL_SPI_Transmit+0x284>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80079da:	68fb      	ldr	r3, [r7, #12]
 80079dc:	2220      	movs	r2, #32
 80079de:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80079e0:	68fb      	ldr	r3, [r7, #12]
 80079e2:	689b      	ldr	r3, [r3, #8]
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	d10a      	bne.n	80079fe <HAL_SPI_Transmit+0x2a2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80079e8:	2300      	movs	r3, #0
 80079ea:	613b      	str	r3, [r7, #16]
 80079ec:	68fb      	ldr	r3, [r7, #12]
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	68db      	ldr	r3, [r3, #12]
 80079f2:	613b      	str	r3, [r7, #16]
 80079f4:	68fb      	ldr	r3, [r7, #12]
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	689b      	ldr	r3, [r3, #8]
 80079fa:	613b      	str	r3, [r7, #16]
 80079fc:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80079fe:	68fb      	ldr	r3, [r7, #12]
 8007a00:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007a02:	2b00      	cmp	r3, #0
 8007a04:	d002      	beq.n	8007a0c <HAL_SPI_Transmit+0x2b0>
  {
    errorcode = HAL_ERROR;
 8007a06:	2301      	movs	r3, #1
 8007a08:	77fb      	strb	r3, [r7, #31]
 8007a0a:	e000      	b.n	8007a0e <HAL_SPI_Transmit+0x2b2>
  }

error:
 8007a0c:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	2201      	movs	r2, #1
 8007a12:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	2200      	movs	r2, #0
 8007a1a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8007a1e:	7ffb      	ldrb	r3, [r7, #31]
}
 8007a20:	4618      	mov	r0, r3
 8007a22:	3720      	adds	r7, #32
 8007a24:	46bd      	mov	sp, r7
 8007a26:	bd80      	pop	{r7, pc}

08007a28 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007a28:	b580      	push	{r7, lr}
 8007a2a:	b088      	sub	sp, #32
 8007a2c:	af02      	add	r7, sp, #8
 8007a2e:	60f8      	str	r0, [r7, #12]
 8007a30:	60b9      	str	r1, [r7, #8]
 8007a32:	603b      	str	r3, [r7, #0]
 8007a34:	4613      	mov	r3, r2
 8007a36:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007a38:	2300      	movs	r3, #0
 8007a3a:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8007a3c:	68fb      	ldr	r3, [r7, #12]
 8007a3e:	685b      	ldr	r3, [r3, #4]
 8007a40:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007a44:	d112      	bne.n	8007a6c <HAL_SPI_Receive+0x44>
 8007a46:	68fb      	ldr	r3, [r7, #12]
 8007a48:	689b      	ldr	r3, [r3, #8]
 8007a4a:	2b00      	cmp	r3, #0
 8007a4c:	d10e      	bne.n	8007a6c <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8007a4e:	68fb      	ldr	r3, [r7, #12]
 8007a50:	2204      	movs	r2, #4
 8007a52:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8007a56:	88fa      	ldrh	r2, [r7, #6]
 8007a58:	683b      	ldr	r3, [r7, #0]
 8007a5a:	9300      	str	r3, [sp, #0]
 8007a5c:	4613      	mov	r3, r2
 8007a5e:	68ba      	ldr	r2, [r7, #8]
 8007a60:	68b9      	ldr	r1, [r7, #8]
 8007a62:	68f8      	ldr	r0, [r7, #12]
 8007a64:	f000 f908 	bl	8007c78 <HAL_SPI_TransmitReceive>
 8007a68:	4603      	mov	r3, r0
 8007a6a:	e101      	b.n	8007c70 <HAL_SPI_Receive+0x248>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8007a72:	2b01      	cmp	r3, #1
 8007a74:	d101      	bne.n	8007a7a <HAL_SPI_Receive+0x52>
 8007a76:	2302      	movs	r3, #2
 8007a78:	e0fa      	b.n	8007c70 <HAL_SPI_Receive+0x248>
 8007a7a:	68fb      	ldr	r3, [r7, #12]
 8007a7c:	2201      	movs	r2, #1
 8007a7e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007a82:	f7fc f9af 	bl	8003de4 <HAL_GetTick>
 8007a86:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007a88:	68fb      	ldr	r3, [r7, #12]
 8007a8a:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8007a8e:	b2db      	uxtb	r3, r3
 8007a90:	2b01      	cmp	r3, #1
 8007a92:	d002      	beq.n	8007a9a <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8007a94:	2302      	movs	r3, #2
 8007a96:	75fb      	strb	r3, [r7, #23]
    goto error;
 8007a98:	e0e1      	b.n	8007c5e <HAL_SPI_Receive+0x236>
  }

  if ((pData == NULL) || (Size == 0U))
 8007a9a:	68bb      	ldr	r3, [r7, #8]
 8007a9c:	2b00      	cmp	r3, #0
 8007a9e:	d002      	beq.n	8007aa6 <HAL_SPI_Receive+0x7e>
 8007aa0:	88fb      	ldrh	r3, [r7, #6]
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	d102      	bne.n	8007aac <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8007aa6:	2301      	movs	r3, #1
 8007aa8:	75fb      	strb	r3, [r7, #23]
    goto error;
 8007aaa:	e0d8      	b.n	8007c5e <HAL_SPI_Receive+0x236>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	2204      	movs	r2, #4
 8007ab0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007ab4:	68fb      	ldr	r3, [r7, #12]
 8007ab6:	2200      	movs	r2, #0
 8007ab8:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	68ba      	ldr	r2, [r7, #8]
 8007abe:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	88fa      	ldrh	r2, [r7, #6]
 8007ac4:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	88fa      	ldrh	r2, [r7, #6]
 8007acc:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8007ad0:	68fb      	ldr	r3, [r7, #12]
 8007ad2:	2200      	movs	r2, #0
 8007ad4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 8007ad6:	68fb      	ldr	r3, [r7, #12]
 8007ad8:	2200      	movs	r2, #0
 8007ada:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 8007adc:	68fb      	ldr	r3, [r7, #12]
 8007ade:	2200      	movs	r2, #0
 8007ae0:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 8007ae2:	68fb      	ldr	r3, [r7, #12]
 8007ae4:	2200      	movs	r2, #0
 8007ae6:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8007ae8:	68fb      	ldr	r3, [r7, #12]
 8007aea:	2200      	movs	r2, #0
 8007aec:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	68db      	ldr	r3, [r3, #12]
 8007af2:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8007af6:	d908      	bls.n	8007b0a <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	685a      	ldr	r2, [r3, #4]
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8007b06:	605a      	str	r2, [r3, #4]
 8007b08:	e007      	b.n	8007b1a <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007b0a:	68fb      	ldr	r3, [r7, #12]
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	685a      	ldr	r2, [r3, #4]
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007b18:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007b1a:	68fb      	ldr	r3, [r7, #12]
 8007b1c:	689b      	ldr	r3, [r3, #8]
 8007b1e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007b22:	d107      	bne.n	8007b34 <HAL_SPI_Receive+0x10c>
  {
    SPI_1LINE_RX(hspi);
 8007b24:	68fb      	ldr	r3, [r7, #12]
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	681a      	ldr	r2, [r3, #0]
 8007b2a:	68fb      	ldr	r3, [r7, #12]
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8007b32:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007b34:	68fb      	ldr	r3, [r7, #12]
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007b3e:	2b40      	cmp	r3, #64	; 0x40
 8007b40:	d007      	beq.n	8007b52 <HAL_SPI_Receive+0x12a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007b42:	68fb      	ldr	r3, [r7, #12]
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	681a      	ldr	r2, [r3, #0]
 8007b48:	68fb      	ldr	r3, [r7, #12]
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007b50:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8007b52:	68fb      	ldr	r3, [r7, #12]
 8007b54:	68db      	ldr	r3, [r3, #12]
 8007b56:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8007b5a:	d867      	bhi.n	8007c2c <HAL_SPI_Receive+0x204>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8007b5c:	e030      	b.n	8007bc0 <HAL_SPI_Receive+0x198>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007b5e:	68fb      	ldr	r3, [r7, #12]
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	689b      	ldr	r3, [r3, #8]
 8007b64:	f003 0301 	and.w	r3, r3, #1
 8007b68:	2b01      	cmp	r3, #1
 8007b6a:	d117      	bne.n	8007b9c <HAL_SPI_Receive+0x174>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8007b6c:	68fb      	ldr	r3, [r7, #12]
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	f103 020c 	add.w	r2, r3, #12
 8007b74:	68fb      	ldr	r3, [r7, #12]
 8007b76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b78:	7812      	ldrb	r2, [r2, #0]
 8007b7a:	b2d2      	uxtb	r2, r2
 8007b7c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8007b7e:	68fb      	ldr	r3, [r7, #12]
 8007b80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b82:	1c5a      	adds	r2, r3, #1
 8007b84:	68fb      	ldr	r3, [r7, #12]
 8007b86:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8007b88:	68fb      	ldr	r3, [r7, #12]
 8007b8a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007b8e:	b29b      	uxth	r3, r3
 8007b90:	3b01      	subs	r3, #1
 8007b92:	b29a      	uxth	r2, r3
 8007b94:	68fb      	ldr	r3, [r7, #12]
 8007b96:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8007b9a:	e011      	b.n	8007bc0 <HAL_SPI_Receive+0x198>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007b9c:	f7fc f922 	bl	8003de4 <HAL_GetTick>
 8007ba0:	4602      	mov	r2, r0
 8007ba2:	693b      	ldr	r3, [r7, #16]
 8007ba4:	1ad3      	subs	r3, r2, r3
 8007ba6:	683a      	ldr	r2, [r7, #0]
 8007ba8:	429a      	cmp	r2, r3
 8007baa:	d803      	bhi.n	8007bb4 <HAL_SPI_Receive+0x18c>
 8007bac:	683b      	ldr	r3, [r7, #0]
 8007bae:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007bb2:	d102      	bne.n	8007bba <HAL_SPI_Receive+0x192>
 8007bb4:	683b      	ldr	r3, [r7, #0]
 8007bb6:	2b00      	cmp	r3, #0
 8007bb8:	d102      	bne.n	8007bc0 <HAL_SPI_Receive+0x198>
        {
          errorcode = HAL_TIMEOUT;
 8007bba:	2303      	movs	r3, #3
 8007bbc:	75fb      	strb	r3, [r7, #23]
          goto error;
 8007bbe:	e04e      	b.n	8007c5e <HAL_SPI_Receive+0x236>
    while (hspi->RxXferCount > 0U)
 8007bc0:	68fb      	ldr	r3, [r7, #12]
 8007bc2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007bc6:	b29b      	uxth	r3, r3
 8007bc8:	2b00      	cmp	r3, #0
 8007bca:	d1c8      	bne.n	8007b5e <HAL_SPI_Receive+0x136>
 8007bcc:	e034      	b.n	8007c38 <HAL_SPI_Receive+0x210>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	689b      	ldr	r3, [r3, #8]
 8007bd4:	f003 0301 	and.w	r3, r3, #1
 8007bd8:	2b01      	cmp	r3, #1
 8007bda:	d115      	bne.n	8007c08 <HAL_SPI_Receive+0x1e0>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	68da      	ldr	r2, [r3, #12]
 8007be2:	68fb      	ldr	r3, [r7, #12]
 8007be4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007be6:	b292      	uxth	r2, r2
 8007be8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007bea:	68fb      	ldr	r3, [r7, #12]
 8007bec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007bee:	1c9a      	adds	r2, r3, #2
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007bfa:	b29b      	uxth	r3, r3
 8007bfc:	3b01      	subs	r3, #1
 8007bfe:	b29a      	uxth	r2, r3
 8007c00:	68fb      	ldr	r3, [r7, #12]
 8007c02:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8007c06:	e011      	b.n	8007c2c <HAL_SPI_Receive+0x204>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007c08:	f7fc f8ec 	bl	8003de4 <HAL_GetTick>
 8007c0c:	4602      	mov	r2, r0
 8007c0e:	693b      	ldr	r3, [r7, #16]
 8007c10:	1ad3      	subs	r3, r2, r3
 8007c12:	683a      	ldr	r2, [r7, #0]
 8007c14:	429a      	cmp	r2, r3
 8007c16:	d803      	bhi.n	8007c20 <HAL_SPI_Receive+0x1f8>
 8007c18:	683b      	ldr	r3, [r7, #0]
 8007c1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c1e:	d102      	bne.n	8007c26 <HAL_SPI_Receive+0x1fe>
 8007c20:	683b      	ldr	r3, [r7, #0]
 8007c22:	2b00      	cmp	r3, #0
 8007c24:	d102      	bne.n	8007c2c <HAL_SPI_Receive+0x204>
        {
          errorcode = HAL_TIMEOUT;
 8007c26:	2303      	movs	r3, #3
 8007c28:	75fb      	strb	r3, [r7, #23]
          goto error;
 8007c2a:	e018      	b.n	8007c5e <HAL_SPI_Receive+0x236>
    while (hspi->RxXferCount > 0U)
 8007c2c:	68fb      	ldr	r3, [r7, #12]
 8007c2e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007c32:	b29b      	uxth	r3, r3
 8007c34:	2b00      	cmp	r3, #0
 8007c36:	d1ca      	bne.n	8007bce <HAL_SPI_Receive+0x1a6>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007c38:	693a      	ldr	r2, [r7, #16]
 8007c3a:	6839      	ldr	r1, [r7, #0]
 8007c3c:	68f8      	ldr	r0, [r7, #12]
 8007c3e:	f000 fb05 	bl	800824c <SPI_EndRxTransaction>
 8007c42:	4603      	mov	r3, r0
 8007c44:	2b00      	cmp	r3, #0
 8007c46:	d002      	beq.n	8007c4e <HAL_SPI_Receive+0x226>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007c48:	68fb      	ldr	r3, [r7, #12]
 8007c4a:	2220      	movs	r2, #32
 8007c4c:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007c4e:	68fb      	ldr	r3, [r7, #12]
 8007c50:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d002      	beq.n	8007c5c <HAL_SPI_Receive+0x234>
  {
    errorcode = HAL_ERROR;
 8007c56:	2301      	movs	r3, #1
 8007c58:	75fb      	strb	r3, [r7, #23]
 8007c5a:	e000      	b.n	8007c5e <HAL_SPI_Receive+0x236>
  }

error :
 8007c5c:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	2201      	movs	r2, #1
 8007c62:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8007c66:	68fb      	ldr	r3, [r7, #12]
 8007c68:	2200      	movs	r2, #0
 8007c6a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8007c6e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007c70:	4618      	mov	r0, r3
 8007c72:	3718      	adds	r7, #24
 8007c74:	46bd      	mov	sp, r7
 8007c76:	bd80      	pop	{r7, pc}

08007c78 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8007c78:	b580      	push	{r7, lr}
 8007c7a:	b08a      	sub	sp, #40	; 0x28
 8007c7c:	af00      	add	r7, sp, #0
 8007c7e:	60f8      	str	r0, [r7, #12]
 8007c80:	60b9      	str	r1, [r7, #8]
 8007c82:	607a      	str	r2, [r7, #4]
 8007c84:	807b      	strh	r3, [r7, #2]
  uint32_t             spi_cr1;
  uint32_t             spi_cr2;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8007c86:	2301      	movs	r3, #1
 8007c88:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8007c8a:	2300      	movs	r3, #0
 8007c8c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007c90:	68fb      	ldr	r3, [r7, #12]
 8007c92:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8007c96:	2b01      	cmp	r3, #1
 8007c98:	d101      	bne.n	8007c9e <HAL_SPI_TransmitReceive+0x26>
 8007c9a:	2302      	movs	r3, #2
 8007c9c:	e1fb      	b.n	8008096 <HAL_SPI_TransmitReceive+0x41e>
 8007c9e:	68fb      	ldr	r3, [r7, #12]
 8007ca0:	2201      	movs	r2, #1
 8007ca2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007ca6:	f7fc f89d 	bl	8003de4 <HAL_GetTick>
 8007caa:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8007cac:	68fb      	ldr	r3, [r7, #12]
 8007cae:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8007cb2:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8007cb4:	68fb      	ldr	r3, [r7, #12]
 8007cb6:	685b      	ldr	r3, [r3, #4]
 8007cb8:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8007cba:	887b      	ldrh	r3, [r7, #2]
 8007cbc:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8007cbe:	887b      	ldrh	r3, [r7, #2]
 8007cc0:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8007cc2:	7efb      	ldrb	r3, [r7, #27]
 8007cc4:	2b01      	cmp	r3, #1
 8007cc6:	d00e      	beq.n	8007ce6 <HAL_SPI_TransmitReceive+0x6e>
 8007cc8:	697b      	ldr	r3, [r7, #20]
 8007cca:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007cce:	d106      	bne.n	8007cde <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8007cd0:	68fb      	ldr	r3, [r7, #12]
 8007cd2:	689b      	ldr	r3, [r3, #8]
 8007cd4:	2b00      	cmp	r3, #0
 8007cd6:	d102      	bne.n	8007cde <HAL_SPI_TransmitReceive+0x66>
 8007cd8:	7efb      	ldrb	r3, [r7, #27]
 8007cda:	2b04      	cmp	r3, #4
 8007cdc:	d003      	beq.n	8007ce6 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8007cde:	2302      	movs	r3, #2
 8007ce0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8007ce4:	e1cd      	b.n	8008082 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8007ce6:	68bb      	ldr	r3, [r7, #8]
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	d005      	beq.n	8007cf8 <HAL_SPI_TransmitReceive+0x80>
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	d002      	beq.n	8007cf8 <HAL_SPI_TransmitReceive+0x80>
 8007cf2:	887b      	ldrh	r3, [r7, #2]
 8007cf4:	2b00      	cmp	r3, #0
 8007cf6:	d103      	bne.n	8007d00 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8007cf8:	2301      	movs	r3, #1
 8007cfa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8007cfe:	e1c0      	b.n	8008082 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8007d06:	b2db      	uxtb	r3, r3
 8007d08:	2b04      	cmp	r3, #4
 8007d0a:	d003      	beq.n	8007d14 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	2205      	movs	r2, #5
 8007d10:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	2200      	movs	r2, #0
 8007d18:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007d1a:	68fb      	ldr	r3, [r7, #12]
 8007d1c:	687a      	ldr	r2, [r7, #4]
 8007d1e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	887a      	ldrh	r2, [r7, #2]
 8007d24:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	887a      	ldrh	r2, [r7, #2]
 8007d2c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	68ba      	ldr	r2, [r7, #8]
 8007d34:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8007d36:	68fb      	ldr	r3, [r7, #12]
 8007d38:	887a      	ldrh	r2, [r7, #2]
 8007d3a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	887a      	ldrh	r2, [r7, #2]
 8007d40:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	2200      	movs	r2, #0
 8007d46:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8007d48:	68fb      	ldr	r3, [r7, #12]
 8007d4a:	2200      	movs	r2, #0
 8007d4c:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8007d4e:	68fb      	ldr	r3, [r7, #12]
 8007d50:	68db      	ldr	r3, [r3, #12]
 8007d52:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8007d56:	d802      	bhi.n	8007d5e <HAL_SPI_TransmitReceive+0xe6>
 8007d58:	8a3b      	ldrh	r3, [r7, #16]
 8007d5a:	2b01      	cmp	r3, #1
 8007d5c:	d908      	bls.n	8007d70 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007d5e:	68fb      	ldr	r3, [r7, #12]
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	685a      	ldr	r2, [r3, #4]
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8007d6c:	605a      	str	r2, [r3, #4]
 8007d6e:	e007      	b.n	8007d80 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	685a      	ldr	r2, [r3, #4]
 8007d76:	68fb      	ldr	r3, [r7, #12]
 8007d78:	681b      	ldr	r3, [r3, #0]
 8007d7a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007d7e:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007d8a:	2b40      	cmp	r3, #64	; 0x40
 8007d8c:	d007      	beq.n	8007d9e <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007d8e:	68fb      	ldr	r3, [r7, #12]
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	681a      	ldr	r2, [r3, #0]
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007d9c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007d9e:	68fb      	ldr	r3, [r7, #12]
 8007da0:	68db      	ldr	r3, [r3, #12]
 8007da2:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8007da6:	d97c      	bls.n	8007ea2 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	685b      	ldr	r3, [r3, #4]
 8007dac:	2b00      	cmp	r3, #0
 8007dae:	d002      	beq.n	8007db6 <HAL_SPI_TransmitReceive+0x13e>
 8007db0:	8a7b      	ldrh	r3, [r7, #18]
 8007db2:	2b01      	cmp	r3, #1
 8007db4:	d169      	bne.n	8007e8a <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007db6:	68fb      	ldr	r3, [r7, #12]
 8007db8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007dba:	881a      	ldrh	r2, [r3, #0]
 8007dbc:	68fb      	ldr	r3, [r7, #12]
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007dc6:	1c9a      	adds	r2, r3, #2
 8007dc8:	68fb      	ldr	r3, [r7, #12]
 8007dca:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007dd0:	b29b      	uxth	r3, r3
 8007dd2:	3b01      	subs	r3, #1
 8007dd4:	b29a      	uxth	r2, r3
 8007dd6:	68fb      	ldr	r3, [r7, #12]
 8007dd8:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007dda:	e056      	b.n	8007e8a <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007ddc:	68fb      	ldr	r3, [r7, #12]
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	689b      	ldr	r3, [r3, #8]
 8007de2:	f003 0302 	and.w	r3, r3, #2
 8007de6:	2b02      	cmp	r3, #2
 8007de8:	d11b      	bne.n	8007e22 <HAL_SPI_TransmitReceive+0x1aa>
 8007dea:	68fb      	ldr	r3, [r7, #12]
 8007dec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007dee:	b29b      	uxth	r3, r3
 8007df0:	2b00      	cmp	r3, #0
 8007df2:	d016      	beq.n	8007e22 <HAL_SPI_TransmitReceive+0x1aa>
 8007df4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007df6:	2b01      	cmp	r3, #1
 8007df8:	d113      	bne.n	8007e22 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007dfa:	68fb      	ldr	r3, [r7, #12]
 8007dfc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007dfe:	881a      	ldrh	r2, [r3, #0]
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e0a:	1c9a      	adds	r2, r3, #2
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8007e10:	68fb      	ldr	r3, [r7, #12]
 8007e12:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007e14:	b29b      	uxth	r3, r3
 8007e16:	3b01      	subs	r3, #1
 8007e18:	b29a      	uxth	r2, r3
 8007e1a:	68fb      	ldr	r3, [r7, #12]
 8007e1c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007e1e:	2300      	movs	r3, #0
 8007e20:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007e22:	68fb      	ldr	r3, [r7, #12]
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	689b      	ldr	r3, [r3, #8]
 8007e28:	f003 0301 	and.w	r3, r3, #1
 8007e2c:	2b01      	cmp	r3, #1
 8007e2e:	d11c      	bne.n	8007e6a <HAL_SPI_TransmitReceive+0x1f2>
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007e36:	b29b      	uxth	r3, r3
 8007e38:	2b00      	cmp	r3, #0
 8007e3a:	d016      	beq.n	8007e6a <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	68da      	ldr	r2, [r3, #12]
 8007e42:	68fb      	ldr	r3, [r7, #12]
 8007e44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e46:	b292      	uxth	r2, r2
 8007e48:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e4e:	1c9a      	adds	r2, r3, #2
 8007e50:	68fb      	ldr	r3, [r7, #12]
 8007e52:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007e5a:	b29b      	uxth	r3, r3
 8007e5c:	3b01      	subs	r3, #1
 8007e5e:	b29a      	uxth	r2, r3
 8007e60:	68fb      	ldr	r3, [r7, #12]
 8007e62:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007e66:	2301      	movs	r3, #1
 8007e68:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8007e6a:	f7fb ffbb 	bl	8003de4 <HAL_GetTick>
 8007e6e:	4602      	mov	r2, r0
 8007e70:	69fb      	ldr	r3, [r7, #28]
 8007e72:	1ad3      	subs	r3, r2, r3
 8007e74:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007e76:	429a      	cmp	r2, r3
 8007e78:	d807      	bhi.n	8007e8a <HAL_SPI_TransmitReceive+0x212>
 8007e7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e80:	d003      	beq.n	8007e8a <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 8007e82:	2303      	movs	r3, #3
 8007e84:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8007e88:	e0fb      	b.n	8008082 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007e8e:	b29b      	uxth	r3, r3
 8007e90:	2b00      	cmp	r3, #0
 8007e92:	d1a3      	bne.n	8007ddc <HAL_SPI_TransmitReceive+0x164>
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007e9a:	b29b      	uxth	r3, r3
 8007e9c:	2b00      	cmp	r3, #0
 8007e9e:	d19d      	bne.n	8007ddc <HAL_SPI_TransmitReceive+0x164>
 8007ea0:	e0df      	b.n	8008062 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	685b      	ldr	r3, [r3, #4]
 8007ea6:	2b00      	cmp	r3, #0
 8007ea8:	d003      	beq.n	8007eb2 <HAL_SPI_TransmitReceive+0x23a>
 8007eaa:	8a7b      	ldrh	r3, [r7, #18]
 8007eac:	2b01      	cmp	r3, #1
 8007eae:	f040 80cb 	bne.w	8008048 <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007eb6:	b29b      	uxth	r3, r3
 8007eb8:	2b01      	cmp	r3, #1
 8007eba:	d912      	bls.n	8007ee2 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ec0:	881a      	ldrh	r2, [r3, #0]
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007ec8:	68fb      	ldr	r3, [r7, #12]
 8007eca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ecc:	1c9a      	adds	r2, r3, #2
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8007ed2:	68fb      	ldr	r3, [r7, #12]
 8007ed4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007ed6:	b29b      	uxth	r3, r3
 8007ed8:	3b02      	subs	r3, #2
 8007eda:	b29a      	uxth	r2, r3
 8007edc:	68fb      	ldr	r3, [r7, #12]
 8007ede:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007ee0:	e0b2      	b.n	8008048 <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8007ee2:	68fb      	ldr	r3, [r7, #12]
 8007ee4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	330c      	adds	r3, #12
 8007eec:	7812      	ldrb	r2, [r2, #0]
 8007eee:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ef4:	1c5a      	adds	r2, r3, #1
 8007ef6:	68fb      	ldr	r3, [r7, #12]
 8007ef8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8007efa:	68fb      	ldr	r3, [r7, #12]
 8007efc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007efe:	b29b      	uxth	r3, r3
 8007f00:	3b01      	subs	r3, #1
 8007f02:	b29a      	uxth	r2, r3
 8007f04:	68fb      	ldr	r3, [r7, #12]
 8007f06:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007f08:	e09e      	b.n	8008048 <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007f0a:	68fb      	ldr	r3, [r7, #12]
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	689b      	ldr	r3, [r3, #8]
 8007f10:	f003 0302 	and.w	r3, r3, #2
 8007f14:	2b02      	cmp	r3, #2
 8007f16:	d134      	bne.n	8007f82 <HAL_SPI_TransmitReceive+0x30a>
 8007f18:	68fb      	ldr	r3, [r7, #12]
 8007f1a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007f1c:	b29b      	uxth	r3, r3
 8007f1e:	2b00      	cmp	r3, #0
 8007f20:	d02f      	beq.n	8007f82 <HAL_SPI_TransmitReceive+0x30a>
 8007f22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f24:	2b01      	cmp	r3, #1
 8007f26:	d12c      	bne.n	8007f82 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8007f28:	68fb      	ldr	r3, [r7, #12]
 8007f2a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007f2c:	b29b      	uxth	r3, r3
 8007f2e:	2b01      	cmp	r3, #1
 8007f30:	d912      	bls.n	8007f58 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f36:	881a      	ldrh	r2, [r3, #0]
 8007f38:	68fb      	ldr	r3, [r7, #12]
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8007f3e:	68fb      	ldr	r3, [r7, #12]
 8007f40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f42:	1c9a      	adds	r2, r3, #2
 8007f44:	68fb      	ldr	r3, [r7, #12]
 8007f46:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8007f48:	68fb      	ldr	r3, [r7, #12]
 8007f4a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007f4c:	b29b      	uxth	r3, r3
 8007f4e:	3b02      	subs	r3, #2
 8007f50:	b29a      	uxth	r2, r3
 8007f52:	68fb      	ldr	r3, [r7, #12]
 8007f54:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007f56:	e012      	b.n	8007f7e <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8007f58:	68fb      	ldr	r3, [r7, #12]
 8007f5a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007f5c:	68fb      	ldr	r3, [r7, #12]
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	330c      	adds	r3, #12
 8007f62:	7812      	ldrb	r2, [r2, #0]
 8007f64:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8007f66:	68fb      	ldr	r3, [r7, #12]
 8007f68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f6a:	1c5a      	adds	r2, r3, #1
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007f74:	b29b      	uxth	r3, r3
 8007f76:	3b01      	subs	r3, #1
 8007f78:	b29a      	uxth	r2, r3
 8007f7a:	68fb      	ldr	r3, [r7, #12]
 8007f7c:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007f7e:	2300      	movs	r3, #0
 8007f80:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007f82:	68fb      	ldr	r3, [r7, #12]
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	689b      	ldr	r3, [r3, #8]
 8007f88:	f003 0301 	and.w	r3, r3, #1
 8007f8c:	2b01      	cmp	r3, #1
 8007f8e:	d148      	bne.n	8008022 <HAL_SPI_TransmitReceive+0x3aa>
 8007f90:	68fb      	ldr	r3, [r7, #12]
 8007f92:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007f96:	b29b      	uxth	r3, r3
 8007f98:	2b00      	cmp	r3, #0
 8007f9a:	d042      	beq.n	8008022 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8007f9c:	68fb      	ldr	r3, [r7, #12]
 8007f9e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007fa2:	b29b      	uxth	r3, r3
 8007fa4:	2b01      	cmp	r3, #1
 8007fa6:	d923      	bls.n	8007ff0 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007fa8:	68fb      	ldr	r3, [r7, #12]
 8007faa:	681b      	ldr	r3, [r3, #0]
 8007fac:	68da      	ldr	r2, [r3, #12]
 8007fae:	68fb      	ldr	r3, [r7, #12]
 8007fb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007fb2:	b292      	uxth	r2, r2
 8007fb4:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8007fb6:	68fb      	ldr	r3, [r7, #12]
 8007fb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007fba:	1c9a      	adds	r2, r3, #2
 8007fbc:	68fb      	ldr	r3, [r7, #12]
 8007fbe:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8007fc0:	68fb      	ldr	r3, [r7, #12]
 8007fc2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007fc6:	b29b      	uxth	r3, r3
 8007fc8:	3b02      	subs	r3, #2
 8007fca:	b29a      	uxth	r2, r3
 8007fcc:	68fb      	ldr	r3, [r7, #12]
 8007fce:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8007fd2:	68fb      	ldr	r3, [r7, #12]
 8007fd4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007fd8:	b29b      	uxth	r3, r3
 8007fda:	2b01      	cmp	r3, #1
 8007fdc:	d81f      	bhi.n	800801e <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007fde:	68fb      	ldr	r3, [r7, #12]
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	685a      	ldr	r2, [r3, #4]
 8007fe4:	68fb      	ldr	r3, [r7, #12]
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007fec:	605a      	str	r2, [r3, #4]
 8007fee:	e016      	b.n	800801e <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8007ff0:	68fb      	ldr	r3, [r7, #12]
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	f103 020c 	add.w	r2, r3, #12
 8007ff8:	68fb      	ldr	r3, [r7, #12]
 8007ffa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ffc:	7812      	ldrb	r2, [r2, #0]
 8007ffe:	b2d2      	uxtb	r2, r2
 8008000:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8008002:	68fb      	ldr	r3, [r7, #12]
 8008004:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008006:	1c5a      	adds	r2, r3, #1
 8008008:	68fb      	ldr	r3, [r7, #12]
 800800a:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 800800c:	68fb      	ldr	r3, [r7, #12]
 800800e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008012:	b29b      	uxth	r3, r3
 8008014:	3b01      	subs	r3, #1
 8008016:	b29a      	uxth	r2, r3
 8008018:	68fb      	ldr	r3, [r7, #12]
 800801a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800801e:	2301      	movs	r3, #1
 8008020:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8008022:	f7fb fedf 	bl	8003de4 <HAL_GetTick>
 8008026:	4602      	mov	r2, r0
 8008028:	69fb      	ldr	r3, [r7, #28]
 800802a:	1ad3      	subs	r3, r2, r3
 800802c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800802e:	429a      	cmp	r2, r3
 8008030:	d803      	bhi.n	800803a <HAL_SPI_TransmitReceive+0x3c2>
 8008032:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008034:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008038:	d102      	bne.n	8008040 <HAL_SPI_TransmitReceive+0x3c8>
 800803a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800803c:	2b00      	cmp	r3, #0
 800803e:	d103      	bne.n	8008048 <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 8008040:	2303      	movs	r3, #3
 8008042:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8008046:	e01c      	b.n	8008082 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008048:	68fb      	ldr	r3, [r7, #12]
 800804a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800804c:	b29b      	uxth	r3, r3
 800804e:	2b00      	cmp	r3, #0
 8008050:	f47f af5b 	bne.w	8007f0a <HAL_SPI_TransmitReceive+0x292>
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800805a:	b29b      	uxth	r3, r3
 800805c:	2b00      	cmp	r3, #0
 800805e:	f47f af54 	bne.w	8007f0a <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008062:	69fa      	ldr	r2, [r7, #28]
 8008064:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008066:	68f8      	ldr	r0, [r7, #12]
 8008068:	f000 f948 	bl	80082fc <SPI_EndRxTxTransaction>
 800806c:	4603      	mov	r3, r0
 800806e:	2b00      	cmp	r3, #0
 8008070:	d006      	beq.n	8008080 <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 8008072:	2301      	movs	r3, #1
 8008074:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008078:	68fb      	ldr	r3, [r7, #12]
 800807a:	2220      	movs	r2, #32
 800807c:	661a      	str	r2, [r3, #96]	; 0x60
 800807e:	e000      	b.n	8008082 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 8008080:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8008082:	68fb      	ldr	r3, [r7, #12]
 8008084:	2201      	movs	r2, #1
 8008086:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 800808a:	68fb      	ldr	r3, [r7, #12]
 800808c:	2200      	movs	r2, #0
 800808e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8008092:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8008096:	4618      	mov	r0, r3
 8008098:	3728      	adds	r7, #40	; 0x28
 800809a:	46bd      	mov	sp, r7
 800809c:	bd80      	pop	{r7, pc}

0800809e <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800809e:	b580      	push	{r7, lr}
 80080a0:	b084      	sub	sp, #16
 80080a2:	af00      	add	r7, sp, #0
 80080a4:	60f8      	str	r0, [r7, #12]
 80080a6:	60b9      	str	r1, [r7, #8]
 80080a8:	603b      	str	r3, [r7, #0]
 80080aa:	4613      	mov	r3, r2
 80080ac:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80080ae:	e04c      	b.n	800814a <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 80080b0:	683b      	ldr	r3, [r7, #0]
 80080b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80080b6:	d048      	beq.n	800814a <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 80080b8:	f7fb fe94 	bl	8003de4 <HAL_GetTick>
 80080bc:	4602      	mov	r2, r0
 80080be:	69bb      	ldr	r3, [r7, #24]
 80080c0:	1ad3      	subs	r3, r2, r3
 80080c2:	683a      	ldr	r2, [r7, #0]
 80080c4:	429a      	cmp	r2, r3
 80080c6:	d902      	bls.n	80080ce <SPI_WaitFlagStateUntilTimeout+0x30>
 80080c8:	683b      	ldr	r3, [r7, #0]
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	d13d      	bne.n	800814a <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80080ce:	68fb      	ldr	r3, [r7, #12]
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	685a      	ldr	r2, [r3, #4]
 80080d4:	68fb      	ldr	r3, [r7, #12]
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80080dc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80080de:	68fb      	ldr	r3, [r7, #12]
 80080e0:	685b      	ldr	r3, [r3, #4]
 80080e2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80080e6:	d111      	bne.n	800810c <SPI_WaitFlagStateUntilTimeout+0x6e>
 80080e8:	68fb      	ldr	r3, [r7, #12]
 80080ea:	689b      	ldr	r3, [r3, #8]
 80080ec:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80080f0:	d004      	beq.n	80080fc <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80080f2:	68fb      	ldr	r3, [r7, #12]
 80080f4:	689b      	ldr	r3, [r3, #8]
 80080f6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80080fa:	d107      	bne.n	800810c <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80080fc:	68fb      	ldr	r3, [r7, #12]
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	681a      	ldr	r2, [r3, #0]
 8008102:	68fb      	ldr	r3, [r7, #12]
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800810a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800810c:	68fb      	ldr	r3, [r7, #12]
 800810e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008110:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008114:	d10f      	bne.n	8008136 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8008116:	68fb      	ldr	r3, [r7, #12]
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	681a      	ldr	r2, [r3, #0]
 800811c:	68fb      	ldr	r3, [r7, #12]
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008124:	601a      	str	r2, [r3, #0]
 8008126:	68fb      	ldr	r3, [r7, #12]
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	681a      	ldr	r2, [r3, #0]
 800812c:	68fb      	ldr	r3, [r7, #12]
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008134:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008136:	68fb      	ldr	r3, [r7, #12]
 8008138:	2201      	movs	r2, #1
 800813a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800813e:	68fb      	ldr	r3, [r7, #12]
 8008140:	2200      	movs	r2, #0
 8008142:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8008146:	2303      	movs	r3, #3
 8008148:	e00f      	b.n	800816a <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800814a:	68fb      	ldr	r3, [r7, #12]
 800814c:	681b      	ldr	r3, [r3, #0]
 800814e:	689a      	ldr	r2, [r3, #8]
 8008150:	68bb      	ldr	r3, [r7, #8]
 8008152:	4013      	ands	r3, r2
 8008154:	68ba      	ldr	r2, [r7, #8]
 8008156:	429a      	cmp	r2, r3
 8008158:	bf0c      	ite	eq
 800815a:	2301      	moveq	r3, #1
 800815c:	2300      	movne	r3, #0
 800815e:	b2db      	uxtb	r3, r3
 8008160:	461a      	mov	r2, r3
 8008162:	79fb      	ldrb	r3, [r7, #7]
 8008164:	429a      	cmp	r2, r3
 8008166:	d1a3      	bne.n	80080b0 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8008168:	2300      	movs	r3, #0
}
 800816a:	4618      	mov	r0, r3
 800816c:	3710      	adds	r7, #16
 800816e:	46bd      	mov	sp, r7
 8008170:	bd80      	pop	{r7, pc}

08008172 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008172:	b580      	push	{r7, lr}
 8008174:	b084      	sub	sp, #16
 8008176:	af00      	add	r7, sp, #0
 8008178:	60f8      	str	r0, [r7, #12]
 800817a:	60b9      	str	r1, [r7, #8]
 800817c:	607a      	str	r2, [r7, #4]
 800817e:	603b      	str	r3, [r7, #0]
  while ((hspi->Instance->SR & Fifo) != State)
 8008180:	e057      	b.n	8008232 <SPI_WaitFifoStateUntilTimeout+0xc0>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8008182:	68bb      	ldr	r3, [r7, #8]
 8008184:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8008188:	d106      	bne.n	8008198 <SPI_WaitFifoStateUntilTimeout+0x26>
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	2b00      	cmp	r3, #0
 800818e:	d103      	bne.n	8008198 <SPI_WaitFifoStateUntilTimeout+0x26>
    {
      /* Read 8bit CRC to flush Data Register */
      READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 8008190:	68fb      	ldr	r3, [r7, #12]
 8008192:	681b      	ldr	r3, [r3, #0]
 8008194:	330c      	adds	r3, #12
 8008196:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 8008198:	683b      	ldr	r3, [r7, #0]
 800819a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800819e:	d048      	beq.n	8008232 <SPI_WaitFifoStateUntilTimeout+0xc0>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 80081a0:	f7fb fe20 	bl	8003de4 <HAL_GetTick>
 80081a4:	4602      	mov	r2, r0
 80081a6:	69bb      	ldr	r3, [r7, #24]
 80081a8:	1ad3      	subs	r3, r2, r3
 80081aa:	683a      	ldr	r2, [r7, #0]
 80081ac:	429a      	cmp	r2, r3
 80081ae:	d902      	bls.n	80081b6 <SPI_WaitFifoStateUntilTimeout+0x44>
 80081b0:	683b      	ldr	r3, [r7, #0]
 80081b2:	2b00      	cmp	r3, #0
 80081b4:	d13d      	bne.n	8008232 <SPI_WaitFifoStateUntilTimeout+0xc0>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80081b6:	68fb      	ldr	r3, [r7, #12]
 80081b8:	681b      	ldr	r3, [r3, #0]
 80081ba:	685a      	ldr	r2, [r3, #4]
 80081bc:	68fb      	ldr	r3, [r7, #12]
 80081be:	681b      	ldr	r3, [r3, #0]
 80081c0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80081c4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80081c6:	68fb      	ldr	r3, [r7, #12]
 80081c8:	685b      	ldr	r3, [r3, #4]
 80081ca:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80081ce:	d111      	bne.n	80081f4 <SPI_WaitFifoStateUntilTimeout+0x82>
 80081d0:	68fb      	ldr	r3, [r7, #12]
 80081d2:	689b      	ldr	r3, [r3, #8]
 80081d4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80081d8:	d004      	beq.n	80081e4 <SPI_WaitFifoStateUntilTimeout+0x72>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80081da:	68fb      	ldr	r3, [r7, #12]
 80081dc:	689b      	ldr	r3, [r3, #8]
 80081de:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80081e2:	d107      	bne.n	80081f4 <SPI_WaitFifoStateUntilTimeout+0x82>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80081e4:	68fb      	ldr	r3, [r7, #12]
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	681a      	ldr	r2, [r3, #0]
 80081ea:	68fb      	ldr	r3, [r7, #12]
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80081f2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80081f4:	68fb      	ldr	r3, [r7, #12]
 80081f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80081f8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80081fc:	d10f      	bne.n	800821e <SPI_WaitFifoStateUntilTimeout+0xac>
        {
          SPI_RESET_CRC(hspi);
 80081fe:	68fb      	ldr	r3, [r7, #12]
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	681a      	ldr	r2, [r3, #0]
 8008204:	68fb      	ldr	r3, [r7, #12]
 8008206:	681b      	ldr	r3, [r3, #0]
 8008208:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800820c:	601a      	str	r2, [r3, #0]
 800820e:	68fb      	ldr	r3, [r7, #12]
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	681a      	ldr	r2, [r3, #0]
 8008214:	68fb      	ldr	r3, [r7, #12]
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800821c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800821e:	68fb      	ldr	r3, [r7, #12]
 8008220:	2201      	movs	r2, #1
 8008222:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008226:	68fb      	ldr	r3, [r7, #12]
 8008228:	2200      	movs	r2, #0
 800822a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800822e:	2303      	movs	r3, #3
 8008230:	e008      	b.n	8008244 <SPI_WaitFifoStateUntilTimeout+0xd2>
  while ((hspi->Instance->SR & Fifo) != State)
 8008232:	68fb      	ldr	r3, [r7, #12]
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	689a      	ldr	r2, [r3, #8]
 8008238:	68bb      	ldr	r3, [r7, #8]
 800823a:	4013      	ands	r3, r2
 800823c:	687a      	ldr	r2, [r7, #4]
 800823e:	429a      	cmp	r2, r3
 8008240:	d19f      	bne.n	8008182 <SPI_WaitFifoStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 8008242:	2300      	movs	r3, #0
}
 8008244:	4618      	mov	r0, r3
 8008246:	3710      	adds	r7, #16
 8008248:	46bd      	mov	sp, r7
 800824a:	bd80      	pop	{r7, pc}

0800824c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800824c:	b580      	push	{r7, lr}
 800824e:	b086      	sub	sp, #24
 8008250:	af02      	add	r7, sp, #8
 8008252:	60f8      	str	r0, [r7, #12]
 8008254:	60b9      	str	r1, [r7, #8]
 8008256:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008258:	68fb      	ldr	r3, [r7, #12]
 800825a:	685b      	ldr	r3, [r3, #4]
 800825c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008260:	d111      	bne.n	8008286 <SPI_EndRxTransaction+0x3a>
 8008262:	68fb      	ldr	r3, [r7, #12]
 8008264:	689b      	ldr	r3, [r3, #8]
 8008266:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800826a:	d004      	beq.n	8008276 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	689b      	ldr	r3, [r3, #8]
 8008270:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008274:	d107      	bne.n	8008286 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8008276:	68fb      	ldr	r3, [r7, #12]
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	681a      	ldr	r2, [r3, #0]
 800827c:	68fb      	ldr	r3, [r7, #12]
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008284:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	9300      	str	r3, [sp, #0]
 800828a:	68bb      	ldr	r3, [r7, #8]
 800828c:	2200      	movs	r2, #0
 800828e:	2180      	movs	r1, #128	; 0x80
 8008290:	68f8      	ldr	r0, [r7, #12]
 8008292:	f7ff ff04 	bl	800809e <SPI_WaitFlagStateUntilTimeout>
 8008296:	4603      	mov	r3, r0
 8008298:	2b00      	cmp	r3, #0
 800829a:	d007      	beq.n	80082ac <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800829c:	68fb      	ldr	r3, [r7, #12]
 800829e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80082a0:	f043 0220 	orr.w	r2, r3, #32
 80082a4:	68fb      	ldr	r3, [r7, #12]
 80082a6:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80082a8:	2303      	movs	r3, #3
 80082aa:	e023      	b.n	80082f4 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80082ac:	68fb      	ldr	r3, [r7, #12]
 80082ae:	685b      	ldr	r3, [r3, #4]
 80082b0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80082b4:	d11d      	bne.n	80082f2 <SPI_EndRxTransaction+0xa6>
 80082b6:	68fb      	ldr	r3, [r7, #12]
 80082b8:	689b      	ldr	r3, [r3, #8]
 80082ba:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80082be:	d004      	beq.n	80082ca <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80082c0:	68fb      	ldr	r3, [r7, #12]
 80082c2:	689b      	ldr	r3, [r3, #8]
 80082c4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80082c8:	d113      	bne.n	80082f2 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	9300      	str	r3, [sp, #0]
 80082ce:	68bb      	ldr	r3, [r7, #8]
 80082d0:	2200      	movs	r2, #0
 80082d2:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80082d6:	68f8      	ldr	r0, [r7, #12]
 80082d8:	f7ff ff4b 	bl	8008172 <SPI_WaitFifoStateUntilTimeout>
 80082dc:	4603      	mov	r3, r0
 80082de:	2b00      	cmp	r3, #0
 80082e0:	d007      	beq.n	80082f2 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80082e2:	68fb      	ldr	r3, [r7, #12]
 80082e4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80082e6:	f043 0220 	orr.w	r2, r3, #32
 80082ea:	68fb      	ldr	r3, [r7, #12]
 80082ec:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 80082ee:	2303      	movs	r3, #3
 80082f0:	e000      	b.n	80082f4 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 80082f2:	2300      	movs	r3, #0
}
 80082f4:	4618      	mov	r0, r3
 80082f6:	3710      	adds	r7, #16
 80082f8:	46bd      	mov	sp, r7
 80082fa:	bd80      	pop	{r7, pc}

080082fc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80082fc:	b580      	push	{r7, lr}
 80082fe:	b086      	sub	sp, #24
 8008300:	af02      	add	r7, sp, #8
 8008302:	60f8      	str	r0, [r7, #12]
 8008304:	60b9      	str	r1, [r7, #8]
 8008306:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	9300      	str	r3, [sp, #0]
 800830c:	68bb      	ldr	r3, [r7, #8]
 800830e:	2200      	movs	r2, #0
 8008310:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8008314:	68f8      	ldr	r0, [r7, #12]
 8008316:	f7ff ff2c 	bl	8008172 <SPI_WaitFifoStateUntilTimeout>
 800831a:	4603      	mov	r3, r0
 800831c:	2b00      	cmp	r3, #0
 800831e:	d007      	beq.n	8008330 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008320:	68fb      	ldr	r3, [r7, #12]
 8008322:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008324:	f043 0220 	orr.w	r2, r3, #32
 8008328:	68fb      	ldr	r3, [r7, #12]
 800832a:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800832c:	2303      	movs	r3, #3
 800832e:	e027      	b.n	8008380 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	9300      	str	r3, [sp, #0]
 8008334:	68bb      	ldr	r3, [r7, #8]
 8008336:	2200      	movs	r2, #0
 8008338:	2180      	movs	r1, #128	; 0x80
 800833a:	68f8      	ldr	r0, [r7, #12]
 800833c:	f7ff feaf 	bl	800809e <SPI_WaitFlagStateUntilTimeout>
 8008340:	4603      	mov	r3, r0
 8008342:	2b00      	cmp	r3, #0
 8008344:	d007      	beq.n	8008356 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008346:	68fb      	ldr	r3, [r7, #12]
 8008348:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800834a:	f043 0220 	orr.w	r2, r3, #32
 800834e:	68fb      	ldr	r3, [r7, #12]
 8008350:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8008352:	2303      	movs	r3, #3
 8008354:	e014      	b.n	8008380 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	9300      	str	r3, [sp, #0]
 800835a:	68bb      	ldr	r3, [r7, #8]
 800835c:	2200      	movs	r2, #0
 800835e:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8008362:	68f8      	ldr	r0, [r7, #12]
 8008364:	f7ff ff05 	bl	8008172 <SPI_WaitFifoStateUntilTimeout>
 8008368:	4603      	mov	r3, r0
 800836a:	2b00      	cmp	r3, #0
 800836c:	d007      	beq.n	800837e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800836e:	68fb      	ldr	r3, [r7, #12]
 8008370:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008372:	f043 0220 	orr.w	r2, r3, #32
 8008376:	68fb      	ldr	r3, [r7, #12]
 8008378:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800837a:	2303      	movs	r3, #3
 800837c:	e000      	b.n	8008380 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800837e:	2300      	movs	r3, #0
}
 8008380:	4618      	mov	r0, r3
 8008382:	3710      	adds	r7, #16
 8008384:	46bd      	mov	sp, r7
 8008386:	bd80      	pop	{r7, pc}

08008388 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008388:	b580      	push	{r7, lr}
 800838a:	b082      	sub	sp, #8
 800838c:	af00      	add	r7, sp, #0
 800838e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	2b00      	cmp	r3, #0
 8008394:	d101      	bne.n	800839a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008396:	2301      	movs	r3, #1
 8008398:	e01d      	b.n	80083d6 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80083a0:	b2db      	uxtb	r3, r3
 80083a2:	2b00      	cmp	r3, #0
 80083a4:	d106      	bne.n	80083b4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	2200      	movs	r2, #0
 80083aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80083ae:	6878      	ldr	r0, [r7, #4]
 80083b0:	f7fa fbb6 	bl	8002b20 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	2202      	movs	r2, #2
 80083b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	681a      	ldr	r2, [r3, #0]
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	3304      	adds	r3, #4
 80083c4:	4619      	mov	r1, r3
 80083c6:	4610      	mov	r0, r2
 80083c8:	f000 f97c 	bl	80086c4 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	2201      	movs	r2, #1
 80083d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80083d4:	2300      	movs	r3, #0
}
 80083d6:	4618      	mov	r0, r3
 80083d8:	3708      	adds	r7, #8
 80083da:	46bd      	mov	sp, r7
 80083dc:	bd80      	pop	{r7, pc}
	...

080083e0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80083e0:	b480      	push	{r7}
 80083e2:	b085      	sub	sp, #20
 80083e4:	af00      	add	r7, sp, #0
 80083e6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	68da      	ldr	r2, [r3, #12]
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	f042 0201 	orr.w	r2, r2, #1
 80083f6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	689a      	ldr	r2, [r3, #8]
 80083fe:	4b0c      	ldr	r3, [pc, #48]	; (8008430 <HAL_TIM_Base_Start_IT+0x50>)
 8008400:	4013      	ands	r3, r2
 8008402:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008404:	68fb      	ldr	r3, [r7, #12]
 8008406:	2b06      	cmp	r3, #6
 8008408:	d00b      	beq.n	8008422 <HAL_TIM_Base_Start_IT+0x42>
 800840a:	68fb      	ldr	r3, [r7, #12]
 800840c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008410:	d007      	beq.n	8008422 <HAL_TIM_Base_Start_IT+0x42>
  {
    __HAL_TIM_ENABLE(htim);
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	681a      	ldr	r2, [r3, #0]
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	681b      	ldr	r3, [r3, #0]
 800841c:	f042 0201 	orr.w	r2, r2, #1
 8008420:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008422:	2300      	movs	r3, #0
}
 8008424:	4618      	mov	r0, r3
 8008426:	3714      	adds	r7, #20
 8008428:	46bd      	mov	sp, r7
 800842a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800842e:	4770      	bx	lr
 8008430:	00010007 	.word	0x00010007

08008434 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008434:	b580      	push	{r7, lr}
 8008436:	b082      	sub	sp, #8
 8008438:	af00      	add	r7, sp, #0
 800843a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	691b      	ldr	r3, [r3, #16]
 8008442:	f003 0302 	and.w	r3, r3, #2
 8008446:	2b02      	cmp	r3, #2
 8008448:	d122      	bne.n	8008490 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	68db      	ldr	r3, [r3, #12]
 8008450:	f003 0302 	and.w	r3, r3, #2
 8008454:	2b02      	cmp	r3, #2
 8008456:	d11b      	bne.n	8008490 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	f06f 0202 	mvn.w	r2, #2
 8008460:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	2201      	movs	r2, #1
 8008466:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	681b      	ldr	r3, [r3, #0]
 800846c:	699b      	ldr	r3, [r3, #24]
 800846e:	f003 0303 	and.w	r3, r3, #3
 8008472:	2b00      	cmp	r3, #0
 8008474:	d003      	beq.n	800847e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008476:	6878      	ldr	r0, [r7, #4]
 8008478:	f000 f905 	bl	8008686 <HAL_TIM_IC_CaptureCallback>
 800847c:	e005      	b.n	800848a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800847e:	6878      	ldr	r0, [r7, #4]
 8008480:	f000 f8f7 	bl	8008672 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008484:	6878      	ldr	r0, [r7, #4]
 8008486:	f000 f908 	bl	800869a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	2200      	movs	r2, #0
 800848e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	691b      	ldr	r3, [r3, #16]
 8008496:	f003 0304 	and.w	r3, r3, #4
 800849a:	2b04      	cmp	r3, #4
 800849c:	d122      	bne.n	80084e4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	68db      	ldr	r3, [r3, #12]
 80084a4:	f003 0304 	and.w	r3, r3, #4
 80084a8:	2b04      	cmp	r3, #4
 80084aa:	d11b      	bne.n	80084e4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	f06f 0204 	mvn.w	r2, #4
 80084b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	2202      	movs	r2, #2
 80084ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	699b      	ldr	r3, [r3, #24]
 80084c2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80084c6:	2b00      	cmp	r3, #0
 80084c8:	d003      	beq.n	80084d2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80084ca:	6878      	ldr	r0, [r7, #4]
 80084cc:	f000 f8db 	bl	8008686 <HAL_TIM_IC_CaptureCallback>
 80084d0:	e005      	b.n	80084de <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80084d2:	6878      	ldr	r0, [r7, #4]
 80084d4:	f000 f8cd 	bl	8008672 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80084d8:	6878      	ldr	r0, [r7, #4]
 80084da:	f000 f8de 	bl	800869a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	2200      	movs	r2, #0
 80084e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	691b      	ldr	r3, [r3, #16]
 80084ea:	f003 0308 	and.w	r3, r3, #8
 80084ee:	2b08      	cmp	r3, #8
 80084f0:	d122      	bne.n	8008538 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	68db      	ldr	r3, [r3, #12]
 80084f8:	f003 0308 	and.w	r3, r3, #8
 80084fc:	2b08      	cmp	r3, #8
 80084fe:	d11b      	bne.n	8008538 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	681b      	ldr	r3, [r3, #0]
 8008504:	f06f 0208 	mvn.w	r2, #8
 8008508:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	2204      	movs	r2, #4
 800850e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	69db      	ldr	r3, [r3, #28]
 8008516:	f003 0303 	and.w	r3, r3, #3
 800851a:	2b00      	cmp	r3, #0
 800851c:	d003      	beq.n	8008526 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800851e:	6878      	ldr	r0, [r7, #4]
 8008520:	f000 f8b1 	bl	8008686 <HAL_TIM_IC_CaptureCallback>
 8008524:	e005      	b.n	8008532 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008526:	6878      	ldr	r0, [r7, #4]
 8008528:	f000 f8a3 	bl	8008672 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800852c:	6878      	ldr	r0, [r7, #4]
 800852e:	f000 f8b4 	bl	800869a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	2200      	movs	r2, #0
 8008536:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	681b      	ldr	r3, [r3, #0]
 800853c:	691b      	ldr	r3, [r3, #16]
 800853e:	f003 0310 	and.w	r3, r3, #16
 8008542:	2b10      	cmp	r3, #16
 8008544:	d122      	bne.n	800858c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	68db      	ldr	r3, [r3, #12]
 800854c:	f003 0310 	and.w	r3, r3, #16
 8008550:	2b10      	cmp	r3, #16
 8008552:	d11b      	bne.n	800858c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	681b      	ldr	r3, [r3, #0]
 8008558:	f06f 0210 	mvn.w	r2, #16
 800855c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	2208      	movs	r2, #8
 8008562:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	69db      	ldr	r3, [r3, #28]
 800856a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800856e:	2b00      	cmp	r3, #0
 8008570:	d003      	beq.n	800857a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008572:	6878      	ldr	r0, [r7, #4]
 8008574:	f000 f887 	bl	8008686 <HAL_TIM_IC_CaptureCallback>
 8008578:	e005      	b.n	8008586 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800857a:	6878      	ldr	r0, [r7, #4]
 800857c:	f000 f879 	bl	8008672 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008580:	6878      	ldr	r0, [r7, #4]
 8008582:	f000 f88a 	bl	800869a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	2200      	movs	r2, #0
 800858a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	681b      	ldr	r3, [r3, #0]
 8008590:	691b      	ldr	r3, [r3, #16]
 8008592:	f003 0301 	and.w	r3, r3, #1
 8008596:	2b01      	cmp	r3, #1
 8008598:	d10e      	bne.n	80085b8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	68db      	ldr	r3, [r3, #12]
 80085a0:	f003 0301 	and.w	r3, r3, #1
 80085a4:	2b01      	cmp	r3, #1
 80085a6:	d107      	bne.n	80085b8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	f06f 0201 	mvn.w	r2, #1
 80085b0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80085b2:	6878      	ldr	r0, [r7, #4]
 80085b4:	f7f9 ff50 	bl	8002458 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	691b      	ldr	r3, [r3, #16]
 80085be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80085c2:	2b80      	cmp	r3, #128	; 0x80
 80085c4:	d10e      	bne.n	80085e4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	68db      	ldr	r3, [r3, #12]
 80085cc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80085d0:	2b80      	cmp	r3, #128	; 0x80
 80085d2:	d107      	bne.n	80085e4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	681b      	ldr	r3, [r3, #0]
 80085d8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80085dc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80085de:	6878      	ldr	r0, [r7, #4]
 80085e0:	f000 f914 	bl	800880c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	691b      	ldr	r3, [r3, #16]
 80085ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80085ee:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80085f2:	d10e      	bne.n	8008612 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	681b      	ldr	r3, [r3, #0]
 80085f8:	68db      	ldr	r3, [r3, #12]
 80085fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80085fe:	2b80      	cmp	r3, #128	; 0x80
 8008600:	d107      	bne.n	8008612 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800860a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800860c:	6878      	ldr	r0, [r7, #4]
 800860e:	f000 f907 	bl	8008820 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	691b      	ldr	r3, [r3, #16]
 8008618:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800861c:	2b40      	cmp	r3, #64	; 0x40
 800861e:	d10e      	bne.n	800863e <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	68db      	ldr	r3, [r3, #12]
 8008626:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800862a:	2b40      	cmp	r3, #64	; 0x40
 800862c:	d107      	bne.n	800863e <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008636:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008638:	6878      	ldr	r0, [r7, #4]
 800863a:	f000 f838 	bl	80086ae <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	691b      	ldr	r3, [r3, #16]
 8008644:	f003 0320 	and.w	r3, r3, #32
 8008648:	2b20      	cmp	r3, #32
 800864a:	d10e      	bne.n	800866a <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	68db      	ldr	r3, [r3, #12]
 8008652:	f003 0320 	and.w	r3, r3, #32
 8008656:	2b20      	cmp	r3, #32
 8008658:	d107      	bne.n	800866a <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	681b      	ldr	r3, [r3, #0]
 800865e:	f06f 0220 	mvn.w	r2, #32
 8008662:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008664:	6878      	ldr	r0, [r7, #4]
 8008666:	f000 f8c7 	bl	80087f8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800866a:	bf00      	nop
 800866c:	3708      	adds	r7, #8
 800866e:	46bd      	mov	sp, r7
 8008670:	bd80      	pop	{r7, pc}

08008672 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008672:	b480      	push	{r7}
 8008674:	b083      	sub	sp, #12
 8008676:	af00      	add	r7, sp, #0
 8008678:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800867a:	bf00      	nop
 800867c:	370c      	adds	r7, #12
 800867e:	46bd      	mov	sp, r7
 8008680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008684:	4770      	bx	lr

08008686 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008686:	b480      	push	{r7}
 8008688:	b083      	sub	sp, #12
 800868a:	af00      	add	r7, sp, #0
 800868c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800868e:	bf00      	nop
 8008690:	370c      	adds	r7, #12
 8008692:	46bd      	mov	sp, r7
 8008694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008698:	4770      	bx	lr

0800869a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800869a:	b480      	push	{r7}
 800869c:	b083      	sub	sp, #12
 800869e:	af00      	add	r7, sp, #0
 80086a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80086a2:	bf00      	nop
 80086a4:	370c      	adds	r7, #12
 80086a6:	46bd      	mov	sp, r7
 80086a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086ac:	4770      	bx	lr

080086ae <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80086ae:	b480      	push	{r7}
 80086b0:	b083      	sub	sp, #12
 80086b2:	af00      	add	r7, sp, #0
 80086b4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80086b6:	bf00      	nop
 80086b8:	370c      	adds	r7, #12
 80086ba:	46bd      	mov	sp, r7
 80086bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086c0:	4770      	bx	lr
	...

080086c4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80086c4:	b480      	push	{r7}
 80086c6:	b085      	sub	sp, #20
 80086c8:	af00      	add	r7, sp, #0
 80086ca:	6078      	str	r0, [r7, #4]
 80086cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	681b      	ldr	r3, [r3, #0]
 80086d2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	4a40      	ldr	r2, [pc, #256]	; (80087d8 <TIM_Base_SetConfig+0x114>)
 80086d8:	4293      	cmp	r3, r2
 80086da:	d013      	beq.n	8008704 <TIM_Base_SetConfig+0x40>
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80086e2:	d00f      	beq.n	8008704 <TIM_Base_SetConfig+0x40>
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	4a3d      	ldr	r2, [pc, #244]	; (80087dc <TIM_Base_SetConfig+0x118>)
 80086e8:	4293      	cmp	r3, r2
 80086ea:	d00b      	beq.n	8008704 <TIM_Base_SetConfig+0x40>
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	4a3c      	ldr	r2, [pc, #240]	; (80087e0 <TIM_Base_SetConfig+0x11c>)
 80086f0:	4293      	cmp	r3, r2
 80086f2:	d007      	beq.n	8008704 <TIM_Base_SetConfig+0x40>
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	4a3b      	ldr	r2, [pc, #236]	; (80087e4 <TIM_Base_SetConfig+0x120>)
 80086f8:	4293      	cmp	r3, r2
 80086fa:	d003      	beq.n	8008704 <TIM_Base_SetConfig+0x40>
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	4a3a      	ldr	r2, [pc, #232]	; (80087e8 <TIM_Base_SetConfig+0x124>)
 8008700:	4293      	cmp	r3, r2
 8008702:	d108      	bne.n	8008716 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008704:	68fb      	ldr	r3, [r7, #12]
 8008706:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800870a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800870c:	683b      	ldr	r3, [r7, #0]
 800870e:	685b      	ldr	r3, [r3, #4]
 8008710:	68fa      	ldr	r2, [r7, #12]
 8008712:	4313      	orrs	r3, r2
 8008714:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	4a2f      	ldr	r2, [pc, #188]	; (80087d8 <TIM_Base_SetConfig+0x114>)
 800871a:	4293      	cmp	r3, r2
 800871c:	d01f      	beq.n	800875e <TIM_Base_SetConfig+0x9a>
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008724:	d01b      	beq.n	800875e <TIM_Base_SetConfig+0x9a>
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	4a2c      	ldr	r2, [pc, #176]	; (80087dc <TIM_Base_SetConfig+0x118>)
 800872a:	4293      	cmp	r3, r2
 800872c:	d017      	beq.n	800875e <TIM_Base_SetConfig+0x9a>
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	4a2b      	ldr	r2, [pc, #172]	; (80087e0 <TIM_Base_SetConfig+0x11c>)
 8008732:	4293      	cmp	r3, r2
 8008734:	d013      	beq.n	800875e <TIM_Base_SetConfig+0x9a>
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	4a2a      	ldr	r2, [pc, #168]	; (80087e4 <TIM_Base_SetConfig+0x120>)
 800873a:	4293      	cmp	r3, r2
 800873c:	d00f      	beq.n	800875e <TIM_Base_SetConfig+0x9a>
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	4a29      	ldr	r2, [pc, #164]	; (80087e8 <TIM_Base_SetConfig+0x124>)
 8008742:	4293      	cmp	r3, r2
 8008744:	d00b      	beq.n	800875e <TIM_Base_SetConfig+0x9a>
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	4a28      	ldr	r2, [pc, #160]	; (80087ec <TIM_Base_SetConfig+0x128>)
 800874a:	4293      	cmp	r3, r2
 800874c:	d007      	beq.n	800875e <TIM_Base_SetConfig+0x9a>
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	4a27      	ldr	r2, [pc, #156]	; (80087f0 <TIM_Base_SetConfig+0x12c>)
 8008752:	4293      	cmp	r3, r2
 8008754:	d003      	beq.n	800875e <TIM_Base_SetConfig+0x9a>
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	4a26      	ldr	r2, [pc, #152]	; (80087f4 <TIM_Base_SetConfig+0x130>)
 800875a:	4293      	cmp	r3, r2
 800875c:	d108      	bne.n	8008770 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800875e:	68fb      	ldr	r3, [r7, #12]
 8008760:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008764:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008766:	683b      	ldr	r3, [r7, #0]
 8008768:	68db      	ldr	r3, [r3, #12]
 800876a:	68fa      	ldr	r2, [r7, #12]
 800876c:	4313      	orrs	r3, r2
 800876e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008770:	68fb      	ldr	r3, [r7, #12]
 8008772:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008776:	683b      	ldr	r3, [r7, #0]
 8008778:	695b      	ldr	r3, [r3, #20]
 800877a:	4313      	orrs	r3, r2
 800877c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	68fa      	ldr	r2, [r7, #12]
 8008782:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008784:	683b      	ldr	r3, [r7, #0]
 8008786:	689a      	ldr	r2, [r3, #8]
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800878c:	683b      	ldr	r3, [r7, #0]
 800878e:	681a      	ldr	r2, [r3, #0]
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	4a10      	ldr	r2, [pc, #64]	; (80087d8 <TIM_Base_SetConfig+0x114>)
 8008798:	4293      	cmp	r3, r2
 800879a:	d00f      	beq.n	80087bc <TIM_Base_SetConfig+0xf8>
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	4a12      	ldr	r2, [pc, #72]	; (80087e8 <TIM_Base_SetConfig+0x124>)
 80087a0:	4293      	cmp	r3, r2
 80087a2:	d00b      	beq.n	80087bc <TIM_Base_SetConfig+0xf8>
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	4a11      	ldr	r2, [pc, #68]	; (80087ec <TIM_Base_SetConfig+0x128>)
 80087a8:	4293      	cmp	r3, r2
 80087aa:	d007      	beq.n	80087bc <TIM_Base_SetConfig+0xf8>
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	4a10      	ldr	r2, [pc, #64]	; (80087f0 <TIM_Base_SetConfig+0x12c>)
 80087b0:	4293      	cmp	r3, r2
 80087b2:	d003      	beq.n	80087bc <TIM_Base_SetConfig+0xf8>
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	4a0f      	ldr	r2, [pc, #60]	; (80087f4 <TIM_Base_SetConfig+0x130>)
 80087b8:	4293      	cmp	r3, r2
 80087ba:	d103      	bne.n	80087c4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80087bc:	683b      	ldr	r3, [r7, #0]
 80087be:	691a      	ldr	r2, [r3, #16]
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	2201      	movs	r2, #1
 80087c8:	615a      	str	r2, [r3, #20]
}
 80087ca:	bf00      	nop
 80087cc:	3714      	adds	r7, #20
 80087ce:	46bd      	mov	sp, r7
 80087d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087d4:	4770      	bx	lr
 80087d6:	bf00      	nop
 80087d8:	40012c00 	.word	0x40012c00
 80087dc:	40000400 	.word	0x40000400
 80087e0:	40000800 	.word	0x40000800
 80087e4:	40000c00 	.word	0x40000c00
 80087e8:	40013400 	.word	0x40013400
 80087ec:	40014000 	.word	0x40014000
 80087f0:	40014400 	.word	0x40014400
 80087f4:	40014800 	.word	0x40014800

080087f8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80087f8:	b480      	push	{r7}
 80087fa:	b083      	sub	sp, #12
 80087fc:	af00      	add	r7, sp, #0
 80087fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008800:	bf00      	nop
 8008802:	370c      	adds	r7, #12
 8008804:	46bd      	mov	sp, r7
 8008806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800880a:	4770      	bx	lr

0800880c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800880c:	b480      	push	{r7}
 800880e:	b083      	sub	sp, #12
 8008810:	af00      	add	r7, sp, #0
 8008812:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008814:	bf00      	nop
 8008816:	370c      	adds	r7, #12
 8008818:	46bd      	mov	sp, r7
 800881a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800881e:	4770      	bx	lr

08008820 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8008820:	b480      	push	{r7}
 8008822:	b083      	sub	sp, #12
 8008824:	af00      	add	r7, sp, #0
 8008826:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8008828:	bf00      	nop
 800882a:	370c      	adds	r7, #12
 800882c:	46bd      	mov	sp, r7
 800882e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008832:	4770      	bx	lr

08008834 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008834:	b580      	push	{r7, lr}
 8008836:	b082      	sub	sp, #8
 8008838:	af00      	add	r7, sp, #0
 800883a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	2b00      	cmp	r3, #0
 8008840:	d101      	bne.n	8008846 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008842:	2301      	movs	r3, #1
 8008844:	e040      	b.n	80088c8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800884a:	2b00      	cmp	r3, #0
 800884c:	d106      	bne.n	800885c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	2200      	movs	r2, #0
 8008852:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008856:	6878      	ldr	r0, [r7, #4]
 8008858:	f7fa f988 	bl	8002b6c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	2224      	movs	r2, #36	; 0x24
 8008860:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	681b      	ldr	r3, [r3, #0]
 8008866:	681a      	ldr	r2, [r3, #0]
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	f022 0201 	bic.w	r2, r2, #1
 8008870:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008872:	6878      	ldr	r0, [r7, #4]
 8008874:	f000 fbca 	bl	800900c <UART_SetConfig>
 8008878:	4603      	mov	r3, r0
 800887a:	2b01      	cmp	r3, #1
 800887c:	d101      	bne.n	8008882 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800887e:	2301      	movs	r3, #1
 8008880:	e022      	b.n	80088c8 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008886:	2b00      	cmp	r3, #0
 8008888:	d002      	beq.n	8008890 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800888a:	6878      	ldr	r0, [r7, #4]
 800888c:	f000 ff06 	bl	800969c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	681b      	ldr	r3, [r3, #0]
 8008894:	685a      	ldr	r2, [r3, #4]
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	681b      	ldr	r3, [r3, #0]
 800889a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800889e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	681b      	ldr	r3, [r3, #0]
 80088a4:	689a      	ldr	r2, [r3, #8]
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80088ae:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	681b      	ldr	r3, [r3, #0]
 80088b4:	681a      	ldr	r2, [r3, #0]
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	681b      	ldr	r3, [r3, #0]
 80088ba:	f042 0201 	orr.w	r2, r2, #1
 80088be:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80088c0:	6878      	ldr	r0, [r7, #4]
 80088c2:	f000 ff8d 	bl	80097e0 <UART_CheckIdleState>
 80088c6:	4603      	mov	r3, r0
}
 80088c8:	4618      	mov	r0, r3
 80088ca:	3708      	adds	r7, #8
 80088cc:	46bd      	mov	sp, r7
 80088ce:	bd80      	pop	{r7, pc}

080088d0 <HAL_UART_Transmit>:
  * @param Size    Amount of data to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80088d0:	b580      	push	{r7, lr}
 80088d2:	b08a      	sub	sp, #40	; 0x28
 80088d4:	af02      	add	r7, sp, #8
 80088d6:	60f8      	str	r0, [r7, #12]
 80088d8:	60b9      	str	r1, [r7, #8]
 80088da:	603b      	str	r3, [r7, #0]
 80088dc:	4613      	mov	r3, r2
 80088de:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80088e0:	68fb      	ldr	r3, [r7, #12]
 80088e2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80088e4:	2b20      	cmp	r3, #32
 80088e6:	f040 8081 	bne.w	80089ec <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 80088ea:	68bb      	ldr	r3, [r7, #8]
 80088ec:	2b00      	cmp	r3, #0
 80088ee:	d002      	beq.n	80088f6 <HAL_UART_Transmit+0x26>
 80088f0:	88fb      	ldrh	r3, [r7, #6]
 80088f2:	2b00      	cmp	r3, #0
 80088f4:	d101      	bne.n	80088fa <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80088f6:	2301      	movs	r3, #1
 80088f8:	e079      	b.n	80089ee <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 80088fa:	68fb      	ldr	r3, [r7, #12]
 80088fc:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8008900:	2b01      	cmp	r3, #1
 8008902:	d101      	bne.n	8008908 <HAL_UART_Transmit+0x38>
 8008904:	2302      	movs	r3, #2
 8008906:	e072      	b.n	80089ee <HAL_UART_Transmit+0x11e>
 8008908:	68fb      	ldr	r3, [r7, #12]
 800890a:	2201      	movs	r2, #1
 800890c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	2200      	movs	r2, #0
 8008914:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008916:	68fb      	ldr	r3, [r7, #12]
 8008918:	2221      	movs	r2, #33	; 0x21
 800891a:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 800891c:	f7fb fa62 	bl	8003de4 <HAL_GetTick>
 8008920:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8008922:	68fb      	ldr	r3, [r7, #12]
 8008924:	88fa      	ldrh	r2, [r7, #6]
 8008926:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800892a:	68fb      	ldr	r3, [r7, #12]
 800892c:	88fa      	ldrh	r2, [r7, #6]
 800892e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008932:	68fb      	ldr	r3, [r7, #12]
 8008934:	689b      	ldr	r3, [r3, #8]
 8008936:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800893a:	d108      	bne.n	800894e <HAL_UART_Transmit+0x7e>
 800893c:	68fb      	ldr	r3, [r7, #12]
 800893e:	691b      	ldr	r3, [r3, #16]
 8008940:	2b00      	cmp	r3, #0
 8008942:	d104      	bne.n	800894e <HAL_UART_Transmit+0x7e>
    {
      pdata8bits  = NULL;
 8008944:	2300      	movs	r3, #0
 8008946:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8008948:	68bb      	ldr	r3, [r7, #8]
 800894a:	61bb      	str	r3, [r7, #24]
 800894c:	e003      	b.n	8008956 <HAL_UART_Transmit+0x86>
    }
    else
    {
      pdata8bits  = pData;
 800894e:	68bb      	ldr	r3, [r7, #8]
 8008950:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008952:	2300      	movs	r3, #0
 8008954:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8008956:	e02d      	b.n	80089b4 <HAL_UART_Transmit+0xe4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008958:	683b      	ldr	r3, [r7, #0]
 800895a:	9300      	str	r3, [sp, #0]
 800895c:	697b      	ldr	r3, [r7, #20]
 800895e:	2200      	movs	r2, #0
 8008960:	2180      	movs	r1, #128	; 0x80
 8008962:	68f8      	ldr	r0, [r7, #12]
 8008964:	f000 ff81 	bl	800986a <UART_WaitOnFlagUntilTimeout>
 8008968:	4603      	mov	r3, r0
 800896a:	2b00      	cmp	r3, #0
 800896c:	d001      	beq.n	8008972 <HAL_UART_Transmit+0xa2>
      {
        return HAL_TIMEOUT;
 800896e:	2303      	movs	r3, #3
 8008970:	e03d      	b.n	80089ee <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 8008972:	69fb      	ldr	r3, [r7, #28]
 8008974:	2b00      	cmp	r3, #0
 8008976:	d10b      	bne.n	8008990 <HAL_UART_Transmit+0xc0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008978:	69bb      	ldr	r3, [r7, #24]
 800897a:	881a      	ldrh	r2, [r3, #0]
 800897c:	68fb      	ldr	r3, [r7, #12]
 800897e:	681b      	ldr	r3, [r3, #0]
 8008980:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008984:	b292      	uxth	r2, r2
 8008986:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8008988:	69bb      	ldr	r3, [r7, #24]
 800898a:	3302      	adds	r3, #2
 800898c:	61bb      	str	r3, [r7, #24]
 800898e:	e008      	b.n	80089a2 <HAL_UART_Transmit+0xd2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8008990:	69fb      	ldr	r3, [r7, #28]
 8008992:	781a      	ldrb	r2, [r3, #0]
 8008994:	68fb      	ldr	r3, [r7, #12]
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	b292      	uxth	r2, r2
 800899a:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800899c:	69fb      	ldr	r3, [r7, #28]
 800899e:	3301      	adds	r3, #1
 80089a0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80089a2:	68fb      	ldr	r3, [r7, #12]
 80089a4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80089a8:	b29b      	uxth	r3, r3
 80089aa:	3b01      	subs	r3, #1
 80089ac:	b29a      	uxth	r2, r3
 80089ae:	68fb      	ldr	r3, [r7, #12]
 80089b0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80089b4:	68fb      	ldr	r3, [r7, #12]
 80089b6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80089ba:	b29b      	uxth	r3, r3
 80089bc:	2b00      	cmp	r3, #0
 80089be:	d1cb      	bne.n	8008958 <HAL_UART_Transmit+0x88>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80089c0:	683b      	ldr	r3, [r7, #0]
 80089c2:	9300      	str	r3, [sp, #0]
 80089c4:	697b      	ldr	r3, [r7, #20]
 80089c6:	2200      	movs	r2, #0
 80089c8:	2140      	movs	r1, #64	; 0x40
 80089ca:	68f8      	ldr	r0, [r7, #12]
 80089cc:	f000 ff4d 	bl	800986a <UART_WaitOnFlagUntilTimeout>
 80089d0:	4603      	mov	r3, r0
 80089d2:	2b00      	cmp	r3, #0
 80089d4:	d001      	beq.n	80089da <HAL_UART_Transmit+0x10a>
    {
      return HAL_TIMEOUT;
 80089d6:	2303      	movs	r3, #3
 80089d8:	e009      	b.n	80089ee <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80089da:	68fb      	ldr	r3, [r7, #12]
 80089dc:	2220      	movs	r2, #32
 80089de:	675a      	str	r2, [r3, #116]	; 0x74

    __HAL_UNLOCK(huart);
 80089e0:	68fb      	ldr	r3, [r7, #12]
 80089e2:	2200      	movs	r2, #0
 80089e4:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    return HAL_OK;
 80089e8:	2300      	movs	r3, #0
 80089ea:	e000      	b.n	80089ee <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 80089ec:	2302      	movs	r3, #2
  }
}
 80089ee:	4618      	mov	r0, r3
 80089f0:	3720      	adds	r7, #32
 80089f2:	46bd      	mov	sp, r7
 80089f4:	bd80      	pop	{r7, pc}

080089f6 <HAL_UART_Receive>:
  * @param Size    Amount of data to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80089f6:	b580      	push	{r7, lr}
 80089f8:	b08a      	sub	sp, #40	; 0x28
 80089fa:	af02      	add	r7, sp, #8
 80089fc:	60f8      	str	r0, [r7, #12]
 80089fe:	60b9      	str	r1, [r7, #8]
 8008a00:	603b      	str	r3, [r7, #0]
 8008a02:	4613      	mov	r3, r2
 8008a04:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008a06:	68fb      	ldr	r3, [r7, #12]
 8008a08:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008a0a:	2b20      	cmp	r3, #32
 8008a0c:	f040 80bb 	bne.w	8008b86 <HAL_UART_Receive+0x190>
  {
    if ((pData == NULL) || (Size == 0U))
 8008a10:	68bb      	ldr	r3, [r7, #8]
 8008a12:	2b00      	cmp	r3, #0
 8008a14:	d002      	beq.n	8008a1c <HAL_UART_Receive+0x26>
 8008a16:	88fb      	ldrh	r3, [r7, #6]
 8008a18:	2b00      	cmp	r3, #0
 8008a1a:	d101      	bne.n	8008a20 <HAL_UART_Receive+0x2a>
    {
      return  HAL_ERROR;
 8008a1c:	2301      	movs	r3, #1
 8008a1e:	e0b3      	b.n	8008b88 <HAL_UART_Receive+0x192>
    }

    __HAL_LOCK(huart);
 8008a20:	68fb      	ldr	r3, [r7, #12]
 8008a22:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8008a26:	2b01      	cmp	r3, #1
 8008a28:	d101      	bne.n	8008a2e <HAL_UART_Receive+0x38>
 8008a2a:	2302      	movs	r3, #2
 8008a2c:	e0ac      	b.n	8008b88 <HAL_UART_Receive+0x192>
 8008a2e:	68fb      	ldr	r3, [r7, #12]
 8008a30:	2201      	movs	r2, #1
 8008a32:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008a36:	68fb      	ldr	r3, [r7, #12]
 8008a38:	2200      	movs	r2, #0
 8008a3a:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008a3c:	68fb      	ldr	r3, [r7, #12]
 8008a3e:	2222      	movs	r2, #34	; 0x22
 8008a40:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8008a42:	f7fb f9cf 	bl	8003de4 <HAL_GetTick>
 8008a46:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8008a48:	68fb      	ldr	r3, [r7, #12]
 8008a4a:	88fa      	ldrh	r2, [r7, #6]
 8008a4c:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 8008a50:	68fb      	ldr	r3, [r7, #12]
 8008a52:	88fa      	ldrh	r2, [r7, #6]
 8008a54:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8008a58:	68fb      	ldr	r3, [r7, #12]
 8008a5a:	689b      	ldr	r3, [r3, #8]
 8008a5c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008a60:	d10e      	bne.n	8008a80 <HAL_UART_Receive+0x8a>
 8008a62:	68fb      	ldr	r3, [r7, #12]
 8008a64:	691b      	ldr	r3, [r3, #16]
 8008a66:	2b00      	cmp	r3, #0
 8008a68:	d105      	bne.n	8008a76 <HAL_UART_Receive+0x80>
 8008a6a:	68fb      	ldr	r3, [r7, #12]
 8008a6c:	f240 12ff 	movw	r2, #511	; 0x1ff
 8008a70:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8008a74:	e02d      	b.n	8008ad2 <HAL_UART_Receive+0xdc>
 8008a76:	68fb      	ldr	r3, [r7, #12]
 8008a78:	22ff      	movs	r2, #255	; 0xff
 8008a7a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8008a7e:	e028      	b.n	8008ad2 <HAL_UART_Receive+0xdc>
 8008a80:	68fb      	ldr	r3, [r7, #12]
 8008a82:	689b      	ldr	r3, [r3, #8]
 8008a84:	2b00      	cmp	r3, #0
 8008a86:	d10d      	bne.n	8008aa4 <HAL_UART_Receive+0xae>
 8008a88:	68fb      	ldr	r3, [r7, #12]
 8008a8a:	691b      	ldr	r3, [r3, #16]
 8008a8c:	2b00      	cmp	r3, #0
 8008a8e:	d104      	bne.n	8008a9a <HAL_UART_Receive+0xa4>
 8008a90:	68fb      	ldr	r3, [r7, #12]
 8008a92:	22ff      	movs	r2, #255	; 0xff
 8008a94:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8008a98:	e01b      	b.n	8008ad2 <HAL_UART_Receive+0xdc>
 8008a9a:	68fb      	ldr	r3, [r7, #12]
 8008a9c:	227f      	movs	r2, #127	; 0x7f
 8008a9e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8008aa2:	e016      	b.n	8008ad2 <HAL_UART_Receive+0xdc>
 8008aa4:	68fb      	ldr	r3, [r7, #12]
 8008aa6:	689b      	ldr	r3, [r3, #8]
 8008aa8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008aac:	d10d      	bne.n	8008aca <HAL_UART_Receive+0xd4>
 8008aae:	68fb      	ldr	r3, [r7, #12]
 8008ab0:	691b      	ldr	r3, [r3, #16]
 8008ab2:	2b00      	cmp	r3, #0
 8008ab4:	d104      	bne.n	8008ac0 <HAL_UART_Receive+0xca>
 8008ab6:	68fb      	ldr	r3, [r7, #12]
 8008ab8:	227f      	movs	r2, #127	; 0x7f
 8008aba:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8008abe:	e008      	b.n	8008ad2 <HAL_UART_Receive+0xdc>
 8008ac0:	68fb      	ldr	r3, [r7, #12]
 8008ac2:	223f      	movs	r2, #63	; 0x3f
 8008ac4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8008ac8:	e003      	b.n	8008ad2 <HAL_UART_Receive+0xdc>
 8008aca:	68fb      	ldr	r3, [r7, #12]
 8008acc:	2200      	movs	r2, #0
 8008ace:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 8008ad2:	68fb      	ldr	r3, [r7, #12]
 8008ad4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8008ad8:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008ada:	68fb      	ldr	r3, [r7, #12]
 8008adc:	689b      	ldr	r3, [r3, #8]
 8008ade:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008ae2:	d108      	bne.n	8008af6 <HAL_UART_Receive+0x100>
 8008ae4:	68fb      	ldr	r3, [r7, #12]
 8008ae6:	691b      	ldr	r3, [r3, #16]
 8008ae8:	2b00      	cmp	r3, #0
 8008aea:	d104      	bne.n	8008af6 <HAL_UART_Receive+0x100>
    {
      pdata8bits  = NULL;
 8008aec:	2300      	movs	r3, #0
 8008aee:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8008af0:	68bb      	ldr	r3, [r7, #8]
 8008af2:	61bb      	str	r3, [r7, #24]
 8008af4:	e003      	b.n	8008afe <HAL_UART_Receive+0x108>
    }
    else
    {
      pdata8bits  = pData;
 8008af6:	68bb      	ldr	r3, [r7, #8]
 8008af8:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008afa:	2300      	movs	r3, #0
 8008afc:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8008afe:	e033      	b.n	8008b68 <HAL_UART_Receive+0x172>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8008b00:	683b      	ldr	r3, [r7, #0]
 8008b02:	9300      	str	r3, [sp, #0]
 8008b04:	697b      	ldr	r3, [r7, #20]
 8008b06:	2200      	movs	r2, #0
 8008b08:	2120      	movs	r1, #32
 8008b0a:	68f8      	ldr	r0, [r7, #12]
 8008b0c:	f000 fead 	bl	800986a <UART_WaitOnFlagUntilTimeout>
 8008b10:	4603      	mov	r3, r0
 8008b12:	2b00      	cmp	r3, #0
 8008b14:	d001      	beq.n	8008b1a <HAL_UART_Receive+0x124>
      {
        return HAL_TIMEOUT;
 8008b16:	2303      	movs	r3, #3
 8008b18:	e036      	b.n	8008b88 <HAL_UART_Receive+0x192>
      }
      if (pdata8bits == NULL)
 8008b1a:	69fb      	ldr	r3, [r7, #28]
 8008b1c:	2b00      	cmp	r3, #0
 8008b1e:	d10c      	bne.n	8008b3a <HAL_UART_Receive+0x144>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8008b20:	68fb      	ldr	r3, [r7, #12]
 8008b22:	681b      	ldr	r3, [r3, #0]
 8008b24:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8008b26:	b29a      	uxth	r2, r3
 8008b28:	8a7b      	ldrh	r3, [r7, #18]
 8008b2a:	4013      	ands	r3, r2
 8008b2c:	b29a      	uxth	r2, r3
 8008b2e:	69bb      	ldr	r3, [r7, #24]
 8008b30:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8008b32:	69bb      	ldr	r3, [r7, #24]
 8008b34:	3302      	adds	r3, #2
 8008b36:	61bb      	str	r3, [r7, #24]
 8008b38:	e00d      	b.n	8008b56 <HAL_UART_Receive+0x160>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8008b3a:	68fb      	ldr	r3, [r7, #12]
 8008b3c:	681b      	ldr	r3, [r3, #0]
 8008b3e:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8008b40:	b29b      	uxth	r3, r3
 8008b42:	b2da      	uxtb	r2, r3
 8008b44:	8a7b      	ldrh	r3, [r7, #18]
 8008b46:	b2db      	uxtb	r3, r3
 8008b48:	4013      	ands	r3, r2
 8008b4a:	b2da      	uxtb	r2, r3
 8008b4c:	69fb      	ldr	r3, [r7, #28]
 8008b4e:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8008b50:	69fb      	ldr	r3, [r7, #28]
 8008b52:	3301      	adds	r3, #1
 8008b54:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8008b56:	68fb      	ldr	r3, [r7, #12]
 8008b58:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008b5c:	b29b      	uxth	r3, r3
 8008b5e:	3b01      	subs	r3, #1
 8008b60:	b29a      	uxth	r2, r3
 8008b62:	68fb      	ldr	r3, [r7, #12]
 8008b64:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 8008b68:	68fb      	ldr	r3, [r7, #12]
 8008b6a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008b6e:	b29b      	uxth	r3, r3
 8008b70:	2b00      	cmp	r3, #0
 8008b72:	d1c5      	bne.n	8008b00 <HAL_UART_Receive+0x10a>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8008b74:	68fb      	ldr	r3, [r7, #12]
 8008b76:	2220      	movs	r2, #32
 8008b78:	679a      	str	r2, [r3, #120]	; 0x78

    __HAL_UNLOCK(huart);
 8008b7a:	68fb      	ldr	r3, [r7, #12]
 8008b7c:	2200      	movs	r2, #0
 8008b7e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    return HAL_OK;
 8008b82:	2300      	movs	r3, #0
 8008b84:	e000      	b.n	8008b88 <HAL_UART_Receive+0x192>
  }
  else
  {
    return HAL_BUSY;
 8008b86:	2302      	movs	r3, #2
  }
}
 8008b88:	4618      	mov	r0, r3
 8008b8a:	3720      	adds	r7, #32
 8008b8c:	46bd      	mov	sp, r7
 8008b8e:	bd80      	pop	{r7, pc}

08008b90 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer.
  * @param Size  Amount of data to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008b90:	b580      	push	{r7, lr}
 8008b92:	b084      	sub	sp, #16
 8008b94:	af00      	add	r7, sp, #0
 8008b96:	60f8      	str	r0, [r7, #12]
 8008b98:	60b9      	str	r1, [r7, #8]
 8008b9a:	4613      	mov	r3, r2
 8008b9c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008b9e:	68fb      	ldr	r3, [r7, #12]
 8008ba0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008ba2:	2b20      	cmp	r3, #32
 8008ba4:	d16c      	bne.n	8008c80 <HAL_UART_Receive_DMA+0xf0>
  {
    if ((pData == NULL) || (Size == 0U))
 8008ba6:	68bb      	ldr	r3, [r7, #8]
 8008ba8:	2b00      	cmp	r3, #0
 8008baa:	d002      	beq.n	8008bb2 <HAL_UART_Receive_DMA+0x22>
 8008bac:	88fb      	ldrh	r3, [r7, #6]
 8008bae:	2b00      	cmp	r3, #0
 8008bb0:	d101      	bne.n	8008bb6 <HAL_UART_Receive_DMA+0x26>
    {
      return HAL_ERROR;
 8008bb2:	2301      	movs	r3, #1
 8008bb4:	e065      	b.n	8008c82 <HAL_UART_Receive_DMA+0xf2>
    }

    __HAL_LOCK(huart);
 8008bb6:	68fb      	ldr	r3, [r7, #12]
 8008bb8:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8008bbc:	2b01      	cmp	r3, #1
 8008bbe:	d101      	bne.n	8008bc4 <HAL_UART_Receive_DMA+0x34>
 8008bc0:	2302      	movs	r3, #2
 8008bc2:	e05e      	b.n	8008c82 <HAL_UART_Receive_DMA+0xf2>
 8008bc4:	68fb      	ldr	r3, [r7, #12]
 8008bc6:	2201      	movs	r2, #1
 8008bc8:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->pRxBuffPtr = pData;
 8008bcc:	68fb      	ldr	r3, [r7, #12]
 8008bce:	68ba      	ldr	r2, [r7, #8]
 8008bd0:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferSize = Size;
 8008bd2:	68fb      	ldr	r3, [r7, #12]
 8008bd4:	88fa      	ldrh	r2, [r7, #6]
 8008bd6:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008bda:	68fb      	ldr	r3, [r7, #12]
 8008bdc:	2200      	movs	r2, #0
 8008bde:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008be0:	68fb      	ldr	r3, [r7, #12]
 8008be2:	2222      	movs	r2, #34	; 0x22
 8008be4:	679a      	str	r2, [r3, #120]	; 0x78

    if (huart->hdmarx != NULL)
 8008be6:	68fb      	ldr	r3, [r7, #12]
 8008be8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008bea:	2b00      	cmp	r3, #0
 8008bec:	d02a      	beq.n	8008c44 <HAL_UART_Receive_DMA+0xb4>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8008bee:	68fb      	ldr	r3, [r7, #12]
 8008bf0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008bf2:	4a26      	ldr	r2, [pc, #152]	; (8008c8c <HAL_UART_Receive_DMA+0xfc>)
 8008bf4:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8008bf6:	68fb      	ldr	r3, [r7, #12]
 8008bf8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008bfa:	4a25      	ldr	r2, [pc, #148]	; (8008c90 <HAL_UART_Receive_DMA+0x100>)
 8008bfc:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      huart->hdmarx->XferErrorCallback = UART_DMAError;
 8008bfe:	68fb      	ldr	r3, [r7, #12]
 8008c00:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008c02:	4a24      	ldr	r2, [pc, #144]	; (8008c94 <HAL_UART_Receive_DMA+0x104>)
 8008c04:	635a      	str	r2, [r3, #52]	; 0x34

      /* Set the DMA abort callback */
      huart->hdmarx->XferAbortCallback = NULL;
 8008c06:	68fb      	ldr	r3, [r7, #12]
 8008c08:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008c0a:	2200      	movs	r2, #0
 8008c0c:	639a      	str	r2, [r3, #56]	; 0x38

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8008c0e:	68fb      	ldr	r3, [r7, #12]
 8008c10:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
 8008c12:	68fb      	ldr	r3, [r7, #12]
 8008c14:	681b      	ldr	r3, [r3, #0]
 8008c16:	3324      	adds	r3, #36	; 0x24
 8008c18:	4619      	mov	r1, r3
 8008c1a:	68fb      	ldr	r3, [r7, #12]
 8008c1c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008c1e:	461a      	mov	r2, r3
 8008c20:	88fb      	ldrh	r3, [r7, #6]
 8008c22:	f7fc fc29 	bl	8005478 <HAL_DMA_Start_IT>
 8008c26:	4603      	mov	r3, r0
 8008c28:	2b00      	cmp	r3, #0
 8008c2a:	d00b      	beq.n	8008c44 <HAL_UART_Receive_DMA+0xb4>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8008c2c:	68fb      	ldr	r3, [r7, #12]
 8008c2e:	2210      	movs	r2, #16
 8008c30:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8008c32:	68fb      	ldr	r3, [r7, #12]
 8008c34:	2200      	movs	r2, #0
 8008c36:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8008c3a:	68fb      	ldr	r3, [r7, #12]
 8008c3c:	2220      	movs	r2, #32
 8008c3e:	675a      	str	r2, [r3, #116]	; 0x74

        return HAL_ERROR;
 8008c40:	2301      	movs	r3, #1
 8008c42:	e01e      	b.n	8008c82 <HAL_UART_Receive_DMA+0xf2>
      }
    }
    __HAL_UNLOCK(huart);
 8008c44:	68fb      	ldr	r3, [r7, #12]
 8008c46:	2200      	movs	r2, #0
 8008c48:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008c4c:	68fb      	ldr	r3, [r7, #12]
 8008c4e:	681b      	ldr	r3, [r3, #0]
 8008c50:	681a      	ldr	r2, [r3, #0]
 8008c52:	68fb      	ldr	r3, [r7, #12]
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008c5a:	601a      	str	r2, [r3, #0]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008c5c:	68fb      	ldr	r3, [r7, #12]
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	689a      	ldr	r2, [r3, #8]
 8008c62:	68fb      	ldr	r3, [r7, #12]
 8008c64:	681b      	ldr	r3, [r3, #0]
 8008c66:	f042 0201 	orr.w	r2, r2, #1
 8008c6a:	609a      	str	r2, [r3, #8]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008c6c:	68fb      	ldr	r3, [r7, #12]
 8008c6e:	681b      	ldr	r3, [r3, #0]
 8008c70:	689a      	ldr	r2, [r3, #8]
 8008c72:	68fb      	ldr	r3, [r7, #12]
 8008c74:	681b      	ldr	r3, [r3, #0]
 8008c76:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008c7a:	609a      	str	r2, [r3, #8]

    return HAL_OK;
 8008c7c:	2300      	movs	r3, #0
 8008c7e:	e000      	b.n	8008c82 <HAL_UART_Receive_DMA+0xf2>
  }
  else
  {
    return HAL_BUSY;
 8008c80:	2302      	movs	r3, #2
  }
}
 8008c82:	4618      	mov	r0, r3
 8008c84:	3710      	adds	r7, #16
 8008c86:	46bd      	mov	sp, r7
 8008c88:	bd80      	pop	{r7, pc}
 8008c8a:	bf00      	nop
 8008c8c:	08009965 	.word	0x08009965
 8008c90:	080099cd 	.word	0x080099cd
 8008c94:	080099e9 	.word	0x080099e9

08008c98 <HAL_UART_DMAStop>:
  * @brief Stop the DMA Transfer.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 8008c98:	b580      	push	{r7, lr}
 8008c9a:	b084      	sub	sp, #16
 8008c9c:	af00      	add	r7, sp, #0
 8008c9e:	6078      	str	r0, [r7, #4]
     HAL_UART_TxHalfCpltCallback / HAL_UART_RxHalfCpltCallback:
     indeed, when HAL_DMA_Abort() API is called, the DMA TX/RX Transfer or Half Transfer complete
     interrupt is generated if the DMA transfer interruption occurs at the middle or at the end of
     the stream and the corresponding call back is executed. */

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008ca4:	60fb      	str	r3, [r7, #12]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008caa:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	681b      	ldr	r3, [r3, #0]
 8008cb0:	689b      	ldr	r3, [r3, #8]
 8008cb2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008cb6:	2b80      	cmp	r3, #128	; 0x80
 8008cb8:	d126      	bne.n	8008d08 <HAL_UART_DMAStop+0x70>
 8008cba:	68fb      	ldr	r3, [r7, #12]
 8008cbc:	2b21      	cmp	r3, #33	; 0x21
 8008cbe:	d123      	bne.n	8008d08 <HAL_UART_DMAStop+0x70>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	681b      	ldr	r3, [r3, #0]
 8008cc4:	689a      	ldr	r2, [r3, #8]
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	681b      	ldr	r3, [r3, #0]
 8008cca:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008cce:	609a      	str	r2, [r3, #8]

    /* Abort the UART DMA Tx channel */
    if (huart->hdmatx != NULL)
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008cd4:	2b00      	cmp	r3, #0
 8008cd6:	d014      	beq.n	8008d02 <HAL_UART_DMAStop+0x6a>
    {
      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008cdc:	4618      	mov	r0, r3
 8008cde:	f7fc fc2b 	bl	8005538 <HAL_DMA_Abort>
 8008ce2:	4603      	mov	r3, r0
 8008ce4:	2b00      	cmp	r3, #0
 8008ce6:	d00c      	beq.n	8008d02 <HAL_UART_DMAStop+0x6a>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008cec:	4618      	mov	r0, r3
 8008cee:	f7fc fd51 	bl	8005794 <HAL_DMA_GetError>
 8008cf2:	4603      	mov	r3, r0
 8008cf4:	2b20      	cmp	r3, #32
 8008cf6:	d104      	bne.n	8008d02 <HAL_UART_DMAStop+0x6a>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	2210      	movs	r2, #16
 8008cfc:	67da      	str	r2, [r3, #124]	; 0x7c

          return HAL_TIMEOUT;
 8008cfe:	2303      	movs	r3, #3
 8008d00:	e031      	b.n	8008d66 <HAL_UART_DMAStop+0xce>
        }
      }
    }

    UART_EndTxTransfer(huart);
 8008d02:	6878      	ldr	r0, [r7, #4]
 8008d04:	f000 fdf9 	bl	80098fa <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	681b      	ldr	r3, [r3, #0]
 8008d0c:	689b      	ldr	r3, [r3, #8]
 8008d0e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008d12:	2b40      	cmp	r3, #64	; 0x40
 8008d14:	d126      	bne.n	8008d64 <HAL_UART_DMAStop+0xcc>
 8008d16:	68bb      	ldr	r3, [r7, #8]
 8008d18:	2b22      	cmp	r3, #34	; 0x22
 8008d1a:	d123      	bne.n	8008d64 <HAL_UART_DMAStop+0xcc>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	681b      	ldr	r3, [r3, #0]
 8008d20:	689a      	ldr	r2, [r3, #8]
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	681b      	ldr	r3, [r3, #0]
 8008d26:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008d2a:	609a      	str	r2, [r3, #8]

    /* Abort the UART DMA Rx channel */
    if (huart->hdmarx != NULL)
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008d30:	2b00      	cmp	r3, #0
 8008d32:	d014      	beq.n	8008d5e <HAL_UART_DMAStop+0xc6>
    {
      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008d38:	4618      	mov	r0, r3
 8008d3a:	f7fc fbfd 	bl	8005538 <HAL_DMA_Abort>
 8008d3e:	4603      	mov	r3, r0
 8008d40:	2b00      	cmp	r3, #0
 8008d42:	d00c      	beq.n	8008d5e <HAL_UART_DMAStop+0xc6>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008d48:	4618      	mov	r0, r3
 8008d4a:	f7fc fd23 	bl	8005794 <HAL_DMA_GetError>
 8008d4e:	4603      	mov	r3, r0
 8008d50:	2b20      	cmp	r3, #32
 8008d52:	d104      	bne.n	8008d5e <HAL_UART_DMAStop+0xc6>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	2210      	movs	r2, #16
 8008d58:	67da      	str	r2, [r3, #124]	; 0x7c

          return HAL_TIMEOUT;
 8008d5a:	2303      	movs	r3, #3
 8008d5c:	e003      	b.n	8008d66 <HAL_UART_DMAStop+0xce>
        }
      }
    }

    UART_EndRxTransfer(huart);
 8008d5e:	6878      	ldr	r0, [r7, #4]
 8008d60:	f000 fde0 	bl	8009924 <UART_EndRxTransfer>
  }

  return HAL_OK;
 8008d64:	2300      	movs	r3, #0
}
 8008d66:	4618      	mov	r0, r3
 8008d68:	3710      	adds	r7, #16
 8008d6a:	46bd      	mov	sp, r7
 8008d6c:	bd80      	pop	{r7, pc}
	...

08008d70 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008d70:	b580      	push	{r7, lr}
 8008d72:	b088      	sub	sp, #32
 8008d74:	af00      	add	r7, sp, #0
 8008d76:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	681b      	ldr	r3, [r3, #0]
 8008d7c:	69db      	ldr	r3, [r3, #28]
 8008d7e:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	681b      	ldr	r3, [r3, #0]
 8008d84:	681b      	ldr	r3, [r3, #0]
 8008d86:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	681b      	ldr	r3, [r3, #0]
 8008d8c:	689b      	ldr	r3, [r3, #8]
 8008d8e:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE));
 8008d90:	69fb      	ldr	r3, [r7, #28]
 8008d92:	f003 030f 	and.w	r3, r3, #15
 8008d96:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 8008d98:	693b      	ldr	r3, [r7, #16]
 8008d9a:	2b00      	cmp	r3, #0
 8008d9c:	d113      	bne.n	8008dc6 <HAL_UART_IRQHandler+0x56>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8008d9e:	69fb      	ldr	r3, [r7, #28]
 8008da0:	f003 0320 	and.w	r3, r3, #32
 8008da4:	2b00      	cmp	r3, #0
 8008da6:	d00e      	beq.n	8008dc6 <HAL_UART_IRQHandler+0x56>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8008da8:	69bb      	ldr	r3, [r7, #24]
 8008daa:	f003 0320 	and.w	r3, r3, #32
 8008dae:	2b00      	cmp	r3, #0
 8008db0:	d009      	beq.n	8008dc6 <HAL_UART_IRQHandler+0x56>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008db6:	2b00      	cmp	r3, #0
 8008db8:	f000 80ff 	beq.w	8008fba <HAL_UART_IRQHandler+0x24a>
      {
        huart->RxISR(huart);
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008dc0:	6878      	ldr	r0, [r7, #4]
 8008dc2:	4798      	blx	r3
      }
      return;
 8008dc4:	e0f9      	b.n	8008fba <HAL_UART_IRQHandler+0x24a>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8008dc6:	693b      	ldr	r3, [r7, #16]
 8008dc8:	2b00      	cmp	r3, #0
 8008dca:	f000 80c1 	beq.w	8008f50 <HAL_UART_IRQHandler+0x1e0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8008dce:	697b      	ldr	r3, [r7, #20]
 8008dd0:	f003 0301 	and.w	r3, r3, #1
 8008dd4:	2b00      	cmp	r3, #0
 8008dd6:	d105      	bne.n	8008de4 <HAL_UART_IRQHandler+0x74>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != 0U)))
 8008dd8:	69bb      	ldr	r3, [r7, #24]
 8008dda:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8008dde:	2b00      	cmp	r3, #0
 8008de0:	f000 80b6 	beq.w	8008f50 <HAL_UART_IRQHandler+0x1e0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008de4:	69fb      	ldr	r3, [r7, #28]
 8008de6:	f003 0301 	and.w	r3, r3, #1
 8008dea:	2b00      	cmp	r3, #0
 8008dec:	d00e      	beq.n	8008e0c <HAL_UART_IRQHandler+0x9c>
 8008dee:	69bb      	ldr	r3, [r7, #24]
 8008df0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008df4:	2b00      	cmp	r3, #0
 8008df6:	d009      	beq.n	8008e0c <HAL_UART_IRQHandler+0x9c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	681b      	ldr	r3, [r3, #0]
 8008dfc:	2201      	movs	r2, #1
 8008dfe:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008e04:	f043 0201 	orr.w	r2, r3, #1
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008e0c:	69fb      	ldr	r3, [r7, #28]
 8008e0e:	f003 0302 	and.w	r3, r3, #2
 8008e12:	2b00      	cmp	r3, #0
 8008e14:	d00e      	beq.n	8008e34 <HAL_UART_IRQHandler+0xc4>
 8008e16:	697b      	ldr	r3, [r7, #20]
 8008e18:	f003 0301 	and.w	r3, r3, #1
 8008e1c:	2b00      	cmp	r3, #0
 8008e1e:	d009      	beq.n	8008e34 <HAL_UART_IRQHandler+0xc4>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	681b      	ldr	r3, [r3, #0]
 8008e24:	2202      	movs	r2, #2
 8008e26:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008e2c:	f043 0204 	orr.w	r2, r3, #4
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008e34:	69fb      	ldr	r3, [r7, #28]
 8008e36:	f003 0304 	and.w	r3, r3, #4
 8008e3a:	2b00      	cmp	r3, #0
 8008e3c:	d00e      	beq.n	8008e5c <HAL_UART_IRQHandler+0xec>
 8008e3e:	697b      	ldr	r3, [r7, #20]
 8008e40:	f003 0301 	and.w	r3, r3, #1
 8008e44:	2b00      	cmp	r3, #0
 8008e46:	d009      	beq.n	8008e5c <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	681b      	ldr	r3, [r3, #0]
 8008e4c:	2204      	movs	r2, #4
 8008e4e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008e54:	f043 0202 	orr.w	r2, r3, #2
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	67da      	str	r2, [r3, #124]	; 0x7c
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8008e5c:	69fb      	ldr	r3, [r7, #28]
 8008e5e:	f003 0308 	and.w	r3, r3, #8
 8008e62:	2b00      	cmp	r3, #0
 8008e64:	d013      	beq.n	8008e8e <HAL_UART_IRQHandler+0x11e>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8008e66:	69bb      	ldr	r3, [r7, #24]
 8008e68:	f003 0320 	and.w	r3, r3, #32
 8008e6c:	2b00      	cmp	r3, #0
 8008e6e:	d104      	bne.n	8008e7a <HAL_UART_IRQHandler+0x10a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8008e70:	697b      	ldr	r3, [r7, #20]
 8008e72:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8008e76:	2b00      	cmp	r3, #0
 8008e78:	d009      	beq.n	8008e8e <HAL_UART_IRQHandler+0x11e>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	681b      	ldr	r3, [r3, #0]
 8008e7e:	2208      	movs	r2, #8
 8008e80:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008e86:	f043 0208 	orr.w	r2, r3, #8
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008e92:	2b00      	cmp	r3, #0
 8008e94:	f000 8093 	beq.w	8008fbe <HAL_UART_IRQHandler+0x24e>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8008e98:	69fb      	ldr	r3, [r7, #28]
 8008e9a:	f003 0320 	and.w	r3, r3, #32
 8008e9e:	2b00      	cmp	r3, #0
 8008ea0:	d00c      	beq.n	8008ebc <HAL_UART_IRQHandler+0x14c>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8008ea2:	69bb      	ldr	r3, [r7, #24]
 8008ea4:	f003 0320 	and.w	r3, r3, #32
 8008ea8:	2b00      	cmp	r3, #0
 8008eaa:	d007      	beq.n	8008ebc <HAL_UART_IRQHandler+0x14c>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008eb0:	2b00      	cmp	r3, #0
 8008eb2:	d003      	beq.n	8008ebc <HAL_UART_IRQHandler+0x14c>
        {
          huart->RxISR(huart);
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008eb8:	6878      	ldr	r0, [r7, #4]
 8008eba:	4798      	blx	r3
        }
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      errorcode = huart->ErrorCode;
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008ec0:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	681b      	ldr	r3, [r3, #0]
 8008ec6:	689b      	ldr	r3, [r3, #8]
 8008ec8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008ecc:	2b40      	cmp	r3, #64	; 0x40
 8008ece:	d004      	beq.n	8008eda <HAL_UART_IRQHandler+0x16a>
          ((errorcode & HAL_UART_ERROR_ORE) != 0U))
 8008ed0:	68fb      	ldr	r3, [r7, #12]
 8008ed2:	f003 0308 	and.w	r3, r3, #8
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008ed6:	2b00      	cmp	r3, #0
 8008ed8:	d031      	beq.n	8008f3e <HAL_UART_IRQHandler+0x1ce>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008eda:	6878      	ldr	r0, [r7, #4]
 8008edc:	f000 fd22 	bl	8009924 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	681b      	ldr	r3, [r3, #0]
 8008ee4:	689b      	ldr	r3, [r3, #8]
 8008ee6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008eea:	2b40      	cmp	r3, #64	; 0x40
 8008eec:	d123      	bne.n	8008f36 <HAL_UART_IRQHandler+0x1c6>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	681b      	ldr	r3, [r3, #0]
 8008ef2:	689a      	ldr	r2, [r3, #8]
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	681b      	ldr	r3, [r3, #0]
 8008ef8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008efc:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008f02:	2b00      	cmp	r3, #0
 8008f04:	d013      	beq.n	8008f2e <HAL_UART_IRQHandler+0x1be>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008f0a:	4a30      	ldr	r2, [pc, #192]	; (8008fcc <HAL_UART_IRQHandler+0x25c>)
 8008f0c:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008f12:	4618      	mov	r0, r3
 8008f14:	f7fc fb4e 	bl	80055b4 <HAL_DMA_Abort_IT>
 8008f18:	4603      	mov	r3, r0
 8008f1a:	2b00      	cmp	r3, #0
 8008f1c:	d016      	beq.n	8008f4c <HAL_UART_IRQHandler+0x1dc>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008f22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f24:	687a      	ldr	r2, [r7, #4]
 8008f26:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8008f28:	4610      	mov	r0, r2
 8008f2a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008f2c:	e00e      	b.n	8008f4c <HAL_UART_IRQHandler+0x1dc>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008f2e:	6878      	ldr	r0, [r7, #4]
 8008f30:	f000 f862 	bl	8008ff8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008f34:	e00a      	b.n	8008f4c <HAL_UART_IRQHandler+0x1dc>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008f36:	6878      	ldr	r0, [r7, #4]
 8008f38:	f000 f85e 	bl	8008ff8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008f3c:	e006      	b.n	8008f4c <HAL_UART_IRQHandler+0x1dc>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008f3e:	6878      	ldr	r0, [r7, #4]
 8008f40:	f000 f85a 	bl	8008ff8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	2200      	movs	r2, #0
 8008f48:	67da      	str	r2, [r3, #124]	; 0x7c
      }
    }
    return;
 8008f4a:	e038      	b.n	8008fbe <HAL_UART_IRQHandler+0x24e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008f4c:	bf00      	nop
    return;
 8008f4e:	e036      	b.n	8008fbe <HAL_UART_IRQHandler+0x24e>

  } /* End if some error occurs */

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8008f50:	69fb      	ldr	r3, [r7, #28]
 8008f52:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008f56:	2b00      	cmp	r3, #0
 8008f58:	d00d      	beq.n	8008f76 <HAL_UART_IRQHandler+0x206>
 8008f5a:	697b      	ldr	r3, [r7, #20]
 8008f5c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008f60:	2b00      	cmp	r3, #0
 8008f62:	d008      	beq.n	8008f76 <HAL_UART_IRQHandler+0x206>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	681b      	ldr	r3, [r3, #0]
 8008f68:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8008f6c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8008f6e:	6878      	ldr	r0, [r7, #4]
 8008f70:	f000 fda5 	bl	8009abe <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008f74:	e026      	b.n	8008fc4 <HAL_UART_IRQHandler+0x254>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8008f76:	69fb      	ldr	r3, [r7, #28]
 8008f78:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008f7c:	2b00      	cmp	r3, #0
 8008f7e:	d00d      	beq.n	8008f9c <HAL_UART_IRQHandler+0x22c>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8008f80:	69bb      	ldr	r3, [r7, #24]
 8008f82:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008f86:	2b00      	cmp	r3, #0
 8008f88:	d008      	beq.n	8008f9c <HAL_UART_IRQHandler+0x22c>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008f8e:	2b00      	cmp	r3, #0
 8008f90:	d017      	beq.n	8008fc2 <HAL_UART_IRQHandler+0x252>
    {
      huart->TxISR(huart);
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008f96:	6878      	ldr	r0, [r7, #4]
 8008f98:	4798      	blx	r3
    }
    return;
 8008f9a:	e012      	b.n	8008fc2 <HAL_UART_IRQHandler+0x252>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8008f9c:	69fb      	ldr	r3, [r7, #28]
 8008f9e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008fa2:	2b00      	cmp	r3, #0
 8008fa4:	d00e      	beq.n	8008fc4 <HAL_UART_IRQHandler+0x254>
 8008fa6:	69bb      	ldr	r3, [r7, #24]
 8008fa8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008fac:	2b00      	cmp	r3, #0
 8008fae:	d009      	beq.n	8008fc4 <HAL_UART_IRQHandler+0x254>
  {
    UART_EndTransmit_IT(huart);
 8008fb0:	6878      	ldr	r0, [r7, #4]
 8008fb2:	f000 fd6b 	bl	8009a8c <UART_EndTransmit_IT>
    return;
 8008fb6:	bf00      	nop
 8008fb8:	e004      	b.n	8008fc4 <HAL_UART_IRQHandler+0x254>
      return;
 8008fba:	bf00      	nop
 8008fbc:	e002      	b.n	8008fc4 <HAL_UART_IRQHandler+0x254>
    return;
 8008fbe:	bf00      	nop
 8008fc0:	e000      	b.n	8008fc4 <HAL_UART_IRQHandler+0x254>
    return;
 8008fc2:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8008fc4:	3720      	adds	r7, #32
 8008fc6:	46bd      	mov	sp, r7
 8008fc8:	bd80      	pop	{r7, pc}
 8008fca:	bf00      	nop
 8008fcc:	08009a61 	.word	0x08009a61

08008fd0 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008fd0:	b480      	push	{r7}
 8008fd2:	b083      	sub	sp, #12
 8008fd4:	af00      	add	r7, sp, #0
 8008fd6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8008fd8:	bf00      	nop
 8008fda:	370c      	adds	r7, #12
 8008fdc:	46bd      	mov	sp, r7
 8008fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fe2:	4770      	bx	lr

08008fe4 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008fe4:	b480      	push	{r7}
 8008fe6:	b083      	sub	sp, #12
 8008fe8:	af00      	add	r7, sp, #0
 8008fea:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8008fec:	bf00      	nop
 8008fee:	370c      	adds	r7, #12
 8008ff0:	46bd      	mov	sp, r7
 8008ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ff6:	4770      	bx	lr

08008ff8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008ff8:	b480      	push	{r7}
 8008ffa:	b083      	sub	sp, #12
 8008ffc:	af00      	add	r7, sp, #0
 8008ffe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8009000:	bf00      	nop
 8009002:	370c      	adds	r7, #12
 8009004:	46bd      	mov	sp, r7
 8009006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800900a:	4770      	bx	lr

0800900c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800900c:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 8009010:	b088      	sub	sp, #32
 8009012:	af00      	add	r7, sp, #0
 8009014:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8009016:	2300      	movs	r3, #0
 8009018:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef ret               = HAL_OK;
 800901a:	2300      	movs	r3, #0
 800901c:	74fb      	strb	r3, [r7, #19]
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;
 800901e:	2300      	movs	r3, #0
 8009020:	60fb      	str	r3, [r7, #12]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	689a      	ldr	r2, [r3, #8]
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	691b      	ldr	r3, [r3, #16]
 800902a:	431a      	orrs	r2, r3
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	695b      	ldr	r3, [r3, #20]
 8009030:	431a      	orrs	r2, r3
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	69db      	ldr	r3, [r3, #28]
 8009036:	4313      	orrs	r3, r2
 8009038:	61fb      	str	r3, [r7, #28]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	681b      	ldr	r3, [r3, #0]
 800903e:	681a      	ldr	r2, [r3, #0]
 8009040:	4bac      	ldr	r3, [pc, #688]	; (80092f4 <UART_SetConfig+0x2e8>)
 8009042:	4013      	ands	r3, r2
 8009044:	687a      	ldr	r2, [r7, #4]
 8009046:	6812      	ldr	r2, [r2, #0]
 8009048:	69f9      	ldr	r1, [r7, #28]
 800904a:	430b      	orrs	r3, r1
 800904c:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	681b      	ldr	r3, [r3, #0]
 8009052:	685b      	ldr	r3, [r3, #4]
 8009054:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	68da      	ldr	r2, [r3, #12]
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	681b      	ldr	r3, [r3, #0]
 8009060:	430a      	orrs	r2, r1
 8009062:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	699b      	ldr	r3, [r3, #24]
 8009068:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	681b      	ldr	r3, [r3, #0]
 800906e:	4aa2      	ldr	r2, [pc, #648]	; (80092f8 <UART_SetConfig+0x2ec>)
 8009070:	4293      	cmp	r3, r2
 8009072:	d004      	beq.n	800907e <UART_SetConfig+0x72>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	6a1b      	ldr	r3, [r3, #32]
 8009078:	69fa      	ldr	r2, [r7, #28]
 800907a:	4313      	orrs	r3, r2
 800907c:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	681b      	ldr	r3, [r3, #0]
 8009082:	689b      	ldr	r3, [r3, #8]
 8009084:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	681b      	ldr	r3, [r3, #0]
 800908c:	69fa      	ldr	r2, [r7, #28]
 800908e:	430a      	orrs	r2, r1
 8009090:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	681b      	ldr	r3, [r3, #0]
 8009096:	4a99      	ldr	r2, [pc, #612]	; (80092fc <UART_SetConfig+0x2f0>)
 8009098:	4293      	cmp	r3, r2
 800909a:	d121      	bne.n	80090e0 <UART_SetConfig+0xd4>
 800909c:	4b98      	ldr	r3, [pc, #608]	; (8009300 <UART_SetConfig+0x2f4>)
 800909e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80090a2:	f003 0303 	and.w	r3, r3, #3
 80090a6:	2b03      	cmp	r3, #3
 80090a8:	d816      	bhi.n	80090d8 <UART_SetConfig+0xcc>
 80090aa:	a201      	add	r2, pc, #4	; (adr r2, 80090b0 <UART_SetConfig+0xa4>)
 80090ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80090b0:	080090c1 	.word	0x080090c1
 80090b4:	080090cd 	.word	0x080090cd
 80090b8:	080090c7 	.word	0x080090c7
 80090bc:	080090d3 	.word	0x080090d3
 80090c0:	2301      	movs	r3, #1
 80090c2:	76fb      	strb	r3, [r7, #27]
 80090c4:	e0e8      	b.n	8009298 <UART_SetConfig+0x28c>
 80090c6:	2302      	movs	r3, #2
 80090c8:	76fb      	strb	r3, [r7, #27]
 80090ca:	e0e5      	b.n	8009298 <UART_SetConfig+0x28c>
 80090cc:	2304      	movs	r3, #4
 80090ce:	76fb      	strb	r3, [r7, #27]
 80090d0:	e0e2      	b.n	8009298 <UART_SetConfig+0x28c>
 80090d2:	2308      	movs	r3, #8
 80090d4:	76fb      	strb	r3, [r7, #27]
 80090d6:	e0df      	b.n	8009298 <UART_SetConfig+0x28c>
 80090d8:	2310      	movs	r3, #16
 80090da:	76fb      	strb	r3, [r7, #27]
 80090dc:	bf00      	nop
 80090de:	e0db      	b.n	8009298 <UART_SetConfig+0x28c>
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	681b      	ldr	r3, [r3, #0]
 80090e4:	4a87      	ldr	r2, [pc, #540]	; (8009304 <UART_SetConfig+0x2f8>)
 80090e6:	4293      	cmp	r3, r2
 80090e8:	d134      	bne.n	8009154 <UART_SetConfig+0x148>
 80090ea:	4b85      	ldr	r3, [pc, #532]	; (8009300 <UART_SetConfig+0x2f4>)
 80090ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80090f0:	f003 030c 	and.w	r3, r3, #12
 80090f4:	2b0c      	cmp	r3, #12
 80090f6:	d829      	bhi.n	800914c <UART_SetConfig+0x140>
 80090f8:	a201      	add	r2, pc, #4	; (adr r2, 8009100 <UART_SetConfig+0xf4>)
 80090fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80090fe:	bf00      	nop
 8009100:	08009135 	.word	0x08009135
 8009104:	0800914d 	.word	0x0800914d
 8009108:	0800914d 	.word	0x0800914d
 800910c:	0800914d 	.word	0x0800914d
 8009110:	08009141 	.word	0x08009141
 8009114:	0800914d 	.word	0x0800914d
 8009118:	0800914d 	.word	0x0800914d
 800911c:	0800914d 	.word	0x0800914d
 8009120:	0800913b 	.word	0x0800913b
 8009124:	0800914d 	.word	0x0800914d
 8009128:	0800914d 	.word	0x0800914d
 800912c:	0800914d 	.word	0x0800914d
 8009130:	08009147 	.word	0x08009147
 8009134:	2300      	movs	r3, #0
 8009136:	76fb      	strb	r3, [r7, #27]
 8009138:	e0ae      	b.n	8009298 <UART_SetConfig+0x28c>
 800913a:	2302      	movs	r3, #2
 800913c:	76fb      	strb	r3, [r7, #27]
 800913e:	e0ab      	b.n	8009298 <UART_SetConfig+0x28c>
 8009140:	2304      	movs	r3, #4
 8009142:	76fb      	strb	r3, [r7, #27]
 8009144:	e0a8      	b.n	8009298 <UART_SetConfig+0x28c>
 8009146:	2308      	movs	r3, #8
 8009148:	76fb      	strb	r3, [r7, #27]
 800914a:	e0a5      	b.n	8009298 <UART_SetConfig+0x28c>
 800914c:	2310      	movs	r3, #16
 800914e:	76fb      	strb	r3, [r7, #27]
 8009150:	bf00      	nop
 8009152:	e0a1      	b.n	8009298 <UART_SetConfig+0x28c>
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	681b      	ldr	r3, [r3, #0]
 8009158:	4a6b      	ldr	r2, [pc, #428]	; (8009308 <UART_SetConfig+0x2fc>)
 800915a:	4293      	cmp	r3, r2
 800915c:	d120      	bne.n	80091a0 <UART_SetConfig+0x194>
 800915e:	4b68      	ldr	r3, [pc, #416]	; (8009300 <UART_SetConfig+0x2f4>)
 8009160:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009164:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8009168:	2b10      	cmp	r3, #16
 800916a:	d00f      	beq.n	800918c <UART_SetConfig+0x180>
 800916c:	2b10      	cmp	r3, #16
 800916e:	d802      	bhi.n	8009176 <UART_SetConfig+0x16a>
 8009170:	2b00      	cmp	r3, #0
 8009172:	d005      	beq.n	8009180 <UART_SetConfig+0x174>
 8009174:	e010      	b.n	8009198 <UART_SetConfig+0x18c>
 8009176:	2b20      	cmp	r3, #32
 8009178:	d005      	beq.n	8009186 <UART_SetConfig+0x17a>
 800917a:	2b30      	cmp	r3, #48	; 0x30
 800917c:	d009      	beq.n	8009192 <UART_SetConfig+0x186>
 800917e:	e00b      	b.n	8009198 <UART_SetConfig+0x18c>
 8009180:	2300      	movs	r3, #0
 8009182:	76fb      	strb	r3, [r7, #27]
 8009184:	e088      	b.n	8009298 <UART_SetConfig+0x28c>
 8009186:	2302      	movs	r3, #2
 8009188:	76fb      	strb	r3, [r7, #27]
 800918a:	e085      	b.n	8009298 <UART_SetConfig+0x28c>
 800918c:	2304      	movs	r3, #4
 800918e:	76fb      	strb	r3, [r7, #27]
 8009190:	e082      	b.n	8009298 <UART_SetConfig+0x28c>
 8009192:	2308      	movs	r3, #8
 8009194:	76fb      	strb	r3, [r7, #27]
 8009196:	e07f      	b.n	8009298 <UART_SetConfig+0x28c>
 8009198:	2310      	movs	r3, #16
 800919a:	76fb      	strb	r3, [r7, #27]
 800919c:	bf00      	nop
 800919e:	e07b      	b.n	8009298 <UART_SetConfig+0x28c>
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	681b      	ldr	r3, [r3, #0]
 80091a4:	4a59      	ldr	r2, [pc, #356]	; (800930c <UART_SetConfig+0x300>)
 80091a6:	4293      	cmp	r3, r2
 80091a8:	d120      	bne.n	80091ec <UART_SetConfig+0x1e0>
 80091aa:	4b55      	ldr	r3, [pc, #340]	; (8009300 <UART_SetConfig+0x2f4>)
 80091ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80091b0:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80091b4:	2b40      	cmp	r3, #64	; 0x40
 80091b6:	d00f      	beq.n	80091d8 <UART_SetConfig+0x1cc>
 80091b8:	2b40      	cmp	r3, #64	; 0x40
 80091ba:	d802      	bhi.n	80091c2 <UART_SetConfig+0x1b6>
 80091bc:	2b00      	cmp	r3, #0
 80091be:	d005      	beq.n	80091cc <UART_SetConfig+0x1c0>
 80091c0:	e010      	b.n	80091e4 <UART_SetConfig+0x1d8>
 80091c2:	2b80      	cmp	r3, #128	; 0x80
 80091c4:	d005      	beq.n	80091d2 <UART_SetConfig+0x1c6>
 80091c6:	2bc0      	cmp	r3, #192	; 0xc0
 80091c8:	d009      	beq.n	80091de <UART_SetConfig+0x1d2>
 80091ca:	e00b      	b.n	80091e4 <UART_SetConfig+0x1d8>
 80091cc:	2300      	movs	r3, #0
 80091ce:	76fb      	strb	r3, [r7, #27]
 80091d0:	e062      	b.n	8009298 <UART_SetConfig+0x28c>
 80091d2:	2302      	movs	r3, #2
 80091d4:	76fb      	strb	r3, [r7, #27]
 80091d6:	e05f      	b.n	8009298 <UART_SetConfig+0x28c>
 80091d8:	2304      	movs	r3, #4
 80091da:	76fb      	strb	r3, [r7, #27]
 80091dc:	e05c      	b.n	8009298 <UART_SetConfig+0x28c>
 80091de:	2308      	movs	r3, #8
 80091e0:	76fb      	strb	r3, [r7, #27]
 80091e2:	e059      	b.n	8009298 <UART_SetConfig+0x28c>
 80091e4:	2310      	movs	r3, #16
 80091e6:	76fb      	strb	r3, [r7, #27]
 80091e8:	bf00      	nop
 80091ea:	e055      	b.n	8009298 <UART_SetConfig+0x28c>
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	681b      	ldr	r3, [r3, #0]
 80091f0:	4a47      	ldr	r2, [pc, #284]	; (8009310 <UART_SetConfig+0x304>)
 80091f2:	4293      	cmp	r3, r2
 80091f4:	d124      	bne.n	8009240 <UART_SetConfig+0x234>
 80091f6:	4b42      	ldr	r3, [pc, #264]	; (8009300 <UART_SetConfig+0x2f4>)
 80091f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80091fc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009200:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009204:	d012      	beq.n	800922c <UART_SetConfig+0x220>
 8009206:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800920a:	d802      	bhi.n	8009212 <UART_SetConfig+0x206>
 800920c:	2b00      	cmp	r3, #0
 800920e:	d007      	beq.n	8009220 <UART_SetConfig+0x214>
 8009210:	e012      	b.n	8009238 <UART_SetConfig+0x22c>
 8009212:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009216:	d006      	beq.n	8009226 <UART_SetConfig+0x21a>
 8009218:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800921c:	d009      	beq.n	8009232 <UART_SetConfig+0x226>
 800921e:	e00b      	b.n	8009238 <UART_SetConfig+0x22c>
 8009220:	2300      	movs	r3, #0
 8009222:	76fb      	strb	r3, [r7, #27]
 8009224:	e038      	b.n	8009298 <UART_SetConfig+0x28c>
 8009226:	2302      	movs	r3, #2
 8009228:	76fb      	strb	r3, [r7, #27]
 800922a:	e035      	b.n	8009298 <UART_SetConfig+0x28c>
 800922c:	2304      	movs	r3, #4
 800922e:	76fb      	strb	r3, [r7, #27]
 8009230:	e032      	b.n	8009298 <UART_SetConfig+0x28c>
 8009232:	2308      	movs	r3, #8
 8009234:	76fb      	strb	r3, [r7, #27]
 8009236:	e02f      	b.n	8009298 <UART_SetConfig+0x28c>
 8009238:	2310      	movs	r3, #16
 800923a:	76fb      	strb	r3, [r7, #27]
 800923c:	bf00      	nop
 800923e:	e02b      	b.n	8009298 <UART_SetConfig+0x28c>
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	681b      	ldr	r3, [r3, #0]
 8009244:	4a2c      	ldr	r2, [pc, #176]	; (80092f8 <UART_SetConfig+0x2ec>)
 8009246:	4293      	cmp	r3, r2
 8009248:	d124      	bne.n	8009294 <UART_SetConfig+0x288>
 800924a:	4b2d      	ldr	r3, [pc, #180]	; (8009300 <UART_SetConfig+0x2f4>)
 800924c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009250:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8009254:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009258:	d012      	beq.n	8009280 <UART_SetConfig+0x274>
 800925a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800925e:	d802      	bhi.n	8009266 <UART_SetConfig+0x25a>
 8009260:	2b00      	cmp	r3, #0
 8009262:	d007      	beq.n	8009274 <UART_SetConfig+0x268>
 8009264:	e012      	b.n	800928c <UART_SetConfig+0x280>
 8009266:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800926a:	d006      	beq.n	800927a <UART_SetConfig+0x26e>
 800926c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8009270:	d009      	beq.n	8009286 <UART_SetConfig+0x27a>
 8009272:	e00b      	b.n	800928c <UART_SetConfig+0x280>
 8009274:	2300      	movs	r3, #0
 8009276:	76fb      	strb	r3, [r7, #27]
 8009278:	e00e      	b.n	8009298 <UART_SetConfig+0x28c>
 800927a:	2302      	movs	r3, #2
 800927c:	76fb      	strb	r3, [r7, #27]
 800927e:	e00b      	b.n	8009298 <UART_SetConfig+0x28c>
 8009280:	2304      	movs	r3, #4
 8009282:	76fb      	strb	r3, [r7, #27]
 8009284:	e008      	b.n	8009298 <UART_SetConfig+0x28c>
 8009286:	2308      	movs	r3, #8
 8009288:	76fb      	strb	r3, [r7, #27]
 800928a:	e005      	b.n	8009298 <UART_SetConfig+0x28c>
 800928c:	2310      	movs	r3, #16
 800928e:	76fb      	strb	r3, [r7, #27]
 8009290:	bf00      	nop
 8009292:	e001      	b.n	8009298 <UART_SetConfig+0x28c>
 8009294:	2310      	movs	r3, #16
 8009296:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	681b      	ldr	r3, [r3, #0]
 800929c:	4a16      	ldr	r2, [pc, #88]	; (80092f8 <UART_SetConfig+0x2ec>)
 800929e:	4293      	cmp	r3, r2
 80092a0:	f040 80fa 	bne.w	8009498 <UART_SetConfig+0x48c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80092a4:	7efb      	ldrb	r3, [r7, #27]
 80092a6:	2b08      	cmp	r3, #8
 80092a8:	d836      	bhi.n	8009318 <UART_SetConfig+0x30c>
 80092aa:	a201      	add	r2, pc, #4	; (adr r2, 80092b0 <UART_SetConfig+0x2a4>)
 80092ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80092b0:	080092d5 	.word	0x080092d5
 80092b4:	08009319 	.word	0x08009319
 80092b8:	080092dd 	.word	0x080092dd
 80092bc:	08009319 	.word	0x08009319
 80092c0:	080092e3 	.word	0x080092e3
 80092c4:	08009319 	.word	0x08009319
 80092c8:	08009319 	.word	0x08009319
 80092cc:	08009319 	.word	0x08009319
 80092d0:	080092eb 	.word	0x080092eb
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetPCLK1Freq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 80092d4:	f7fd fc7c 	bl	8006bd0 <HAL_RCC_GetPCLK1Freq>
 80092d8:	60f8      	str	r0, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 80092da:	e020      	b.n	800931e <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)HSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 80092dc:	4b0d      	ldr	r3, [pc, #52]	; (8009314 <UART_SetConfig+0x308>)
 80092de:	60fb      	str	r3, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 80092e0:	e01d      	b.n	800931e <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetSysClockFreq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 80092e2:	f7fd fbdf 	bl	8006aa4 <HAL_RCC_GetSysClockFreq>
 80092e6:	60f8      	str	r0, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 80092e8:	e019      	b.n	800931e <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)LSE_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 80092ea:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80092ee:	60fb      	str	r3, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 80092f0:	e015      	b.n	800931e <UART_SetConfig+0x312>
 80092f2:	bf00      	nop
 80092f4:	efff69f3 	.word	0xefff69f3
 80092f8:	40008000 	.word	0x40008000
 80092fc:	40013800 	.word	0x40013800
 8009300:	40021000 	.word	0x40021000
 8009304:	40004400 	.word	0x40004400
 8009308:	40004800 	.word	0x40004800
 800930c:	40004c00 	.word	0x40004c00
 8009310:	40005000 	.word	0x40005000
 8009314:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8009318:	2301      	movs	r3, #1
 800931a:	74fb      	strb	r3, [r7, #19]
        break;
 800931c:	bf00      	nop
    }

    /* if proper clock source reported */
    if (lpuart_ker_ck_pres != 0U)
 800931e:	68fb      	ldr	r3, [r7, #12]
 8009320:	2b00      	cmp	r3, #0
 8009322:	f000 81ac 	beq.w	800967e <UART_SetConfig+0x672>
    {
      /* ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	685a      	ldr	r2, [r3, #4]
 800932a:	4613      	mov	r3, r2
 800932c:	005b      	lsls	r3, r3, #1
 800932e:	4413      	add	r3, r2
 8009330:	68fa      	ldr	r2, [r7, #12]
 8009332:	429a      	cmp	r2, r3
 8009334:	d305      	bcc.n	8009342 <UART_SetConfig+0x336>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	685b      	ldr	r3, [r3, #4]
 800933a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800933c:	68fa      	ldr	r2, [r7, #12]
 800933e:	429a      	cmp	r2, r3
 8009340:	d902      	bls.n	8009348 <UART_SetConfig+0x33c>
      {
        ret = HAL_ERROR;
 8009342:	2301      	movs	r3, #1
 8009344:	74fb      	strb	r3, [r7, #19]
 8009346:	e19a      	b.n	800967e <UART_SetConfig+0x672>
      }
      else
      {
        switch (clocksource)
 8009348:	7efb      	ldrb	r3, [r7, #27]
 800934a:	2b08      	cmp	r3, #8
 800934c:	f200 8091 	bhi.w	8009472 <UART_SetConfig+0x466>
 8009350:	a201      	add	r2, pc, #4	; (adr r2, 8009358 <UART_SetConfig+0x34c>)
 8009352:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009356:	bf00      	nop
 8009358:	0800937d 	.word	0x0800937d
 800935c:	08009473 	.word	0x08009473
 8009360:	080093c9 	.word	0x080093c9
 8009364:	08009473 	.word	0x08009473
 8009368:	080093fd 	.word	0x080093fd
 800936c:	08009473 	.word	0x08009473
 8009370:	08009473 	.word	0x08009473
 8009374:	08009473 	.word	0x08009473
 8009378:	08009449 	.word	0x08009449
        {
          case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 800937c:	f7fd fc28 	bl	8006bd0 <HAL_RCC_GetPCLK1Freq>
 8009380:	4603      	mov	r3, r0
 8009382:	4619      	mov	r1, r3
 8009384:	f04f 0200 	mov.w	r2, #0
 8009388:	f04f 0300 	mov.w	r3, #0
 800938c:	f04f 0400 	mov.w	r4, #0
 8009390:	0214      	lsls	r4, r2, #8
 8009392:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 8009396:	020b      	lsls	r3, r1, #8
 8009398:	687a      	ldr	r2, [r7, #4]
 800939a:	6852      	ldr	r2, [r2, #4]
 800939c:	0852      	lsrs	r2, r2, #1
 800939e:	4611      	mov	r1, r2
 80093a0:	f04f 0200 	mov.w	r2, #0
 80093a4:	eb13 0b01 	adds.w	fp, r3, r1
 80093a8:	eb44 0c02 	adc.w	ip, r4, r2
 80093ac:	4658      	mov	r0, fp
 80093ae:	4661      	mov	r1, ip
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	685b      	ldr	r3, [r3, #4]
 80093b4:	f04f 0400 	mov.w	r4, #0
 80093b8:	461a      	mov	r2, r3
 80093ba:	4623      	mov	r3, r4
 80093bc:	f7f7 fbec 	bl	8000b98 <__aeabi_uldivmod>
 80093c0:	4603      	mov	r3, r0
 80093c2:	460c      	mov	r4, r1
 80093c4:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 80093c6:	e057      	b.n	8009478 <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate));
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	685b      	ldr	r3, [r3, #4]
 80093cc:	085b      	lsrs	r3, r3, #1
 80093ce:	f04f 0400 	mov.w	r4, #0
 80093d2:	49b1      	ldr	r1, [pc, #708]	; (8009698 <UART_SetConfig+0x68c>)
 80093d4:	f04f 0200 	mov.w	r2, #0
 80093d8:	eb13 0b01 	adds.w	fp, r3, r1
 80093dc:	eb44 0c02 	adc.w	ip, r4, r2
 80093e0:	4658      	mov	r0, fp
 80093e2:	4661      	mov	r1, ip
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	685b      	ldr	r3, [r3, #4]
 80093e8:	f04f 0400 	mov.w	r4, #0
 80093ec:	461a      	mov	r2, r3
 80093ee:	4623      	mov	r3, r4
 80093f0:	f7f7 fbd2 	bl	8000b98 <__aeabi_uldivmod>
 80093f4:	4603      	mov	r3, r0
 80093f6:	460c      	mov	r4, r1
 80093f8:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 80093fa:	e03d      	b.n	8009478 <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80093fc:	f7fd fb52 	bl	8006aa4 <HAL_RCC_GetSysClockFreq>
 8009400:	4603      	mov	r3, r0
 8009402:	4619      	mov	r1, r3
 8009404:	f04f 0200 	mov.w	r2, #0
 8009408:	f04f 0300 	mov.w	r3, #0
 800940c:	f04f 0400 	mov.w	r4, #0
 8009410:	0214      	lsls	r4, r2, #8
 8009412:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 8009416:	020b      	lsls	r3, r1, #8
 8009418:	687a      	ldr	r2, [r7, #4]
 800941a:	6852      	ldr	r2, [r2, #4]
 800941c:	0852      	lsrs	r2, r2, #1
 800941e:	4611      	mov	r1, r2
 8009420:	f04f 0200 	mov.w	r2, #0
 8009424:	eb13 0b01 	adds.w	fp, r3, r1
 8009428:	eb44 0c02 	adc.w	ip, r4, r2
 800942c:	4658      	mov	r0, fp
 800942e:	4661      	mov	r1, ip
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	685b      	ldr	r3, [r3, #4]
 8009434:	f04f 0400 	mov.w	r4, #0
 8009438:	461a      	mov	r2, r3
 800943a:	4623      	mov	r3, r4
 800943c:	f7f7 fbac 	bl	8000b98 <__aeabi_uldivmod>
 8009440:	4603      	mov	r3, r0
 8009442:	460c      	mov	r4, r1
 8009444:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 8009446:	e017      	b.n	8009478 <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	685b      	ldr	r3, [r3, #4]
 800944c:	085b      	lsrs	r3, r3, #1
 800944e:	f04f 0400 	mov.w	r4, #0
 8009452:	f513 0000 	adds.w	r0, r3, #8388608	; 0x800000
 8009456:	f144 0100 	adc.w	r1, r4, #0
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	685b      	ldr	r3, [r3, #4]
 800945e:	f04f 0400 	mov.w	r4, #0
 8009462:	461a      	mov	r2, r3
 8009464:	4623      	mov	r3, r4
 8009466:	f7f7 fb97 	bl	8000b98 <__aeabi_uldivmod>
 800946a:	4603      	mov	r3, r0
 800946c:	460c      	mov	r4, r1
 800946e:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 8009470:	e002      	b.n	8009478 <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_UNDEFINED:
          default:
            ret = HAL_ERROR;
 8009472:	2301      	movs	r3, #1
 8009474:	74fb      	strb	r3, [r7, #19]
            break;
 8009476:	bf00      	nop
        }

        /* It is forbidden to write values lower than 0x300 in the LPUART_BRR register */
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8009478:	697b      	ldr	r3, [r7, #20]
 800947a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800947e:	d308      	bcc.n	8009492 <UART_SetConfig+0x486>
 8009480:	697b      	ldr	r3, [r7, #20]
 8009482:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009486:	d204      	bcs.n	8009492 <UART_SetConfig+0x486>
        {
          huart->Instance->BRR = usartdiv;
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	681b      	ldr	r3, [r3, #0]
 800948c:	697a      	ldr	r2, [r7, #20]
 800948e:	60da      	str	r2, [r3, #12]
 8009490:	e0f5      	b.n	800967e <UART_SetConfig+0x672>
        }
        else
        {
          ret = HAL_ERROR;
 8009492:	2301      	movs	r3, #1
 8009494:	74fb      	strb	r3, [r7, #19]
 8009496:	e0f2      	b.n	800967e <UART_SetConfig+0x672>
        }
      } /*   if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (lpuart_ker_ck_pres != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	69db      	ldr	r3, [r3, #28]
 800949c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80094a0:	d17f      	bne.n	80095a2 <UART_SetConfig+0x596>
  {
    switch (clocksource)
 80094a2:	7efb      	ldrb	r3, [r7, #27]
 80094a4:	2b08      	cmp	r3, #8
 80094a6:	d85c      	bhi.n	8009562 <UART_SetConfig+0x556>
 80094a8:	a201      	add	r2, pc, #4	; (adr r2, 80094b0 <UART_SetConfig+0x4a4>)
 80094aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80094ae:	bf00      	nop
 80094b0:	080094d5 	.word	0x080094d5
 80094b4:	080094f3 	.word	0x080094f3
 80094b8:	08009511 	.word	0x08009511
 80094bc:	08009563 	.word	0x08009563
 80094c0:	0800952d 	.word	0x0800952d
 80094c4:	08009563 	.word	0x08009563
 80094c8:	08009563 	.word	0x08009563
 80094cc:	08009563 	.word	0x08009563
 80094d0:	0800954b 	.word	0x0800954b
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 80094d4:	f7fd fb7c 	bl	8006bd0 <HAL_RCC_GetPCLK1Freq>
 80094d8:	4603      	mov	r3, r0
 80094da:	005a      	lsls	r2, r3, #1
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	685b      	ldr	r3, [r3, #4]
 80094e0:	085b      	lsrs	r3, r3, #1
 80094e2:	441a      	add	r2, r3
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	685b      	ldr	r3, [r3, #4]
 80094e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80094ec:	b29b      	uxth	r3, r3
 80094ee:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 80094f0:	e03a      	b.n	8009568 <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_PCLK2:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 80094f2:	f7fd fb83 	bl	8006bfc <HAL_RCC_GetPCLK2Freq>
 80094f6:	4603      	mov	r3, r0
 80094f8:	005a      	lsls	r2, r3, #1
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	685b      	ldr	r3, [r3, #4]
 80094fe:	085b      	lsrs	r3, r3, #1
 8009500:	441a      	add	r2, r3
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	685b      	ldr	r3, [r3, #4]
 8009506:	fbb2 f3f3 	udiv	r3, r2, r3
 800950a:	b29b      	uxth	r3, r3
 800950c:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 800950e:	e02b      	b.n	8009568 <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	685b      	ldr	r3, [r3, #4]
 8009514:	085b      	lsrs	r3, r3, #1
 8009516:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 800951a:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
 800951e:	687a      	ldr	r2, [r7, #4]
 8009520:	6852      	ldr	r2, [r2, #4]
 8009522:	fbb3 f3f2 	udiv	r3, r3, r2
 8009526:	b29b      	uxth	r3, r3
 8009528:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 800952a:	e01d      	b.n	8009568 <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800952c:	f7fd faba 	bl	8006aa4 <HAL_RCC_GetSysClockFreq>
 8009530:	4603      	mov	r3, r0
 8009532:	005a      	lsls	r2, r3, #1
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	685b      	ldr	r3, [r3, #4]
 8009538:	085b      	lsrs	r3, r3, #1
 800953a:	441a      	add	r2, r3
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	685b      	ldr	r3, [r3, #4]
 8009540:	fbb2 f3f3 	udiv	r3, r2, r3
 8009544:	b29b      	uxth	r3, r3
 8009546:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8009548:	e00e      	b.n	8009568 <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	685b      	ldr	r3, [r3, #4]
 800954e:	085b      	lsrs	r3, r3, #1
 8009550:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	685b      	ldr	r3, [r3, #4]
 8009558:	fbb2 f3f3 	udiv	r3, r2, r3
 800955c:	b29b      	uxth	r3, r3
 800955e:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8009560:	e002      	b.n	8009568 <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8009562:	2301      	movs	r3, #1
 8009564:	74fb      	strb	r3, [r7, #19]
        break;
 8009566:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009568:	697b      	ldr	r3, [r7, #20]
 800956a:	2b0f      	cmp	r3, #15
 800956c:	d916      	bls.n	800959c <UART_SetConfig+0x590>
 800956e:	697b      	ldr	r3, [r7, #20]
 8009570:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009574:	d212      	bcs.n	800959c <UART_SetConfig+0x590>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009576:	697b      	ldr	r3, [r7, #20]
 8009578:	b29b      	uxth	r3, r3
 800957a:	f023 030f 	bic.w	r3, r3, #15
 800957e:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009580:	697b      	ldr	r3, [r7, #20]
 8009582:	085b      	lsrs	r3, r3, #1
 8009584:	b29b      	uxth	r3, r3
 8009586:	f003 0307 	and.w	r3, r3, #7
 800958a:	b29a      	uxth	r2, r3
 800958c:	897b      	ldrh	r3, [r7, #10]
 800958e:	4313      	orrs	r3, r2
 8009590:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	681b      	ldr	r3, [r3, #0]
 8009596:	897a      	ldrh	r2, [r7, #10]
 8009598:	60da      	str	r2, [r3, #12]
 800959a:	e070      	b.n	800967e <UART_SetConfig+0x672>
    }
    else
    {
      ret = HAL_ERROR;
 800959c:	2301      	movs	r3, #1
 800959e:	74fb      	strb	r3, [r7, #19]
 80095a0:	e06d      	b.n	800967e <UART_SetConfig+0x672>
    }
  }
  else
  {
    switch (clocksource)
 80095a2:	7efb      	ldrb	r3, [r7, #27]
 80095a4:	2b08      	cmp	r3, #8
 80095a6:	d859      	bhi.n	800965c <UART_SetConfig+0x650>
 80095a8:	a201      	add	r2, pc, #4	; (adr r2, 80095b0 <UART_SetConfig+0x5a4>)
 80095aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80095ae:	bf00      	nop
 80095b0:	080095d5 	.word	0x080095d5
 80095b4:	080095f1 	.word	0x080095f1
 80095b8:	0800960d 	.word	0x0800960d
 80095bc:	0800965d 	.word	0x0800965d
 80095c0:	08009629 	.word	0x08009629
 80095c4:	0800965d 	.word	0x0800965d
 80095c8:	0800965d 	.word	0x0800965d
 80095cc:	0800965d 	.word	0x0800965d
 80095d0:	08009645 	.word	0x08009645
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 80095d4:	f7fd fafc 	bl	8006bd0 <HAL_RCC_GetPCLK1Freq>
 80095d8:	4602      	mov	r2, r0
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	685b      	ldr	r3, [r3, #4]
 80095de:	085b      	lsrs	r3, r3, #1
 80095e0:	441a      	add	r2, r3
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	685b      	ldr	r3, [r3, #4]
 80095e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80095ea:	b29b      	uxth	r3, r3
 80095ec:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 80095ee:	e038      	b.n	8009662 <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_PCLK2:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 80095f0:	f7fd fb04 	bl	8006bfc <HAL_RCC_GetPCLK2Freq>
 80095f4:	4602      	mov	r2, r0
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	685b      	ldr	r3, [r3, #4]
 80095fa:	085b      	lsrs	r3, r3, #1
 80095fc:	441a      	add	r2, r3
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	685b      	ldr	r3, [r3, #4]
 8009602:	fbb2 f3f3 	udiv	r3, r2, r3
 8009606:	b29b      	uxth	r3, r3
 8009608:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 800960a:	e02a      	b.n	8009662 <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	685b      	ldr	r3, [r3, #4]
 8009610:	085b      	lsrs	r3, r3, #1
 8009612:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 8009616:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 800961a:	687a      	ldr	r2, [r7, #4]
 800961c:	6852      	ldr	r2, [r2, #4]
 800961e:	fbb3 f3f2 	udiv	r3, r3, r2
 8009622:	b29b      	uxth	r3, r3
 8009624:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8009626:	e01c      	b.n	8009662 <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8009628:	f7fd fa3c 	bl	8006aa4 <HAL_RCC_GetSysClockFreq>
 800962c:	4602      	mov	r2, r0
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	685b      	ldr	r3, [r3, #4]
 8009632:	085b      	lsrs	r3, r3, #1
 8009634:	441a      	add	r2, r3
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	685b      	ldr	r3, [r3, #4]
 800963a:	fbb2 f3f3 	udiv	r3, r2, r3
 800963e:	b29b      	uxth	r3, r3
 8009640:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8009642:	e00e      	b.n	8009662 <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	685b      	ldr	r3, [r3, #4]
 8009648:	085b      	lsrs	r3, r3, #1
 800964a:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	685b      	ldr	r3, [r3, #4]
 8009652:	fbb2 f3f3 	udiv	r3, r2, r3
 8009656:	b29b      	uxth	r3, r3
 8009658:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 800965a:	e002      	b.n	8009662 <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 800965c:	2301      	movs	r3, #1
 800965e:	74fb      	strb	r3, [r7, #19]
        break;
 8009660:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009662:	697b      	ldr	r3, [r7, #20]
 8009664:	2b0f      	cmp	r3, #15
 8009666:	d908      	bls.n	800967a <UART_SetConfig+0x66e>
 8009668:	697b      	ldr	r3, [r7, #20]
 800966a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800966e:	d204      	bcs.n	800967a <UART_SetConfig+0x66e>
    {
      huart->Instance->BRR = usartdiv;
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	681b      	ldr	r3, [r3, #0]
 8009674:	697a      	ldr	r2, [r7, #20]
 8009676:	60da      	str	r2, [r3, #12]
 8009678:	e001      	b.n	800967e <UART_SetConfig+0x672>
    }
    else
    {
      ret = HAL_ERROR;
 800967a:	2301      	movs	r3, #1
 800967c:	74fb      	strb	r3, [r7, #19]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	2200      	movs	r2, #0
 8009682:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	2200      	movs	r2, #0
 8009688:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 800968a:	7cfb      	ldrb	r3, [r7, #19]
}
 800968c:	4618      	mov	r0, r3
 800968e:	3720      	adds	r7, #32
 8009690:	46bd      	mov	sp, r7
 8009692:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 8009696:	bf00      	nop
 8009698:	f4240000 	.word	0xf4240000

0800969c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800969c:	b480      	push	{r7}
 800969e:	b083      	sub	sp, #12
 80096a0:	af00      	add	r7, sp, #0
 80096a2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80096a8:	f003 0301 	and.w	r3, r3, #1
 80096ac:	2b00      	cmp	r3, #0
 80096ae:	d00a      	beq.n	80096c6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	681b      	ldr	r3, [r3, #0]
 80096b4:	685b      	ldr	r3, [r3, #4]
 80096b6:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	681b      	ldr	r3, [r3, #0]
 80096c2:	430a      	orrs	r2, r1
 80096c4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80096c6:	687b      	ldr	r3, [r7, #4]
 80096c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80096ca:	f003 0302 	and.w	r3, r3, #2
 80096ce:	2b00      	cmp	r3, #0
 80096d0:	d00a      	beq.n	80096e8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	681b      	ldr	r3, [r3, #0]
 80096d6:	685b      	ldr	r3, [r3, #4]
 80096d8:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	681b      	ldr	r3, [r3, #0]
 80096e4:	430a      	orrs	r2, r1
 80096e6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80096ec:	f003 0304 	and.w	r3, r3, #4
 80096f0:	2b00      	cmp	r3, #0
 80096f2:	d00a      	beq.n	800970a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	681b      	ldr	r3, [r3, #0]
 80096f8:	685b      	ldr	r3, [r3, #4]
 80096fa:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	681b      	ldr	r3, [r3, #0]
 8009706:	430a      	orrs	r2, r1
 8009708:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800970e:	f003 0308 	and.w	r3, r3, #8
 8009712:	2b00      	cmp	r3, #0
 8009714:	d00a      	beq.n	800972c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	681b      	ldr	r3, [r3, #0]
 800971a:	685b      	ldr	r3, [r3, #4]
 800971c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	681b      	ldr	r3, [r3, #0]
 8009728:	430a      	orrs	r2, r1
 800972a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009730:	f003 0310 	and.w	r3, r3, #16
 8009734:	2b00      	cmp	r3, #0
 8009736:	d00a      	beq.n	800974e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	681b      	ldr	r3, [r3, #0]
 800973c:	689b      	ldr	r3, [r3, #8]
 800973e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	681b      	ldr	r3, [r3, #0]
 800974a:	430a      	orrs	r2, r1
 800974c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009752:	f003 0320 	and.w	r3, r3, #32
 8009756:	2b00      	cmp	r3, #0
 8009758:	d00a      	beq.n	8009770 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	681b      	ldr	r3, [r3, #0]
 800975e:	689b      	ldr	r3, [r3, #8]
 8009760:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	681b      	ldr	r3, [r3, #0]
 800976c:	430a      	orrs	r2, r1
 800976e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009774:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009778:	2b00      	cmp	r3, #0
 800977a:	d01a      	beq.n	80097b2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	681b      	ldr	r3, [r3, #0]
 8009780:	685b      	ldr	r3, [r3, #4]
 8009782:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	681b      	ldr	r3, [r3, #0]
 800978e:	430a      	orrs	r2, r1
 8009790:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009796:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800979a:	d10a      	bne.n	80097b2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	681b      	ldr	r3, [r3, #0]
 80097a0:	685b      	ldr	r3, [r3, #4]
 80097a2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	681b      	ldr	r3, [r3, #0]
 80097ae:	430a      	orrs	r2, r1
 80097b0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80097b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80097ba:	2b00      	cmp	r3, #0
 80097bc:	d00a      	beq.n	80097d4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	681b      	ldr	r3, [r3, #0]
 80097c2:	685b      	ldr	r3, [r3, #4]
 80097c4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	681b      	ldr	r3, [r3, #0]
 80097d0:	430a      	orrs	r2, r1
 80097d2:	605a      	str	r2, [r3, #4]
  }
}
 80097d4:	bf00      	nop
 80097d6:	370c      	adds	r7, #12
 80097d8:	46bd      	mov	sp, r7
 80097da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097de:	4770      	bx	lr

080097e0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80097e0:	b580      	push	{r7, lr}
 80097e2:	b086      	sub	sp, #24
 80097e4:	af02      	add	r7, sp, #8
 80097e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	2200      	movs	r2, #0
 80097ec:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 80097ee:	f7fa faf9 	bl	8003de4 <HAL_GetTick>
 80097f2:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	681b      	ldr	r3, [r3, #0]
 80097f8:	681b      	ldr	r3, [r3, #0]
 80097fa:	f003 0308 	and.w	r3, r3, #8
 80097fe:	2b08      	cmp	r3, #8
 8009800:	d10e      	bne.n	8009820 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009802:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8009806:	9300      	str	r3, [sp, #0]
 8009808:	68fb      	ldr	r3, [r7, #12]
 800980a:	2200      	movs	r2, #0
 800980c:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8009810:	6878      	ldr	r0, [r7, #4]
 8009812:	f000 f82a 	bl	800986a <UART_WaitOnFlagUntilTimeout>
 8009816:	4603      	mov	r3, r0
 8009818:	2b00      	cmp	r3, #0
 800981a:	d001      	beq.n	8009820 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800981c:	2303      	movs	r3, #3
 800981e:	e020      	b.n	8009862 <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	681b      	ldr	r3, [r3, #0]
 8009824:	681b      	ldr	r3, [r3, #0]
 8009826:	f003 0304 	and.w	r3, r3, #4
 800982a:	2b04      	cmp	r3, #4
 800982c:	d10e      	bne.n	800984c <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800982e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8009832:	9300      	str	r3, [sp, #0]
 8009834:	68fb      	ldr	r3, [r7, #12]
 8009836:	2200      	movs	r2, #0
 8009838:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800983c:	6878      	ldr	r0, [r7, #4]
 800983e:	f000 f814 	bl	800986a <UART_WaitOnFlagUntilTimeout>
 8009842:	4603      	mov	r3, r0
 8009844:	2b00      	cmp	r3, #0
 8009846:	d001      	beq.n	800984c <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009848:	2303      	movs	r3, #3
 800984a:	e00a      	b.n	8009862 <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	2220      	movs	r2, #32
 8009850:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	2220      	movs	r2, #32
 8009856:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	2200      	movs	r2, #0
 800985c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8009860:	2300      	movs	r3, #0
}
 8009862:	4618      	mov	r0, r3
 8009864:	3710      	adds	r7, #16
 8009866:	46bd      	mov	sp, r7
 8009868:	bd80      	pop	{r7, pc}

0800986a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800986a:	b580      	push	{r7, lr}
 800986c:	b084      	sub	sp, #16
 800986e:	af00      	add	r7, sp, #0
 8009870:	60f8      	str	r0, [r7, #12]
 8009872:	60b9      	str	r1, [r7, #8]
 8009874:	603b      	str	r3, [r7, #0]
 8009876:	4613      	mov	r3, r2
 8009878:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800987a:	e02a      	b.n	80098d2 <UART_WaitOnFlagUntilTimeout+0x68>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800987c:	69bb      	ldr	r3, [r7, #24]
 800987e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009882:	d026      	beq.n	80098d2 <UART_WaitOnFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009884:	f7fa faae 	bl	8003de4 <HAL_GetTick>
 8009888:	4602      	mov	r2, r0
 800988a:	683b      	ldr	r3, [r7, #0]
 800988c:	1ad3      	subs	r3, r2, r3
 800988e:	69ba      	ldr	r2, [r7, #24]
 8009890:	429a      	cmp	r2, r3
 8009892:	d302      	bcc.n	800989a <UART_WaitOnFlagUntilTimeout+0x30>
 8009894:	69bb      	ldr	r3, [r7, #24]
 8009896:	2b00      	cmp	r3, #0
 8009898:	d11b      	bne.n	80098d2 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800989a:	68fb      	ldr	r3, [r7, #12]
 800989c:	681b      	ldr	r3, [r3, #0]
 800989e:	681a      	ldr	r2, [r3, #0]
 80098a0:	68fb      	ldr	r3, [r7, #12]
 80098a2:	681b      	ldr	r3, [r3, #0]
 80098a4:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80098a8:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80098aa:	68fb      	ldr	r3, [r7, #12]
 80098ac:	681b      	ldr	r3, [r3, #0]
 80098ae:	689a      	ldr	r2, [r3, #8]
 80098b0:	68fb      	ldr	r3, [r7, #12]
 80098b2:	681b      	ldr	r3, [r3, #0]
 80098b4:	f022 0201 	bic.w	r2, r2, #1
 80098b8:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 80098ba:	68fb      	ldr	r3, [r7, #12]
 80098bc:	2220      	movs	r2, #32
 80098be:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 80098c0:	68fb      	ldr	r3, [r7, #12]
 80098c2:	2220      	movs	r2, #32
 80098c4:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 80098c6:	68fb      	ldr	r3, [r7, #12]
 80098c8:	2200      	movs	r2, #0
 80098ca:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 80098ce:	2303      	movs	r3, #3
 80098d0:	e00f      	b.n	80098f2 <UART_WaitOnFlagUntilTimeout+0x88>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80098d2:	68fb      	ldr	r3, [r7, #12]
 80098d4:	681b      	ldr	r3, [r3, #0]
 80098d6:	69da      	ldr	r2, [r3, #28]
 80098d8:	68bb      	ldr	r3, [r7, #8]
 80098da:	4013      	ands	r3, r2
 80098dc:	68ba      	ldr	r2, [r7, #8]
 80098de:	429a      	cmp	r2, r3
 80098e0:	bf0c      	ite	eq
 80098e2:	2301      	moveq	r3, #1
 80098e4:	2300      	movne	r3, #0
 80098e6:	b2db      	uxtb	r3, r3
 80098e8:	461a      	mov	r2, r3
 80098ea:	79fb      	ldrb	r3, [r7, #7]
 80098ec:	429a      	cmp	r2, r3
 80098ee:	d0c5      	beq.n	800987c <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80098f0:	2300      	movs	r3, #0
}
 80098f2:	4618      	mov	r0, r3
 80098f4:	3710      	adds	r7, #16
 80098f6:	46bd      	mov	sp, r7
 80098f8:	bd80      	pop	{r7, pc}

080098fa <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80098fa:	b480      	push	{r7}
 80098fc:	b083      	sub	sp, #12
 80098fe:	af00      	add	r7, sp, #0
 8009900:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
#else
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	681b      	ldr	r3, [r3, #0]
 8009906:	681a      	ldr	r2, [r3, #0]
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	681b      	ldr	r3, [r3, #0]
 800990c:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8009910:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	2220      	movs	r2, #32
 8009916:	675a      	str	r2, [r3, #116]	; 0x74
}
 8009918:	bf00      	nop
 800991a:	370c      	adds	r7, #12
 800991c:	46bd      	mov	sp, r7
 800991e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009922:	4770      	bx	lr

08009924 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009924:	b480      	push	{r7}
 8009926:	b083      	sub	sp, #12
 8009928:	af00      	add	r7, sp, #0
 800992a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	681b      	ldr	r3, [r3, #0]
 8009930:	681a      	ldr	r2, [r3, #0]
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	681b      	ldr	r3, [r3, #0]
 8009936:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800993a:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	681b      	ldr	r3, [r3, #0]
 8009940:	689a      	ldr	r2, [r3, #8]
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	681b      	ldr	r3, [r3, #0]
 8009946:	f022 0201 	bic.w	r2, r2, #1
 800994a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_FIFOEN */

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	2220      	movs	r2, #32
 8009950:	679a      	str	r2, [r3, #120]	; 0x78

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	2200      	movs	r2, #0
 8009956:	661a      	str	r2, [r3, #96]	; 0x60
}
 8009958:	bf00      	nop
 800995a:	370c      	adds	r7, #12
 800995c:	46bd      	mov	sp, r7
 800995e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009962:	4770      	bx	lr

08009964 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8009964:	b580      	push	{r7, lr}
 8009966:	b084      	sub	sp, #16
 8009968:	af00      	add	r7, sp, #0
 800996a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009970:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	681b      	ldr	r3, [r3, #0]
 8009976:	681b      	ldr	r3, [r3, #0]
 8009978:	f003 0320 	and.w	r3, r3, #32
 800997c:	2b00      	cmp	r3, #0
 800997e:	d11e      	bne.n	80099be <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 8009980:	68fb      	ldr	r3, [r7, #12]
 8009982:	2200      	movs	r2, #0
 8009984:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009988:	68fb      	ldr	r3, [r7, #12]
 800998a:	681b      	ldr	r3, [r3, #0]
 800998c:	681a      	ldr	r2, [r3, #0]
 800998e:	68fb      	ldr	r3, [r7, #12]
 8009990:	681b      	ldr	r3, [r3, #0]
 8009992:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8009996:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009998:	68fb      	ldr	r3, [r7, #12]
 800999a:	681b      	ldr	r3, [r3, #0]
 800999c:	689a      	ldr	r2, [r3, #8]
 800999e:	68fb      	ldr	r3, [r7, #12]
 80099a0:	681b      	ldr	r3, [r3, #0]
 80099a2:	f022 0201 	bic.w	r2, r2, #1
 80099a6:	609a      	str	r2, [r3, #8]

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80099a8:	68fb      	ldr	r3, [r7, #12]
 80099aa:	681b      	ldr	r3, [r3, #0]
 80099ac:	689a      	ldr	r2, [r3, #8]
 80099ae:	68fb      	ldr	r3, [r7, #12]
 80099b0:	681b      	ldr	r3, [r3, #0]
 80099b2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80099b6:	609a      	str	r2, [r3, #8]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80099b8:	68fb      	ldr	r3, [r7, #12]
 80099ba:	2220      	movs	r2, #32
 80099bc:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 80099be:	68f8      	ldr	r0, [r7, #12]
 80099c0:	f7f8 fd2c 	bl	800241c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80099c4:	bf00      	nop
 80099c6:	3710      	adds	r7, #16
 80099c8:	46bd      	mov	sp, r7
 80099ca:	bd80      	pop	{r7, pc}

080099cc <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80099cc:	b580      	push	{r7, lr}
 80099ce:	b084      	sub	sp, #16
 80099d0:	af00      	add	r7, sp, #0
 80099d2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80099d8:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 80099da:	68f8      	ldr	r0, [r7, #12]
 80099dc:	f7ff fb02 	bl	8008fe4 <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80099e0:	bf00      	nop
 80099e2:	3710      	adds	r7, #16
 80099e4:	46bd      	mov	sp, r7
 80099e6:	bd80      	pop	{r7, pc}

080099e8 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80099e8:	b580      	push	{r7, lr}
 80099ea:	b086      	sub	sp, #24
 80099ec:	af00      	add	r7, sp, #0
 80099ee:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80099f4:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 80099f6:	697b      	ldr	r3, [r7, #20]
 80099f8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80099fa:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 80099fc:	697b      	ldr	r3, [r7, #20]
 80099fe:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009a00:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8009a02:	697b      	ldr	r3, [r7, #20]
 8009a04:	681b      	ldr	r3, [r3, #0]
 8009a06:	689b      	ldr	r3, [r3, #8]
 8009a08:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009a0c:	2b80      	cmp	r3, #128	; 0x80
 8009a0e:	d109      	bne.n	8009a24 <UART_DMAError+0x3c>
 8009a10:	693b      	ldr	r3, [r7, #16]
 8009a12:	2b21      	cmp	r3, #33	; 0x21
 8009a14:	d106      	bne.n	8009a24 <UART_DMAError+0x3c>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8009a16:	697b      	ldr	r3, [r7, #20]
 8009a18:	2200      	movs	r2, #0
 8009a1a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    UART_EndTxTransfer(huart);
 8009a1e:	6978      	ldr	r0, [r7, #20]
 8009a20:	f7ff ff6b 	bl	80098fa <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8009a24:	697b      	ldr	r3, [r7, #20]
 8009a26:	681b      	ldr	r3, [r3, #0]
 8009a28:	689b      	ldr	r3, [r3, #8]
 8009a2a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009a2e:	2b40      	cmp	r3, #64	; 0x40
 8009a30:	d109      	bne.n	8009a46 <UART_DMAError+0x5e>
 8009a32:	68fb      	ldr	r3, [r7, #12]
 8009a34:	2b22      	cmp	r3, #34	; 0x22
 8009a36:	d106      	bne.n	8009a46 <UART_DMAError+0x5e>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8009a38:	697b      	ldr	r3, [r7, #20]
 8009a3a:	2200      	movs	r2, #0
 8009a3c:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    UART_EndRxTransfer(huart);
 8009a40:	6978      	ldr	r0, [r7, #20]
 8009a42:	f7ff ff6f 	bl	8009924 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8009a46:	697b      	ldr	r3, [r7, #20]
 8009a48:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009a4a:	f043 0210 	orr.w	r2, r3, #16
 8009a4e:	697b      	ldr	r3, [r7, #20]
 8009a50:	67da      	str	r2, [r3, #124]	; 0x7c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009a52:	6978      	ldr	r0, [r7, #20]
 8009a54:	f7ff fad0 	bl	8008ff8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009a58:	bf00      	nop
 8009a5a:	3718      	adds	r7, #24
 8009a5c:	46bd      	mov	sp, r7
 8009a5e:	bd80      	pop	{r7, pc}

08009a60 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009a60:	b580      	push	{r7, lr}
 8009a62:	b084      	sub	sp, #16
 8009a64:	af00      	add	r7, sp, #0
 8009a66:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009a6c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8009a6e:	68fb      	ldr	r3, [r7, #12]
 8009a70:	2200      	movs	r2, #0
 8009a72:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8009a76:	68fb      	ldr	r3, [r7, #12]
 8009a78:	2200      	movs	r2, #0
 8009a7a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009a7e:	68f8      	ldr	r0, [r7, #12]
 8009a80:	f7ff faba 	bl	8008ff8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009a84:	bf00      	nop
 8009a86:	3710      	adds	r7, #16
 8009a88:	46bd      	mov	sp, r7
 8009a8a:	bd80      	pop	{r7, pc}

08009a8c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009a8c:	b580      	push	{r7, lr}
 8009a8e:	b082      	sub	sp, #8
 8009a90:	af00      	add	r7, sp, #0
 8009a92:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	681b      	ldr	r3, [r3, #0]
 8009a98:	681a      	ldr	r2, [r3, #0]
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	681b      	ldr	r3, [r3, #0]
 8009a9e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009aa2:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	2220      	movs	r2, #32
 8009aa8:	675a      	str	r2, [r3, #116]	; 0x74

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	2200      	movs	r2, #0
 8009aae:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009ab0:	6878      	ldr	r0, [r7, #4]
 8009ab2:	f7ff fa8d 	bl	8008fd0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009ab6:	bf00      	nop
 8009ab8:	3708      	adds	r7, #8
 8009aba:	46bd      	mov	sp, r7
 8009abc:	bd80      	pop	{r7, pc}

08009abe <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8009abe:	b480      	push	{r7}
 8009ac0:	b083      	sub	sp, #12
 8009ac2:	af00      	add	r7, sp, #0
 8009ac4:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8009ac6:	bf00      	nop
 8009ac8:	370c      	adds	r7, #12
 8009aca:	46bd      	mov	sp, r7
 8009acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ad0:	4770      	bx	lr
	...

08009ad4 <__errno>:
 8009ad4:	4b01      	ldr	r3, [pc, #4]	; (8009adc <__errno+0x8>)
 8009ad6:	6818      	ldr	r0, [r3, #0]
 8009ad8:	4770      	bx	lr
 8009ada:	bf00      	nop
 8009adc:	2000000c 	.word	0x2000000c

08009ae0 <__libc_init_array>:
 8009ae0:	b570      	push	{r4, r5, r6, lr}
 8009ae2:	4e0d      	ldr	r6, [pc, #52]	; (8009b18 <__libc_init_array+0x38>)
 8009ae4:	4c0d      	ldr	r4, [pc, #52]	; (8009b1c <__libc_init_array+0x3c>)
 8009ae6:	1ba4      	subs	r4, r4, r6
 8009ae8:	10a4      	asrs	r4, r4, #2
 8009aea:	2500      	movs	r5, #0
 8009aec:	42a5      	cmp	r5, r4
 8009aee:	d109      	bne.n	8009b04 <__libc_init_array+0x24>
 8009af0:	4e0b      	ldr	r6, [pc, #44]	; (8009b20 <__libc_init_array+0x40>)
 8009af2:	4c0c      	ldr	r4, [pc, #48]	; (8009b24 <__libc_init_array+0x44>)
 8009af4:	f002 fbea 	bl	800c2cc <_init>
 8009af8:	1ba4      	subs	r4, r4, r6
 8009afa:	10a4      	asrs	r4, r4, #2
 8009afc:	2500      	movs	r5, #0
 8009afe:	42a5      	cmp	r5, r4
 8009b00:	d105      	bne.n	8009b0e <__libc_init_array+0x2e>
 8009b02:	bd70      	pop	{r4, r5, r6, pc}
 8009b04:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8009b08:	4798      	blx	r3
 8009b0a:	3501      	adds	r5, #1
 8009b0c:	e7ee      	b.n	8009aec <__libc_init_array+0xc>
 8009b0e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8009b12:	4798      	blx	r3
 8009b14:	3501      	adds	r5, #1
 8009b16:	e7f2      	b.n	8009afe <__libc_init_array+0x1e>
 8009b18:	0800cc40 	.word	0x0800cc40
 8009b1c:	0800cc40 	.word	0x0800cc40
 8009b20:	0800cc40 	.word	0x0800cc40
 8009b24:	0800cc44 	.word	0x0800cc44

08009b28 <malloc>:
 8009b28:	4b02      	ldr	r3, [pc, #8]	; (8009b34 <malloc+0xc>)
 8009b2a:	4601      	mov	r1, r0
 8009b2c:	6818      	ldr	r0, [r3, #0]
 8009b2e:	f000 b865 	b.w	8009bfc <_malloc_r>
 8009b32:	bf00      	nop
 8009b34:	2000000c 	.word	0x2000000c

08009b38 <memcpy>:
 8009b38:	b510      	push	{r4, lr}
 8009b3a:	1e43      	subs	r3, r0, #1
 8009b3c:	440a      	add	r2, r1
 8009b3e:	4291      	cmp	r1, r2
 8009b40:	d100      	bne.n	8009b44 <memcpy+0xc>
 8009b42:	bd10      	pop	{r4, pc}
 8009b44:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009b48:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009b4c:	e7f7      	b.n	8009b3e <memcpy+0x6>

08009b4e <memset>:
 8009b4e:	4402      	add	r2, r0
 8009b50:	4603      	mov	r3, r0
 8009b52:	4293      	cmp	r3, r2
 8009b54:	d100      	bne.n	8009b58 <memset+0xa>
 8009b56:	4770      	bx	lr
 8009b58:	f803 1b01 	strb.w	r1, [r3], #1
 8009b5c:	e7f9      	b.n	8009b52 <memset+0x4>
	...

08009b60 <_free_r>:
 8009b60:	b538      	push	{r3, r4, r5, lr}
 8009b62:	4605      	mov	r5, r0
 8009b64:	2900      	cmp	r1, #0
 8009b66:	d045      	beq.n	8009bf4 <_free_r+0x94>
 8009b68:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009b6c:	1f0c      	subs	r4, r1, #4
 8009b6e:	2b00      	cmp	r3, #0
 8009b70:	bfb8      	it	lt
 8009b72:	18e4      	addlt	r4, r4, r3
 8009b74:	f000 fc0e 	bl	800a394 <__malloc_lock>
 8009b78:	4a1f      	ldr	r2, [pc, #124]	; (8009bf8 <_free_r+0x98>)
 8009b7a:	6813      	ldr	r3, [r2, #0]
 8009b7c:	4610      	mov	r0, r2
 8009b7e:	b933      	cbnz	r3, 8009b8e <_free_r+0x2e>
 8009b80:	6063      	str	r3, [r4, #4]
 8009b82:	6014      	str	r4, [r2, #0]
 8009b84:	4628      	mov	r0, r5
 8009b86:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009b8a:	f000 bc04 	b.w	800a396 <__malloc_unlock>
 8009b8e:	42a3      	cmp	r3, r4
 8009b90:	d90c      	bls.n	8009bac <_free_r+0x4c>
 8009b92:	6821      	ldr	r1, [r4, #0]
 8009b94:	1862      	adds	r2, r4, r1
 8009b96:	4293      	cmp	r3, r2
 8009b98:	bf04      	itt	eq
 8009b9a:	681a      	ldreq	r2, [r3, #0]
 8009b9c:	685b      	ldreq	r3, [r3, #4]
 8009b9e:	6063      	str	r3, [r4, #4]
 8009ba0:	bf04      	itt	eq
 8009ba2:	1852      	addeq	r2, r2, r1
 8009ba4:	6022      	streq	r2, [r4, #0]
 8009ba6:	6004      	str	r4, [r0, #0]
 8009ba8:	e7ec      	b.n	8009b84 <_free_r+0x24>
 8009baa:	4613      	mov	r3, r2
 8009bac:	685a      	ldr	r2, [r3, #4]
 8009bae:	b10a      	cbz	r2, 8009bb4 <_free_r+0x54>
 8009bb0:	42a2      	cmp	r2, r4
 8009bb2:	d9fa      	bls.n	8009baa <_free_r+0x4a>
 8009bb4:	6819      	ldr	r1, [r3, #0]
 8009bb6:	1858      	adds	r0, r3, r1
 8009bb8:	42a0      	cmp	r0, r4
 8009bba:	d10b      	bne.n	8009bd4 <_free_r+0x74>
 8009bbc:	6820      	ldr	r0, [r4, #0]
 8009bbe:	4401      	add	r1, r0
 8009bc0:	1858      	adds	r0, r3, r1
 8009bc2:	4282      	cmp	r2, r0
 8009bc4:	6019      	str	r1, [r3, #0]
 8009bc6:	d1dd      	bne.n	8009b84 <_free_r+0x24>
 8009bc8:	6810      	ldr	r0, [r2, #0]
 8009bca:	6852      	ldr	r2, [r2, #4]
 8009bcc:	605a      	str	r2, [r3, #4]
 8009bce:	4401      	add	r1, r0
 8009bd0:	6019      	str	r1, [r3, #0]
 8009bd2:	e7d7      	b.n	8009b84 <_free_r+0x24>
 8009bd4:	d902      	bls.n	8009bdc <_free_r+0x7c>
 8009bd6:	230c      	movs	r3, #12
 8009bd8:	602b      	str	r3, [r5, #0]
 8009bda:	e7d3      	b.n	8009b84 <_free_r+0x24>
 8009bdc:	6820      	ldr	r0, [r4, #0]
 8009bde:	1821      	adds	r1, r4, r0
 8009be0:	428a      	cmp	r2, r1
 8009be2:	bf04      	itt	eq
 8009be4:	6811      	ldreq	r1, [r2, #0]
 8009be6:	6852      	ldreq	r2, [r2, #4]
 8009be8:	6062      	str	r2, [r4, #4]
 8009bea:	bf04      	itt	eq
 8009bec:	1809      	addeq	r1, r1, r0
 8009bee:	6021      	streq	r1, [r4, #0]
 8009bf0:	605c      	str	r4, [r3, #4]
 8009bf2:	e7c7      	b.n	8009b84 <_free_r+0x24>
 8009bf4:	bd38      	pop	{r3, r4, r5, pc}
 8009bf6:	bf00      	nop
 8009bf8:	2000009c 	.word	0x2000009c

08009bfc <_malloc_r>:
 8009bfc:	b570      	push	{r4, r5, r6, lr}
 8009bfe:	1ccd      	adds	r5, r1, #3
 8009c00:	f025 0503 	bic.w	r5, r5, #3
 8009c04:	3508      	adds	r5, #8
 8009c06:	2d0c      	cmp	r5, #12
 8009c08:	bf38      	it	cc
 8009c0a:	250c      	movcc	r5, #12
 8009c0c:	2d00      	cmp	r5, #0
 8009c0e:	4606      	mov	r6, r0
 8009c10:	db01      	blt.n	8009c16 <_malloc_r+0x1a>
 8009c12:	42a9      	cmp	r1, r5
 8009c14:	d903      	bls.n	8009c1e <_malloc_r+0x22>
 8009c16:	230c      	movs	r3, #12
 8009c18:	6033      	str	r3, [r6, #0]
 8009c1a:	2000      	movs	r0, #0
 8009c1c:	bd70      	pop	{r4, r5, r6, pc}
 8009c1e:	f000 fbb9 	bl	800a394 <__malloc_lock>
 8009c22:	4a21      	ldr	r2, [pc, #132]	; (8009ca8 <_malloc_r+0xac>)
 8009c24:	6814      	ldr	r4, [r2, #0]
 8009c26:	4621      	mov	r1, r4
 8009c28:	b991      	cbnz	r1, 8009c50 <_malloc_r+0x54>
 8009c2a:	4c20      	ldr	r4, [pc, #128]	; (8009cac <_malloc_r+0xb0>)
 8009c2c:	6823      	ldr	r3, [r4, #0]
 8009c2e:	b91b      	cbnz	r3, 8009c38 <_malloc_r+0x3c>
 8009c30:	4630      	mov	r0, r6
 8009c32:	f000 f8b9 	bl	8009da8 <_sbrk_r>
 8009c36:	6020      	str	r0, [r4, #0]
 8009c38:	4629      	mov	r1, r5
 8009c3a:	4630      	mov	r0, r6
 8009c3c:	f000 f8b4 	bl	8009da8 <_sbrk_r>
 8009c40:	1c43      	adds	r3, r0, #1
 8009c42:	d124      	bne.n	8009c8e <_malloc_r+0x92>
 8009c44:	230c      	movs	r3, #12
 8009c46:	6033      	str	r3, [r6, #0]
 8009c48:	4630      	mov	r0, r6
 8009c4a:	f000 fba4 	bl	800a396 <__malloc_unlock>
 8009c4e:	e7e4      	b.n	8009c1a <_malloc_r+0x1e>
 8009c50:	680b      	ldr	r3, [r1, #0]
 8009c52:	1b5b      	subs	r3, r3, r5
 8009c54:	d418      	bmi.n	8009c88 <_malloc_r+0x8c>
 8009c56:	2b0b      	cmp	r3, #11
 8009c58:	d90f      	bls.n	8009c7a <_malloc_r+0x7e>
 8009c5a:	600b      	str	r3, [r1, #0]
 8009c5c:	50cd      	str	r5, [r1, r3]
 8009c5e:	18cc      	adds	r4, r1, r3
 8009c60:	4630      	mov	r0, r6
 8009c62:	f000 fb98 	bl	800a396 <__malloc_unlock>
 8009c66:	f104 000b 	add.w	r0, r4, #11
 8009c6a:	1d23      	adds	r3, r4, #4
 8009c6c:	f020 0007 	bic.w	r0, r0, #7
 8009c70:	1ac3      	subs	r3, r0, r3
 8009c72:	d0d3      	beq.n	8009c1c <_malloc_r+0x20>
 8009c74:	425a      	negs	r2, r3
 8009c76:	50e2      	str	r2, [r4, r3]
 8009c78:	e7d0      	b.n	8009c1c <_malloc_r+0x20>
 8009c7a:	428c      	cmp	r4, r1
 8009c7c:	684b      	ldr	r3, [r1, #4]
 8009c7e:	bf16      	itet	ne
 8009c80:	6063      	strne	r3, [r4, #4]
 8009c82:	6013      	streq	r3, [r2, #0]
 8009c84:	460c      	movne	r4, r1
 8009c86:	e7eb      	b.n	8009c60 <_malloc_r+0x64>
 8009c88:	460c      	mov	r4, r1
 8009c8a:	6849      	ldr	r1, [r1, #4]
 8009c8c:	e7cc      	b.n	8009c28 <_malloc_r+0x2c>
 8009c8e:	1cc4      	adds	r4, r0, #3
 8009c90:	f024 0403 	bic.w	r4, r4, #3
 8009c94:	42a0      	cmp	r0, r4
 8009c96:	d005      	beq.n	8009ca4 <_malloc_r+0xa8>
 8009c98:	1a21      	subs	r1, r4, r0
 8009c9a:	4630      	mov	r0, r6
 8009c9c:	f000 f884 	bl	8009da8 <_sbrk_r>
 8009ca0:	3001      	adds	r0, #1
 8009ca2:	d0cf      	beq.n	8009c44 <_malloc_r+0x48>
 8009ca4:	6025      	str	r5, [r4, #0]
 8009ca6:	e7db      	b.n	8009c60 <_malloc_r+0x64>
 8009ca8:	2000009c 	.word	0x2000009c
 8009cac:	200000a0 	.word	0x200000a0

08009cb0 <iprintf>:
 8009cb0:	b40f      	push	{r0, r1, r2, r3}
 8009cb2:	4b0a      	ldr	r3, [pc, #40]	; (8009cdc <iprintf+0x2c>)
 8009cb4:	b513      	push	{r0, r1, r4, lr}
 8009cb6:	681c      	ldr	r4, [r3, #0]
 8009cb8:	b124      	cbz	r4, 8009cc4 <iprintf+0x14>
 8009cba:	69a3      	ldr	r3, [r4, #24]
 8009cbc:	b913      	cbnz	r3, 8009cc4 <iprintf+0x14>
 8009cbe:	4620      	mov	r0, r4
 8009cc0:	f000 fa7a 	bl	800a1b8 <__sinit>
 8009cc4:	ab05      	add	r3, sp, #20
 8009cc6:	9a04      	ldr	r2, [sp, #16]
 8009cc8:	68a1      	ldr	r1, [r4, #8]
 8009cca:	9301      	str	r3, [sp, #4]
 8009ccc:	4620      	mov	r0, r4
 8009cce:	f000 fcdf 	bl	800a690 <_vfiprintf_r>
 8009cd2:	b002      	add	sp, #8
 8009cd4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009cd8:	b004      	add	sp, #16
 8009cda:	4770      	bx	lr
 8009cdc:	2000000c 	.word	0x2000000c

08009ce0 <_puts_r>:
 8009ce0:	b570      	push	{r4, r5, r6, lr}
 8009ce2:	460e      	mov	r6, r1
 8009ce4:	4605      	mov	r5, r0
 8009ce6:	b118      	cbz	r0, 8009cf0 <_puts_r+0x10>
 8009ce8:	6983      	ldr	r3, [r0, #24]
 8009cea:	b90b      	cbnz	r3, 8009cf0 <_puts_r+0x10>
 8009cec:	f000 fa64 	bl	800a1b8 <__sinit>
 8009cf0:	69ab      	ldr	r3, [r5, #24]
 8009cf2:	68ac      	ldr	r4, [r5, #8]
 8009cf4:	b913      	cbnz	r3, 8009cfc <_puts_r+0x1c>
 8009cf6:	4628      	mov	r0, r5
 8009cf8:	f000 fa5e 	bl	800a1b8 <__sinit>
 8009cfc:	4b23      	ldr	r3, [pc, #140]	; (8009d8c <_puts_r+0xac>)
 8009cfe:	429c      	cmp	r4, r3
 8009d00:	d117      	bne.n	8009d32 <_puts_r+0x52>
 8009d02:	686c      	ldr	r4, [r5, #4]
 8009d04:	89a3      	ldrh	r3, [r4, #12]
 8009d06:	071b      	lsls	r3, r3, #28
 8009d08:	d51d      	bpl.n	8009d46 <_puts_r+0x66>
 8009d0a:	6923      	ldr	r3, [r4, #16]
 8009d0c:	b1db      	cbz	r3, 8009d46 <_puts_r+0x66>
 8009d0e:	3e01      	subs	r6, #1
 8009d10:	68a3      	ldr	r3, [r4, #8]
 8009d12:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8009d16:	3b01      	subs	r3, #1
 8009d18:	60a3      	str	r3, [r4, #8]
 8009d1a:	b9e9      	cbnz	r1, 8009d58 <_puts_r+0x78>
 8009d1c:	2b00      	cmp	r3, #0
 8009d1e:	da2e      	bge.n	8009d7e <_puts_r+0x9e>
 8009d20:	4622      	mov	r2, r4
 8009d22:	210a      	movs	r1, #10
 8009d24:	4628      	mov	r0, r5
 8009d26:	f000 f897 	bl	8009e58 <__swbuf_r>
 8009d2a:	3001      	adds	r0, #1
 8009d2c:	d011      	beq.n	8009d52 <_puts_r+0x72>
 8009d2e:	200a      	movs	r0, #10
 8009d30:	e011      	b.n	8009d56 <_puts_r+0x76>
 8009d32:	4b17      	ldr	r3, [pc, #92]	; (8009d90 <_puts_r+0xb0>)
 8009d34:	429c      	cmp	r4, r3
 8009d36:	d101      	bne.n	8009d3c <_puts_r+0x5c>
 8009d38:	68ac      	ldr	r4, [r5, #8]
 8009d3a:	e7e3      	b.n	8009d04 <_puts_r+0x24>
 8009d3c:	4b15      	ldr	r3, [pc, #84]	; (8009d94 <_puts_r+0xb4>)
 8009d3e:	429c      	cmp	r4, r3
 8009d40:	bf08      	it	eq
 8009d42:	68ec      	ldreq	r4, [r5, #12]
 8009d44:	e7de      	b.n	8009d04 <_puts_r+0x24>
 8009d46:	4621      	mov	r1, r4
 8009d48:	4628      	mov	r0, r5
 8009d4a:	f000 f8d7 	bl	8009efc <__swsetup_r>
 8009d4e:	2800      	cmp	r0, #0
 8009d50:	d0dd      	beq.n	8009d0e <_puts_r+0x2e>
 8009d52:	f04f 30ff 	mov.w	r0, #4294967295
 8009d56:	bd70      	pop	{r4, r5, r6, pc}
 8009d58:	2b00      	cmp	r3, #0
 8009d5a:	da04      	bge.n	8009d66 <_puts_r+0x86>
 8009d5c:	69a2      	ldr	r2, [r4, #24]
 8009d5e:	429a      	cmp	r2, r3
 8009d60:	dc06      	bgt.n	8009d70 <_puts_r+0x90>
 8009d62:	290a      	cmp	r1, #10
 8009d64:	d004      	beq.n	8009d70 <_puts_r+0x90>
 8009d66:	6823      	ldr	r3, [r4, #0]
 8009d68:	1c5a      	adds	r2, r3, #1
 8009d6a:	6022      	str	r2, [r4, #0]
 8009d6c:	7019      	strb	r1, [r3, #0]
 8009d6e:	e7cf      	b.n	8009d10 <_puts_r+0x30>
 8009d70:	4622      	mov	r2, r4
 8009d72:	4628      	mov	r0, r5
 8009d74:	f000 f870 	bl	8009e58 <__swbuf_r>
 8009d78:	3001      	adds	r0, #1
 8009d7a:	d1c9      	bne.n	8009d10 <_puts_r+0x30>
 8009d7c:	e7e9      	b.n	8009d52 <_puts_r+0x72>
 8009d7e:	6823      	ldr	r3, [r4, #0]
 8009d80:	200a      	movs	r0, #10
 8009d82:	1c5a      	adds	r2, r3, #1
 8009d84:	6022      	str	r2, [r4, #0]
 8009d86:	7018      	strb	r0, [r3, #0]
 8009d88:	e7e5      	b.n	8009d56 <_puts_r+0x76>
 8009d8a:	bf00      	nop
 8009d8c:	0800cb78 	.word	0x0800cb78
 8009d90:	0800cb98 	.word	0x0800cb98
 8009d94:	0800cb58 	.word	0x0800cb58

08009d98 <puts>:
 8009d98:	4b02      	ldr	r3, [pc, #8]	; (8009da4 <puts+0xc>)
 8009d9a:	4601      	mov	r1, r0
 8009d9c:	6818      	ldr	r0, [r3, #0]
 8009d9e:	f7ff bf9f 	b.w	8009ce0 <_puts_r>
 8009da2:	bf00      	nop
 8009da4:	2000000c 	.word	0x2000000c

08009da8 <_sbrk_r>:
 8009da8:	b538      	push	{r3, r4, r5, lr}
 8009daa:	4c06      	ldr	r4, [pc, #24]	; (8009dc4 <_sbrk_r+0x1c>)
 8009dac:	2300      	movs	r3, #0
 8009dae:	4605      	mov	r5, r0
 8009db0:	4608      	mov	r0, r1
 8009db2:	6023      	str	r3, [r4, #0]
 8009db4:	f7f9 f85a 	bl	8002e6c <_sbrk>
 8009db8:	1c43      	adds	r3, r0, #1
 8009dba:	d102      	bne.n	8009dc2 <_sbrk_r+0x1a>
 8009dbc:	6823      	ldr	r3, [r4, #0]
 8009dbe:	b103      	cbz	r3, 8009dc2 <_sbrk_r+0x1a>
 8009dc0:	602b      	str	r3, [r5, #0]
 8009dc2:	bd38      	pop	{r3, r4, r5, pc}
 8009dc4:	20000c8c 	.word	0x20000c8c

08009dc8 <siprintf>:
 8009dc8:	b40e      	push	{r1, r2, r3}
 8009dca:	b500      	push	{lr}
 8009dcc:	b09c      	sub	sp, #112	; 0x70
 8009dce:	ab1d      	add	r3, sp, #116	; 0x74
 8009dd0:	9002      	str	r0, [sp, #8]
 8009dd2:	9006      	str	r0, [sp, #24]
 8009dd4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8009dd8:	4809      	ldr	r0, [pc, #36]	; (8009e00 <siprintf+0x38>)
 8009dda:	9107      	str	r1, [sp, #28]
 8009ddc:	9104      	str	r1, [sp, #16]
 8009dde:	4909      	ldr	r1, [pc, #36]	; (8009e04 <siprintf+0x3c>)
 8009de0:	f853 2b04 	ldr.w	r2, [r3], #4
 8009de4:	9105      	str	r1, [sp, #20]
 8009de6:	6800      	ldr	r0, [r0, #0]
 8009de8:	9301      	str	r3, [sp, #4]
 8009dea:	a902      	add	r1, sp, #8
 8009dec:	f000 fb2e 	bl	800a44c <_svfiprintf_r>
 8009df0:	9b02      	ldr	r3, [sp, #8]
 8009df2:	2200      	movs	r2, #0
 8009df4:	701a      	strb	r2, [r3, #0]
 8009df6:	b01c      	add	sp, #112	; 0x70
 8009df8:	f85d eb04 	ldr.w	lr, [sp], #4
 8009dfc:	b003      	add	sp, #12
 8009dfe:	4770      	bx	lr
 8009e00:	2000000c 	.word	0x2000000c
 8009e04:	ffff0208 	.word	0xffff0208

08009e08 <strchr>:
 8009e08:	b2c9      	uxtb	r1, r1
 8009e0a:	4603      	mov	r3, r0
 8009e0c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009e10:	b11a      	cbz	r2, 8009e1a <strchr+0x12>
 8009e12:	428a      	cmp	r2, r1
 8009e14:	d1f9      	bne.n	8009e0a <strchr+0x2>
 8009e16:	4618      	mov	r0, r3
 8009e18:	4770      	bx	lr
 8009e1a:	2900      	cmp	r1, #0
 8009e1c:	bf18      	it	ne
 8009e1e:	2300      	movne	r3, #0
 8009e20:	e7f9      	b.n	8009e16 <strchr+0xe>

08009e22 <strstr>:
 8009e22:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009e24:	7803      	ldrb	r3, [r0, #0]
 8009e26:	b17b      	cbz	r3, 8009e48 <strstr+0x26>
 8009e28:	4604      	mov	r4, r0
 8009e2a:	7823      	ldrb	r3, [r4, #0]
 8009e2c:	4620      	mov	r0, r4
 8009e2e:	1c66      	adds	r6, r4, #1
 8009e30:	b17b      	cbz	r3, 8009e52 <strstr+0x30>
 8009e32:	1e4a      	subs	r2, r1, #1
 8009e34:	1e63      	subs	r3, r4, #1
 8009e36:	f812 5f01 	ldrb.w	r5, [r2, #1]!
 8009e3a:	b14d      	cbz	r5, 8009e50 <strstr+0x2e>
 8009e3c:	f813 7f01 	ldrb.w	r7, [r3, #1]!
 8009e40:	42af      	cmp	r7, r5
 8009e42:	4634      	mov	r4, r6
 8009e44:	d0f7      	beq.n	8009e36 <strstr+0x14>
 8009e46:	e7f0      	b.n	8009e2a <strstr+0x8>
 8009e48:	780b      	ldrb	r3, [r1, #0]
 8009e4a:	2b00      	cmp	r3, #0
 8009e4c:	bf18      	it	ne
 8009e4e:	2000      	movne	r0, #0
 8009e50:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009e52:	4618      	mov	r0, r3
 8009e54:	e7fc      	b.n	8009e50 <strstr+0x2e>
	...

08009e58 <__swbuf_r>:
 8009e58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e5a:	460e      	mov	r6, r1
 8009e5c:	4614      	mov	r4, r2
 8009e5e:	4605      	mov	r5, r0
 8009e60:	b118      	cbz	r0, 8009e6a <__swbuf_r+0x12>
 8009e62:	6983      	ldr	r3, [r0, #24]
 8009e64:	b90b      	cbnz	r3, 8009e6a <__swbuf_r+0x12>
 8009e66:	f000 f9a7 	bl	800a1b8 <__sinit>
 8009e6a:	4b21      	ldr	r3, [pc, #132]	; (8009ef0 <__swbuf_r+0x98>)
 8009e6c:	429c      	cmp	r4, r3
 8009e6e:	d12a      	bne.n	8009ec6 <__swbuf_r+0x6e>
 8009e70:	686c      	ldr	r4, [r5, #4]
 8009e72:	69a3      	ldr	r3, [r4, #24]
 8009e74:	60a3      	str	r3, [r4, #8]
 8009e76:	89a3      	ldrh	r3, [r4, #12]
 8009e78:	071a      	lsls	r2, r3, #28
 8009e7a:	d52e      	bpl.n	8009eda <__swbuf_r+0x82>
 8009e7c:	6923      	ldr	r3, [r4, #16]
 8009e7e:	b363      	cbz	r3, 8009eda <__swbuf_r+0x82>
 8009e80:	6923      	ldr	r3, [r4, #16]
 8009e82:	6820      	ldr	r0, [r4, #0]
 8009e84:	1ac0      	subs	r0, r0, r3
 8009e86:	6963      	ldr	r3, [r4, #20]
 8009e88:	b2f6      	uxtb	r6, r6
 8009e8a:	4283      	cmp	r3, r0
 8009e8c:	4637      	mov	r7, r6
 8009e8e:	dc04      	bgt.n	8009e9a <__swbuf_r+0x42>
 8009e90:	4621      	mov	r1, r4
 8009e92:	4628      	mov	r0, r5
 8009e94:	f000 f926 	bl	800a0e4 <_fflush_r>
 8009e98:	bb28      	cbnz	r0, 8009ee6 <__swbuf_r+0x8e>
 8009e9a:	68a3      	ldr	r3, [r4, #8]
 8009e9c:	3b01      	subs	r3, #1
 8009e9e:	60a3      	str	r3, [r4, #8]
 8009ea0:	6823      	ldr	r3, [r4, #0]
 8009ea2:	1c5a      	adds	r2, r3, #1
 8009ea4:	6022      	str	r2, [r4, #0]
 8009ea6:	701e      	strb	r6, [r3, #0]
 8009ea8:	6963      	ldr	r3, [r4, #20]
 8009eaa:	3001      	adds	r0, #1
 8009eac:	4283      	cmp	r3, r0
 8009eae:	d004      	beq.n	8009eba <__swbuf_r+0x62>
 8009eb0:	89a3      	ldrh	r3, [r4, #12]
 8009eb2:	07db      	lsls	r3, r3, #31
 8009eb4:	d519      	bpl.n	8009eea <__swbuf_r+0x92>
 8009eb6:	2e0a      	cmp	r6, #10
 8009eb8:	d117      	bne.n	8009eea <__swbuf_r+0x92>
 8009eba:	4621      	mov	r1, r4
 8009ebc:	4628      	mov	r0, r5
 8009ebe:	f000 f911 	bl	800a0e4 <_fflush_r>
 8009ec2:	b190      	cbz	r0, 8009eea <__swbuf_r+0x92>
 8009ec4:	e00f      	b.n	8009ee6 <__swbuf_r+0x8e>
 8009ec6:	4b0b      	ldr	r3, [pc, #44]	; (8009ef4 <__swbuf_r+0x9c>)
 8009ec8:	429c      	cmp	r4, r3
 8009eca:	d101      	bne.n	8009ed0 <__swbuf_r+0x78>
 8009ecc:	68ac      	ldr	r4, [r5, #8]
 8009ece:	e7d0      	b.n	8009e72 <__swbuf_r+0x1a>
 8009ed0:	4b09      	ldr	r3, [pc, #36]	; (8009ef8 <__swbuf_r+0xa0>)
 8009ed2:	429c      	cmp	r4, r3
 8009ed4:	bf08      	it	eq
 8009ed6:	68ec      	ldreq	r4, [r5, #12]
 8009ed8:	e7cb      	b.n	8009e72 <__swbuf_r+0x1a>
 8009eda:	4621      	mov	r1, r4
 8009edc:	4628      	mov	r0, r5
 8009ede:	f000 f80d 	bl	8009efc <__swsetup_r>
 8009ee2:	2800      	cmp	r0, #0
 8009ee4:	d0cc      	beq.n	8009e80 <__swbuf_r+0x28>
 8009ee6:	f04f 37ff 	mov.w	r7, #4294967295
 8009eea:	4638      	mov	r0, r7
 8009eec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009eee:	bf00      	nop
 8009ef0:	0800cb78 	.word	0x0800cb78
 8009ef4:	0800cb98 	.word	0x0800cb98
 8009ef8:	0800cb58 	.word	0x0800cb58

08009efc <__swsetup_r>:
 8009efc:	4b32      	ldr	r3, [pc, #200]	; (8009fc8 <__swsetup_r+0xcc>)
 8009efe:	b570      	push	{r4, r5, r6, lr}
 8009f00:	681d      	ldr	r5, [r3, #0]
 8009f02:	4606      	mov	r6, r0
 8009f04:	460c      	mov	r4, r1
 8009f06:	b125      	cbz	r5, 8009f12 <__swsetup_r+0x16>
 8009f08:	69ab      	ldr	r3, [r5, #24]
 8009f0a:	b913      	cbnz	r3, 8009f12 <__swsetup_r+0x16>
 8009f0c:	4628      	mov	r0, r5
 8009f0e:	f000 f953 	bl	800a1b8 <__sinit>
 8009f12:	4b2e      	ldr	r3, [pc, #184]	; (8009fcc <__swsetup_r+0xd0>)
 8009f14:	429c      	cmp	r4, r3
 8009f16:	d10f      	bne.n	8009f38 <__swsetup_r+0x3c>
 8009f18:	686c      	ldr	r4, [r5, #4]
 8009f1a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009f1e:	b29a      	uxth	r2, r3
 8009f20:	0715      	lsls	r5, r2, #28
 8009f22:	d42c      	bmi.n	8009f7e <__swsetup_r+0x82>
 8009f24:	06d0      	lsls	r0, r2, #27
 8009f26:	d411      	bmi.n	8009f4c <__swsetup_r+0x50>
 8009f28:	2209      	movs	r2, #9
 8009f2a:	6032      	str	r2, [r6, #0]
 8009f2c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009f30:	81a3      	strh	r3, [r4, #12]
 8009f32:	f04f 30ff 	mov.w	r0, #4294967295
 8009f36:	e03e      	b.n	8009fb6 <__swsetup_r+0xba>
 8009f38:	4b25      	ldr	r3, [pc, #148]	; (8009fd0 <__swsetup_r+0xd4>)
 8009f3a:	429c      	cmp	r4, r3
 8009f3c:	d101      	bne.n	8009f42 <__swsetup_r+0x46>
 8009f3e:	68ac      	ldr	r4, [r5, #8]
 8009f40:	e7eb      	b.n	8009f1a <__swsetup_r+0x1e>
 8009f42:	4b24      	ldr	r3, [pc, #144]	; (8009fd4 <__swsetup_r+0xd8>)
 8009f44:	429c      	cmp	r4, r3
 8009f46:	bf08      	it	eq
 8009f48:	68ec      	ldreq	r4, [r5, #12]
 8009f4a:	e7e6      	b.n	8009f1a <__swsetup_r+0x1e>
 8009f4c:	0751      	lsls	r1, r2, #29
 8009f4e:	d512      	bpl.n	8009f76 <__swsetup_r+0x7a>
 8009f50:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009f52:	b141      	cbz	r1, 8009f66 <__swsetup_r+0x6a>
 8009f54:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009f58:	4299      	cmp	r1, r3
 8009f5a:	d002      	beq.n	8009f62 <__swsetup_r+0x66>
 8009f5c:	4630      	mov	r0, r6
 8009f5e:	f7ff fdff 	bl	8009b60 <_free_r>
 8009f62:	2300      	movs	r3, #0
 8009f64:	6363      	str	r3, [r4, #52]	; 0x34
 8009f66:	89a3      	ldrh	r3, [r4, #12]
 8009f68:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009f6c:	81a3      	strh	r3, [r4, #12]
 8009f6e:	2300      	movs	r3, #0
 8009f70:	6063      	str	r3, [r4, #4]
 8009f72:	6923      	ldr	r3, [r4, #16]
 8009f74:	6023      	str	r3, [r4, #0]
 8009f76:	89a3      	ldrh	r3, [r4, #12]
 8009f78:	f043 0308 	orr.w	r3, r3, #8
 8009f7c:	81a3      	strh	r3, [r4, #12]
 8009f7e:	6923      	ldr	r3, [r4, #16]
 8009f80:	b94b      	cbnz	r3, 8009f96 <__swsetup_r+0x9a>
 8009f82:	89a3      	ldrh	r3, [r4, #12]
 8009f84:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009f88:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009f8c:	d003      	beq.n	8009f96 <__swsetup_r+0x9a>
 8009f8e:	4621      	mov	r1, r4
 8009f90:	4630      	mov	r0, r6
 8009f92:	f000 f9bf 	bl	800a314 <__smakebuf_r>
 8009f96:	89a2      	ldrh	r2, [r4, #12]
 8009f98:	f012 0301 	ands.w	r3, r2, #1
 8009f9c:	d00c      	beq.n	8009fb8 <__swsetup_r+0xbc>
 8009f9e:	2300      	movs	r3, #0
 8009fa0:	60a3      	str	r3, [r4, #8]
 8009fa2:	6963      	ldr	r3, [r4, #20]
 8009fa4:	425b      	negs	r3, r3
 8009fa6:	61a3      	str	r3, [r4, #24]
 8009fa8:	6923      	ldr	r3, [r4, #16]
 8009faa:	b953      	cbnz	r3, 8009fc2 <__swsetup_r+0xc6>
 8009fac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009fb0:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8009fb4:	d1ba      	bne.n	8009f2c <__swsetup_r+0x30>
 8009fb6:	bd70      	pop	{r4, r5, r6, pc}
 8009fb8:	0792      	lsls	r2, r2, #30
 8009fba:	bf58      	it	pl
 8009fbc:	6963      	ldrpl	r3, [r4, #20]
 8009fbe:	60a3      	str	r3, [r4, #8]
 8009fc0:	e7f2      	b.n	8009fa8 <__swsetup_r+0xac>
 8009fc2:	2000      	movs	r0, #0
 8009fc4:	e7f7      	b.n	8009fb6 <__swsetup_r+0xba>
 8009fc6:	bf00      	nop
 8009fc8:	2000000c 	.word	0x2000000c
 8009fcc:	0800cb78 	.word	0x0800cb78
 8009fd0:	0800cb98 	.word	0x0800cb98
 8009fd4:	0800cb58 	.word	0x0800cb58

08009fd8 <__sflush_r>:
 8009fd8:	898a      	ldrh	r2, [r1, #12]
 8009fda:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009fde:	4605      	mov	r5, r0
 8009fe0:	0710      	lsls	r0, r2, #28
 8009fe2:	460c      	mov	r4, r1
 8009fe4:	d458      	bmi.n	800a098 <__sflush_r+0xc0>
 8009fe6:	684b      	ldr	r3, [r1, #4]
 8009fe8:	2b00      	cmp	r3, #0
 8009fea:	dc05      	bgt.n	8009ff8 <__sflush_r+0x20>
 8009fec:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009fee:	2b00      	cmp	r3, #0
 8009ff0:	dc02      	bgt.n	8009ff8 <__sflush_r+0x20>
 8009ff2:	2000      	movs	r0, #0
 8009ff4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009ff8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009ffa:	2e00      	cmp	r6, #0
 8009ffc:	d0f9      	beq.n	8009ff2 <__sflush_r+0x1a>
 8009ffe:	2300      	movs	r3, #0
 800a000:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a004:	682f      	ldr	r7, [r5, #0]
 800a006:	6a21      	ldr	r1, [r4, #32]
 800a008:	602b      	str	r3, [r5, #0]
 800a00a:	d032      	beq.n	800a072 <__sflush_r+0x9a>
 800a00c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a00e:	89a3      	ldrh	r3, [r4, #12]
 800a010:	075a      	lsls	r2, r3, #29
 800a012:	d505      	bpl.n	800a020 <__sflush_r+0x48>
 800a014:	6863      	ldr	r3, [r4, #4]
 800a016:	1ac0      	subs	r0, r0, r3
 800a018:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a01a:	b10b      	cbz	r3, 800a020 <__sflush_r+0x48>
 800a01c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a01e:	1ac0      	subs	r0, r0, r3
 800a020:	2300      	movs	r3, #0
 800a022:	4602      	mov	r2, r0
 800a024:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a026:	6a21      	ldr	r1, [r4, #32]
 800a028:	4628      	mov	r0, r5
 800a02a:	47b0      	blx	r6
 800a02c:	1c43      	adds	r3, r0, #1
 800a02e:	89a3      	ldrh	r3, [r4, #12]
 800a030:	d106      	bne.n	800a040 <__sflush_r+0x68>
 800a032:	6829      	ldr	r1, [r5, #0]
 800a034:	291d      	cmp	r1, #29
 800a036:	d848      	bhi.n	800a0ca <__sflush_r+0xf2>
 800a038:	4a29      	ldr	r2, [pc, #164]	; (800a0e0 <__sflush_r+0x108>)
 800a03a:	40ca      	lsrs	r2, r1
 800a03c:	07d6      	lsls	r6, r2, #31
 800a03e:	d544      	bpl.n	800a0ca <__sflush_r+0xf2>
 800a040:	2200      	movs	r2, #0
 800a042:	6062      	str	r2, [r4, #4]
 800a044:	04d9      	lsls	r1, r3, #19
 800a046:	6922      	ldr	r2, [r4, #16]
 800a048:	6022      	str	r2, [r4, #0]
 800a04a:	d504      	bpl.n	800a056 <__sflush_r+0x7e>
 800a04c:	1c42      	adds	r2, r0, #1
 800a04e:	d101      	bne.n	800a054 <__sflush_r+0x7c>
 800a050:	682b      	ldr	r3, [r5, #0]
 800a052:	b903      	cbnz	r3, 800a056 <__sflush_r+0x7e>
 800a054:	6560      	str	r0, [r4, #84]	; 0x54
 800a056:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a058:	602f      	str	r7, [r5, #0]
 800a05a:	2900      	cmp	r1, #0
 800a05c:	d0c9      	beq.n	8009ff2 <__sflush_r+0x1a>
 800a05e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a062:	4299      	cmp	r1, r3
 800a064:	d002      	beq.n	800a06c <__sflush_r+0x94>
 800a066:	4628      	mov	r0, r5
 800a068:	f7ff fd7a 	bl	8009b60 <_free_r>
 800a06c:	2000      	movs	r0, #0
 800a06e:	6360      	str	r0, [r4, #52]	; 0x34
 800a070:	e7c0      	b.n	8009ff4 <__sflush_r+0x1c>
 800a072:	2301      	movs	r3, #1
 800a074:	4628      	mov	r0, r5
 800a076:	47b0      	blx	r6
 800a078:	1c41      	adds	r1, r0, #1
 800a07a:	d1c8      	bne.n	800a00e <__sflush_r+0x36>
 800a07c:	682b      	ldr	r3, [r5, #0]
 800a07e:	2b00      	cmp	r3, #0
 800a080:	d0c5      	beq.n	800a00e <__sflush_r+0x36>
 800a082:	2b1d      	cmp	r3, #29
 800a084:	d001      	beq.n	800a08a <__sflush_r+0xb2>
 800a086:	2b16      	cmp	r3, #22
 800a088:	d101      	bne.n	800a08e <__sflush_r+0xb6>
 800a08a:	602f      	str	r7, [r5, #0]
 800a08c:	e7b1      	b.n	8009ff2 <__sflush_r+0x1a>
 800a08e:	89a3      	ldrh	r3, [r4, #12]
 800a090:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a094:	81a3      	strh	r3, [r4, #12]
 800a096:	e7ad      	b.n	8009ff4 <__sflush_r+0x1c>
 800a098:	690f      	ldr	r7, [r1, #16]
 800a09a:	2f00      	cmp	r7, #0
 800a09c:	d0a9      	beq.n	8009ff2 <__sflush_r+0x1a>
 800a09e:	0793      	lsls	r3, r2, #30
 800a0a0:	680e      	ldr	r6, [r1, #0]
 800a0a2:	bf08      	it	eq
 800a0a4:	694b      	ldreq	r3, [r1, #20]
 800a0a6:	600f      	str	r7, [r1, #0]
 800a0a8:	bf18      	it	ne
 800a0aa:	2300      	movne	r3, #0
 800a0ac:	eba6 0807 	sub.w	r8, r6, r7
 800a0b0:	608b      	str	r3, [r1, #8]
 800a0b2:	f1b8 0f00 	cmp.w	r8, #0
 800a0b6:	dd9c      	ble.n	8009ff2 <__sflush_r+0x1a>
 800a0b8:	4643      	mov	r3, r8
 800a0ba:	463a      	mov	r2, r7
 800a0bc:	6a21      	ldr	r1, [r4, #32]
 800a0be:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a0c0:	4628      	mov	r0, r5
 800a0c2:	47b0      	blx	r6
 800a0c4:	2800      	cmp	r0, #0
 800a0c6:	dc06      	bgt.n	800a0d6 <__sflush_r+0xfe>
 800a0c8:	89a3      	ldrh	r3, [r4, #12]
 800a0ca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a0ce:	81a3      	strh	r3, [r4, #12]
 800a0d0:	f04f 30ff 	mov.w	r0, #4294967295
 800a0d4:	e78e      	b.n	8009ff4 <__sflush_r+0x1c>
 800a0d6:	4407      	add	r7, r0
 800a0d8:	eba8 0800 	sub.w	r8, r8, r0
 800a0dc:	e7e9      	b.n	800a0b2 <__sflush_r+0xda>
 800a0de:	bf00      	nop
 800a0e0:	20400001 	.word	0x20400001

0800a0e4 <_fflush_r>:
 800a0e4:	b538      	push	{r3, r4, r5, lr}
 800a0e6:	690b      	ldr	r3, [r1, #16]
 800a0e8:	4605      	mov	r5, r0
 800a0ea:	460c      	mov	r4, r1
 800a0ec:	b1db      	cbz	r3, 800a126 <_fflush_r+0x42>
 800a0ee:	b118      	cbz	r0, 800a0f8 <_fflush_r+0x14>
 800a0f0:	6983      	ldr	r3, [r0, #24]
 800a0f2:	b90b      	cbnz	r3, 800a0f8 <_fflush_r+0x14>
 800a0f4:	f000 f860 	bl	800a1b8 <__sinit>
 800a0f8:	4b0c      	ldr	r3, [pc, #48]	; (800a12c <_fflush_r+0x48>)
 800a0fa:	429c      	cmp	r4, r3
 800a0fc:	d109      	bne.n	800a112 <_fflush_r+0x2e>
 800a0fe:	686c      	ldr	r4, [r5, #4]
 800a100:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a104:	b17b      	cbz	r3, 800a126 <_fflush_r+0x42>
 800a106:	4621      	mov	r1, r4
 800a108:	4628      	mov	r0, r5
 800a10a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a10e:	f7ff bf63 	b.w	8009fd8 <__sflush_r>
 800a112:	4b07      	ldr	r3, [pc, #28]	; (800a130 <_fflush_r+0x4c>)
 800a114:	429c      	cmp	r4, r3
 800a116:	d101      	bne.n	800a11c <_fflush_r+0x38>
 800a118:	68ac      	ldr	r4, [r5, #8]
 800a11a:	e7f1      	b.n	800a100 <_fflush_r+0x1c>
 800a11c:	4b05      	ldr	r3, [pc, #20]	; (800a134 <_fflush_r+0x50>)
 800a11e:	429c      	cmp	r4, r3
 800a120:	bf08      	it	eq
 800a122:	68ec      	ldreq	r4, [r5, #12]
 800a124:	e7ec      	b.n	800a100 <_fflush_r+0x1c>
 800a126:	2000      	movs	r0, #0
 800a128:	bd38      	pop	{r3, r4, r5, pc}
 800a12a:	bf00      	nop
 800a12c:	0800cb78 	.word	0x0800cb78
 800a130:	0800cb98 	.word	0x0800cb98
 800a134:	0800cb58 	.word	0x0800cb58

0800a138 <std>:
 800a138:	2300      	movs	r3, #0
 800a13a:	b510      	push	{r4, lr}
 800a13c:	4604      	mov	r4, r0
 800a13e:	e9c0 3300 	strd	r3, r3, [r0]
 800a142:	6083      	str	r3, [r0, #8]
 800a144:	8181      	strh	r1, [r0, #12]
 800a146:	6643      	str	r3, [r0, #100]	; 0x64
 800a148:	81c2      	strh	r2, [r0, #14]
 800a14a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a14e:	6183      	str	r3, [r0, #24]
 800a150:	4619      	mov	r1, r3
 800a152:	2208      	movs	r2, #8
 800a154:	305c      	adds	r0, #92	; 0x5c
 800a156:	f7ff fcfa 	bl	8009b4e <memset>
 800a15a:	4b05      	ldr	r3, [pc, #20]	; (800a170 <std+0x38>)
 800a15c:	6263      	str	r3, [r4, #36]	; 0x24
 800a15e:	4b05      	ldr	r3, [pc, #20]	; (800a174 <std+0x3c>)
 800a160:	62a3      	str	r3, [r4, #40]	; 0x28
 800a162:	4b05      	ldr	r3, [pc, #20]	; (800a178 <std+0x40>)
 800a164:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a166:	4b05      	ldr	r3, [pc, #20]	; (800a17c <std+0x44>)
 800a168:	6224      	str	r4, [r4, #32]
 800a16a:	6323      	str	r3, [r4, #48]	; 0x30
 800a16c:	bd10      	pop	{r4, pc}
 800a16e:	bf00      	nop
 800a170:	0800abcd 	.word	0x0800abcd
 800a174:	0800abef 	.word	0x0800abef
 800a178:	0800ac27 	.word	0x0800ac27
 800a17c:	0800ac4b 	.word	0x0800ac4b

0800a180 <_cleanup_r>:
 800a180:	4901      	ldr	r1, [pc, #4]	; (800a188 <_cleanup_r+0x8>)
 800a182:	f000 b885 	b.w	800a290 <_fwalk_reent>
 800a186:	bf00      	nop
 800a188:	0800a0e5 	.word	0x0800a0e5

0800a18c <__sfmoreglue>:
 800a18c:	b570      	push	{r4, r5, r6, lr}
 800a18e:	1e4a      	subs	r2, r1, #1
 800a190:	2568      	movs	r5, #104	; 0x68
 800a192:	4355      	muls	r5, r2
 800a194:	460e      	mov	r6, r1
 800a196:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800a19a:	f7ff fd2f 	bl	8009bfc <_malloc_r>
 800a19e:	4604      	mov	r4, r0
 800a1a0:	b140      	cbz	r0, 800a1b4 <__sfmoreglue+0x28>
 800a1a2:	2100      	movs	r1, #0
 800a1a4:	e9c0 1600 	strd	r1, r6, [r0]
 800a1a8:	300c      	adds	r0, #12
 800a1aa:	60a0      	str	r0, [r4, #8]
 800a1ac:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800a1b0:	f7ff fccd 	bl	8009b4e <memset>
 800a1b4:	4620      	mov	r0, r4
 800a1b6:	bd70      	pop	{r4, r5, r6, pc}

0800a1b8 <__sinit>:
 800a1b8:	6983      	ldr	r3, [r0, #24]
 800a1ba:	b510      	push	{r4, lr}
 800a1bc:	4604      	mov	r4, r0
 800a1be:	bb33      	cbnz	r3, 800a20e <__sinit+0x56>
 800a1c0:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 800a1c4:	6503      	str	r3, [r0, #80]	; 0x50
 800a1c6:	4b12      	ldr	r3, [pc, #72]	; (800a210 <__sinit+0x58>)
 800a1c8:	4a12      	ldr	r2, [pc, #72]	; (800a214 <__sinit+0x5c>)
 800a1ca:	681b      	ldr	r3, [r3, #0]
 800a1cc:	6282      	str	r2, [r0, #40]	; 0x28
 800a1ce:	4298      	cmp	r0, r3
 800a1d0:	bf04      	itt	eq
 800a1d2:	2301      	moveq	r3, #1
 800a1d4:	6183      	streq	r3, [r0, #24]
 800a1d6:	f000 f81f 	bl	800a218 <__sfp>
 800a1da:	6060      	str	r0, [r4, #4]
 800a1dc:	4620      	mov	r0, r4
 800a1de:	f000 f81b 	bl	800a218 <__sfp>
 800a1e2:	60a0      	str	r0, [r4, #8]
 800a1e4:	4620      	mov	r0, r4
 800a1e6:	f000 f817 	bl	800a218 <__sfp>
 800a1ea:	2200      	movs	r2, #0
 800a1ec:	60e0      	str	r0, [r4, #12]
 800a1ee:	2104      	movs	r1, #4
 800a1f0:	6860      	ldr	r0, [r4, #4]
 800a1f2:	f7ff ffa1 	bl	800a138 <std>
 800a1f6:	2201      	movs	r2, #1
 800a1f8:	2109      	movs	r1, #9
 800a1fa:	68a0      	ldr	r0, [r4, #8]
 800a1fc:	f7ff ff9c 	bl	800a138 <std>
 800a200:	2202      	movs	r2, #2
 800a202:	2112      	movs	r1, #18
 800a204:	68e0      	ldr	r0, [r4, #12]
 800a206:	f7ff ff97 	bl	800a138 <std>
 800a20a:	2301      	movs	r3, #1
 800a20c:	61a3      	str	r3, [r4, #24]
 800a20e:	bd10      	pop	{r4, pc}
 800a210:	0800cb54 	.word	0x0800cb54
 800a214:	0800a181 	.word	0x0800a181

0800a218 <__sfp>:
 800a218:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a21a:	4b1b      	ldr	r3, [pc, #108]	; (800a288 <__sfp+0x70>)
 800a21c:	681e      	ldr	r6, [r3, #0]
 800a21e:	69b3      	ldr	r3, [r6, #24]
 800a220:	4607      	mov	r7, r0
 800a222:	b913      	cbnz	r3, 800a22a <__sfp+0x12>
 800a224:	4630      	mov	r0, r6
 800a226:	f7ff ffc7 	bl	800a1b8 <__sinit>
 800a22a:	3648      	adds	r6, #72	; 0x48
 800a22c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800a230:	3b01      	subs	r3, #1
 800a232:	d503      	bpl.n	800a23c <__sfp+0x24>
 800a234:	6833      	ldr	r3, [r6, #0]
 800a236:	b133      	cbz	r3, 800a246 <__sfp+0x2e>
 800a238:	6836      	ldr	r6, [r6, #0]
 800a23a:	e7f7      	b.n	800a22c <__sfp+0x14>
 800a23c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800a240:	b16d      	cbz	r5, 800a25e <__sfp+0x46>
 800a242:	3468      	adds	r4, #104	; 0x68
 800a244:	e7f4      	b.n	800a230 <__sfp+0x18>
 800a246:	2104      	movs	r1, #4
 800a248:	4638      	mov	r0, r7
 800a24a:	f7ff ff9f 	bl	800a18c <__sfmoreglue>
 800a24e:	6030      	str	r0, [r6, #0]
 800a250:	2800      	cmp	r0, #0
 800a252:	d1f1      	bne.n	800a238 <__sfp+0x20>
 800a254:	230c      	movs	r3, #12
 800a256:	603b      	str	r3, [r7, #0]
 800a258:	4604      	mov	r4, r0
 800a25a:	4620      	mov	r0, r4
 800a25c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a25e:	4b0b      	ldr	r3, [pc, #44]	; (800a28c <__sfp+0x74>)
 800a260:	6665      	str	r5, [r4, #100]	; 0x64
 800a262:	e9c4 5500 	strd	r5, r5, [r4]
 800a266:	60a5      	str	r5, [r4, #8]
 800a268:	e9c4 3503 	strd	r3, r5, [r4, #12]
 800a26c:	e9c4 5505 	strd	r5, r5, [r4, #20]
 800a270:	2208      	movs	r2, #8
 800a272:	4629      	mov	r1, r5
 800a274:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800a278:	f7ff fc69 	bl	8009b4e <memset>
 800a27c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800a280:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800a284:	e7e9      	b.n	800a25a <__sfp+0x42>
 800a286:	bf00      	nop
 800a288:	0800cb54 	.word	0x0800cb54
 800a28c:	ffff0001 	.word	0xffff0001

0800a290 <_fwalk_reent>:
 800a290:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a294:	4680      	mov	r8, r0
 800a296:	4689      	mov	r9, r1
 800a298:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800a29c:	2600      	movs	r6, #0
 800a29e:	b914      	cbnz	r4, 800a2a6 <_fwalk_reent+0x16>
 800a2a0:	4630      	mov	r0, r6
 800a2a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a2a6:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 800a2aa:	3f01      	subs	r7, #1
 800a2ac:	d501      	bpl.n	800a2b2 <_fwalk_reent+0x22>
 800a2ae:	6824      	ldr	r4, [r4, #0]
 800a2b0:	e7f5      	b.n	800a29e <_fwalk_reent+0xe>
 800a2b2:	89ab      	ldrh	r3, [r5, #12]
 800a2b4:	2b01      	cmp	r3, #1
 800a2b6:	d907      	bls.n	800a2c8 <_fwalk_reent+0x38>
 800a2b8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a2bc:	3301      	adds	r3, #1
 800a2be:	d003      	beq.n	800a2c8 <_fwalk_reent+0x38>
 800a2c0:	4629      	mov	r1, r5
 800a2c2:	4640      	mov	r0, r8
 800a2c4:	47c8      	blx	r9
 800a2c6:	4306      	orrs	r6, r0
 800a2c8:	3568      	adds	r5, #104	; 0x68
 800a2ca:	e7ee      	b.n	800a2aa <_fwalk_reent+0x1a>

0800a2cc <__swhatbuf_r>:
 800a2cc:	b570      	push	{r4, r5, r6, lr}
 800a2ce:	460e      	mov	r6, r1
 800a2d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a2d4:	2900      	cmp	r1, #0
 800a2d6:	b096      	sub	sp, #88	; 0x58
 800a2d8:	4614      	mov	r4, r2
 800a2da:	461d      	mov	r5, r3
 800a2dc:	da07      	bge.n	800a2ee <__swhatbuf_r+0x22>
 800a2de:	2300      	movs	r3, #0
 800a2e0:	602b      	str	r3, [r5, #0]
 800a2e2:	89b3      	ldrh	r3, [r6, #12]
 800a2e4:	061a      	lsls	r2, r3, #24
 800a2e6:	d410      	bmi.n	800a30a <__swhatbuf_r+0x3e>
 800a2e8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a2ec:	e00e      	b.n	800a30c <__swhatbuf_r+0x40>
 800a2ee:	466a      	mov	r2, sp
 800a2f0:	f000 fcd2 	bl	800ac98 <_fstat_r>
 800a2f4:	2800      	cmp	r0, #0
 800a2f6:	dbf2      	blt.n	800a2de <__swhatbuf_r+0x12>
 800a2f8:	9a01      	ldr	r2, [sp, #4]
 800a2fa:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800a2fe:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800a302:	425a      	negs	r2, r3
 800a304:	415a      	adcs	r2, r3
 800a306:	602a      	str	r2, [r5, #0]
 800a308:	e7ee      	b.n	800a2e8 <__swhatbuf_r+0x1c>
 800a30a:	2340      	movs	r3, #64	; 0x40
 800a30c:	2000      	movs	r0, #0
 800a30e:	6023      	str	r3, [r4, #0]
 800a310:	b016      	add	sp, #88	; 0x58
 800a312:	bd70      	pop	{r4, r5, r6, pc}

0800a314 <__smakebuf_r>:
 800a314:	898b      	ldrh	r3, [r1, #12]
 800a316:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a318:	079d      	lsls	r5, r3, #30
 800a31a:	4606      	mov	r6, r0
 800a31c:	460c      	mov	r4, r1
 800a31e:	d507      	bpl.n	800a330 <__smakebuf_r+0x1c>
 800a320:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a324:	6023      	str	r3, [r4, #0]
 800a326:	6123      	str	r3, [r4, #16]
 800a328:	2301      	movs	r3, #1
 800a32a:	6163      	str	r3, [r4, #20]
 800a32c:	b002      	add	sp, #8
 800a32e:	bd70      	pop	{r4, r5, r6, pc}
 800a330:	ab01      	add	r3, sp, #4
 800a332:	466a      	mov	r2, sp
 800a334:	f7ff ffca 	bl	800a2cc <__swhatbuf_r>
 800a338:	9900      	ldr	r1, [sp, #0]
 800a33a:	4605      	mov	r5, r0
 800a33c:	4630      	mov	r0, r6
 800a33e:	f7ff fc5d 	bl	8009bfc <_malloc_r>
 800a342:	b948      	cbnz	r0, 800a358 <__smakebuf_r+0x44>
 800a344:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a348:	059a      	lsls	r2, r3, #22
 800a34a:	d4ef      	bmi.n	800a32c <__smakebuf_r+0x18>
 800a34c:	f023 0303 	bic.w	r3, r3, #3
 800a350:	f043 0302 	orr.w	r3, r3, #2
 800a354:	81a3      	strh	r3, [r4, #12]
 800a356:	e7e3      	b.n	800a320 <__smakebuf_r+0xc>
 800a358:	4b0d      	ldr	r3, [pc, #52]	; (800a390 <__smakebuf_r+0x7c>)
 800a35a:	62b3      	str	r3, [r6, #40]	; 0x28
 800a35c:	89a3      	ldrh	r3, [r4, #12]
 800a35e:	6020      	str	r0, [r4, #0]
 800a360:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a364:	81a3      	strh	r3, [r4, #12]
 800a366:	9b00      	ldr	r3, [sp, #0]
 800a368:	6163      	str	r3, [r4, #20]
 800a36a:	9b01      	ldr	r3, [sp, #4]
 800a36c:	6120      	str	r0, [r4, #16]
 800a36e:	b15b      	cbz	r3, 800a388 <__smakebuf_r+0x74>
 800a370:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a374:	4630      	mov	r0, r6
 800a376:	f000 fca1 	bl	800acbc <_isatty_r>
 800a37a:	b128      	cbz	r0, 800a388 <__smakebuf_r+0x74>
 800a37c:	89a3      	ldrh	r3, [r4, #12]
 800a37e:	f023 0303 	bic.w	r3, r3, #3
 800a382:	f043 0301 	orr.w	r3, r3, #1
 800a386:	81a3      	strh	r3, [r4, #12]
 800a388:	89a3      	ldrh	r3, [r4, #12]
 800a38a:	431d      	orrs	r5, r3
 800a38c:	81a5      	strh	r5, [r4, #12]
 800a38e:	e7cd      	b.n	800a32c <__smakebuf_r+0x18>
 800a390:	0800a181 	.word	0x0800a181

0800a394 <__malloc_lock>:
 800a394:	4770      	bx	lr

0800a396 <__malloc_unlock>:
 800a396:	4770      	bx	lr

0800a398 <__ssputs_r>:
 800a398:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a39c:	688e      	ldr	r6, [r1, #8]
 800a39e:	429e      	cmp	r6, r3
 800a3a0:	4682      	mov	sl, r0
 800a3a2:	460c      	mov	r4, r1
 800a3a4:	4690      	mov	r8, r2
 800a3a6:	4699      	mov	r9, r3
 800a3a8:	d837      	bhi.n	800a41a <__ssputs_r+0x82>
 800a3aa:	898a      	ldrh	r2, [r1, #12]
 800a3ac:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a3b0:	d031      	beq.n	800a416 <__ssputs_r+0x7e>
 800a3b2:	6825      	ldr	r5, [r4, #0]
 800a3b4:	6909      	ldr	r1, [r1, #16]
 800a3b6:	1a6f      	subs	r7, r5, r1
 800a3b8:	6965      	ldr	r5, [r4, #20]
 800a3ba:	2302      	movs	r3, #2
 800a3bc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a3c0:	fb95 f5f3 	sdiv	r5, r5, r3
 800a3c4:	f109 0301 	add.w	r3, r9, #1
 800a3c8:	443b      	add	r3, r7
 800a3ca:	429d      	cmp	r5, r3
 800a3cc:	bf38      	it	cc
 800a3ce:	461d      	movcc	r5, r3
 800a3d0:	0553      	lsls	r3, r2, #21
 800a3d2:	d530      	bpl.n	800a436 <__ssputs_r+0x9e>
 800a3d4:	4629      	mov	r1, r5
 800a3d6:	f7ff fc11 	bl	8009bfc <_malloc_r>
 800a3da:	4606      	mov	r6, r0
 800a3dc:	b950      	cbnz	r0, 800a3f4 <__ssputs_r+0x5c>
 800a3de:	230c      	movs	r3, #12
 800a3e0:	f8ca 3000 	str.w	r3, [sl]
 800a3e4:	89a3      	ldrh	r3, [r4, #12]
 800a3e6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a3ea:	81a3      	strh	r3, [r4, #12]
 800a3ec:	f04f 30ff 	mov.w	r0, #4294967295
 800a3f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a3f4:	463a      	mov	r2, r7
 800a3f6:	6921      	ldr	r1, [r4, #16]
 800a3f8:	f7ff fb9e 	bl	8009b38 <memcpy>
 800a3fc:	89a3      	ldrh	r3, [r4, #12]
 800a3fe:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800a402:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a406:	81a3      	strh	r3, [r4, #12]
 800a408:	6126      	str	r6, [r4, #16]
 800a40a:	6165      	str	r5, [r4, #20]
 800a40c:	443e      	add	r6, r7
 800a40e:	1bed      	subs	r5, r5, r7
 800a410:	6026      	str	r6, [r4, #0]
 800a412:	60a5      	str	r5, [r4, #8]
 800a414:	464e      	mov	r6, r9
 800a416:	454e      	cmp	r6, r9
 800a418:	d900      	bls.n	800a41c <__ssputs_r+0x84>
 800a41a:	464e      	mov	r6, r9
 800a41c:	4632      	mov	r2, r6
 800a41e:	4641      	mov	r1, r8
 800a420:	6820      	ldr	r0, [r4, #0]
 800a422:	f000 fc6d 	bl	800ad00 <memmove>
 800a426:	68a3      	ldr	r3, [r4, #8]
 800a428:	1b9b      	subs	r3, r3, r6
 800a42a:	60a3      	str	r3, [r4, #8]
 800a42c:	6823      	ldr	r3, [r4, #0]
 800a42e:	441e      	add	r6, r3
 800a430:	6026      	str	r6, [r4, #0]
 800a432:	2000      	movs	r0, #0
 800a434:	e7dc      	b.n	800a3f0 <__ssputs_r+0x58>
 800a436:	462a      	mov	r2, r5
 800a438:	f000 fc7b 	bl	800ad32 <_realloc_r>
 800a43c:	4606      	mov	r6, r0
 800a43e:	2800      	cmp	r0, #0
 800a440:	d1e2      	bne.n	800a408 <__ssputs_r+0x70>
 800a442:	6921      	ldr	r1, [r4, #16]
 800a444:	4650      	mov	r0, sl
 800a446:	f7ff fb8b 	bl	8009b60 <_free_r>
 800a44a:	e7c8      	b.n	800a3de <__ssputs_r+0x46>

0800a44c <_svfiprintf_r>:
 800a44c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a450:	461d      	mov	r5, r3
 800a452:	898b      	ldrh	r3, [r1, #12]
 800a454:	061f      	lsls	r7, r3, #24
 800a456:	b09d      	sub	sp, #116	; 0x74
 800a458:	4680      	mov	r8, r0
 800a45a:	460c      	mov	r4, r1
 800a45c:	4616      	mov	r6, r2
 800a45e:	d50f      	bpl.n	800a480 <_svfiprintf_r+0x34>
 800a460:	690b      	ldr	r3, [r1, #16]
 800a462:	b96b      	cbnz	r3, 800a480 <_svfiprintf_r+0x34>
 800a464:	2140      	movs	r1, #64	; 0x40
 800a466:	f7ff fbc9 	bl	8009bfc <_malloc_r>
 800a46a:	6020      	str	r0, [r4, #0]
 800a46c:	6120      	str	r0, [r4, #16]
 800a46e:	b928      	cbnz	r0, 800a47c <_svfiprintf_r+0x30>
 800a470:	230c      	movs	r3, #12
 800a472:	f8c8 3000 	str.w	r3, [r8]
 800a476:	f04f 30ff 	mov.w	r0, #4294967295
 800a47a:	e0c8      	b.n	800a60e <_svfiprintf_r+0x1c2>
 800a47c:	2340      	movs	r3, #64	; 0x40
 800a47e:	6163      	str	r3, [r4, #20]
 800a480:	2300      	movs	r3, #0
 800a482:	9309      	str	r3, [sp, #36]	; 0x24
 800a484:	2320      	movs	r3, #32
 800a486:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a48a:	2330      	movs	r3, #48	; 0x30
 800a48c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a490:	9503      	str	r5, [sp, #12]
 800a492:	f04f 0b01 	mov.w	fp, #1
 800a496:	4637      	mov	r7, r6
 800a498:	463d      	mov	r5, r7
 800a49a:	f815 3b01 	ldrb.w	r3, [r5], #1
 800a49e:	b10b      	cbz	r3, 800a4a4 <_svfiprintf_r+0x58>
 800a4a0:	2b25      	cmp	r3, #37	; 0x25
 800a4a2:	d13e      	bne.n	800a522 <_svfiprintf_r+0xd6>
 800a4a4:	ebb7 0a06 	subs.w	sl, r7, r6
 800a4a8:	d00b      	beq.n	800a4c2 <_svfiprintf_r+0x76>
 800a4aa:	4653      	mov	r3, sl
 800a4ac:	4632      	mov	r2, r6
 800a4ae:	4621      	mov	r1, r4
 800a4b0:	4640      	mov	r0, r8
 800a4b2:	f7ff ff71 	bl	800a398 <__ssputs_r>
 800a4b6:	3001      	adds	r0, #1
 800a4b8:	f000 80a4 	beq.w	800a604 <_svfiprintf_r+0x1b8>
 800a4bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a4be:	4453      	add	r3, sl
 800a4c0:	9309      	str	r3, [sp, #36]	; 0x24
 800a4c2:	783b      	ldrb	r3, [r7, #0]
 800a4c4:	2b00      	cmp	r3, #0
 800a4c6:	f000 809d 	beq.w	800a604 <_svfiprintf_r+0x1b8>
 800a4ca:	2300      	movs	r3, #0
 800a4cc:	f04f 32ff 	mov.w	r2, #4294967295
 800a4d0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a4d4:	9304      	str	r3, [sp, #16]
 800a4d6:	9307      	str	r3, [sp, #28]
 800a4d8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a4dc:	931a      	str	r3, [sp, #104]	; 0x68
 800a4de:	462f      	mov	r7, r5
 800a4e0:	2205      	movs	r2, #5
 800a4e2:	f817 1b01 	ldrb.w	r1, [r7], #1
 800a4e6:	4850      	ldr	r0, [pc, #320]	; (800a628 <_svfiprintf_r+0x1dc>)
 800a4e8:	f7f5 fe7a 	bl	80001e0 <memchr>
 800a4ec:	9b04      	ldr	r3, [sp, #16]
 800a4ee:	b9d0      	cbnz	r0, 800a526 <_svfiprintf_r+0xda>
 800a4f0:	06d9      	lsls	r1, r3, #27
 800a4f2:	bf44      	itt	mi
 800a4f4:	2220      	movmi	r2, #32
 800a4f6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800a4fa:	071a      	lsls	r2, r3, #28
 800a4fc:	bf44      	itt	mi
 800a4fe:	222b      	movmi	r2, #43	; 0x2b
 800a500:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800a504:	782a      	ldrb	r2, [r5, #0]
 800a506:	2a2a      	cmp	r2, #42	; 0x2a
 800a508:	d015      	beq.n	800a536 <_svfiprintf_r+0xea>
 800a50a:	9a07      	ldr	r2, [sp, #28]
 800a50c:	462f      	mov	r7, r5
 800a50e:	2000      	movs	r0, #0
 800a510:	250a      	movs	r5, #10
 800a512:	4639      	mov	r1, r7
 800a514:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a518:	3b30      	subs	r3, #48	; 0x30
 800a51a:	2b09      	cmp	r3, #9
 800a51c:	d94d      	bls.n	800a5ba <_svfiprintf_r+0x16e>
 800a51e:	b1b8      	cbz	r0, 800a550 <_svfiprintf_r+0x104>
 800a520:	e00f      	b.n	800a542 <_svfiprintf_r+0xf6>
 800a522:	462f      	mov	r7, r5
 800a524:	e7b8      	b.n	800a498 <_svfiprintf_r+0x4c>
 800a526:	4a40      	ldr	r2, [pc, #256]	; (800a628 <_svfiprintf_r+0x1dc>)
 800a528:	1a80      	subs	r0, r0, r2
 800a52a:	fa0b f000 	lsl.w	r0, fp, r0
 800a52e:	4318      	orrs	r0, r3
 800a530:	9004      	str	r0, [sp, #16]
 800a532:	463d      	mov	r5, r7
 800a534:	e7d3      	b.n	800a4de <_svfiprintf_r+0x92>
 800a536:	9a03      	ldr	r2, [sp, #12]
 800a538:	1d11      	adds	r1, r2, #4
 800a53a:	6812      	ldr	r2, [r2, #0]
 800a53c:	9103      	str	r1, [sp, #12]
 800a53e:	2a00      	cmp	r2, #0
 800a540:	db01      	blt.n	800a546 <_svfiprintf_r+0xfa>
 800a542:	9207      	str	r2, [sp, #28]
 800a544:	e004      	b.n	800a550 <_svfiprintf_r+0x104>
 800a546:	4252      	negs	r2, r2
 800a548:	f043 0302 	orr.w	r3, r3, #2
 800a54c:	9207      	str	r2, [sp, #28]
 800a54e:	9304      	str	r3, [sp, #16]
 800a550:	783b      	ldrb	r3, [r7, #0]
 800a552:	2b2e      	cmp	r3, #46	; 0x2e
 800a554:	d10c      	bne.n	800a570 <_svfiprintf_r+0x124>
 800a556:	787b      	ldrb	r3, [r7, #1]
 800a558:	2b2a      	cmp	r3, #42	; 0x2a
 800a55a:	d133      	bne.n	800a5c4 <_svfiprintf_r+0x178>
 800a55c:	9b03      	ldr	r3, [sp, #12]
 800a55e:	1d1a      	adds	r2, r3, #4
 800a560:	681b      	ldr	r3, [r3, #0]
 800a562:	9203      	str	r2, [sp, #12]
 800a564:	2b00      	cmp	r3, #0
 800a566:	bfb8      	it	lt
 800a568:	f04f 33ff 	movlt.w	r3, #4294967295
 800a56c:	3702      	adds	r7, #2
 800a56e:	9305      	str	r3, [sp, #20]
 800a570:	4d2e      	ldr	r5, [pc, #184]	; (800a62c <_svfiprintf_r+0x1e0>)
 800a572:	7839      	ldrb	r1, [r7, #0]
 800a574:	2203      	movs	r2, #3
 800a576:	4628      	mov	r0, r5
 800a578:	f7f5 fe32 	bl	80001e0 <memchr>
 800a57c:	b138      	cbz	r0, 800a58e <_svfiprintf_r+0x142>
 800a57e:	2340      	movs	r3, #64	; 0x40
 800a580:	1b40      	subs	r0, r0, r5
 800a582:	fa03 f000 	lsl.w	r0, r3, r0
 800a586:	9b04      	ldr	r3, [sp, #16]
 800a588:	4303      	orrs	r3, r0
 800a58a:	3701      	adds	r7, #1
 800a58c:	9304      	str	r3, [sp, #16]
 800a58e:	7839      	ldrb	r1, [r7, #0]
 800a590:	4827      	ldr	r0, [pc, #156]	; (800a630 <_svfiprintf_r+0x1e4>)
 800a592:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a596:	2206      	movs	r2, #6
 800a598:	1c7e      	adds	r6, r7, #1
 800a59a:	f7f5 fe21 	bl	80001e0 <memchr>
 800a59e:	2800      	cmp	r0, #0
 800a5a0:	d038      	beq.n	800a614 <_svfiprintf_r+0x1c8>
 800a5a2:	4b24      	ldr	r3, [pc, #144]	; (800a634 <_svfiprintf_r+0x1e8>)
 800a5a4:	bb13      	cbnz	r3, 800a5ec <_svfiprintf_r+0x1a0>
 800a5a6:	9b03      	ldr	r3, [sp, #12]
 800a5a8:	3307      	adds	r3, #7
 800a5aa:	f023 0307 	bic.w	r3, r3, #7
 800a5ae:	3308      	adds	r3, #8
 800a5b0:	9303      	str	r3, [sp, #12]
 800a5b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a5b4:	444b      	add	r3, r9
 800a5b6:	9309      	str	r3, [sp, #36]	; 0x24
 800a5b8:	e76d      	b.n	800a496 <_svfiprintf_r+0x4a>
 800a5ba:	fb05 3202 	mla	r2, r5, r2, r3
 800a5be:	2001      	movs	r0, #1
 800a5c0:	460f      	mov	r7, r1
 800a5c2:	e7a6      	b.n	800a512 <_svfiprintf_r+0xc6>
 800a5c4:	2300      	movs	r3, #0
 800a5c6:	3701      	adds	r7, #1
 800a5c8:	9305      	str	r3, [sp, #20]
 800a5ca:	4619      	mov	r1, r3
 800a5cc:	250a      	movs	r5, #10
 800a5ce:	4638      	mov	r0, r7
 800a5d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a5d4:	3a30      	subs	r2, #48	; 0x30
 800a5d6:	2a09      	cmp	r2, #9
 800a5d8:	d903      	bls.n	800a5e2 <_svfiprintf_r+0x196>
 800a5da:	2b00      	cmp	r3, #0
 800a5dc:	d0c8      	beq.n	800a570 <_svfiprintf_r+0x124>
 800a5de:	9105      	str	r1, [sp, #20]
 800a5e0:	e7c6      	b.n	800a570 <_svfiprintf_r+0x124>
 800a5e2:	fb05 2101 	mla	r1, r5, r1, r2
 800a5e6:	2301      	movs	r3, #1
 800a5e8:	4607      	mov	r7, r0
 800a5ea:	e7f0      	b.n	800a5ce <_svfiprintf_r+0x182>
 800a5ec:	ab03      	add	r3, sp, #12
 800a5ee:	9300      	str	r3, [sp, #0]
 800a5f0:	4622      	mov	r2, r4
 800a5f2:	4b11      	ldr	r3, [pc, #68]	; (800a638 <_svfiprintf_r+0x1ec>)
 800a5f4:	a904      	add	r1, sp, #16
 800a5f6:	4640      	mov	r0, r8
 800a5f8:	f3af 8000 	nop.w
 800a5fc:	f1b0 3fff 	cmp.w	r0, #4294967295
 800a600:	4681      	mov	r9, r0
 800a602:	d1d6      	bne.n	800a5b2 <_svfiprintf_r+0x166>
 800a604:	89a3      	ldrh	r3, [r4, #12]
 800a606:	065b      	lsls	r3, r3, #25
 800a608:	f53f af35 	bmi.w	800a476 <_svfiprintf_r+0x2a>
 800a60c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a60e:	b01d      	add	sp, #116	; 0x74
 800a610:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a614:	ab03      	add	r3, sp, #12
 800a616:	9300      	str	r3, [sp, #0]
 800a618:	4622      	mov	r2, r4
 800a61a:	4b07      	ldr	r3, [pc, #28]	; (800a638 <_svfiprintf_r+0x1ec>)
 800a61c:	a904      	add	r1, sp, #16
 800a61e:	4640      	mov	r0, r8
 800a620:	f000 f9c2 	bl	800a9a8 <_printf_i>
 800a624:	e7ea      	b.n	800a5fc <_svfiprintf_r+0x1b0>
 800a626:	bf00      	nop
 800a628:	0800cbb8 	.word	0x0800cbb8
 800a62c:	0800cbbe 	.word	0x0800cbbe
 800a630:	0800cbc2 	.word	0x0800cbc2
 800a634:	00000000 	.word	0x00000000
 800a638:	0800a399 	.word	0x0800a399

0800a63c <__sfputc_r>:
 800a63c:	6893      	ldr	r3, [r2, #8]
 800a63e:	3b01      	subs	r3, #1
 800a640:	2b00      	cmp	r3, #0
 800a642:	b410      	push	{r4}
 800a644:	6093      	str	r3, [r2, #8]
 800a646:	da08      	bge.n	800a65a <__sfputc_r+0x1e>
 800a648:	6994      	ldr	r4, [r2, #24]
 800a64a:	42a3      	cmp	r3, r4
 800a64c:	db01      	blt.n	800a652 <__sfputc_r+0x16>
 800a64e:	290a      	cmp	r1, #10
 800a650:	d103      	bne.n	800a65a <__sfputc_r+0x1e>
 800a652:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a656:	f7ff bbff 	b.w	8009e58 <__swbuf_r>
 800a65a:	6813      	ldr	r3, [r2, #0]
 800a65c:	1c58      	adds	r0, r3, #1
 800a65e:	6010      	str	r0, [r2, #0]
 800a660:	7019      	strb	r1, [r3, #0]
 800a662:	4608      	mov	r0, r1
 800a664:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a668:	4770      	bx	lr

0800a66a <__sfputs_r>:
 800a66a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a66c:	4606      	mov	r6, r0
 800a66e:	460f      	mov	r7, r1
 800a670:	4614      	mov	r4, r2
 800a672:	18d5      	adds	r5, r2, r3
 800a674:	42ac      	cmp	r4, r5
 800a676:	d101      	bne.n	800a67c <__sfputs_r+0x12>
 800a678:	2000      	movs	r0, #0
 800a67a:	e007      	b.n	800a68c <__sfputs_r+0x22>
 800a67c:	463a      	mov	r2, r7
 800a67e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a682:	4630      	mov	r0, r6
 800a684:	f7ff ffda 	bl	800a63c <__sfputc_r>
 800a688:	1c43      	adds	r3, r0, #1
 800a68a:	d1f3      	bne.n	800a674 <__sfputs_r+0xa>
 800a68c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a690 <_vfiprintf_r>:
 800a690:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a694:	460c      	mov	r4, r1
 800a696:	b09d      	sub	sp, #116	; 0x74
 800a698:	4617      	mov	r7, r2
 800a69a:	461d      	mov	r5, r3
 800a69c:	4606      	mov	r6, r0
 800a69e:	b118      	cbz	r0, 800a6a8 <_vfiprintf_r+0x18>
 800a6a0:	6983      	ldr	r3, [r0, #24]
 800a6a2:	b90b      	cbnz	r3, 800a6a8 <_vfiprintf_r+0x18>
 800a6a4:	f7ff fd88 	bl	800a1b8 <__sinit>
 800a6a8:	4b7c      	ldr	r3, [pc, #496]	; (800a89c <_vfiprintf_r+0x20c>)
 800a6aa:	429c      	cmp	r4, r3
 800a6ac:	d158      	bne.n	800a760 <_vfiprintf_r+0xd0>
 800a6ae:	6874      	ldr	r4, [r6, #4]
 800a6b0:	89a3      	ldrh	r3, [r4, #12]
 800a6b2:	0718      	lsls	r0, r3, #28
 800a6b4:	d55e      	bpl.n	800a774 <_vfiprintf_r+0xe4>
 800a6b6:	6923      	ldr	r3, [r4, #16]
 800a6b8:	2b00      	cmp	r3, #0
 800a6ba:	d05b      	beq.n	800a774 <_vfiprintf_r+0xe4>
 800a6bc:	2300      	movs	r3, #0
 800a6be:	9309      	str	r3, [sp, #36]	; 0x24
 800a6c0:	2320      	movs	r3, #32
 800a6c2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a6c6:	2330      	movs	r3, #48	; 0x30
 800a6c8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a6cc:	9503      	str	r5, [sp, #12]
 800a6ce:	f04f 0b01 	mov.w	fp, #1
 800a6d2:	46b8      	mov	r8, r7
 800a6d4:	4645      	mov	r5, r8
 800a6d6:	f815 3b01 	ldrb.w	r3, [r5], #1
 800a6da:	b10b      	cbz	r3, 800a6e0 <_vfiprintf_r+0x50>
 800a6dc:	2b25      	cmp	r3, #37	; 0x25
 800a6de:	d154      	bne.n	800a78a <_vfiprintf_r+0xfa>
 800a6e0:	ebb8 0a07 	subs.w	sl, r8, r7
 800a6e4:	d00b      	beq.n	800a6fe <_vfiprintf_r+0x6e>
 800a6e6:	4653      	mov	r3, sl
 800a6e8:	463a      	mov	r2, r7
 800a6ea:	4621      	mov	r1, r4
 800a6ec:	4630      	mov	r0, r6
 800a6ee:	f7ff ffbc 	bl	800a66a <__sfputs_r>
 800a6f2:	3001      	adds	r0, #1
 800a6f4:	f000 80c2 	beq.w	800a87c <_vfiprintf_r+0x1ec>
 800a6f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a6fa:	4453      	add	r3, sl
 800a6fc:	9309      	str	r3, [sp, #36]	; 0x24
 800a6fe:	f898 3000 	ldrb.w	r3, [r8]
 800a702:	2b00      	cmp	r3, #0
 800a704:	f000 80ba 	beq.w	800a87c <_vfiprintf_r+0x1ec>
 800a708:	2300      	movs	r3, #0
 800a70a:	f04f 32ff 	mov.w	r2, #4294967295
 800a70e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a712:	9304      	str	r3, [sp, #16]
 800a714:	9307      	str	r3, [sp, #28]
 800a716:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a71a:	931a      	str	r3, [sp, #104]	; 0x68
 800a71c:	46a8      	mov	r8, r5
 800a71e:	2205      	movs	r2, #5
 800a720:	f818 1b01 	ldrb.w	r1, [r8], #1
 800a724:	485e      	ldr	r0, [pc, #376]	; (800a8a0 <_vfiprintf_r+0x210>)
 800a726:	f7f5 fd5b 	bl	80001e0 <memchr>
 800a72a:	9b04      	ldr	r3, [sp, #16]
 800a72c:	bb78      	cbnz	r0, 800a78e <_vfiprintf_r+0xfe>
 800a72e:	06d9      	lsls	r1, r3, #27
 800a730:	bf44      	itt	mi
 800a732:	2220      	movmi	r2, #32
 800a734:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800a738:	071a      	lsls	r2, r3, #28
 800a73a:	bf44      	itt	mi
 800a73c:	222b      	movmi	r2, #43	; 0x2b
 800a73e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800a742:	782a      	ldrb	r2, [r5, #0]
 800a744:	2a2a      	cmp	r2, #42	; 0x2a
 800a746:	d02a      	beq.n	800a79e <_vfiprintf_r+0x10e>
 800a748:	9a07      	ldr	r2, [sp, #28]
 800a74a:	46a8      	mov	r8, r5
 800a74c:	2000      	movs	r0, #0
 800a74e:	250a      	movs	r5, #10
 800a750:	4641      	mov	r1, r8
 800a752:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a756:	3b30      	subs	r3, #48	; 0x30
 800a758:	2b09      	cmp	r3, #9
 800a75a:	d969      	bls.n	800a830 <_vfiprintf_r+0x1a0>
 800a75c:	b360      	cbz	r0, 800a7b8 <_vfiprintf_r+0x128>
 800a75e:	e024      	b.n	800a7aa <_vfiprintf_r+0x11a>
 800a760:	4b50      	ldr	r3, [pc, #320]	; (800a8a4 <_vfiprintf_r+0x214>)
 800a762:	429c      	cmp	r4, r3
 800a764:	d101      	bne.n	800a76a <_vfiprintf_r+0xda>
 800a766:	68b4      	ldr	r4, [r6, #8]
 800a768:	e7a2      	b.n	800a6b0 <_vfiprintf_r+0x20>
 800a76a:	4b4f      	ldr	r3, [pc, #316]	; (800a8a8 <_vfiprintf_r+0x218>)
 800a76c:	429c      	cmp	r4, r3
 800a76e:	bf08      	it	eq
 800a770:	68f4      	ldreq	r4, [r6, #12]
 800a772:	e79d      	b.n	800a6b0 <_vfiprintf_r+0x20>
 800a774:	4621      	mov	r1, r4
 800a776:	4630      	mov	r0, r6
 800a778:	f7ff fbc0 	bl	8009efc <__swsetup_r>
 800a77c:	2800      	cmp	r0, #0
 800a77e:	d09d      	beq.n	800a6bc <_vfiprintf_r+0x2c>
 800a780:	f04f 30ff 	mov.w	r0, #4294967295
 800a784:	b01d      	add	sp, #116	; 0x74
 800a786:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a78a:	46a8      	mov	r8, r5
 800a78c:	e7a2      	b.n	800a6d4 <_vfiprintf_r+0x44>
 800a78e:	4a44      	ldr	r2, [pc, #272]	; (800a8a0 <_vfiprintf_r+0x210>)
 800a790:	1a80      	subs	r0, r0, r2
 800a792:	fa0b f000 	lsl.w	r0, fp, r0
 800a796:	4318      	orrs	r0, r3
 800a798:	9004      	str	r0, [sp, #16]
 800a79a:	4645      	mov	r5, r8
 800a79c:	e7be      	b.n	800a71c <_vfiprintf_r+0x8c>
 800a79e:	9a03      	ldr	r2, [sp, #12]
 800a7a0:	1d11      	adds	r1, r2, #4
 800a7a2:	6812      	ldr	r2, [r2, #0]
 800a7a4:	9103      	str	r1, [sp, #12]
 800a7a6:	2a00      	cmp	r2, #0
 800a7a8:	db01      	blt.n	800a7ae <_vfiprintf_r+0x11e>
 800a7aa:	9207      	str	r2, [sp, #28]
 800a7ac:	e004      	b.n	800a7b8 <_vfiprintf_r+0x128>
 800a7ae:	4252      	negs	r2, r2
 800a7b0:	f043 0302 	orr.w	r3, r3, #2
 800a7b4:	9207      	str	r2, [sp, #28]
 800a7b6:	9304      	str	r3, [sp, #16]
 800a7b8:	f898 3000 	ldrb.w	r3, [r8]
 800a7bc:	2b2e      	cmp	r3, #46	; 0x2e
 800a7be:	d10e      	bne.n	800a7de <_vfiprintf_r+0x14e>
 800a7c0:	f898 3001 	ldrb.w	r3, [r8, #1]
 800a7c4:	2b2a      	cmp	r3, #42	; 0x2a
 800a7c6:	d138      	bne.n	800a83a <_vfiprintf_r+0x1aa>
 800a7c8:	9b03      	ldr	r3, [sp, #12]
 800a7ca:	1d1a      	adds	r2, r3, #4
 800a7cc:	681b      	ldr	r3, [r3, #0]
 800a7ce:	9203      	str	r2, [sp, #12]
 800a7d0:	2b00      	cmp	r3, #0
 800a7d2:	bfb8      	it	lt
 800a7d4:	f04f 33ff 	movlt.w	r3, #4294967295
 800a7d8:	f108 0802 	add.w	r8, r8, #2
 800a7dc:	9305      	str	r3, [sp, #20]
 800a7de:	4d33      	ldr	r5, [pc, #204]	; (800a8ac <_vfiprintf_r+0x21c>)
 800a7e0:	f898 1000 	ldrb.w	r1, [r8]
 800a7e4:	2203      	movs	r2, #3
 800a7e6:	4628      	mov	r0, r5
 800a7e8:	f7f5 fcfa 	bl	80001e0 <memchr>
 800a7ec:	b140      	cbz	r0, 800a800 <_vfiprintf_r+0x170>
 800a7ee:	2340      	movs	r3, #64	; 0x40
 800a7f0:	1b40      	subs	r0, r0, r5
 800a7f2:	fa03 f000 	lsl.w	r0, r3, r0
 800a7f6:	9b04      	ldr	r3, [sp, #16]
 800a7f8:	4303      	orrs	r3, r0
 800a7fa:	f108 0801 	add.w	r8, r8, #1
 800a7fe:	9304      	str	r3, [sp, #16]
 800a800:	f898 1000 	ldrb.w	r1, [r8]
 800a804:	482a      	ldr	r0, [pc, #168]	; (800a8b0 <_vfiprintf_r+0x220>)
 800a806:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a80a:	2206      	movs	r2, #6
 800a80c:	f108 0701 	add.w	r7, r8, #1
 800a810:	f7f5 fce6 	bl	80001e0 <memchr>
 800a814:	2800      	cmp	r0, #0
 800a816:	d037      	beq.n	800a888 <_vfiprintf_r+0x1f8>
 800a818:	4b26      	ldr	r3, [pc, #152]	; (800a8b4 <_vfiprintf_r+0x224>)
 800a81a:	bb1b      	cbnz	r3, 800a864 <_vfiprintf_r+0x1d4>
 800a81c:	9b03      	ldr	r3, [sp, #12]
 800a81e:	3307      	adds	r3, #7
 800a820:	f023 0307 	bic.w	r3, r3, #7
 800a824:	3308      	adds	r3, #8
 800a826:	9303      	str	r3, [sp, #12]
 800a828:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a82a:	444b      	add	r3, r9
 800a82c:	9309      	str	r3, [sp, #36]	; 0x24
 800a82e:	e750      	b.n	800a6d2 <_vfiprintf_r+0x42>
 800a830:	fb05 3202 	mla	r2, r5, r2, r3
 800a834:	2001      	movs	r0, #1
 800a836:	4688      	mov	r8, r1
 800a838:	e78a      	b.n	800a750 <_vfiprintf_r+0xc0>
 800a83a:	2300      	movs	r3, #0
 800a83c:	f108 0801 	add.w	r8, r8, #1
 800a840:	9305      	str	r3, [sp, #20]
 800a842:	4619      	mov	r1, r3
 800a844:	250a      	movs	r5, #10
 800a846:	4640      	mov	r0, r8
 800a848:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a84c:	3a30      	subs	r2, #48	; 0x30
 800a84e:	2a09      	cmp	r2, #9
 800a850:	d903      	bls.n	800a85a <_vfiprintf_r+0x1ca>
 800a852:	2b00      	cmp	r3, #0
 800a854:	d0c3      	beq.n	800a7de <_vfiprintf_r+0x14e>
 800a856:	9105      	str	r1, [sp, #20]
 800a858:	e7c1      	b.n	800a7de <_vfiprintf_r+0x14e>
 800a85a:	fb05 2101 	mla	r1, r5, r1, r2
 800a85e:	2301      	movs	r3, #1
 800a860:	4680      	mov	r8, r0
 800a862:	e7f0      	b.n	800a846 <_vfiprintf_r+0x1b6>
 800a864:	ab03      	add	r3, sp, #12
 800a866:	9300      	str	r3, [sp, #0]
 800a868:	4622      	mov	r2, r4
 800a86a:	4b13      	ldr	r3, [pc, #76]	; (800a8b8 <_vfiprintf_r+0x228>)
 800a86c:	a904      	add	r1, sp, #16
 800a86e:	4630      	mov	r0, r6
 800a870:	f3af 8000 	nop.w
 800a874:	f1b0 3fff 	cmp.w	r0, #4294967295
 800a878:	4681      	mov	r9, r0
 800a87a:	d1d5      	bne.n	800a828 <_vfiprintf_r+0x198>
 800a87c:	89a3      	ldrh	r3, [r4, #12]
 800a87e:	065b      	lsls	r3, r3, #25
 800a880:	f53f af7e 	bmi.w	800a780 <_vfiprintf_r+0xf0>
 800a884:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a886:	e77d      	b.n	800a784 <_vfiprintf_r+0xf4>
 800a888:	ab03      	add	r3, sp, #12
 800a88a:	9300      	str	r3, [sp, #0]
 800a88c:	4622      	mov	r2, r4
 800a88e:	4b0a      	ldr	r3, [pc, #40]	; (800a8b8 <_vfiprintf_r+0x228>)
 800a890:	a904      	add	r1, sp, #16
 800a892:	4630      	mov	r0, r6
 800a894:	f000 f888 	bl	800a9a8 <_printf_i>
 800a898:	e7ec      	b.n	800a874 <_vfiprintf_r+0x1e4>
 800a89a:	bf00      	nop
 800a89c:	0800cb78 	.word	0x0800cb78
 800a8a0:	0800cbb8 	.word	0x0800cbb8
 800a8a4:	0800cb98 	.word	0x0800cb98
 800a8a8:	0800cb58 	.word	0x0800cb58
 800a8ac:	0800cbbe 	.word	0x0800cbbe
 800a8b0:	0800cbc2 	.word	0x0800cbc2
 800a8b4:	00000000 	.word	0x00000000
 800a8b8:	0800a66b 	.word	0x0800a66b

0800a8bc <_printf_common>:
 800a8bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a8c0:	4691      	mov	r9, r2
 800a8c2:	461f      	mov	r7, r3
 800a8c4:	688a      	ldr	r2, [r1, #8]
 800a8c6:	690b      	ldr	r3, [r1, #16]
 800a8c8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a8cc:	4293      	cmp	r3, r2
 800a8ce:	bfb8      	it	lt
 800a8d0:	4613      	movlt	r3, r2
 800a8d2:	f8c9 3000 	str.w	r3, [r9]
 800a8d6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a8da:	4606      	mov	r6, r0
 800a8dc:	460c      	mov	r4, r1
 800a8de:	b112      	cbz	r2, 800a8e6 <_printf_common+0x2a>
 800a8e0:	3301      	adds	r3, #1
 800a8e2:	f8c9 3000 	str.w	r3, [r9]
 800a8e6:	6823      	ldr	r3, [r4, #0]
 800a8e8:	0699      	lsls	r1, r3, #26
 800a8ea:	bf42      	ittt	mi
 800a8ec:	f8d9 3000 	ldrmi.w	r3, [r9]
 800a8f0:	3302      	addmi	r3, #2
 800a8f2:	f8c9 3000 	strmi.w	r3, [r9]
 800a8f6:	6825      	ldr	r5, [r4, #0]
 800a8f8:	f015 0506 	ands.w	r5, r5, #6
 800a8fc:	d107      	bne.n	800a90e <_printf_common+0x52>
 800a8fe:	f104 0a19 	add.w	sl, r4, #25
 800a902:	68e3      	ldr	r3, [r4, #12]
 800a904:	f8d9 2000 	ldr.w	r2, [r9]
 800a908:	1a9b      	subs	r3, r3, r2
 800a90a:	42ab      	cmp	r3, r5
 800a90c:	dc28      	bgt.n	800a960 <_printf_common+0xa4>
 800a90e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800a912:	6822      	ldr	r2, [r4, #0]
 800a914:	3300      	adds	r3, #0
 800a916:	bf18      	it	ne
 800a918:	2301      	movne	r3, #1
 800a91a:	0692      	lsls	r2, r2, #26
 800a91c:	d42d      	bmi.n	800a97a <_printf_common+0xbe>
 800a91e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a922:	4639      	mov	r1, r7
 800a924:	4630      	mov	r0, r6
 800a926:	47c0      	blx	r8
 800a928:	3001      	adds	r0, #1
 800a92a:	d020      	beq.n	800a96e <_printf_common+0xb2>
 800a92c:	6823      	ldr	r3, [r4, #0]
 800a92e:	68e5      	ldr	r5, [r4, #12]
 800a930:	f8d9 2000 	ldr.w	r2, [r9]
 800a934:	f003 0306 	and.w	r3, r3, #6
 800a938:	2b04      	cmp	r3, #4
 800a93a:	bf08      	it	eq
 800a93c:	1aad      	subeq	r5, r5, r2
 800a93e:	68a3      	ldr	r3, [r4, #8]
 800a940:	6922      	ldr	r2, [r4, #16]
 800a942:	bf0c      	ite	eq
 800a944:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a948:	2500      	movne	r5, #0
 800a94a:	4293      	cmp	r3, r2
 800a94c:	bfc4      	itt	gt
 800a94e:	1a9b      	subgt	r3, r3, r2
 800a950:	18ed      	addgt	r5, r5, r3
 800a952:	f04f 0900 	mov.w	r9, #0
 800a956:	341a      	adds	r4, #26
 800a958:	454d      	cmp	r5, r9
 800a95a:	d11a      	bne.n	800a992 <_printf_common+0xd6>
 800a95c:	2000      	movs	r0, #0
 800a95e:	e008      	b.n	800a972 <_printf_common+0xb6>
 800a960:	2301      	movs	r3, #1
 800a962:	4652      	mov	r2, sl
 800a964:	4639      	mov	r1, r7
 800a966:	4630      	mov	r0, r6
 800a968:	47c0      	blx	r8
 800a96a:	3001      	adds	r0, #1
 800a96c:	d103      	bne.n	800a976 <_printf_common+0xba>
 800a96e:	f04f 30ff 	mov.w	r0, #4294967295
 800a972:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a976:	3501      	adds	r5, #1
 800a978:	e7c3      	b.n	800a902 <_printf_common+0x46>
 800a97a:	18e1      	adds	r1, r4, r3
 800a97c:	1c5a      	adds	r2, r3, #1
 800a97e:	2030      	movs	r0, #48	; 0x30
 800a980:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a984:	4422      	add	r2, r4
 800a986:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a98a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a98e:	3302      	adds	r3, #2
 800a990:	e7c5      	b.n	800a91e <_printf_common+0x62>
 800a992:	2301      	movs	r3, #1
 800a994:	4622      	mov	r2, r4
 800a996:	4639      	mov	r1, r7
 800a998:	4630      	mov	r0, r6
 800a99a:	47c0      	blx	r8
 800a99c:	3001      	adds	r0, #1
 800a99e:	d0e6      	beq.n	800a96e <_printf_common+0xb2>
 800a9a0:	f109 0901 	add.w	r9, r9, #1
 800a9a4:	e7d8      	b.n	800a958 <_printf_common+0x9c>
	...

0800a9a8 <_printf_i>:
 800a9a8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a9ac:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800a9b0:	460c      	mov	r4, r1
 800a9b2:	7e09      	ldrb	r1, [r1, #24]
 800a9b4:	b085      	sub	sp, #20
 800a9b6:	296e      	cmp	r1, #110	; 0x6e
 800a9b8:	4617      	mov	r7, r2
 800a9ba:	4606      	mov	r6, r0
 800a9bc:	4698      	mov	r8, r3
 800a9be:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a9c0:	f000 80b3 	beq.w	800ab2a <_printf_i+0x182>
 800a9c4:	d822      	bhi.n	800aa0c <_printf_i+0x64>
 800a9c6:	2963      	cmp	r1, #99	; 0x63
 800a9c8:	d036      	beq.n	800aa38 <_printf_i+0x90>
 800a9ca:	d80a      	bhi.n	800a9e2 <_printf_i+0x3a>
 800a9cc:	2900      	cmp	r1, #0
 800a9ce:	f000 80b9 	beq.w	800ab44 <_printf_i+0x19c>
 800a9d2:	2958      	cmp	r1, #88	; 0x58
 800a9d4:	f000 8083 	beq.w	800aade <_printf_i+0x136>
 800a9d8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a9dc:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800a9e0:	e032      	b.n	800aa48 <_printf_i+0xa0>
 800a9e2:	2964      	cmp	r1, #100	; 0x64
 800a9e4:	d001      	beq.n	800a9ea <_printf_i+0x42>
 800a9e6:	2969      	cmp	r1, #105	; 0x69
 800a9e8:	d1f6      	bne.n	800a9d8 <_printf_i+0x30>
 800a9ea:	6820      	ldr	r0, [r4, #0]
 800a9ec:	6813      	ldr	r3, [r2, #0]
 800a9ee:	0605      	lsls	r5, r0, #24
 800a9f0:	f103 0104 	add.w	r1, r3, #4
 800a9f4:	d52a      	bpl.n	800aa4c <_printf_i+0xa4>
 800a9f6:	681b      	ldr	r3, [r3, #0]
 800a9f8:	6011      	str	r1, [r2, #0]
 800a9fa:	2b00      	cmp	r3, #0
 800a9fc:	da03      	bge.n	800aa06 <_printf_i+0x5e>
 800a9fe:	222d      	movs	r2, #45	; 0x2d
 800aa00:	425b      	negs	r3, r3
 800aa02:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800aa06:	486f      	ldr	r0, [pc, #444]	; (800abc4 <_printf_i+0x21c>)
 800aa08:	220a      	movs	r2, #10
 800aa0a:	e039      	b.n	800aa80 <_printf_i+0xd8>
 800aa0c:	2973      	cmp	r1, #115	; 0x73
 800aa0e:	f000 809d 	beq.w	800ab4c <_printf_i+0x1a4>
 800aa12:	d808      	bhi.n	800aa26 <_printf_i+0x7e>
 800aa14:	296f      	cmp	r1, #111	; 0x6f
 800aa16:	d020      	beq.n	800aa5a <_printf_i+0xb2>
 800aa18:	2970      	cmp	r1, #112	; 0x70
 800aa1a:	d1dd      	bne.n	800a9d8 <_printf_i+0x30>
 800aa1c:	6823      	ldr	r3, [r4, #0]
 800aa1e:	f043 0320 	orr.w	r3, r3, #32
 800aa22:	6023      	str	r3, [r4, #0]
 800aa24:	e003      	b.n	800aa2e <_printf_i+0x86>
 800aa26:	2975      	cmp	r1, #117	; 0x75
 800aa28:	d017      	beq.n	800aa5a <_printf_i+0xb2>
 800aa2a:	2978      	cmp	r1, #120	; 0x78
 800aa2c:	d1d4      	bne.n	800a9d8 <_printf_i+0x30>
 800aa2e:	2378      	movs	r3, #120	; 0x78
 800aa30:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800aa34:	4864      	ldr	r0, [pc, #400]	; (800abc8 <_printf_i+0x220>)
 800aa36:	e055      	b.n	800aae4 <_printf_i+0x13c>
 800aa38:	6813      	ldr	r3, [r2, #0]
 800aa3a:	1d19      	adds	r1, r3, #4
 800aa3c:	681b      	ldr	r3, [r3, #0]
 800aa3e:	6011      	str	r1, [r2, #0]
 800aa40:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800aa44:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800aa48:	2301      	movs	r3, #1
 800aa4a:	e08c      	b.n	800ab66 <_printf_i+0x1be>
 800aa4c:	681b      	ldr	r3, [r3, #0]
 800aa4e:	6011      	str	r1, [r2, #0]
 800aa50:	f010 0f40 	tst.w	r0, #64	; 0x40
 800aa54:	bf18      	it	ne
 800aa56:	b21b      	sxthne	r3, r3
 800aa58:	e7cf      	b.n	800a9fa <_printf_i+0x52>
 800aa5a:	6813      	ldr	r3, [r2, #0]
 800aa5c:	6825      	ldr	r5, [r4, #0]
 800aa5e:	1d18      	adds	r0, r3, #4
 800aa60:	6010      	str	r0, [r2, #0]
 800aa62:	0628      	lsls	r0, r5, #24
 800aa64:	d501      	bpl.n	800aa6a <_printf_i+0xc2>
 800aa66:	681b      	ldr	r3, [r3, #0]
 800aa68:	e002      	b.n	800aa70 <_printf_i+0xc8>
 800aa6a:	0668      	lsls	r0, r5, #25
 800aa6c:	d5fb      	bpl.n	800aa66 <_printf_i+0xbe>
 800aa6e:	881b      	ldrh	r3, [r3, #0]
 800aa70:	4854      	ldr	r0, [pc, #336]	; (800abc4 <_printf_i+0x21c>)
 800aa72:	296f      	cmp	r1, #111	; 0x6f
 800aa74:	bf14      	ite	ne
 800aa76:	220a      	movne	r2, #10
 800aa78:	2208      	moveq	r2, #8
 800aa7a:	2100      	movs	r1, #0
 800aa7c:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800aa80:	6865      	ldr	r5, [r4, #4]
 800aa82:	60a5      	str	r5, [r4, #8]
 800aa84:	2d00      	cmp	r5, #0
 800aa86:	f2c0 8095 	blt.w	800abb4 <_printf_i+0x20c>
 800aa8a:	6821      	ldr	r1, [r4, #0]
 800aa8c:	f021 0104 	bic.w	r1, r1, #4
 800aa90:	6021      	str	r1, [r4, #0]
 800aa92:	2b00      	cmp	r3, #0
 800aa94:	d13d      	bne.n	800ab12 <_printf_i+0x16a>
 800aa96:	2d00      	cmp	r5, #0
 800aa98:	f040 808e 	bne.w	800abb8 <_printf_i+0x210>
 800aa9c:	4665      	mov	r5, ip
 800aa9e:	2a08      	cmp	r2, #8
 800aaa0:	d10b      	bne.n	800aaba <_printf_i+0x112>
 800aaa2:	6823      	ldr	r3, [r4, #0]
 800aaa4:	07db      	lsls	r3, r3, #31
 800aaa6:	d508      	bpl.n	800aaba <_printf_i+0x112>
 800aaa8:	6923      	ldr	r3, [r4, #16]
 800aaaa:	6862      	ldr	r2, [r4, #4]
 800aaac:	429a      	cmp	r2, r3
 800aaae:	bfde      	ittt	le
 800aab0:	2330      	movle	r3, #48	; 0x30
 800aab2:	f805 3c01 	strble.w	r3, [r5, #-1]
 800aab6:	f105 35ff 	addle.w	r5, r5, #4294967295
 800aaba:	ebac 0305 	sub.w	r3, ip, r5
 800aabe:	6123      	str	r3, [r4, #16]
 800aac0:	f8cd 8000 	str.w	r8, [sp]
 800aac4:	463b      	mov	r3, r7
 800aac6:	aa03      	add	r2, sp, #12
 800aac8:	4621      	mov	r1, r4
 800aaca:	4630      	mov	r0, r6
 800aacc:	f7ff fef6 	bl	800a8bc <_printf_common>
 800aad0:	3001      	adds	r0, #1
 800aad2:	d14d      	bne.n	800ab70 <_printf_i+0x1c8>
 800aad4:	f04f 30ff 	mov.w	r0, #4294967295
 800aad8:	b005      	add	sp, #20
 800aada:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800aade:	4839      	ldr	r0, [pc, #228]	; (800abc4 <_printf_i+0x21c>)
 800aae0:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800aae4:	6813      	ldr	r3, [r2, #0]
 800aae6:	6821      	ldr	r1, [r4, #0]
 800aae8:	1d1d      	adds	r5, r3, #4
 800aaea:	681b      	ldr	r3, [r3, #0]
 800aaec:	6015      	str	r5, [r2, #0]
 800aaee:	060a      	lsls	r2, r1, #24
 800aaf0:	d50b      	bpl.n	800ab0a <_printf_i+0x162>
 800aaf2:	07ca      	lsls	r2, r1, #31
 800aaf4:	bf44      	itt	mi
 800aaf6:	f041 0120 	orrmi.w	r1, r1, #32
 800aafa:	6021      	strmi	r1, [r4, #0]
 800aafc:	b91b      	cbnz	r3, 800ab06 <_printf_i+0x15e>
 800aafe:	6822      	ldr	r2, [r4, #0]
 800ab00:	f022 0220 	bic.w	r2, r2, #32
 800ab04:	6022      	str	r2, [r4, #0]
 800ab06:	2210      	movs	r2, #16
 800ab08:	e7b7      	b.n	800aa7a <_printf_i+0xd2>
 800ab0a:	064d      	lsls	r5, r1, #25
 800ab0c:	bf48      	it	mi
 800ab0e:	b29b      	uxthmi	r3, r3
 800ab10:	e7ef      	b.n	800aaf2 <_printf_i+0x14a>
 800ab12:	4665      	mov	r5, ip
 800ab14:	fbb3 f1f2 	udiv	r1, r3, r2
 800ab18:	fb02 3311 	mls	r3, r2, r1, r3
 800ab1c:	5cc3      	ldrb	r3, [r0, r3]
 800ab1e:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800ab22:	460b      	mov	r3, r1
 800ab24:	2900      	cmp	r1, #0
 800ab26:	d1f5      	bne.n	800ab14 <_printf_i+0x16c>
 800ab28:	e7b9      	b.n	800aa9e <_printf_i+0xf6>
 800ab2a:	6813      	ldr	r3, [r2, #0]
 800ab2c:	6825      	ldr	r5, [r4, #0]
 800ab2e:	6961      	ldr	r1, [r4, #20]
 800ab30:	1d18      	adds	r0, r3, #4
 800ab32:	6010      	str	r0, [r2, #0]
 800ab34:	0628      	lsls	r0, r5, #24
 800ab36:	681b      	ldr	r3, [r3, #0]
 800ab38:	d501      	bpl.n	800ab3e <_printf_i+0x196>
 800ab3a:	6019      	str	r1, [r3, #0]
 800ab3c:	e002      	b.n	800ab44 <_printf_i+0x19c>
 800ab3e:	066a      	lsls	r2, r5, #25
 800ab40:	d5fb      	bpl.n	800ab3a <_printf_i+0x192>
 800ab42:	8019      	strh	r1, [r3, #0]
 800ab44:	2300      	movs	r3, #0
 800ab46:	6123      	str	r3, [r4, #16]
 800ab48:	4665      	mov	r5, ip
 800ab4a:	e7b9      	b.n	800aac0 <_printf_i+0x118>
 800ab4c:	6813      	ldr	r3, [r2, #0]
 800ab4e:	1d19      	adds	r1, r3, #4
 800ab50:	6011      	str	r1, [r2, #0]
 800ab52:	681d      	ldr	r5, [r3, #0]
 800ab54:	6862      	ldr	r2, [r4, #4]
 800ab56:	2100      	movs	r1, #0
 800ab58:	4628      	mov	r0, r5
 800ab5a:	f7f5 fb41 	bl	80001e0 <memchr>
 800ab5e:	b108      	cbz	r0, 800ab64 <_printf_i+0x1bc>
 800ab60:	1b40      	subs	r0, r0, r5
 800ab62:	6060      	str	r0, [r4, #4]
 800ab64:	6863      	ldr	r3, [r4, #4]
 800ab66:	6123      	str	r3, [r4, #16]
 800ab68:	2300      	movs	r3, #0
 800ab6a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ab6e:	e7a7      	b.n	800aac0 <_printf_i+0x118>
 800ab70:	6923      	ldr	r3, [r4, #16]
 800ab72:	462a      	mov	r2, r5
 800ab74:	4639      	mov	r1, r7
 800ab76:	4630      	mov	r0, r6
 800ab78:	47c0      	blx	r8
 800ab7a:	3001      	adds	r0, #1
 800ab7c:	d0aa      	beq.n	800aad4 <_printf_i+0x12c>
 800ab7e:	6823      	ldr	r3, [r4, #0]
 800ab80:	079b      	lsls	r3, r3, #30
 800ab82:	d413      	bmi.n	800abac <_printf_i+0x204>
 800ab84:	68e0      	ldr	r0, [r4, #12]
 800ab86:	9b03      	ldr	r3, [sp, #12]
 800ab88:	4298      	cmp	r0, r3
 800ab8a:	bfb8      	it	lt
 800ab8c:	4618      	movlt	r0, r3
 800ab8e:	e7a3      	b.n	800aad8 <_printf_i+0x130>
 800ab90:	2301      	movs	r3, #1
 800ab92:	464a      	mov	r2, r9
 800ab94:	4639      	mov	r1, r7
 800ab96:	4630      	mov	r0, r6
 800ab98:	47c0      	blx	r8
 800ab9a:	3001      	adds	r0, #1
 800ab9c:	d09a      	beq.n	800aad4 <_printf_i+0x12c>
 800ab9e:	3501      	adds	r5, #1
 800aba0:	68e3      	ldr	r3, [r4, #12]
 800aba2:	9a03      	ldr	r2, [sp, #12]
 800aba4:	1a9b      	subs	r3, r3, r2
 800aba6:	42ab      	cmp	r3, r5
 800aba8:	dcf2      	bgt.n	800ab90 <_printf_i+0x1e8>
 800abaa:	e7eb      	b.n	800ab84 <_printf_i+0x1dc>
 800abac:	2500      	movs	r5, #0
 800abae:	f104 0919 	add.w	r9, r4, #25
 800abb2:	e7f5      	b.n	800aba0 <_printf_i+0x1f8>
 800abb4:	2b00      	cmp	r3, #0
 800abb6:	d1ac      	bne.n	800ab12 <_printf_i+0x16a>
 800abb8:	7803      	ldrb	r3, [r0, #0]
 800abba:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800abbe:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800abc2:	e76c      	b.n	800aa9e <_printf_i+0xf6>
 800abc4:	0800cbc9 	.word	0x0800cbc9
 800abc8:	0800cbda 	.word	0x0800cbda

0800abcc <__sread>:
 800abcc:	b510      	push	{r4, lr}
 800abce:	460c      	mov	r4, r1
 800abd0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800abd4:	f000 f8d4 	bl	800ad80 <_read_r>
 800abd8:	2800      	cmp	r0, #0
 800abda:	bfab      	itete	ge
 800abdc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800abde:	89a3      	ldrhlt	r3, [r4, #12]
 800abe0:	181b      	addge	r3, r3, r0
 800abe2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800abe6:	bfac      	ite	ge
 800abe8:	6563      	strge	r3, [r4, #84]	; 0x54
 800abea:	81a3      	strhlt	r3, [r4, #12]
 800abec:	bd10      	pop	{r4, pc}

0800abee <__swrite>:
 800abee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800abf2:	461f      	mov	r7, r3
 800abf4:	898b      	ldrh	r3, [r1, #12]
 800abf6:	05db      	lsls	r3, r3, #23
 800abf8:	4605      	mov	r5, r0
 800abfa:	460c      	mov	r4, r1
 800abfc:	4616      	mov	r6, r2
 800abfe:	d505      	bpl.n	800ac0c <__swrite+0x1e>
 800ac00:	2302      	movs	r3, #2
 800ac02:	2200      	movs	r2, #0
 800ac04:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ac08:	f000 f868 	bl	800acdc <_lseek_r>
 800ac0c:	89a3      	ldrh	r3, [r4, #12]
 800ac0e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ac12:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800ac16:	81a3      	strh	r3, [r4, #12]
 800ac18:	4632      	mov	r2, r6
 800ac1a:	463b      	mov	r3, r7
 800ac1c:	4628      	mov	r0, r5
 800ac1e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ac22:	f000 b817 	b.w	800ac54 <_write_r>

0800ac26 <__sseek>:
 800ac26:	b510      	push	{r4, lr}
 800ac28:	460c      	mov	r4, r1
 800ac2a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ac2e:	f000 f855 	bl	800acdc <_lseek_r>
 800ac32:	1c43      	adds	r3, r0, #1
 800ac34:	89a3      	ldrh	r3, [r4, #12]
 800ac36:	bf15      	itete	ne
 800ac38:	6560      	strne	r0, [r4, #84]	; 0x54
 800ac3a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800ac3e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800ac42:	81a3      	strheq	r3, [r4, #12]
 800ac44:	bf18      	it	ne
 800ac46:	81a3      	strhne	r3, [r4, #12]
 800ac48:	bd10      	pop	{r4, pc}

0800ac4a <__sclose>:
 800ac4a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ac4e:	f000 b813 	b.w	800ac78 <_close_r>
	...

0800ac54 <_write_r>:
 800ac54:	b538      	push	{r3, r4, r5, lr}
 800ac56:	4c07      	ldr	r4, [pc, #28]	; (800ac74 <_write_r+0x20>)
 800ac58:	4605      	mov	r5, r0
 800ac5a:	4608      	mov	r0, r1
 800ac5c:	4611      	mov	r1, r2
 800ac5e:	2200      	movs	r2, #0
 800ac60:	6022      	str	r2, [r4, #0]
 800ac62:	461a      	mov	r2, r3
 800ac64:	f7f7 fc2c 	bl	80024c0 <_write>
 800ac68:	1c43      	adds	r3, r0, #1
 800ac6a:	d102      	bne.n	800ac72 <_write_r+0x1e>
 800ac6c:	6823      	ldr	r3, [r4, #0]
 800ac6e:	b103      	cbz	r3, 800ac72 <_write_r+0x1e>
 800ac70:	602b      	str	r3, [r5, #0]
 800ac72:	bd38      	pop	{r3, r4, r5, pc}
 800ac74:	20000c8c 	.word	0x20000c8c

0800ac78 <_close_r>:
 800ac78:	b538      	push	{r3, r4, r5, lr}
 800ac7a:	4c06      	ldr	r4, [pc, #24]	; (800ac94 <_close_r+0x1c>)
 800ac7c:	2300      	movs	r3, #0
 800ac7e:	4605      	mov	r5, r0
 800ac80:	4608      	mov	r0, r1
 800ac82:	6023      	str	r3, [r4, #0]
 800ac84:	f7f7 fc48 	bl	8002518 <_close>
 800ac88:	1c43      	adds	r3, r0, #1
 800ac8a:	d102      	bne.n	800ac92 <_close_r+0x1a>
 800ac8c:	6823      	ldr	r3, [r4, #0]
 800ac8e:	b103      	cbz	r3, 800ac92 <_close_r+0x1a>
 800ac90:	602b      	str	r3, [r5, #0]
 800ac92:	bd38      	pop	{r3, r4, r5, pc}
 800ac94:	20000c8c 	.word	0x20000c8c

0800ac98 <_fstat_r>:
 800ac98:	b538      	push	{r3, r4, r5, lr}
 800ac9a:	4c07      	ldr	r4, [pc, #28]	; (800acb8 <_fstat_r+0x20>)
 800ac9c:	2300      	movs	r3, #0
 800ac9e:	4605      	mov	r5, r0
 800aca0:	4608      	mov	r0, r1
 800aca2:	4611      	mov	r1, r2
 800aca4:	6023      	str	r3, [r4, #0]
 800aca6:	f7f7 fc87 	bl	80025b8 <_fstat>
 800acaa:	1c43      	adds	r3, r0, #1
 800acac:	d102      	bne.n	800acb4 <_fstat_r+0x1c>
 800acae:	6823      	ldr	r3, [r4, #0]
 800acb0:	b103      	cbz	r3, 800acb4 <_fstat_r+0x1c>
 800acb2:	602b      	str	r3, [r5, #0]
 800acb4:	bd38      	pop	{r3, r4, r5, pc}
 800acb6:	bf00      	nop
 800acb8:	20000c8c 	.word	0x20000c8c

0800acbc <_isatty_r>:
 800acbc:	b538      	push	{r3, r4, r5, lr}
 800acbe:	4c06      	ldr	r4, [pc, #24]	; (800acd8 <_isatty_r+0x1c>)
 800acc0:	2300      	movs	r3, #0
 800acc2:	4605      	mov	r5, r0
 800acc4:	4608      	mov	r0, r1
 800acc6:	6023      	str	r3, [r4, #0]
 800acc8:	f7f7 fbe3 	bl	8002492 <_isatty>
 800accc:	1c43      	adds	r3, r0, #1
 800acce:	d102      	bne.n	800acd6 <_isatty_r+0x1a>
 800acd0:	6823      	ldr	r3, [r4, #0]
 800acd2:	b103      	cbz	r3, 800acd6 <_isatty_r+0x1a>
 800acd4:	602b      	str	r3, [r5, #0]
 800acd6:	bd38      	pop	{r3, r4, r5, pc}
 800acd8:	20000c8c 	.word	0x20000c8c

0800acdc <_lseek_r>:
 800acdc:	b538      	push	{r3, r4, r5, lr}
 800acde:	4c07      	ldr	r4, [pc, #28]	; (800acfc <_lseek_r+0x20>)
 800ace0:	4605      	mov	r5, r0
 800ace2:	4608      	mov	r0, r1
 800ace4:	4611      	mov	r1, r2
 800ace6:	2200      	movs	r2, #0
 800ace8:	6022      	str	r2, [r4, #0]
 800acea:	461a      	mov	r2, r3
 800acec:	f7f7 fc2b 	bl	8002546 <_lseek>
 800acf0:	1c43      	adds	r3, r0, #1
 800acf2:	d102      	bne.n	800acfa <_lseek_r+0x1e>
 800acf4:	6823      	ldr	r3, [r4, #0]
 800acf6:	b103      	cbz	r3, 800acfa <_lseek_r+0x1e>
 800acf8:	602b      	str	r3, [r5, #0]
 800acfa:	bd38      	pop	{r3, r4, r5, pc}
 800acfc:	20000c8c 	.word	0x20000c8c

0800ad00 <memmove>:
 800ad00:	4288      	cmp	r0, r1
 800ad02:	b510      	push	{r4, lr}
 800ad04:	eb01 0302 	add.w	r3, r1, r2
 800ad08:	d807      	bhi.n	800ad1a <memmove+0x1a>
 800ad0a:	1e42      	subs	r2, r0, #1
 800ad0c:	4299      	cmp	r1, r3
 800ad0e:	d00a      	beq.n	800ad26 <memmove+0x26>
 800ad10:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ad14:	f802 4f01 	strb.w	r4, [r2, #1]!
 800ad18:	e7f8      	b.n	800ad0c <memmove+0xc>
 800ad1a:	4283      	cmp	r3, r0
 800ad1c:	d9f5      	bls.n	800ad0a <memmove+0xa>
 800ad1e:	1881      	adds	r1, r0, r2
 800ad20:	1ad2      	subs	r2, r2, r3
 800ad22:	42d3      	cmn	r3, r2
 800ad24:	d100      	bne.n	800ad28 <memmove+0x28>
 800ad26:	bd10      	pop	{r4, pc}
 800ad28:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ad2c:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800ad30:	e7f7      	b.n	800ad22 <memmove+0x22>

0800ad32 <_realloc_r>:
 800ad32:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ad34:	4607      	mov	r7, r0
 800ad36:	4614      	mov	r4, r2
 800ad38:	460e      	mov	r6, r1
 800ad3a:	b921      	cbnz	r1, 800ad46 <_realloc_r+0x14>
 800ad3c:	4611      	mov	r1, r2
 800ad3e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800ad42:	f7fe bf5b 	b.w	8009bfc <_malloc_r>
 800ad46:	b922      	cbnz	r2, 800ad52 <_realloc_r+0x20>
 800ad48:	f7fe ff0a 	bl	8009b60 <_free_r>
 800ad4c:	4625      	mov	r5, r4
 800ad4e:	4628      	mov	r0, r5
 800ad50:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ad52:	f000 f827 	bl	800ada4 <_malloc_usable_size_r>
 800ad56:	42a0      	cmp	r0, r4
 800ad58:	d20f      	bcs.n	800ad7a <_realloc_r+0x48>
 800ad5a:	4621      	mov	r1, r4
 800ad5c:	4638      	mov	r0, r7
 800ad5e:	f7fe ff4d 	bl	8009bfc <_malloc_r>
 800ad62:	4605      	mov	r5, r0
 800ad64:	2800      	cmp	r0, #0
 800ad66:	d0f2      	beq.n	800ad4e <_realloc_r+0x1c>
 800ad68:	4631      	mov	r1, r6
 800ad6a:	4622      	mov	r2, r4
 800ad6c:	f7fe fee4 	bl	8009b38 <memcpy>
 800ad70:	4631      	mov	r1, r6
 800ad72:	4638      	mov	r0, r7
 800ad74:	f7fe fef4 	bl	8009b60 <_free_r>
 800ad78:	e7e9      	b.n	800ad4e <_realloc_r+0x1c>
 800ad7a:	4635      	mov	r5, r6
 800ad7c:	e7e7      	b.n	800ad4e <_realloc_r+0x1c>
	...

0800ad80 <_read_r>:
 800ad80:	b538      	push	{r3, r4, r5, lr}
 800ad82:	4c07      	ldr	r4, [pc, #28]	; (800ada0 <_read_r+0x20>)
 800ad84:	4605      	mov	r5, r0
 800ad86:	4608      	mov	r0, r1
 800ad88:	4611      	mov	r1, r2
 800ad8a:	2200      	movs	r2, #0
 800ad8c:	6022      	str	r2, [r4, #0]
 800ad8e:	461a      	mov	r2, r3
 800ad90:	f7f7 fbea 	bl	8002568 <_read>
 800ad94:	1c43      	adds	r3, r0, #1
 800ad96:	d102      	bne.n	800ad9e <_read_r+0x1e>
 800ad98:	6823      	ldr	r3, [r4, #0]
 800ad9a:	b103      	cbz	r3, 800ad9e <_read_r+0x1e>
 800ad9c:	602b      	str	r3, [r5, #0]
 800ad9e:	bd38      	pop	{r3, r4, r5, pc}
 800ada0:	20000c8c 	.word	0x20000c8c

0800ada4 <_malloc_usable_size_r>:
 800ada4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ada8:	1f18      	subs	r0, r3, #4
 800adaa:	2b00      	cmp	r3, #0
 800adac:	bfbc      	itt	lt
 800adae:	580b      	ldrlt	r3, [r1, r0]
 800adb0:	18c0      	addlt	r0, r0, r3
 800adb2:	4770      	bx	lr

0800adb4 <log>:
 800adb4:	b570      	push	{r4, r5, r6, lr}
 800adb6:	ed2d 8b02 	vpush	{d8}
 800adba:	b08a      	sub	sp, #40	; 0x28
 800adbc:	ec55 4b10 	vmov	r4, r5, d0
 800adc0:	f000 f9ea 	bl	800b198 <__ieee754_log>
 800adc4:	4b36      	ldr	r3, [pc, #216]	; (800aea0 <log+0xec>)
 800adc6:	eeb0 8a40 	vmov.f32	s16, s0
 800adca:	eef0 8a60 	vmov.f32	s17, s1
 800adce:	f993 6000 	ldrsb.w	r6, [r3]
 800add2:	1c73      	adds	r3, r6, #1
 800add4:	d05b      	beq.n	800ae8e <log+0xda>
 800add6:	4622      	mov	r2, r4
 800add8:	462b      	mov	r3, r5
 800adda:	4620      	mov	r0, r4
 800addc:	4629      	mov	r1, r5
 800adde:	f7f5 fea5 	bl	8000b2c <__aeabi_dcmpun>
 800ade2:	2800      	cmp	r0, #0
 800ade4:	d153      	bne.n	800ae8e <log+0xda>
 800ade6:	2200      	movs	r2, #0
 800ade8:	2300      	movs	r3, #0
 800adea:	4620      	mov	r0, r4
 800adec:	4629      	mov	r1, r5
 800adee:	f7f5 fe93 	bl	8000b18 <__aeabi_dcmpgt>
 800adf2:	2800      	cmp	r0, #0
 800adf4:	d14b      	bne.n	800ae8e <log+0xda>
 800adf6:	4b2b      	ldr	r3, [pc, #172]	; (800aea4 <log+0xf0>)
 800adf8:	9301      	str	r3, [sp, #4]
 800adfa:	9008      	str	r0, [sp, #32]
 800adfc:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800ae00:	e9cd 4504 	strd	r4, r5, [sp, #16]
 800ae04:	b9a6      	cbnz	r6, 800ae30 <log+0x7c>
 800ae06:	4b28      	ldr	r3, [pc, #160]	; (800aea8 <log+0xf4>)
 800ae08:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800ae0c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800ae10:	4620      	mov	r0, r4
 800ae12:	2200      	movs	r2, #0
 800ae14:	2300      	movs	r3, #0
 800ae16:	4629      	mov	r1, r5
 800ae18:	f7f5 fe56 	bl	8000ac8 <__aeabi_dcmpeq>
 800ae1c:	bb40      	cbnz	r0, 800ae70 <log+0xbc>
 800ae1e:	2301      	movs	r3, #1
 800ae20:	2e02      	cmp	r6, #2
 800ae22:	9300      	str	r3, [sp, #0]
 800ae24:	d119      	bne.n	800ae5a <log+0xa6>
 800ae26:	f7fe fe55 	bl	8009ad4 <__errno>
 800ae2a:	2321      	movs	r3, #33	; 0x21
 800ae2c:	6003      	str	r3, [r0, #0]
 800ae2e:	e019      	b.n	800ae64 <log+0xb0>
 800ae30:	4b1e      	ldr	r3, [pc, #120]	; (800aeac <log+0xf8>)
 800ae32:	2200      	movs	r2, #0
 800ae34:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800ae38:	4620      	mov	r0, r4
 800ae3a:	2200      	movs	r2, #0
 800ae3c:	2300      	movs	r3, #0
 800ae3e:	4629      	mov	r1, r5
 800ae40:	f7f5 fe42 	bl	8000ac8 <__aeabi_dcmpeq>
 800ae44:	2800      	cmp	r0, #0
 800ae46:	d0ea      	beq.n	800ae1e <log+0x6a>
 800ae48:	2302      	movs	r3, #2
 800ae4a:	429e      	cmp	r6, r3
 800ae4c:	9300      	str	r3, [sp, #0]
 800ae4e:	d111      	bne.n	800ae74 <log+0xc0>
 800ae50:	f7fe fe40 	bl	8009ad4 <__errno>
 800ae54:	2322      	movs	r3, #34	; 0x22
 800ae56:	6003      	str	r3, [r0, #0]
 800ae58:	e011      	b.n	800ae7e <log+0xca>
 800ae5a:	4668      	mov	r0, sp
 800ae5c:	f001 f91f 	bl	800c09e <matherr>
 800ae60:	2800      	cmp	r0, #0
 800ae62:	d0e0      	beq.n	800ae26 <log+0x72>
 800ae64:	4812      	ldr	r0, [pc, #72]	; (800aeb0 <log+0xfc>)
 800ae66:	f001 f91f 	bl	800c0a8 <nan>
 800ae6a:	ed8d 0b06 	vstr	d0, [sp, #24]
 800ae6e:	e006      	b.n	800ae7e <log+0xca>
 800ae70:	2302      	movs	r3, #2
 800ae72:	9300      	str	r3, [sp, #0]
 800ae74:	4668      	mov	r0, sp
 800ae76:	f001 f912 	bl	800c09e <matherr>
 800ae7a:	2800      	cmp	r0, #0
 800ae7c:	d0e8      	beq.n	800ae50 <log+0x9c>
 800ae7e:	9b08      	ldr	r3, [sp, #32]
 800ae80:	b11b      	cbz	r3, 800ae8a <log+0xd6>
 800ae82:	f7fe fe27 	bl	8009ad4 <__errno>
 800ae86:	9b08      	ldr	r3, [sp, #32]
 800ae88:	6003      	str	r3, [r0, #0]
 800ae8a:	ed9d 8b06 	vldr	d8, [sp, #24]
 800ae8e:	eeb0 0a48 	vmov.f32	s0, s16
 800ae92:	eef0 0a68 	vmov.f32	s1, s17
 800ae96:	b00a      	add	sp, #40	; 0x28
 800ae98:	ecbd 8b02 	vpop	{d8}
 800ae9c:	bd70      	pop	{r4, r5, r6, pc}
 800ae9e:	bf00      	nop
 800aea0:	20000070 	.word	0x20000070
 800aea4:	0800cbeb 	.word	0x0800cbeb
 800aea8:	c7efffff 	.word	0xc7efffff
 800aeac:	fff00000 	.word	0xfff00000
 800aeb0:	0800cbbd 	.word	0x0800cbbd

0800aeb4 <pow>:
 800aeb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aeb8:	ed2d 8b04 	vpush	{d8-d9}
 800aebc:	f8df 92d0 	ldr.w	r9, [pc, #720]	; 800b190 <pow+0x2dc>
 800aec0:	b08d      	sub	sp, #52	; 0x34
 800aec2:	ec57 6b10 	vmov	r6, r7, d0
 800aec6:	ec55 4b11 	vmov	r4, r5, d1
 800aeca:	f000 fb19 	bl	800b500 <__ieee754_pow>
 800aece:	f999 3000 	ldrsb.w	r3, [r9]
 800aed2:	9300      	str	r3, [sp, #0]
 800aed4:	3301      	adds	r3, #1
 800aed6:	eeb0 8a40 	vmov.f32	s16, s0
 800aeda:	eef0 8a60 	vmov.f32	s17, s1
 800aede:	46c8      	mov	r8, r9
 800aee0:	d05f      	beq.n	800afa2 <pow+0xee>
 800aee2:	4622      	mov	r2, r4
 800aee4:	462b      	mov	r3, r5
 800aee6:	4620      	mov	r0, r4
 800aee8:	4629      	mov	r1, r5
 800aeea:	f7f5 fe1f 	bl	8000b2c <__aeabi_dcmpun>
 800aeee:	4683      	mov	fp, r0
 800aef0:	2800      	cmp	r0, #0
 800aef2:	d156      	bne.n	800afa2 <pow+0xee>
 800aef4:	4632      	mov	r2, r6
 800aef6:	463b      	mov	r3, r7
 800aef8:	4630      	mov	r0, r6
 800aefa:	4639      	mov	r1, r7
 800aefc:	f7f5 fe16 	bl	8000b2c <__aeabi_dcmpun>
 800af00:	9001      	str	r0, [sp, #4]
 800af02:	b1e8      	cbz	r0, 800af40 <pow+0x8c>
 800af04:	2200      	movs	r2, #0
 800af06:	2300      	movs	r3, #0
 800af08:	4620      	mov	r0, r4
 800af0a:	4629      	mov	r1, r5
 800af0c:	f7f5 fddc 	bl	8000ac8 <__aeabi_dcmpeq>
 800af10:	2800      	cmp	r0, #0
 800af12:	d046      	beq.n	800afa2 <pow+0xee>
 800af14:	2301      	movs	r3, #1
 800af16:	9302      	str	r3, [sp, #8]
 800af18:	4b96      	ldr	r3, [pc, #600]	; (800b174 <pow+0x2c0>)
 800af1a:	9303      	str	r3, [sp, #12]
 800af1c:	4b96      	ldr	r3, [pc, #600]	; (800b178 <pow+0x2c4>)
 800af1e:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 800af22:	2200      	movs	r2, #0
 800af24:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800af28:	9b00      	ldr	r3, [sp, #0]
 800af2a:	2b02      	cmp	r3, #2
 800af2c:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800af30:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800af34:	d033      	beq.n	800af9e <pow+0xea>
 800af36:	a802      	add	r0, sp, #8
 800af38:	f001 f8b1 	bl	800c09e <matherr>
 800af3c:	bb48      	cbnz	r0, 800af92 <pow+0xde>
 800af3e:	e05d      	b.n	800affc <pow+0x148>
 800af40:	f04f 0a00 	mov.w	sl, #0
 800af44:	f04f 0b00 	mov.w	fp, #0
 800af48:	4652      	mov	r2, sl
 800af4a:	465b      	mov	r3, fp
 800af4c:	4630      	mov	r0, r6
 800af4e:	4639      	mov	r1, r7
 800af50:	f7f5 fdba 	bl	8000ac8 <__aeabi_dcmpeq>
 800af54:	ec4b ab19 	vmov	d9, sl, fp
 800af58:	2800      	cmp	r0, #0
 800af5a:	d054      	beq.n	800b006 <pow+0x152>
 800af5c:	4652      	mov	r2, sl
 800af5e:	465b      	mov	r3, fp
 800af60:	4620      	mov	r0, r4
 800af62:	4629      	mov	r1, r5
 800af64:	f7f5 fdb0 	bl	8000ac8 <__aeabi_dcmpeq>
 800af68:	4680      	mov	r8, r0
 800af6a:	b318      	cbz	r0, 800afb4 <pow+0x100>
 800af6c:	2301      	movs	r3, #1
 800af6e:	9302      	str	r3, [sp, #8]
 800af70:	4b80      	ldr	r3, [pc, #512]	; (800b174 <pow+0x2c0>)
 800af72:	9303      	str	r3, [sp, #12]
 800af74:	9b01      	ldr	r3, [sp, #4]
 800af76:	930a      	str	r3, [sp, #40]	; 0x28
 800af78:	9b00      	ldr	r3, [sp, #0]
 800af7a:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800af7e:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800af82:	e9cd ab08 	strd	sl, fp, [sp, #32]
 800af86:	2b00      	cmp	r3, #0
 800af88:	d0d5      	beq.n	800af36 <pow+0x82>
 800af8a:	4b7b      	ldr	r3, [pc, #492]	; (800b178 <pow+0x2c4>)
 800af8c:	2200      	movs	r2, #0
 800af8e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800af92:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800af94:	b11b      	cbz	r3, 800af9e <pow+0xea>
 800af96:	f7fe fd9d 	bl	8009ad4 <__errno>
 800af9a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800af9c:	6003      	str	r3, [r0, #0]
 800af9e:	ed9d 8b08 	vldr	d8, [sp, #32]
 800afa2:	eeb0 0a48 	vmov.f32	s0, s16
 800afa6:	eef0 0a68 	vmov.f32	s1, s17
 800afaa:	b00d      	add	sp, #52	; 0x34
 800afac:	ecbd 8b04 	vpop	{d8-d9}
 800afb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800afb4:	ec45 4b10 	vmov	d0, r4, r5
 800afb8:	f001 f869 	bl	800c08e <finite>
 800afbc:	2800      	cmp	r0, #0
 800afbe:	d0f0      	beq.n	800afa2 <pow+0xee>
 800afc0:	4652      	mov	r2, sl
 800afc2:	465b      	mov	r3, fp
 800afc4:	4620      	mov	r0, r4
 800afc6:	4629      	mov	r1, r5
 800afc8:	f7f5 fd88 	bl	8000adc <__aeabi_dcmplt>
 800afcc:	2800      	cmp	r0, #0
 800afce:	d0e8      	beq.n	800afa2 <pow+0xee>
 800afd0:	2301      	movs	r3, #1
 800afd2:	9302      	str	r3, [sp, #8]
 800afd4:	4b67      	ldr	r3, [pc, #412]	; (800b174 <pow+0x2c0>)
 800afd6:	9303      	str	r3, [sp, #12]
 800afd8:	f999 3000 	ldrsb.w	r3, [r9]
 800afdc:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 800afe0:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800afe4:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800afe8:	b913      	cbnz	r3, 800aff0 <pow+0x13c>
 800afea:	e9cd ab08 	strd	sl, fp, [sp, #32]
 800afee:	e7a2      	b.n	800af36 <pow+0x82>
 800aff0:	4962      	ldr	r1, [pc, #392]	; (800b17c <pow+0x2c8>)
 800aff2:	2000      	movs	r0, #0
 800aff4:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800aff8:	2b02      	cmp	r3, #2
 800affa:	d19c      	bne.n	800af36 <pow+0x82>
 800affc:	f7fe fd6a 	bl	8009ad4 <__errno>
 800b000:	2321      	movs	r3, #33	; 0x21
 800b002:	6003      	str	r3, [r0, #0]
 800b004:	e7c5      	b.n	800af92 <pow+0xde>
 800b006:	eeb0 0a48 	vmov.f32	s0, s16
 800b00a:	eef0 0a68 	vmov.f32	s1, s17
 800b00e:	f001 f83e 	bl	800c08e <finite>
 800b012:	9000      	str	r0, [sp, #0]
 800b014:	2800      	cmp	r0, #0
 800b016:	f040 8081 	bne.w	800b11c <pow+0x268>
 800b01a:	ec47 6b10 	vmov	d0, r6, r7
 800b01e:	f001 f836 	bl	800c08e <finite>
 800b022:	2800      	cmp	r0, #0
 800b024:	d07a      	beq.n	800b11c <pow+0x268>
 800b026:	ec45 4b10 	vmov	d0, r4, r5
 800b02a:	f001 f830 	bl	800c08e <finite>
 800b02e:	2800      	cmp	r0, #0
 800b030:	d074      	beq.n	800b11c <pow+0x268>
 800b032:	ec53 2b18 	vmov	r2, r3, d8
 800b036:	ee18 0a10 	vmov	r0, s16
 800b03a:	4619      	mov	r1, r3
 800b03c:	f7f5 fd76 	bl	8000b2c <__aeabi_dcmpun>
 800b040:	f999 9000 	ldrsb.w	r9, [r9]
 800b044:	4b4b      	ldr	r3, [pc, #300]	; (800b174 <pow+0x2c0>)
 800b046:	b1b0      	cbz	r0, 800b076 <pow+0x1c2>
 800b048:	2201      	movs	r2, #1
 800b04a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b04e:	9b00      	ldr	r3, [sp, #0]
 800b050:	930a      	str	r3, [sp, #40]	; 0x28
 800b052:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800b056:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800b05a:	f1b9 0f00 	cmp.w	r9, #0
 800b05e:	d0c4      	beq.n	800afea <pow+0x136>
 800b060:	4652      	mov	r2, sl
 800b062:	465b      	mov	r3, fp
 800b064:	4650      	mov	r0, sl
 800b066:	4659      	mov	r1, fp
 800b068:	f7f5 fbf0 	bl	800084c <__aeabi_ddiv>
 800b06c:	f1b9 0f02 	cmp.w	r9, #2
 800b070:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800b074:	e7c1      	b.n	800affa <pow+0x146>
 800b076:	2203      	movs	r2, #3
 800b078:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b07c:	900a      	str	r0, [sp, #40]	; 0x28
 800b07e:	4629      	mov	r1, r5
 800b080:	4620      	mov	r0, r4
 800b082:	2200      	movs	r2, #0
 800b084:	4b3e      	ldr	r3, [pc, #248]	; (800b180 <pow+0x2cc>)
 800b086:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800b08a:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800b08e:	f7f5 fab3 	bl	80005f8 <__aeabi_dmul>
 800b092:	4604      	mov	r4, r0
 800b094:	460d      	mov	r5, r1
 800b096:	f1b9 0f00 	cmp.w	r9, #0
 800b09a:	d124      	bne.n	800b0e6 <pow+0x232>
 800b09c:	4b39      	ldr	r3, [pc, #228]	; (800b184 <pow+0x2d0>)
 800b09e:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800b0a2:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800b0a6:	4630      	mov	r0, r6
 800b0a8:	4652      	mov	r2, sl
 800b0aa:	465b      	mov	r3, fp
 800b0ac:	4639      	mov	r1, r7
 800b0ae:	f7f5 fd15 	bl	8000adc <__aeabi_dcmplt>
 800b0b2:	2800      	cmp	r0, #0
 800b0b4:	d056      	beq.n	800b164 <pow+0x2b0>
 800b0b6:	ec45 4b10 	vmov	d0, r4, r5
 800b0ba:	f000 fffd 	bl	800c0b8 <rint>
 800b0be:	4622      	mov	r2, r4
 800b0c0:	462b      	mov	r3, r5
 800b0c2:	ec51 0b10 	vmov	r0, r1, d0
 800b0c6:	f7f5 fcff 	bl	8000ac8 <__aeabi_dcmpeq>
 800b0ca:	b920      	cbnz	r0, 800b0d6 <pow+0x222>
 800b0cc:	4b2e      	ldr	r3, [pc, #184]	; (800b188 <pow+0x2d4>)
 800b0ce:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800b0d2:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800b0d6:	f998 3000 	ldrsb.w	r3, [r8]
 800b0da:	2b02      	cmp	r3, #2
 800b0dc:	d142      	bne.n	800b164 <pow+0x2b0>
 800b0de:	f7fe fcf9 	bl	8009ad4 <__errno>
 800b0e2:	2322      	movs	r3, #34	; 0x22
 800b0e4:	e78d      	b.n	800b002 <pow+0x14e>
 800b0e6:	4b29      	ldr	r3, [pc, #164]	; (800b18c <pow+0x2d8>)
 800b0e8:	2200      	movs	r2, #0
 800b0ea:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800b0ee:	4630      	mov	r0, r6
 800b0f0:	4652      	mov	r2, sl
 800b0f2:	465b      	mov	r3, fp
 800b0f4:	4639      	mov	r1, r7
 800b0f6:	f7f5 fcf1 	bl	8000adc <__aeabi_dcmplt>
 800b0fa:	2800      	cmp	r0, #0
 800b0fc:	d0eb      	beq.n	800b0d6 <pow+0x222>
 800b0fe:	ec45 4b10 	vmov	d0, r4, r5
 800b102:	f000 ffd9 	bl	800c0b8 <rint>
 800b106:	4622      	mov	r2, r4
 800b108:	462b      	mov	r3, r5
 800b10a:	ec51 0b10 	vmov	r0, r1, d0
 800b10e:	f7f5 fcdb 	bl	8000ac8 <__aeabi_dcmpeq>
 800b112:	2800      	cmp	r0, #0
 800b114:	d1df      	bne.n	800b0d6 <pow+0x222>
 800b116:	2200      	movs	r2, #0
 800b118:	4b18      	ldr	r3, [pc, #96]	; (800b17c <pow+0x2c8>)
 800b11a:	e7da      	b.n	800b0d2 <pow+0x21e>
 800b11c:	2200      	movs	r2, #0
 800b11e:	2300      	movs	r3, #0
 800b120:	ec51 0b18 	vmov	r0, r1, d8
 800b124:	f7f5 fcd0 	bl	8000ac8 <__aeabi_dcmpeq>
 800b128:	2800      	cmp	r0, #0
 800b12a:	f43f af3a 	beq.w	800afa2 <pow+0xee>
 800b12e:	ec47 6b10 	vmov	d0, r6, r7
 800b132:	f000 ffac 	bl	800c08e <finite>
 800b136:	2800      	cmp	r0, #0
 800b138:	f43f af33 	beq.w	800afa2 <pow+0xee>
 800b13c:	ec45 4b10 	vmov	d0, r4, r5
 800b140:	f000 ffa5 	bl	800c08e <finite>
 800b144:	2800      	cmp	r0, #0
 800b146:	f43f af2c 	beq.w	800afa2 <pow+0xee>
 800b14a:	2304      	movs	r3, #4
 800b14c:	9302      	str	r3, [sp, #8]
 800b14e:	4b09      	ldr	r3, [pc, #36]	; (800b174 <pow+0x2c0>)
 800b150:	9303      	str	r3, [sp, #12]
 800b152:	2300      	movs	r3, #0
 800b154:	930a      	str	r3, [sp, #40]	; 0x28
 800b156:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800b15a:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800b15e:	ed8d 9b08 	vstr	d9, [sp, #32]
 800b162:	e7b8      	b.n	800b0d6 <pow+0x222>
 800b164:	a802      	add	r0, sp, #8
 800b166:	f000 ff9a 	bl	800c09e <matherr>
 800b16a:	2800      	cmp	r0, #0
 800b16c:	f47f af11 	bne.w	800af92 <pow+0xde>
 800b170:	e7b5      	b.n	800b0de <pow+0x22a>
 800b172:	bf00      	nop
 800b174:	0800cbef 	.word	0x0800cbef
 800b178:	3ff00000 	.word	0x3ff00000
 800b17c:	fff00000 	.word	0xfff00000
 800b180:	3fe00000 	.word	0x3fe00000
 800b184:	47efffff 	.word	0x47efffff
 800b188:	c7efffff 	.word	0xc7efffff
 800b18c:	7ff00000 	.word	0x7ff00000
 800b190:	20000070 	.word	0x20000070
 800b194:	00000000 	.word	0x00000000

0800b198 <__ieee754_log>:
 800b198:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b19c:	ec51 0b10 	vmov	r0, r1, d0
 800b1a0:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800b1a4:	b087      	sub	sp, #28
 800b1a6:	460d      	mov	r5, r1
 800b1a8:	da27      	bge.n	800b1fa <__ieee754_log+0x62>
 800b1aa:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800b1ae:	4303      	orrs	r3, r0
 800b1b0:	ee10 2a10 	vmov	r2, s0
 800b1b4:	d10a      	bne.n	800b1cc <__ieee754_log+0x34>
 800b1b6:	49cc      	ldr	r1, [pc, #816]	; (800b4e8 <__ieee754_log+0x350>)
 800b1b8:	2200      	movs	r2, #0
 800b1ba:	2300      	movs	r3, #0
 800b1bc:	2000      	movs	r0, #0
 800b1be:	f7f5 fb45 	bl	800084c <__aeabi_ddiv>
 800b1c2:	ec41 0b10 	vmov	d0, r0, r1
 800b1c6:	b007      	add	sp, #28
 800b1c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b1cc:	2900      	cmp	r1, #0
 800b1ce:	da05      	bge.n	800b1dc <__ieee754_log+0x44>
 800b1d0:	460b      	mov	r3, r1
 800b1d2:	f7f5 f859 	bl	8000288 <__aeabi_dsub>
 800b1d6:	2200      	movs	r2, #0
 800b1d8:	2300      	movs	r3, #0
 800b1da:	e7f0      	b.n	800b1be <__ieee754_log+0x26>
 800b1dc:	4bc3      	ldr	r3, [pc, #780]	; (800b4ec <__ieee754_log+0x354>)
 800b1de:	2200      	movs	r2, #0
 800b1e0:	f7f5 fa0a 	bl	80005f8 <__aeabi_dmul>
 800b1e4:	f06f 0335 	mvn.w	r3, #53	; 0x35
 800b1e8:	460d      	mov	r5, r1
 800b1ea:	4ac1      	ldr	r2, [pc, #772]	; (800b4f0 <__ieee754_log+0x358>)
 800b1ec:	4295      	cmp	r5, r2
 800b1ee:	dd06      	ble.n	800b1fe <__ieee754_log+0x66>
 800b1f0:	4602      	mov	r2, r0
 800b1f2:	460b      	mov	r3, r1
 800b1f4:	f7f5 f84a 	bl	800028c <__adddf3>
 800b1f8:	e7e3      	b.n	800b1c2 <__ieee754_log+0x2a>
 800b1fa:	2300      	movs	r3, #0
 800b1fc:	e7f5      	b.n	800b1ea <__ieee754_log+0x52>
 800b1fe:	152c      	asrs	r4, r5, #20
 800b200:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800b204:	f3c5 0513 	ubfx	r5, r5, #0, #20
 800b208:	441c      	add	r4, r3
 800b20a:	f505 2315 	add.w	r3, r5, #610304	; 0x95000
 800b20e:	f603 7364 	addw	r3, r3, #3940	; 0xf64
 800b212:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800b216:	f083 527f 	eor.w	r2, r3, #1069547520	; 0x3fc00000
 800b21a:	f482 1240 	eor.w	r2, r2, #3145728	; 0x300000
 800b21e:	ea42 0105 	orr.w	r1, r2, r5
 800b222:	eb04 5413 	add.w	r4, r4, r3, lsr #20
 800b226:	2200      	movs	r2, #0
 800b228:	4bb2      	ldr	r3, [pc, #712]	; (800b4f4 <__ieee754_log+0x35c>)
 800b22a:	f7f5 f82d 	bl	8000288 <__aeabi_dsub>
 800b22e:	1cab      	adds	r3, r5, #2
 800b230:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b234:	2b02      	cmp	r3, #2
 800b236:	4682      	mov	sl, r0
 800b238:	468b      	mov	fp, r1
 800b23a:	f04f 0200 	mov.w	r2, #0
 800b23e:	dc53      	bgt.n	800b2e8 <__ieee754_log+0x150>
 800b240:	2300      	movs	r3, #0
 800b242:	f7f5 fc41 	bl	8000ac8 <__aeabi_dcmpeq>
 800b246:	b1d0      	cbz	r0, 800b27e <__ieee754_log+0xe6>
 800b248:	2c00      	cmp	r4, #0
 800b24a:	f000 8120 	beq.w	800b48e <__ieee754_log+0x2f6>
 800b24e:	4620      	mov	r0, r4
 800b250:	f7f5 f968 	bl	8000524 <__aeabi_i2d>
 800b254:	a390      	add	r3, pc, #576	; (adr r3, 800b498 <__ieee754_log+0x300>)
 800b256:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b25a:	4606      	mov	r6, r0
 800b25c:	460f      	mov	r7, r1
 800b25e:	f7f5 f9cb 	bl	80005f8 <__aeabi_dmul>
 800b262:	a38f      	add	r3, pc, #572	; (adr r3, 800b4a0 <__ieee754_log+0x308>)
 800b264:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b268:	4604      	mov	r4, r0
 800b26a:	460d      	mov	r5, r1
 800b26c:	4630      	mov	r0, r6
 800b26e:	4639      	mov	r1, r7
 800b270:	f7f5 f9c2 	bl	80005f8 <__aeabi_dmul>
 800b274:	4602      	mov	r2, r0
 800b276:	460b      	mov	r3, r1
 800b278:	4620      	mov	r0, r4
 800b27a:	4629      	mov	r1, r5
 800b27c:	e7ba      	b.n	800b1f4 <__ieee754_log+0x5c>
 800b27e:	a38a      	add	r3, pc, #552	; (adr r3, 800b4a8 <__ieee754_log+0x310>)
 800b280:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b284:	4650      	mov	r0, sl
 800b286:	4659      	mov	r1, fp
 800b288:	f7f5 f9b6 	bl	80005f8 <__aeabi_dmul>
 800b28c:	4602      	mov	r2, r0
 800b28e:	460b      	mov	r3, r1
 800b290:	2000      	movs	r0, #0
 800b292:	4999      	ldr	r1, [pc, #612]	; (800b4f8 <__ieee754_log+0x360>)
 800b294:	f7f4 fff8 	bl	8000288 <__aeabi_dsub>
 800b298:	4652      	mov	r2, sl
 800b29a:	4606      	mov	r6, r0
 800b29c:	460f      	mov	r7, r1
 800b29e:	465b      	mov	r3, fp
 800b2a0:	4650      	mov	r0, sl
 800b2a2:	4659      	mov	r1, fp
 800b2a4:	f7f5 f9a8 	bl	80005f8 <__aeabi_dmul>
 800b2a8:	4602      	mov	r2, r0
 800b2aa:	460b      	mov	r3, r1
 800b2ac:	4630      	mov	r0, r6
 800b2ae:	4639      	mov	r1, r7
 800b2b0:	f7f5 f9a2 	bl	80005f8 <__aeabi_dmul>
 800b2b4:	4606      	mov	r6, r0
 800b2b6:	460f      	mov	r7, r1
 800b2b8:	b914      	cbnz	r4, 800b2c0 <__ieee754_log+0x128>
 800b2ba:	4632      	mov	r2, r6
 800b2bc:	463b      	mov	r3, r7
 800b2be:	e0a0      	b.n	800b402 <__ieee754_log+0x26a>
 800b2c0:	4620      	mov	r0, r4
 800b2c2:	f7f5 f92f 	bl	8000524 <__aeabi_i2d>
 800b2c6:	a374      	add	r3, pc, #464	; (adr r3, 800b498 <__ieee754_log+0x300>)
 800b2c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2cc:	4680      	mov	r8, r0
 800b2ce:	4689      	mov	r9, r1
 800b2d0:	f7f5 f992 	bl	80005f8 <__aeabi_dmul>
 800b2d4:	a372      	add	r3, pc, #456	; (adr r3, 800b4a0 <__ieee754_log+0x308>)
 800b2d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2da:	4604      	mov	r4, r0
 800b2dc:	460d      	mov	r5, r1
 800b2de:	4640      	mov	r0, r8
 800b2e0:	4649      	mov	r1, r9
 800b2e2:	f7f5 f989 	bl	80005f8 <__aeabi_dmul>
 800b2e6:	e0a5      	b.n	800b434 <__ieee754_log+0x29c>
 800b2e8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800b2ec:	f7f4 ffce 	bl	800028c <__adddf3>
 800b2f0:	4602      	mov	r2, r0
 800b2f2:	460b      	mov	r3, r1
 800b2f4:	4650      	mov	r0, sl
 800b2f6:	4659      	mov	r1, fp
 800b2f8:	f7f5 faa8 	bl	800084c <__aeabi_ddiv>
 800b2fc:	e9cd 0100 	strd	r0, r1, [sp]
 800b300:	4620      	mov	r0, r4
 800b302:	f7f5 f90f 	bl	8000524 <__aeabi_i2d>
 800b306:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b30a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b30e:	4610      	mov	r0, r2
 800b310:	4619      	mov	r1, r3
 800b312:	f7f5 f971 	bl	80005f8 <__aeabi_dmul>
 800b316:	4602      	mov	r2, r0
 800b318:	460b      	mov	r3, r1
 800b31a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b31e:	f7f5 f96b 	bl	80005f8 <__aeabi_dmul>
 800b322:	a363      	add	r3, pc, #396	; (adr r3, 800b4b0 <__ieee754_log+0x318>)
 800b324:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b328:	4680      	mov	r8, r0
 800b32a:	4689      	mov	r9, r1
 800b32c:	f7f5 f964 	bl	80005f8 <__aeabi_dmul>
 800b330:	a361      	add	r3, pc, #388	; (adr r3, 800b4b8 <__ieee754_log+0x320>)
 800b332:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b336:	f7f4 ffa9 	bl	800028c <__adddf3>
 800b33a:	4642      	mov	r2, r8
 800b33c:	464b      	mov	r3, r9
 800b33e:	f7f5 f95b 	bl	80005f8 <__aeabi_dmul>
 800b342:	a35f      	add	r3, pc, #380	; (adr r3, 800b4c0 <__ieee754_log+0x328>)
 800b344:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b348:	f7f4 ffa0 	bl	800028c <__adddf3>
 800b34c:	4642      	mov	r2, r8
 800b34e:	464b      	mov	r3, r9
 800b350:	f7f5 f952 	bl	80005f8 <__aeabi_dmul>
 800b354:	a35c      	add	r3, pc, #368	; (adr r3, 800b4c8 <__ieee754_log+0x330>)
 800b356:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b35a:	f7f4 ff97 	bl	800028c <__adddf3>
 800b35e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b362:	f7f5 f949 	bl	80005f8 <__aeabi_dmul>
 800b366:	a35a      	add	r3, pc, #360	; (adr r3, 800b4d0 <__ieee754_log+0x338>)
 800b368:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b36c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b370:	4640      	mov	r0, r8
 800b372:	4649      	mov	r1, r9
 800b374:	f7f5 f940 	bl	80005f8 <__aeabi_dmul>
 800b378:	a357      	add	r3, pc, #348	; (adr r3, 800b4d8 <__ieee754_log+0x340>)
 800b37a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b37e:	f7f4 ff85 	bl	800028c <__adddf3>
 800b382:	4642      	mov	r2, r8
 800b384:	464b      	mov	r3, r9
 800b386:	f7f5 f937 	bl	80005f8 <__aeabi_dmul>
 800b38a:	a355      	add	r3, pc, #340	; (adr r3, 800b4e0 <__ieee754_log+0x348>)
 800b38c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b390:	f7f4 ff7c 	bl	800028c <__adddf3>
 800b394:	4642      	mov	r2, r8
 800b396:	464b      	mov	r3, r9
 800b398:	f7f5 f92e 	bl	80005f8 <__aeabi_dmul>
 800b39c:	f5a5 26c2 	sub.w	r6, r5, #397312	; 0x61000
 800b3a0:	4602      	mov	r2, r0
 800b3a2:	460b      	mov	r3, r1
 800b3a4:	f5c5 25d7 	rsb	r5, r5, #440320	; 0x6b800
 800b3a8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b3ac:	f7f4 ff6e 	bl	800028c <__adddf3>
 800b3b0:	f2a6 467a 	subw	r6, r6, #1146	; 0x47a
 800b3b4:	3551      	adds	r5, #81	; 0x51
 800b3b6:	4335      	orrs	r5, r6
 800b3b8:	2d00      	cmp	r5, #0
 800b3ba:	4680      	mov	r8, r0
 800b3bc:	4689      	mov	r9, r1
 800b3be:	dd48      	ble.n	800b452 <__ieee754_log+0x2ba>
 800b3c0:	2200      	movs	r2, #0
 800b3c2:	4b4d      	ldr	r3, [pc, #308]	; (800b4f8 <__ieee754_log+0x360>)
 800b3c4:	4650      	mov	r0, sl
 800b3c6:	4659      	mov	r1, fp
 800b3c8:	f7f5 f916 	bl	80005f8 <__aeabi_dmul>
 800b3cc:	4652      	mov	r2, sl
 800b3ce:	465b      	mov	r3, fp
 800b3d0:	f7f5 f912 	bl	80005f8 <__aeabi_dmul>
 800b3d4:	4602      	mov	r2, r0
 800b3d6:	460b      	mov	r3, r1
 800b3d8:	4606      	mov	r6, r0
 800b3da:	460f      	mov	r7, r1
 800b3dc:	4640      	mov	r0, r8
 800b3de:	4649      	mov	r1, r9
 800b3e0:	f7f4 ff54 	bl	800028c <__adddf3>
 800b3e4:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b3e8:	f7f5 f906 	bl	80005f8 <__aeabi_dmul>
 800b3ec:	4680      	mov	r8, r0
 800b3ee:	4689      	mov	r9, r1
 800b3f0:	b964      	cbnz	r4, 800b40c <__ieee754_log+0x274>
 800b3f2:	4602      	mov	r2, r0
 800b3f4:	460b      	mov	r3, r1
 800b3f6:	4630      	mov	r0, r6
 800b3f8:	4639      	mov	r1, r7
 800b3fa:	f7f4 ff45 	bl	8000288 <__aeabi_dsub>
 800b3fe:	4602      	mov	r2, r0
 800b400:	460b      	mov	r3, r1
 800b402:	4650      	mov	r0, sl
 800b404:	4659      	mov	r1, fp
 800b406:	f7f4 ff3f 	bl	8000288 <__aeabi_dsub>
 800b40a:	e6da      	b.n	800b1c2 <__ieee754_log+0x2a>
 800b40c:	a322      	add	r3, pc, #136	; (adr r3, 800b498 <__ieee754_log+0x300>)
 800b40e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b412:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b416:	f7f5 f8ef 	bl	80005f8 <__aeabi_dmul>
 800b41a:	a321      	add	r3, pc, #132	; (adr r3, 800b4a0 <__ieee754_log+0x308>)
 800b41c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b420:	4604      	mov	r4, r0
 800b422:	460d      	mov	r5, r1
 800b424:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b428:	f7f5 f8e6 	bl	80005f8 <__aeabi_dmul>
 800b42c:	4642      	mov	r2, r8
 800b42e:	464b      	mov	r3, r9
 800b430:	f7f4 ff2c 	bl	800028c <__adddf3>
 800b434:	4602      	mov	r2, r0
 800b436:	460b      	mov	r3, r1
 800b438:	4630      	mov	r0, r6
 800b43a:	4639      	mov	r1, r7
 800b43c:	f7f4 ff24 	bl	8000288 <__aeabi_dsub>
 800b440:	4652      	mov	r2, sl
 800b442:	465b      	mov	r3, fp
 800b444:	f7f4 ff20 	bl	8000288 <__aeabi_dsub>
 800b448:	4602      	mov	r2, r0
 800b44a:	460b      	mov	r3, r1
 800b44c:	4620      	mov	r0, r4
 800b44e:	4629      	mov	r1, r5
 800b450:	e7d9      	b.n	800b406 <__ieee754_log+0x26e>
 800b452:	4602      	mov	r2, r0
 800b454:	460b      	mov	r3, r1
 800b456:	4650      	mov	r0, sl
 800b458:	4659      	mov	r1, fp
 800b45a:	f7f4 ff15 	bl	8000288 <__aeabi_dsub>
 800b45e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b462:	f7f5 f8c9 	bl	80005f8 <__aeabi_dmul>
 800b466:	4606      	mov	r6, r0
 800b468:	460f      	mov	r7, r1
 800b46a:	2c00      	cmp	r4, #0
 800b46c:	f43f af25 	beq.w	800b2ba <__ieee754_log+0x122>
 800b470:	a309      	add	r3, pc, #36	; (adr r3, 800b498 <__ieee754_log+0x300>)
 800b472:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b476:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b47a:	f7f5 f8bd 	bl	80005f8 <__aeabi_dmul>
 800b47e:	a308      	add	r3, pc, #32	; (adr r3, 800b4a0 <__ieee754_log+0x308>)
 800b480:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b484:	4604      	mov	r4, r0
 800b486:	460d      	mov	r5, r1
 800b488:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b48c:	e729      	b.n	800b2e2 <__ieee754_log+0x14a>
 800b48e:	2000      	movs	r0, #0
 800b490:	2100      	movs	r1, #0
 800b492:	e696      	b.n	800b1c2 <__ieee754_log+0x2a>
 800b494:	f3af 8000 	nop.w
 800b498:	fee00000 	.word	0xfee00000
 800b49c:	3fe62e42 	.word	0x3fe62e42
 800b4a0:	35793c76 	.word	0x35793c76
 800b4a4:	3dea39ef 	.word	0x3dea39ef
 800b4a8:	55555555 	.word	0x55555555
 800b4ac:	3fd55555 	.word	0x3fd55555
 800b4b0:	df3e5244 	.word	0xdf3e5244
 800b4b4:	3fc2f112 	.word	0x3fc2f112
 800b4b8:	96cb03de 	.word	0x96cb03de
 800b4bc:	3fc74664 	.word	0x3fc74664
 800b4c0:	94229359 	.word	0x94229359
 800b4c4:	3fd24924 	.word	0x3fd24924
 800b4c8:	55555593 	.word	0x55555593
 800b4cc:	3fe55555 	.word	0x3fe55555
 800b4d0:	d078c69f 	.word	0xd078c69f
 800b4d4:	3fc39a09 	.word	0x3fc39a09
 800b4d8:	1d8e78af 	.word	0x1d8e78af
 800b4dc:	3fcc71c5 	.word	0x3fcc71c5
 800b4e0:	9997fa04 	.word	0x9997fa04
 800b4e4:	3fd99999 	.word	0x3fd99999
 800b4e8:	c3500000 	.word	0xc3500000
 800b4ec:	43500000 	.word	0x43500000
 800b4f0:	7fefffff 	.word	0x7fefffff
 800b4f4:	3ff00000 	.word	0x3ff00000
 800b4f8:	3fe00000 	.word	0x3fe00000
 800b4fc:	00000000 	.word	0x00000000

0800b500 <__ieee754_pow>:
 800b500:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b504:	b091      	sub	sp, #68	; 0x44
 800b506:	ed8d 1b00 	vstr	d1, [sp]
 800b50a:	e9dd 2900 	ldrd	r2, r9, [sp]
 800b50e:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 800b512:	ea58 0302 	orrs.w	r3, r8, r2
 800b516:	ec57 6b10 	vmov	r6, r7, d0
 800b51a:	f000 84be 	beq.w	800be9a <__ieee754_pow+0x99a>
 800b51e:	4b7a      	ldr	r3, [pc, #488]	; (800b708 <__ieee754_pow+0x208>)
 800b520:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 800b524:	429c      	cmp	r4, r3
 800b526:	463d      	mov	r5, r7
 800b528:	ee10 aa10 	vmov	sl, s0
 800b52c:	dc09      	bgt.n	800b542 <__ieee754_pow+0x42>
 800b52e:	d103      	bne.n	800b538 <__ieee754_pow+0x38>
 800b530:	b93e      	cbnz	r6, 800b542 <__ieee754_pow+0x42>
 800b532:	45a0      	cmp	r8, r4
 800b534:	dc0d      	bgt.n	800b552 <__ieee754_pow+0x52>
 800b536:	e001      	b.n	800b53c <__ieee754_pow+0x3c>
 800b538:	4598      	cmp	r8, r3
 800b53a:	dc02      	bgt.n	800b542 <__ieee754_pow+0x42>
 800b53c:	4598      	cmp	r8, r3
 800b53e:	d10e      	bne.n	800b55e <__ieee754_pow+0x5e>
 800b540:	b16a      	cbz	r2, 800b55e <__ieee754_pow+0x5e>
 800b542:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800b546:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800b54a:	ea54 030a 	orrs.w	r3, r4, sl
 800b54e:	f000 84a4 	beq.w	800be9a <__ieee754_pow+0x99a>
 800b552:	486e      	ldr	r0, [pc, #440]	; (800b70c <__ieee754_pow+0x20c>)
 800b554:	b011      	add	sp, #68	; 0x44
 800b556:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b55a:	f000 bda5 	b.w	800c0a8 <nan>
 800b55e:	2d00      	cmp	r5, #0
 800b560:	da53      	bge.n	800b60a <__ieee754_pow+0x10a>
 800b562:	4b6b      	ldr	r3, [pc, #428]	; (800b710 <__ieee754_pow+0x210>)
 800b564:	4598      	cmp	r8, r3
 800b566:	dc4d      	bgt.n	800b604 <__ieee754_pow+0x104>
 800b568:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800b56c:	4598      	cmp	r8, r3
 800b56e:	dd4c      	ble.n	800b60a <__ieee754_pow+0x10a>
 800b570:	ea4f 5328 	mov.w	r3, r8, asr #20
 800b574:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800b578:	2b14      	cmp	r3, #20
 800b57a:	dd26      	ble.n	800b5ca <__ieee754_pow+0xca>
 800b57c:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800b580:	fa22 f103 	lsr.w	r1, r2, r3
 800b584:	fa01 f303 	lsl.w	r3, r1, r3
 800b588:	4293      	cmp	r3, r2
 800b58a:	d13e      	bne.n	800b60a <__ieee754_pow+0x10a>
 800b58c:	f001 0101 	and.w	r1, r1, #1
 800b590:	f1c1 0b02 	rsb	fp, r1, #2
 800b594:	2a00      	cmp	r2, #0
 800b596:	d15b      	bne.n	800b650 <__ieee754_pow+0x150>
 800b598:	4b5b      	ldr	r3, [pc, #364]	; (800b708 <__ieee754_pow+0x208>)
 800b59a:	4598      	cmp	r8, r3
 800b59c:	d124      	bne.n	800b5e8 <__ieee754_pow+0xe8>
 800b59e:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800b5a2:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800b5a6:	ea53 030a 	orrs.w	r3, r3, sl
 800b5aa:	f000 8476 	beq.w	800be9a <__ieee754_pow+0x99a>
 800b5ae:	4b59      	ldr	r3, [pc, #356]	; (800b714 <__ieee754_pow+0x214>)
 800b5b0:	429c      	cmp	r4, r3
 800b5b2:	dd2d      	ble.n	800b610 <__ieee754_pow+0x110>
 800b5b4:	f1b9 0f00 	cmp.w	r9, #0
 800b5b8:	f280 8473 	bge.w	800bea2 <__ieee754_pow+0x9a2>
 800b5bc:	2000      	movs	r0, #0
 800b5be:	2100      	movs	r1, #0
 800b5c0:	ec41 0b10 	vmov	d0, r0, r1
 800b5c4:	b011      	add	sp, #68	; 0x44
 800b5c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b5ca:	2a00      	cmp	r2, #0
 800b5cc:	d13e      	bne.n	800b64c <__ieee754_pow+0x14c>
 800b5ce:	f1c3 0314 	rsb	r3, r3, #20
 800b5d2:	fa48 f103 	asr.w	r1, r8, r3
 800b5d6:	fa01 f303 	lsl.w	r3, r1, r3
 800b5da:	4543      	cmp	r3, r8
 800b5dc:	f040 8469 	bne.w	800beb2 <__ieee754_pow+0x9b2>
 800b5e0:	f001 0101 	and.w	r1, r1, #1
 800b5e4:	f1c1 0b02 	rsb	fp, r1, #2
 800b5e8:	4b4b      	ldr	r3, [pc, #300]	; (800b718 <__ieee754_pow+0x218>)
 800b5ea:	4598      	cmp	r8, r3
 800b5ec:	d118      	bne.n	800b620 <__ieee754_pow+0x120>
 800b5ee:	f1b9 0f00 	cmp.w	r9, #0
 800b5f2:	f280 845a 	bge.w	800beaa <__ieee754_pow+0x9aa>
 800b5f6:	4948      	ldr	r1, [pc, #288]	; (800b718 <__ieee754_pow+0x218>)
 800b5f8:	4632      	mov	r2, r6
 800b5fa:	463b      	mov	r3, r7
 800b5fc:	2000      	movs	r0, #0
 800b5fe:	f7f5 f925 	bl	800084c <__aeabi_ddiv>
 800b602:	e7dd      	b.n	800b5c0 <__ieee754_pow+0xc0>
 800b604:	f04f 0b02 	mov.w	fp, #2
 800b608:	e7c4      	b.n	800b594 <__ieee754_pow+0x94>
 800b60a:	f04f 0b00 	mov.w	fp, #0
 800b60e:	e7c1      	b.n	800b594 <__ieee754_pow+0x94>
 800b610:	f1b9 0f00 	cmp.w	r9, #0
 800b614:	dad2      	bge.n	800b5bc <__ieee754_pow+0xbc>
 800b616:	e9dd 0300 	ldrd	r0, r3, [sp]
 800b61a:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800b61e:	e7cf      	b.n	800b5c0 <__ieee754_pow+0xc0>
 800b620:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 800b624:	d106      	bne.n	800b634 <__ieee754_pow+0x134>
 800b626:	4632      	mov	r2, r6
 800b628:	463b      	mov	r3, r7
 800b62a:	4610      	mov	r0, r2
 800b62c:	4619      	mov	r1, r3
 800b62e:	f7f4 ffe3 	bl	80005f8 <__aeabi_dmul>
 800b632:	e7c5      	b.n	800b5c0 <__ieee754_pow+0xc0>
 800b634:	4b39      	ldr	r3, [pc, #228]	; (800b71c <__ieee754_pow+0x21c>)
 800b636:	4599      	cmp	r9, r3
 800b638:	d10a      	bne.n	800b650 <__ieee754_pow+0x150>
 800b63a:	2d00      	cmp	r5, #0
 800b63c:	db08      	blt.n	800b650 <__ieee754_pow+0x150>
 800b63e:	ec47 6b10 	vmov	d0, r6, r7
 800b642:	b011      	add	sp, #68	; 0x44
 800b644:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b648:	f000 bc68 	b.w	800bf1c <__ieee754_sqrt>
 800b64c:	f04f 0b00 	mov.w	fp, #0
 800b650:	ec47 6b10 	vmov	d0, r6, r7
 800b654:	f000 fd12 	bl	800c07c <fabs>
 800b658:	ec51 0b10 	vmov	r0, r1, d0
 800b65c:	f1ba 0f00 	cmp.w	sl, #0
 800b660:	d127      	bne.n	800b6b2 <__ieee754_pow+0x1b2>
 800b662:	b124      	cbz	r4, 800b66e <__ieee754_pow+0x16e>
 800b664:	4b2c      	ldr	r3, [pc, #176]	; (800b718 <__ieee754_pow+0x218>)
 800b666:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 800b66a:	429a      	cmp	r2, r3
 800b66c:	d121      	bne.n	800b6b2 <__ieee754_pow+0x1b2>
 800b66e:	f1b9 0f00 	cmp.w	r9, #0
 800b672:	da05      	bge.n	800b680 <__ieee754_pow+0x180>
 800b674:	4602      	mov	r2, r0
 800b676:	460b      	mov	r3, r1
 800b678:	2000      	movs	r0, #0
 800b67a:	4927      	ldr	r1, [pc, #156]	; (800b718 <__ieee754_pow+0x218>)
 800b67c:	f7f5 f8e6 	bl	800084c <__aeabi_ddiv>
 800b680:	2d00      	cmp	r5, #0
 800b682:	da9d      	bge.n	800b5c0 <__ieee754_pow+0xc0>
 800b684:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800b688:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800b68c:	ea54 030b 	orrs.w	r3, r4, fp
 800b690:	d108      	bne.n	800b6a4 <__ieee754_pow+0x1a4>
 800b692:	4602      	mov	r2, r0
 800b694:	460b      	mov	r3, r1
 800b696:	4610      	mov	r0, r2
 800b698:	4619      	mov	r1, r3
 800b69a:	f7f4 fdf5 	bl	8000288 <__aeabi_dsub>
 800b69e:	4602      	mov	r2, r0
 800b6a0:	460b      	mov	r3, r1
 800b6a2:	e7ac      	b.n	800b5fe <__ieee754_pow+0xfe>
 800b6a4:	f1bb 0f01 	cmp.w	fp, #1
 800b6a8:	d18a      	bne.n	800b5c0 <__ieee754_pow+0xc0>
 800b6aa:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b6ae:	4619      	mov	r1, r3
 800b6b0:	e786      	b.n	800b5c0 <__ieee754_pow+0xc0>
 800b6b2:	0fed      	lsrs	r5, r5, #31
 800b6b4:	1e6b      	subs	r3, r5, #1
 800b6b6:	930d      	str	r3, [sp, #52]	; 0x34
 800b6b8:	ea5b 0303 	orrs.w	r3, fp, r3
 800b6bc:	d102      	bne.n	800b6c4 <__ieee754_pow+0x1c4>
 800b6be:	4632      	mov	r2, r6
 800b6c0:	463b      	mov	r3, r7
 800b6c2:	e7e8      	b.n	800b696 <__ieee754_pow+0x196>
 800b6c4:	4b16      	ldr	r3, [pc, #88]	; (800b720 <__ieee754_pow+0x220>)
 800b6c6:	4598      	cmp	r8, r3
 800b6c8:	f340 80fe 	ble.w	800b8c8 <__ieee754_pow+0x3c8>
 800b6cc:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800b6d0:	4598      	cmp	r8, r3
 800b6d2:	dd0a      	ble.n	800b6ea <__ieee754_pow+0x1ea>
 800b6d4:	4b0f      	ldr	r3, [pc, #60]	; (800b714 <__ieee754_pow+0x214>)
 800b6d6:	429c      	cmp	r4, r3
 800b6d8:	dc0d      	bgt.n	800b6f6 <__ieee754_pow+0x1f6>
 800b6da:	f1b9 0f00 	cmp.w	r9, #0
 800b6de:	f6bf af6d 	bge.w	800b5bc <__ieee754_pow+0xbc>
 800b6e2:	a307      	add	r3, pc, #28	; (adr r3, 800b700 <__ieee754_pow+0x200>)
 800b6e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6e8:	e79f      	b.n	800b62a <__ieee754_pow+0x12a>
 800b6ea:	4b0e      	ldr	r3, [pc, #56]	; (800b724 <__ieee754_pow+0x224>)
 800b6ec:	429c      	cmp	r4, r3
 800b6ee:	ddf4      	ble.n	800b6da <__ieee754_pow+0x1da>
 800b6f0:	4b09      	ldr	r3, [pc, #36]	; (800b718 <__ieee754_pow+0x218>)
 800b6f2:	429c      	cmp	r4, r3
 800b6f4:	dd18      	ble.n	800b728 <__ieee754_pow+0x228>
 800b6f6:	f1b9 0f00 	cmp.w	r9, #0
 800b6fa:	dcf2      	bgt.n	800b6e2 <__ieee754_pow+0x1e2>
 800b6fc:	e75e      	b.n	800b5bc <__ieee754_pow+0xbc>
 800b6fe:	bf00      	nop
 800b700:	8800759c 	.word	0x8800759c
 800b704:	7e37e43c 	.word	0x7e37e43c
 800b708:	7ff00000 	.word	0x7ff00000
 800b70c:	0800cbbd 	.word	0x0800cbbd
 800b710:	433fffff 	.word	0x433fffff
 800b714:	3fefffff 	.word	0x3fefffff
 800b718:	3ff00000 	.word	0x3ff00000
 800b71c:	3fe00000 	.word	0x3fe00000
 800b720:	41e00000 	.word	0x41e00000
 800b724:	3feffffe 	.word	0x3feffffe
 800b728:	2200      	movs	r2, #0
 800b72a:	4b63      	ldr	r3, [pc, #396]	; (800b8b8 <__ieee754_pow+0x3b8>)
 800b72c:	f7f4 fdac 	bl	8000288 <__aeabi_dsub>
 800b730:	a355      	add	r3, pc, #340	; (adr r3, 800b888 <__ieee754_pow+0x388>)
 800b732:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b736:	4604      	mov	r4, r0
 800b738:	460d      	mov	r5, r1
 800b73a:	f7f4 ff5d 	bl	80005f8 <__aeabi_dmul>
 800b73e:	a354      	add	r3, pc, #336	; (adr r3, 800b890 <__ieee754_pow+0x390>)
 800b740:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b744:	4606      	mov	r6, r0
 800b746:	460f      	mov	r7, r1
 800b748:	4620      	mov	r0, r4
 800b74a:	4629      	mov	r1, r5
 800b74c:	f7f4 ff54 	bl	80005f8 <__aeabi_dmul>
 800b750:	2200      	movs	r2, #0
 800b752:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b756:	4b59      	ldr	r3, [pc, #356]	; (800b8bc <__ieee754_pow+0x3bc>)
 800b758:	4620      	mov	r0, r4
 800b75a:	4629      	mov	r1, r5
 800b75c:	f7f4 ff4c 	bl	80005f8 <__aeabi_dmul>
 800b760:	4602      	mov	r2, r0
 800b762:	460b      	mov	r3, r1
 800b764:	a14c      	add	r1, pc, #304	; (adr r1, 800b898 <__ieee754_pow+0x398>)
 800b766:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b76a:	f7f4 fd8d 	bl	8000288 <__aeabi_dsub>
 800b76e:	4622      	mov	r2, r4
 800b770:	462b      	mov	r3, r5
 800b772:	f7f4 ff41 	bl	80005f8 <__aeabi_dmul>
 800b776:	4602      	mov	r2, r0
 800b778:	460b      	mov	r3, r1
 800b77a:	2000      	movs	r0, #0
 800b77c:	4950      	ldr	r1, [pc, #320]	; (800b8c0 <__ieee754_pow+0x3c0>)
 800b77e:	f7f4 fd83 	bl	8000288 <__aeabi_dsub>
 800b782:	4622      	mov	r2, r4
 800b784:	462b      	mov	r3, r5
 800b786:	4680      	mov	r8, r0
 800b788:	4689      	mov	r9, r1
 800b78a:	4620      	mov	r0, r4
 800b78c:	4629      	mov	r1, r5
 800b78e:	f7f4 ff33 	bl	80005f8 <__aeabi_dmul>
 800b792:	4602      	mov	r2, r0
 800b794:	460b      	mov	r3, r1
 800b796:	4640      	mov	r0, r8
 800b798:	4649      	mov	r1, r9
 800b79a:	f7f4 ff2d 	bl	80005f8 <__aeabi_dmul>
 800b79e:	a340      	add	r3, pc, #256	; (adr r3, 800b8a0 <__ieee754_pow+0x3a0>)
 800b7a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b7a4:	f7f4 ff28 	bl	80005f8 <__aeabi_dmul>
 800b7a8:	4602      	mov	r2, r0
 800b7aa:	460b      	mov	r3, r1
 800b7ac:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b7b0:	f7f4 fd6a 	bl	8000288 <__aeabi_dsub>
 800b7b4:	4602      	mov	r2, r0
 800b7b6:	460b      	mov	r3, r1
 800b7b8:	4604      	mov	r4, r0
 800b7ba:	460d      	mov	r5, r1
 800b7bc:	4630      	mov	r0, r6
 800b7be:	4639      	mov	r1, r7
 800b7c0:	f7f4 fd64 	bl	800028c <__adddf3>
 800b7c4:	2000      	movs	r0, #0
 800b7c6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b7ca:	4632      	mov	r2, r6
 800b7cc:	463b      	mov	r3, r7
 800b7ce:	f7f4 fd5b 	bl	8000288 <__aeabi_dsub>
 800b7d2:	4602      	mov	r2, r0
 800b7d4:	460b      	mov	r3, r1
 800b7d6:	4620      	mov	r0, r4
 800b7d8:	4629      	mov	r1, r5
 800b7da:	f7f4 fd55 	bl	8000288 <__aeabi_dsub>
 800b7de:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b7e0:	f10b 33ff 	add.w	r3, fp, #4294967295
 800b7e4:	4313      	orrs	r3, r2
 800b7e6:	4606      	mov	r6, r0
 800b7e8:	460f      	mov	r7, r1
 800b7ea:	f040 81eb 	bne.w	800bbc4 <__ieee754_pow+0x6c4>
 800b7ee:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 800b8a8 <__ieee754_pow+0x3a8>
 800b7f2:	e9dd 4500 	ldrd	r4, r5, [sp]
 800b7f6:	2400      	movs	r4, #0
 800b7f8:	4622      	mov	r2, r4
 800b7fa:	462b      	mov	r3, r5
 800b7fc:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b800:	ed8d 7b02 	vstr	d7, [sp, #8]
 800b804:	f7f4 fd40 	bl	8000288 <__aeabi_dsub>
 800b808:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b80c:	f7f4 fef4 	bl	80005f8 <__aeabi_dmul>
 800b810:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b814:	4680      	mov	r8, r0
 800b816:	4689      	mov	r9, r1
 800b818:	4630      	mov	r0, r6
 800b81a:	4639      	mov	r1, r7
 800b81c:	f7f4 feec 	bl	80005f8 <__aeabi_dmul>
 800b820:	4602      	mov	r2, r0
 800b822:	460b      	mov	r3, r1
 800b824:	4640      	mov	r0, r8
 800b826:	4649      	mov	r1, r9
 800b828:	f7f4 fd30 	bl	800028c <__adddf3>
 800b82c:	4622      	mov	r2, r4
 800b82e:	462b      	mov	r3, r5
 800b830:	4680      	mov	r8, r0
 800b832:	4689      	mov	r9, r1
 800b834:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b838:	f7f4 fede 	bl	80005f8 <__aeabi_dmul>
 800b83c:	460b      	mov	r3, r1
 800b83e:	4604      	mov	r4, r0
 800b840:	460d      	mov	r5, r1
 800b842:	4602      	mov	r2, r0
 800b844:	4649      	mov	r1, r9
 800b846:	4640      	mov	r0, r8
 800b848:	e9cd 4500 	strd	r4, r5, [sp]
 800b84c:	f7f4 fd1e 	bl	800028c <__adddf3>
 800b850:	4b1c      	ldr	r3, [pc, #112]	; (800b8c4 <__ieee754_pow+0x3c4>)
 800b852:	4299      	cmp	r1, r3
 800b854:	4606      	mov	r6, r0
 800b856:	460f      	mov	r7, r1
 800b858:	468b      	mov	fp, r1
 800b85a:	f340 82f7 	ble.w	800be4c <__ieee754_pow+0x94c>
 800b85e:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800b862:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800b866:	4303      	orrs	r3, r0
 800b868:	f000 81ea 	beq.w	800bc40 <__ieee754_pow+0x740>
 800b86c:	a310      	add	r3, pc, #64	; (adr r3, 800b8b0 <__ieee754_pow+0x3b0>)
 800b86e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b872:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b876:	f7f4 febf 	bl	80005f8 <__aeabi_dmul>
 800b87a:	a30d      	add	r3, pc, #52	; (adr r3, 800b8b0 <__ieee754_pow+0x3b0>)
 800b87c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b880:	e6d5      	b.n	800b62e <__ieee754_pow+0x12e>
 800b882:	bf00      	nop
 800b884:	f3af 8000 	nop.w
 800b888:	60000000 	.word	0x60000000
 800b88c:	3ff71547 	.word	0x3ff71547
 800b890:	f85ddf44 	.word	0xf85ddf44
 800b894:	3e54ae0b 	.word	0x3e54ae0b
 800b898:	55555555 	.word	0x55555555
 800b89c:	3fd55555 	.word	0x3fd55555
 800b8a0:	652b82fe 	.word	0x652b82fe
 800b8a4:	3ff71547 	.word	0x3ff71547
 800b8a8:	00000000 	.word	0x00000000
 800b8ac:	bff00000 	.word	0xbff00000
 800b8b0:	8800759c 	.word	0x8800759c
 800b8b4:	7e37e43c 	.word	0x7e37e43c
 800b8b8:	3ff00000 	.word	0x3ff00000
 800b8bc:	3fd00000 	.word	0x3fd00000
 800b8c0:	3fe00000 	.word	0x3fe00000
 800b8c4:	408fffff 	.word	0x408fffff
 800b8c8:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 800b8cc:	f04f 0200 	mov.w	r2, #0
 800b8d0:	da05      	bge.n	800b8de <__ieee754_pow+0x3de>
 800b8d2:	4bd3      	ldr	r3, [pc, #844]	; (800bc20 <__ieee754_pow+0x720>)
 800b8d4:	f7f4 fe90 	bl	80005f8 <__aeabi_dmul>
 800b8d8:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800b8dc:	460c      	mov	r4, r1
 800b8de:	1523      	asrs	r3, r4, #20
 800b8e0:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800b8e4:	4413      	add	r3, r2
 800b8e6:	9309      	str	r3, [sp, #36]	; 0x24
 800b8e8:	4bce      	ldr	r3, [pc, #824]	; (800bc24 <__ieee754_pow+0x724>)
 800b8ea:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800b8ee:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800b8f2:	429c      	cmp	r4, r3
 800b8f4:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800b8f8:	dd08      	ble.n	800b90c <__ieee754_pow+0x40c>
 800b8fa:	4bcb      	ldr	r3, [pc, #812]	; (800bc28 <__ieee754_pow+0x728>)
 800b8fc:	429c      	cmp	r4, r3
 800b8fe:	f340 815e 	ble.w	800bbbe <__ieee754_pow+0x6be>
 800b902:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b904:	3301      	adds	r3, #1
 800b906:	9309      	str	r3, [sp, #36]	; 0x24
 800b908:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800b90c:	f04f 0a00 	mov.w	sl, #0
 800b910:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 800b914:	930c      	str	r3, [sp, #48]	; 0x30
 800b916:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b918:	4bc4      	ldr	r3, [pc, #784]	; (800bc2c <__ieee754_pow+0x72c>)
 800b91a:	4413      	add	r3, r2
 800b91c:	ed93 7b00 	vldr	d7, [r3]
 800b920:	4629      	mov	r1, r5
 800b922:	ec53 2b17 	vmov	r2, r3, d7
 800b926:	ed8d 7b06 	vstr	d7, [sp, #24]
 800b92a:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800b92e:	f7f4 fcab 	bl	8000288 <__aeabi_dsub>
 800b932:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800b936:	4606      	mov	r6, r0
 800b938:	460f      	mov	r7, r1
 800b93a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b93e:	f7f4 fca5 	bl	800028c <__adddf3>
 800b942:	4602      	mov	r2, r0
 800b944:	460b      	mov	r3, r1
 800b946:	2000      	movs	r0, #0
 800b948:	49b9      	ldr	r1, [pc, #740]	; (800bc30 <__ieee754_pow+0x730>)
 800b94a:	f7f4 ff7f 	bl	800084c <__aeabi_ddiv>
 800b94e:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 800b952:	4602      	mov	r2, r0
 800b954:	460b      	mov	r3, r1
 800b956:	4630      	mov	r0, r6
 800b958:	4639      	mov	r1, r7
 800b95a:	f7f4 fe4d 	bl	80005f8 <__aeabi_dmul>
 800b95e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b962:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800b966:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800b96a:	2300      	movs	r3, #0
 800b96c:	9302      	str	r3, [sp, #8]
 800b96e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800b972:	106d      	asrs	r5, r5, #1
 800b974:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800b978:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800b97c:	2200      	movs	r2, #0
 800b97e:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 800b982:	4640      	mov	r0, r8
 800b984:	4649      	mov	r1, r9
 800b986:	4614      	mov	r4, r2
 800b988:	461d      	mov	r5, r3
 800b98a:	f7f4 fe35 	bl	80005f8 <__aeabi_dmul>
 800b98e:	4602      	mov	r2, r0
 800b990:	460b      	mov	r3, r1
 800b992:	4630      	mov	r0, r6
 800b994:	4639      	mov	r1, r7
 800b996:	f7f4 fc77 	bl	8000288 <__aeabi_dsub>
 800b99a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b99e:	4606      	mov	r6, r0
 800b9a0:	460f      	mov	r7, r1
 800b9a2:	4620      	mov	r0, r4
 800b9a4:	4629      	mov	r1, r5
 800b9a6:	f7f4 fc6f 	bl	8000288 <__aeabi_dsub>
 800b9aa:	4602      	mov	r2, r0
 800b9ac:	460b      	mov	r3, r1
 800b9ae:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800b9b2:	f7f4 fc69 	bl	8000288 <__aeabi_dsub>
 800b9b6:	4642      	mov	r2, r8
 800b9b8:	464b      	mov	r3, r9
 800b9ba:	f7f4 fe1d 	bl	80005f8 <__aeabi_dmul>
 800b9be:	4602      	mov	r2, r0
 800b9c0:	460b      	mov	r3, r1
 800b9c2:	4630      	mov	r0, r6
 800b9c4:	4639      	mov	r1, r7
 800b9c6:	f7f4 fc5f 	bl	8000288 <__aeabi_dsub>
 800b9ca:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800b9ce:	f7f4 fe13 	bl	80005f8 <__aeabi_dmul>
 800b9d2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b9d6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800b9da:	4610      	mov	r0, r2
 800b9dc:	4619      	mov	r1, r3
 800b9de:	f7f4 fe0b 	bl	80005f8 <__aeabi_dmul>
 800b9e2:	a37b      	add	r3, pc, #492	; (adr r3, 800bbd0 <__ieee754_pow+0x6d0>)
 800b9e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9e8:	4604      	mov	r4, r0
 800b9ea:	460d      	mov	r5, r1
 800b9ec:	f7f4 fe04 	bl	80005f8 <__aeabi_dmul>
 800b9f0:	a379      	add	r3, pc, #484	; (adr r3, 800bbd8 <__ieee754_pow+0x6d8>)
 800b9f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9f6:	f7f4 fc49 	bl	800028c <__adddf3>
 800b9fa:	4622      	mov	r2, r4
 800b9fc:	462b      	mov	r3, r5
 800b9fe:	f7f4 fdfb 	bl	80005f8 <__aeabi_dmul>
 800ba02:	a377      	add	r3, pc, #476	; (adr r3, 800bbe0 <__ieee754_pow+0x6e0>)
 800ba04:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba08:	f7f4 fc40 	bl	800028c <__adddf3>
 800ba0c:	4622      	mov	r2, r4
 800ba0e:	462b      	mov	r3, r5
 800ba10:	f7f4 fdf2 	bl	80005f8 <__aeabi_dmul>
 800ba14:	a374      	add	r3, pc, #464	; (adr r3, 800bbe8 <__ieee754_pow+0x6e8>)
 800ba16:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba1a:	f7f4 fc37 	bl	800028c <__adddf3>
 800ba1e:	4622      	mov	r2, r4
 800ba20:	462b      	mov	r3, r5
 800ba22:	f7f4 fde9 	bl	80005f8 <__aeabi_dmul>
 800ba26:	a372      	add	r3, pc, #456	; (adr r3, 800bbf0 <__ieee754_pow+0x6f0>)
 800ba28:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba2c:	f7f4 fc2e 	bl	800028c <__adddf3>
 800ba30:	4622      	mov	r2, r4
 800ba32:	462b      	mov	r3, r5
 800ba34:	f7f4 fde0 	bl	80005f8 <__aeabi_dmul>
 800ba38:	a36f      	add	r3, pc, #444	; (adr r3, 800bbf8 <__ieee754_pow+0x6f8>)
 800ba3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba3e:	f7f4 fc25 	bl	800028c <__adddf3>
 800ba42:	4622      	mov	r2, r4
 800ba44:	4606      	mov	r6, r0
 800ba46:	460f      	mov	r7, r1
 800ba48:	462b      	mov	r3, r5
 800ba4a:	4620      	mov	r0, r4
 800ba4c:	4629      	mov	r1, r5
 800ba4e:	f7f4 fdd3 	bl	80005f8 <__aeabi_dmul>
 800ba52:	4602      	mov	r2, r0
 800ba54:	460b      	mov	r3, r1
 800ba56:	4630      	mov	r0, r6
 800ba58:	4639      	mov	r1, r7
 800ba5a:	f7f4 fdcd 	bl	80005f8 <__aeabi_dmul>
 800ba5e:	4642      	mov	r2, r8
 800ba60:	4604      	mov	r4, r0
 800ba62:	460d      	mov	r5, r1
 800ba64:	464b      	mov	r3, r9
 800ba66:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ba6a:	f7f4 fc0f 	bl	800028c <__adddf3>
 800ba6e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ba72:	f7f4 fdc1 	bl	80005f8 <__aeabi_dmul>
 800ba76:	4622      	mov	r2, r4
 800ba78:	462b      	mov	r3, r5
 800ba7a:	f7f4 fc07 	bl	800028c <__adddf3>
 800ba7e:	4642      	mov	r2, r8
 800ba80:	4606      	mov	r6, r0
 800ba82:	460f      	mov	r7, r1
 800ba84:	464b      	mov	r3, r9
 800ba86:	4640      	mov	r0, r8
 800ba88:	4649      	mov	r1, r9
 800ba8a:	f7f4 fdb5 	bl	80005f8 <__aeabi_dmul>
 800ba8e:	2200      	movs	r2, #0
 800ba90:	4b68      	ldr	r3, [pc, #416]	; (800bc34 <__ieee754_pow+0x734>)
 800ba92:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800ba96:	f7f4 fbf9 	bl	800028c <__adddf3>
 800ba9a:	4632      	mov	r2, r6
 800ba9c:	463b      	mov	r3, r7
 800ba9e:	f7f4 fbf5 	bl	800028c <__adddf3>
 800baa2:	9802      	ldr	r0, [sp, #8]
 800baa4:	460d      	mov	r5, r1
 800baa6:	4604      	mov	r4, r0
 800baa8:	4602      	mov	r2, r0
 800baaa:	460b      	mov	r3, r1
 800baac:	4640      	mov	r0, r8
 800baae:	4649      	mov	r1, r9
 800bab0:	f7f4 fda2 	bl	80005f8 <__aeabi_dmul>
 800bab4:	2200      	movs	r2, #0
 800bab6:	4680      	mov	r8, r0
 800bab8:	4689      	mov	r9, r1
 800baba:	4b5e      	ldr	r3, [pc, #376]	; (800bc34 <__ieee754_pow+0x734>)
 800babc:	4620      	mov	r0, r4
 800babe:	4629      	mov	r1, r5
 800bac0:	f7f4 fbe2 	bl	8000288 <__aeabi_dsub>
 800bac4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800bac8:	f7f4 fbde 	bl	8000288 <__aeabi_dsub>
 800bacc:	4602      	mov	r2, r0
 800bace:	460b      	mov	r3, r1
 800bad0:	4630      	mov	r0, r6
 800bad2:	4639      	mov	r1, r7
 800bad4:	f7f4 fbd8 	bl	8000288 <__aeabi_dsub>
 800bad8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800badc:	f7f4 fd8c 	bl	80005f8 <__aeabi_dmul>
 800bae0:	4622      	mov	r2, r4
 800bae2:	4606      	mov	r6, r0
 800bae4:	460f      	mov	r7, r1
 800bae6:	462b      	mov	r3, r5
 800bae8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800baec:	f7f4 fd84 	bl	80005f8 <__aeabi_dmul>
 800baf0:	4602      	mov	r2, r0
 800baf2:	460b      	mov	r3, r1
 800baf4:	4630      	mov	r0, r6
 800baf6:	4639      	mov	r1, r7
 800baf8:	f7f4 fbc8 	bl	800028c <__adddf3>
 800bafc:	4606      	mov	r6, r0
 800bafe:	460f      	mov	r7, r1
 800bb00:	4602      	mov	r2, r0
 800bb02:	460b      	mov	r3, r1
 800bb04:	4640      	mov	r0, r8
 800bb06:	4649      	mov	r1, r9
 800bb08:	f7f4 fbc0 	bl	800028c <__adddf3>
 800bb0c:	9802      	ldr	r0, [sp, #8]
 800bb0e:	a33c      	add	r3, pc, #240	; (adr r3, 800bc00 <__ieee754_pow+0x700>)
 800bb10:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb14:	4604      	mov	r4, r0
 800bb16:	460d      	mov	r5, r1
 800bb18:	f7f4 fd6e 	bl	80005f8 <__aeabi_dmul>
 800bb1c:	4642      	mov	r2, r8
 800bb1e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800bb22:	464b      	mov	r3, r9
 800bb24:	4620      	mov	r0, r4
 800bb26:	4629      	mov	r1, r5
 800bb28:	f7f4 fbae 	bl	8000288 <__aeabi_dsub>
 800bb2c:	4602      	mov	r2, r0
 800bb2e:	460b      	mov	r3, r1
 800bb30:	4630      	mov	r0, r6
 800bb32:	4639      	mov	r1, r7
 800bb34:	f7f4 fba8 	bl	8000288 <__aeabi_dsub>
 800bb38:	a333      	add	r3, pc, #204	; (adr r3, 800bc08 <__ieee754_pow+0x708>)
 800bb3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb3e:	f7f4 fd5b 	bl	80005f8 <__aeabi_dmul>
 800bb42:	a333      	add	r3, pc, #204	; (adr r3, 800bc10 <__ieee754_pow+0x710>)
 800bb44:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb48:	4606      	mov	r6, r0
 800bb4a:	460f      	mov	r7, r1
 800bb4c:	4620      	mov	r0, r4
 800bb4e:	4629      	mov	r1, r5
 800bb50:	f7f4 fd52 	bl	80005f8 <__aeabi_dmul>
 800bb54:	4602      	mov	r2, r0
 800bb56:	460b      	mov	r3, r1
 800bb58:	4630      	mov	r0, r6
 800bb5a:	4639      	mov	r1, r7
 800bb5c:	f7f4 fb96 	bl	800028c <__adddf3>
 800bb60:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800bb62:	4b35      	ldr	r3, [pc, #212]	; (800bc38 <__ieee754_pow+0x738>)
 800bb64:	4413      	add	r3, r2
 800bb66:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb6a:	f7f4 fb8f 	bl	800028c <__adddf3>
 800bb6e:	4604      	mov	r4, r0
 800bb70:	9809      	ldr	r0, [sp, #36]	; 0x24
 800bb72:	460d      	mov	r5, r1
 800bb74:	f7f4 fcd6 	bl	8000524 <__aeabi_i2d>
 800bb78:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800bb7a:	4b30      	ldr	r3, [pc, #192]	; (800bc3c <__ieee754_pow+0x73c>)
 800bb7c:	4413      	add	r3, r2
 800bb7e:	e9d3 8900 	ldrd	r8, r9, [r3]
 800bb82:	4606      	mov	r6, r0
 800bb84:	460f      	mov	r7, r1
 800bb86:	4622      	mov	r2, r4
 800bb88:	462b      	mov	r3, r5
 800bb8a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800bb8e:	f7f4 fb7d 	bl	800028c <__adddf3>
 800bb92:	4642      	mov	r2, r8
 800bb94:	464b      	mov	r3, r9
 800bb96:	f7f4 fb79 	bl	800028c <__adddf3>
 800bb9a:	4632      	mov	r2, r6
 800bb9c:	463b      	mov	r3, r7
 800bb9e:	f7f4 fb75 	bl	800028c <__adddf3>
 800bba2:	9802      	ldr	r0, [sp, #8]
 800bba4:	4632      	mov	r2, r6
 800bba6:	463b      	mov	r3, r7
 800bba8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bbac:	f7f4 fb6c 	bl	8000288 <__aeabi_dsub>
 800bbb0:	4642      	mov	r2, r8
 800bbb2:	464b      	mov	r3, r9
 800bbb4:	f7f4 fb68 	bl	8000288 <__aeabi_dsub>
 800bbb8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800bbbc:	e607      	b.n	800b7ce <__ieee754_pow+0x2ce>
 800bbbe:	f04f 0a01 	mov.w	sl, #1
 800bbc2:	e6a5      	b.n	800b910 <__ieee754_pow+0x410>
 800bbc4:	ed9f 7b14 	vldr	d7, [pc, #80]	; 800bc18 <__ieee754_pow+0x718>
 800bbc8:	e613      	b.n	800b7f2 <__ieee754_pow+0x2f2>
 800bbca:	bf00      	nop
 800bbcc:	f3af 8000 	nop.w
 800bbd0:	4a454eef 	.word	0x4a454eef
 800bbd4:	3fca7e28 	.word	0x3fca7e28
 800bbd8:	93c9db65 	.word	0x93c9db65
 800bbdc:	3fcd864a 	.word	0x3fcd864a
 800bbe0:	a91d4101 	.word	0xa91d4101
 800bbe4:	3fd17460 	.word	0x3fd17460
 800bbe8:	518f264d 	.word	0x518f264d
 800bbec:	3fd55555 	.word	0x3fd55555
 800bbf0:	db6fabff 	.word	0xdb6fabff
 800bbf4:	3fdb6db6 	.word	0x3fdb6db6
 800bbf8:	33333303 	.word	0x33333303
 800bbfc:	3fe33333 	.word	0x3fe33333
 800bc00:	e0000000 	.word	0xe0000000
 800bc04:	3feec709 	.word	0x3feec709
 800bc08:	dc3a03fd 	.word	0xdc3a03fd
 800bc0c:	3feec709 	.word	0x3feec709
 800bc10:	145b01f5 	.word	0x145b01f5
 800bc14:	be3e2fe0 	.word	0xbe3e2fe0
 800bc18:	00000000 	.word	0x00000000
 800bc1c:	3ff00000 	.word	0x3ff00000
 800bc20:	43400000 	.word	0x43400000
 800bc24:	0003988e 	.word	0x0003988e
 800bc28:	000bb679 	.word	0x000bb679
 800bc2c:	0800cbf8 	.word	0x0800cbf8
 800bc30:	3ff00000 	.word	0x3ff00000
 800bc34:	40080000 	.word	0x40080000
 800bc38:	0800cc18 	.word	0x0800cc18
 800bc3c:	0800cc08 	.word	0x0800cc08
 800bc40:	a3b4      	add	r3, pc, #720	; (adr r3, 800bf14 <__ieee754_pow+0xa14>)
 800bc42:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc46:	4640      	mov	r0, r8
 800bc48:	4649      	mov	r1, r9
 800bc4a:	f7f4 fb1f 	bl	800028c <__adddf3>
 800bc4e:	4622      	mov	r2, r4
 800bc50:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bc54:	462b      	mov	r3, r5
 800bc56:	4630      	mov	r0, r6
 800bc58:	4639      	mov	r1, r7
 800bc5a:	f7f4 fb15 	bl	8000288 <__aeabi_dsub>
 800bc5e:	4602      	mov	r2, r0
 800bc60:	460b      	mov	r3, r1
 800bc62:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bc66:	f7f4 ff57 	bl	8000b18 <__aeabi_dcmpgt>
 800bc6a:	2800      	cmp	r0, #0
 800bc6c:	f47f adfe 	bne.w	800b86c <__ieee754_pow+0x36c>
 800bc70:	4aa3      	ldr	r2, [pc, #652]	; (800bf00 <__ieee754_pow+0xa00>)
 800bc72:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800bc76:	4293      	cmp	r3, r2
 800bc78:	f340 810a 	ble.w	800be90 <__ieee754_pow+0x990>
 800bc7c:	151b      	asrs	r3, r3, #20
 800bc7e:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800bc82:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800bc86:	fa4a f303 	asr.w	r3, sl, r3
 800bc8a:	445b      	add	r3, fp
 800bc8c:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800bc90:	4e9c      	ldr	r6, [pc, #624]	; (800bf04 <__ieee754_pow+0xa04>)
 800bc92:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800bc96:	4116      	asrs	r6, r2
 800bc98:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 800bc9c:	2000      	movs	r0, #0
 800bc9e:	ea23 0106 	bic.w	r1, r3, r6
 800bca2:	f1c2 0214 	rsb	r2, r2, #20
 800bca6:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800bcaa:	fa4a fa02 	asr.w	sl, sl, r2
 800bcae:	f1bb 0f00 	cmp.w	fp, #0
 800bcb2:	4602      	mov	r2, r0
 800bcb4:	460b      	mov	r3, r1
 800bcb6:	4620      	mov	r0, r4
 800bcb8:	4629      	mov	r1, r5
 800bcba:	bfb8      	it	lt
 800bcbc:	f1ca 0a00 	rsblt	sl, sl, #0
 800bcc0:	f7f4 fae2 	bl	8000288 <__aeabi_dsub>
 800bcc4:	e9cd 0100 	strd	r0, r1, [sp]
 800bcc8:	4642      	mov	r2, r8
 800bcca:	464b      	mov	r3, r9
 800bccc:	e9dd 0100 	ldrd	r0, r1, [sp]
 800bcd0:	f7f4 fadc 	bl	800028c <__adddf3>
 800bcd4:	2000      	movs	r0, #0
 800bcd6:	a378      	add	r3, pc, #480	; (adr r3, 800beb8 <__ieee754_pow+0x9b8>)
 800bcd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcdc:	4604      	mov	r4, r0
 800bcde:	460d      	mov	r5, r1
 800bce0:	f7f4 fc8a 	bl	80005f8 <__aeabi_dmul>
 800bce4:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bce8:	4606      	mov	r6, r0
 800bcea:	460f      	mov	r7, r1
 800bcec:	4620      	mov	r0, r4
 800bcee:	4629      	mov	r1, r5
 800bcf0:	f7f4 faca 	bl	8000288 <__aeabi_dsub>
 800bcf4:	4602      	mov	r2, r0
 800bcf6:	460b      	mov	r3, r1
 800bcf8:	4640      	mov	r0, r8
 800bcfa:	4649      	mov	r1, r9
 800bcfc:	f7f4 fac4 	bl	8000288 <__aeabi_dsub>
 800bd00:	a36f      	add	r3, pc, #444	; (adr r3, 800bec0 <__ieee754_pow+0x9c0>)
 800bd02:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd06:	f7f4 fc77 	bl	80005f8 <__aeabi_dmul>
 800bd0a:	a36f      	add	r3, pc, #444	; (adr r3, 800bec8 <__ieee754_pow+0x9c8>)
 800bd0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd10:	4680      	mov	r8, r0
 800bd12:	4689      	mov	r9, r1
 800bd14:	4620      	mov	r0, r4
 800bd16:	4629      	mov	r1, r5
 800bd18:	f7f4 fc6e 	bl	80005f8 <__aeabi_dmul>
 800bd1c:	4602      	mov	r2, r0
 800bd1e:	460b      	mov	r3, r1
 800bd20:	4640      	mov	r0, r8
 800bd22:	4649      	mov	r1, r9
 800bd24:	f7f4 fab2 	bl	800028c <__adddf3>
 800bd28:	4604      	mov	r4, r0
 800bd2a:	460d      	mov	r5, r1
 800bd2c:	4602      	mov	r2, r0
 800bd2e:	460b      	mov	r3, r1
 800bd30:	4630      	mov	r0, r6
 800bd32:	4639      	mov	r1, r7
 800bd34:	f7f4 faaa 	bl	800028c <__adddf3>
 800bd38:	4632      	mov	r2, r6
 800bd3a:	463b      	mov	r3, r7
 800bd3c:	4680      	mov	r8, r0
 800bd3e:	4689      	mov	r9, r1
 800bd40:	f7f4 faa2 	bl	8000288 <__aeabi_dsub>
 800bd44:	4602      	mov	r2, r0
 800bd46:	460b      	mov	r3, r1
 800bd48:	4620      	mov	r0, r4
 800bd4a:	4629      	mov	r1, r5
 800bd4c:	f7f4 fa9c 	bl	8000288 <__aeabi_dsub>
 800bd50:	4642      	mov	r2, r8
 800bd52:	4606      	mov	r6, r0
 800bd54:	460f      	mov	r7, r1
 800bd56:	464b      	mov	r3, r9
 800bd58:	4640      	mov	r0, r8
 800bd5a:	4649      	mov	r1, r9
 800bd5c:	f7f4 fc4c 	bl	80005f8 <__aeabi_dmul>
 800bd60:	a35b      	add	r3, pc, #364	; (adr r3, 800bed0 <__ieee754_pow+0x9d0>)
 800bd62:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd66:	4604      	mov	r4, r0
 800bd68:	460d      	mov	r5, r1
 800bd6a:	f7f4 fc45 	bl	80005f8 <__aeabi_dmul>
 800bd6e:	a35a      	add	r3, pc, #360	; (adr r3, 800bed8 <__ieee754_pow+0x9d8>)
 800bd70:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd74:	f7f4 fa88 	bl	8000288 <__aeabi_dsub>
 800bd78:	4622      	mov	r2, r4
 800bd7a:	462b      	mov	r3, r5
 800bd7c:	f7f4 fc3c 	bl	80005f8 <__aeabi_dmul>
 800bd80:	a357      	add	r3, pc, #348	; (adr r3, 800bee0 <__ieee754_pow+0x9e0>)
 800bd82:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd86:	f7f4 fa81 	bl	800028c <__adddf3>
 800bd8a:	4622      	mov	r2, r4
 800bd8c:	462b      	mov	r3, r5
 800bd8e:	f7f4 fc33 	bl	80005f8 <__aeabi_dmul>
 800bd92:	a355      	add	r3, pc, #340	; (adr r3, 800bee8 <__ieee754_pow+0x9e8>)
 800bd94:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd98:	f7f4 fa76 	bl	8000288 <__aeabi_dsub>
 800bd9c:	4622      	mov	r2, r4
 800bd9e:	462b      	mov	r3, r5
 800bda0:	f7f4 fc2a 	bl	80005f8 <__aeabi_dmul>
 800bda4:	a352      	add	r3, pc, #328	; (adr r3, 800bef0 <__ieee754_pow+0x9f0>)
 800bda6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bdaa:	f7f4 fa6f 	bl	800028c <__adddf3>
 800bdae:	4622      	mov	r2, r4
 800bdb0:	462b      	mov	r3, r5
 800bdb2:	f7f4 fc21 	bl	80005f8 <__aeabi_dmul>
 800bdb6:	4602      	mov	r2, r0
 800bdb8:	460b      	mov	r3, r1
 800bdba:	4640      	mov	r0, r8
 800bdbc:	4649      	mov	r1, r9
 800bdbe:	f7f4 fa63 	bl	8000288 <__aeabi_dsub>
 800bdc2:	4604      	mov	r4, r0
 800bdc4:	460d      	mov	r5, r1
 800bdc6:	4602      	mov	r2, r0
 800bdc8:	460b      	mov	r3, r1
 800bdca:	4640      	mov	r0, r8
 800bdcc:	4649      	mov	r1, r9
 800bdce:	f7f4 fc13 	bl	80005f8 <__aeabi_dmul>
 800bdd2:	2200      	movs	r2, #0
 800bdd4:	e9cd 0100 	strd	r0, r1, [sp]
 800bdd8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800bddc:	4620      	mov	r0, r4
 800bdde:	4629      	mov	r1, r5
 800bde0:	f7f4 fa52 	bl	8000288 <__aeabi_dsub>
 800bde4:	4602      	mov	r2, r0
 800bde6:	460b      	mov	r3, r1
 800bde8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800bdec:	f7f4 fd2e 	bl	800084c <__aeabi_ddiv>
 800bdf0:	4632      	mov	r2, r6
 800bdf2:	4604      	mov	r4, r0
 800bdf4:	460d      	mov	r5, r1
 800bdf6:	463b      	mov	r3, r7
 800bdf8:	4640      	mov	r0, r8
 800bdfa:	4649      	mov	r1, r9
 800bdfc:	f7f4 fbfc 	bl	80005f8 <__aeabi_dmul>
 800be00:	4632      	mov	r2, r6
 800be02:	463b      	mov	r3, r7
 800be04:	f7f4 fa42 	bl	800028c <__adddf3>
 800be08:	4602      	mov	r2, r0
 800be0a:	460b      	mov	r3, r1
 800be0c:	4620      	mov	r0, r4
 800be0e:	4629      	mov	r1, r5
 800be10:	f7f4 fa3a 	bl	8000288 <__aeabi_dsub>
 800be14:	4642      	mov	r2, r8
 800be16:	464b      	mov	r3, r9
 800be18:	f7f4 fa36 	bl	8000288 <__aeabi_dsub>
 800be1c:	4602      	mov	r2, r0
 800be1e:	460b      	mov	r3, r1
 800be20:	2000      	movs	r0, #0
 800be22:	4939      	ldr	r1, [pc, #228]	; (800bf08 <__ieee754_pow+0xa08>)
 800be24:	f7f4 fa30 	bl	8000288 <__aeabi_dsub>
 800be28:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 800be2c:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 800be30:	4602      	mov	r2, r0
 800be32:	460b      	mov	r3, r1
 800be34:	da2f      	bge.n	800be96 <__ieee754_pow+0x996>
 800be36:	4650      	mov	r0, sl
 800be38:	ec43 2b10 	vmov	d0, r2, r3
 800be3c:	f000 f9c0 	bl	800c1c0 <scalbn>
 800be40:	ec51 0b10 	vmov	r0, r1, d0
 800be44:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800be48:	f7ff bbf1 	b.w	800b62e <__ieee754_pow+0x12e>
 800be4c:	4b2f      	ldr	r3, [pc, #188]	; (800bf0c <__ieee754_pow+0xa0c>)
 800be4e:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800be52:	429e      	cmp	r6, r3
 800be54:	f77f af0c 	ble.w	800bc70 <__ieee754_pow+0x770>
 800be58:	4b2d      	ldr	r3, [pc, #180]	; (800bf10 <__ieee754_pow+0xa10>)
 800be5a:	440b      	add	r3, r1
 800be5c:	4303      	orrs	r3, r0
 800be5e:	d00b      	beq.n	800be78 <__ieee754_pow+0x978>
 800be60:	a325      	add	r3, pc, #148	; (adr r3, 800bef8 <__ieee754_pow+0x9f8>)
 800be62:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be66:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800be6a:	f7f4 fbc5 	bl	80005f8 <__aeabi_dmul>
 800be6e:	a322      	add	r3, pc, #136	; (adr r3, 800bef8 <__ieee754_pow+0x9f8>)
 800be70:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be74:	f7ff bbdb 	b.w	800b62e <__ieee754_pow+0x12e>
 800be78:	4622      	mov	r2, r4
 800be7a:	462b      	mov	r3, r5
 800be7c:	f7f4 fa04 	bl	8000288 <__aeabi_dsub>
 800be80:	4642      	mov	r2, r8
 800be82:	464b      	mov	r3, r9
 800be84:	f7f4 fe3e 	bl	8000b04 <__aeabi_dcmpge>
 800be88:	2800      	cmp	r0, #0
 800be8a:	f43f aef1 	beq.w	800bc70 <__ieee754_pow+0x770>
 800be8e:	e7e7      	b.n	800be60 <__ieee754_pow+0x960>
 800be90:	f04f 0a00 	mov.w	sl, #0
 800be94:	e718      	b.n	800bcc8 <__ieee754_pow+0x7c8>
 800be96:	4621      	mov	r1, r4
 800be98:	e7d4      	b.n	800be44 <__ieee754_pow+0x944>
 800be9a:	2000      	movs	r0, #0
 800be9c:	491a      	ldr	r1, [pc, #104]	; (800bf08 <__ieee754_pow+0xa08>)
 800be9e:	f7ff bb8f 	b.w	800b5c0 <__ieee754_pow+0xc0>
 800bea2:	e9dd 0100 	ldrd	r0, r1, [sp]
 800bea6:	f7ff bb8b 	b.w	800b5c0 <__ieee754_pow+0xc0>
 800beaa:	4630      	mov	r0, r6
 800beac:	4639      	mov	r1, r7
 800beae:	f7ff bb87 	b.w	800b5c0 <__ieee754_pow+0xc0>
 800beb2:	4693      	mov	fp, r2
 800beb4:	f7ff bb98 	b.w	800b5e8 <__ieee754_pow+0xe8>
 800beb8:	00000000 	.word	0x00000000
 800bebc:	3fe62e43 	.word	0x3fe62e43
 800bec0:	fefa39ef 	.word	0xfefa39ef
 800bec4:	3fe62e42 	.word	0x3fe62e42
 800bec8:	0ca86c39 	.word	0x0ca86c39
 800becc:	be205c61 	.word	0xbe205c61
 800bed0:	72bea4d0 	.word	0x72bea4d0
 800bed4:	3e663769 	.word	0x3e663769
 800bed8:	c5d26bf1 	.word	0xc5d26bf1
 800bedc:	3ebbbd41 	.word	0x3ebbbd41
 800bee0:	af25de2c 	.word	0xaf25de2c
 800bee4:	3f11566a 	.word	0x3f11566a
 800bee8:	16bebd93 	.word	0x16bebd93
 800beec:	3f66c16c 	.word	0x3f66c16c
 800bef0:	5555553e 	.word	0x5555553e
 800bef4:	3fc55555 	.word	0x3fc55555
 800bef8:	c2f8f359 	.word	0xc2f8f359
 800befc:	01a56e1f 	.word	0x01a56e1f
 800bf00:	3fe00000 	.word	0x3fe00000
 800bf04:	000fffff 	.word	0x000fffff
 800bf08:	3ff00000 	.word	0x3ff00000
 800bf0c:	4090cbff 	.word	0x4090cbff
 800bf10:	3f6f3400 	.word	0x3f6f3400
 800bf14:	652b82fe 	.word	0x652b82fe
 800bf18:	3c971547 	.word	0x3c971547

0800bf1c <__ieee754_sqrt>:
 800bf1c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bf20:	4955      	ldr	r1, [pc, #340]	; (800c078 <__ieee754_sqrt+0x15c>)
 800bf22:	ec55 4b10 	vmov	r4, r5, d0
 800bf26:	43a9      	bics	r1, r5
 800bf28:	462b      	mov	r3, r5
 800bf2a:	462a      	mov	r2, r5
 800bf2c:	d112      	bne.n	800bf54 <__ieee754_sqrt+0x38>
 800bf2e:	ee10 2a10 	vmov	r2, s0
 800bf32:	ee10 0a10 	vmov	r0, s0
 800bf36:	4629      	mov	r1, r5
 800bf38:	f7f4 fb5e 	bl	80005f8 <__aeabi_dmul>
 800bf3c:	4602      	mov	r2, r0
 800bf3e:	460b      	mov	r3, r1
 800bf40:	4620      	mov	r0, r4
 800bf42:	4629      	mov	r1, r5
 800bf44:	f7f4 f9a2 	bl	800028c <__adddf3>
 800bf48:	4604      	mov	r4, r0
 800bf4a:	460d      	mov	r5, r1
 800bf4c:	ec45 4b10 	vmov	d0, r4, r5
 800bf50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bf54:	2d00      	cmp	r5, #0
 800bf56:	ee10 0a10 	vmov	r0, s0
 800bf5a:	4621      	mov	r1, r4
 800bf5c:	dc0f      	bgt.n	800bf7e <__ieee754_sqrt+0x62>
 800bf5e:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800bf62:	4330      	orrs	r0, r6
 800bf64:	d0f2      	beq.n	800bf4c <__ieee754_sqrt+0x30>
 800bf66:	b155      	cbz	r5, 800bf7e <__ieee754_sqrt+0x62>
 800bf68:	ee10 2a10 	vmov	r2, s0
 800bf6c:	4620      	mov	r0, r4
 800bf6e:	4629      	mov	r1, r5
 800bf70:	f7f4 f98a 	bl	8000288 <__aeabi_dsub>
 800bf74:	4602      	mov	r2, r0
 800bf76:	460b      	mov	r3, r1
 800bf78:	f7f4 fc68 	bl	800084c <__aeabi_ddiv>
 800bf7c:	e7e4      	b.n	800bf48 <__ieee754_sqrt+0x2c>
 800bf7e:	151b      	asrs	r3, r3, #20
 800bf80:	d073      	beq.n	800c06a <__ieee754_sqrt+0x14e>
 800bf82:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800bf86:	07dd      	lsls	r5, r3, #31
 800bf88:	f3c2 0213 	ubfx	r2, r2, #0, #20
 800bf8c:	bf48      	it	mi
 800bf8e:	0fc8      	lsrmi	r0, r1, #31
 800bf90:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800bf94:	bf44      	itt	mi
 800bf96:	0049      	lslmi	r1, r1, #1
 800bf98:	eb00 0242 	addmi.w	r2, r0, r2, lsl #1
 800bf9c:	2500      	movs	r5, #0
 800bf9e:	1058      	asrs	r0, r3, #1
 800bfa0:	0fcb      	lsrs	r3, r1, #31
 800bfa2:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 800bfa6:	0049      	lsls	r1, r1, #1
 800bfa8:	2316      	movs	r3, #22
 800bfaa:	462c      	mov	r4, r5
 800bfac:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 800bfb0:	19a7      	adds	r7, r4, r6
 800bfb2:	4297      	cmp	r7, r2
 800bfb4:	bfde      	ittt	le
 800bfb6:	19bc      	addle	r4, r7, r6
 800bfb8:	1bd2      	suble	r2, r2, r7
 800bfba:	19ad      	addle	r5, r5, r6
 800bfbc:	0fcf      	lsrs	r7, r1, #31
 800bfbe:	3b01      	subs	r3, #1
 800bfc0:	eb07 0242 	add.w	r2, r7, r2, lsl #1
 800bfc4:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800bfc8:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800bfcc:	d1f0      	bne.n	800bfb0 <__ieee754_sqrt+0x94>
 800bfce:	f04f 0c20 	mov.w	ip, #32
 800bfd2:	469e      	mov	lr, r3
 800bfd4:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800bfd8:	42a2      	cmp	r2, r4
 800bfda:	eb06 070e 	add.w	r7, r6, lr
 800bfde:	dc02      	bgt.n	800bfe6 <__ieee754_sqrt+0xca>
 800bfe0:	d112      	bne.n	800c008 <__ieee754_sqrt+0xec>
 800bfe2:	428f      	cmp	r7, r1
 800bfe4:	d810      	bhi.n	800c008 <__ieee754_sqrt+0xec>
 800bfe6:	2f00      	cmp	r7, #0
 800bfe8:	eb07 0e06 	add.w	lr, r7, r6
 800bfec:	da42      	bge.n	800c074 <__ieee754_sqrt+0x158>
 800bfee:	f1be 0f00 	cmp.w	lr, #0
 800bff2:	db3f      	blt.n	800c074 <__ieee754_sqrt+0x158>
 800bff4:	f104 0801 	add.w	r8, r4, #1
 800bff8:	1b12      	subs	r2, r2, r4
 800bffa:	428f      	cmp	r7, r1
 800bffc:	bf88      	it	hi
 800bffe:	f102 32ff 	addhi.w	r2, r2, #4294967295
 800c002:	1bc9      	subs	r1, r1, r7
 800c004:	4433      	add	r3, r6
 800c006:	4644      	mov	r4, r8
 800c008:	0052      	lsls	r2, r2, #1
 800c00a:	f1bc 0c01 	subs.w	ip, ip, #1
 800c00e:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 800c012:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800c016:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800c01a:	d1dd      	bne.n	800bfd8 <__ieee754_sqrt+0xbc>
 800c01c:	430a      	orrs	r2, r1
 800c01e:	d006      	beq.n	800c02e <__ieee754_sqrt+0x112>
 800c020:	1c5c      	adds	r4, r3, #1
 800c022:	bf13      	iteet	ne
 800c024:	3301      	addne	r3, #1
 800c026:	3501      	addeq	r5, #1
 800c028:	4663      	moveq	r3, ip
 800c02a:	f023 0301 	bicne.w	r3, r3, #1
 800c02e:	106a      	asrs	r2, r5, #1
 800c030:	085b      	lsrs	r3, r3, #1
 800c032:	07e9      	lsls	r1, r5, #31
 800c034:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 800c038:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 800c03c:	bf48      	it	mi
 800c03e:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 800c042:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 800c046:	461c      	mov	r4, r3
 800c048:	e780      	b.n	800bf4c <__ieee754_sqrt+0x30>
 800c04a:	0aca      	lsrs	r2, r1, #11
 800c04c:	3815      	subs	r0, #21
 800c04e:	0549      	lsls	r1, r1, #21
 800c050:	2a00      	cmp	r2, #0
 800c052:	d0fa      	beq.n	800c04a <__ieee754_sqrt+0x12e>
 800c054:	02d6      	lsls	r6, r2, #11
 800c056:	d50a      	bpl.n	800c06e <__ieee754_sqrt+0x152>
 800c058:	f1c3 0420 	rsb	r4, r3, #32
 800c05c:	fa21 f404 	lsr.w	r4, r1, r4
 800c060:	1e5d      	subs	r5, r3, #1
 800c062:	4099      	lsls	r1, r3
 800c064:	4322      	orrs	r2, r4
 800c066:	1b43      	subs	r3, r0, r5
 800c068:	e78b      	b.n	800bf82 <__ieee754_sqrt+0x66>
 800c06a:	4618      	mov	r0, r3
 800c06c:	e7f0      	b.n	800c050 <__ieee754_sqrt+0x134>
 800c06e:	0052      	lsls	r2, r2, #1
 800c070:	3301      	adds	r3, #1
 800c072:	e7ef      	b.n	800c054 <__ieee754_sqrt+0x138>
 800c074:	46a0      	mov	r8, r4
 800c076:	e7bf      	b.n	800bff8 <__ieee754_sqrt+0xdc>
 800c078:	7ff00000 	.word	0x7ff00000

0800c07c <fabs>:
 800c07c:	ec51 0b10 	vmov	r0, r1, d0
 800c080:	ee10 2a10 	vmov	r2, s0
 800c084:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800c088:	ec43 2b10 	vmov	d0, r2, r3
 800c08c:	4770      	bx	lr

0800c08e <finite>:
 800c08e:	ee10 3a90 	vmov	r3, s1
 800c092:	f043 4000 	orr.w	r0, r3, #2147483648	; 0x80000000
 800c096:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800c09a:	0fc0      	lsrs	r0, r0, #31
 800c09c:	4770      	bx	lr

0800c09e <matherr>:
 800c09e:	2000      	movs	r0, #0
 800c0a0:	4770      	bx	lr
 800c0a2:	0000      	movs	r0, r0
 800c0a4:	0000      	movs	r0, r0
	...

0800c0a8 <nan>:
 800c0a8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800c0b0 <nan+0x8>
 800c0ac:	4770      	bx	lr
 800c0ae:	bf00      	nop
 800c0b0:	00000000 	.word	0x00000000
 800c0b4:	7ff80000 	.word	0x7ff80000

0800c0b8 <rint>:
 800c0b8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c0ba:	ec51 0b10 	vmov	r0, r1, d0
 800c0be:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800c0c2:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 800c0c6:	2e13      	cmp	r6, #19
 800c0c8:	460b      	mov	r3, r1
 800c0ca:	ee10 4a10 	vmov	r4, s0
 800c0ce:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 800c0d2:	dc56      	bgt.n	800c182 <rint+0xca>
 800c0d4:	2e00      	cmp	r6, #0
 800c0d6:	da2b      	bge.n	800c130 <rint+0x78>
 800c0d8:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 800c0dc:	4302      	orrs	r2, r0
 800c0de:	d023      	beq.n	800c128 <rint+0x70>
 800c0e0:	f3c1 0213 	ubfx	r2, r1, #0, #20
 800c0e4:	4302      	orrs	r2, r0
 800c0e6:	4254      	negs	r4, r2
 800c0e8:	4314      	orrs	r4, r2
 800c0ea:	0c4b      	lsrs	r3, r1, #17
 800c0ec:	0b24      	lsrs	r4, r4, #12
 800c0ee:	045b      	lsls	r3, r3, #17
 800c0f0:	f404 2400 	and.w	r4, r4, #524288	; 0x80000
 800c0f4:	ea44 0103 	orr.w	r1, r4, r3
 800c0f8:	460b      	mov	r3, r1
 800c0fa:	492f      	ldr	r1, [pc, #188]	; (800c1b8 <rint+0x100>)
 800c0fc:	eb01 01c5 	add.w	r1, r1, r5, lsl #3
 800c100:	e9d1 6700 	ldrd	r6, r7, [r1]
 800c104:	4602      	mov	r2, r0
 800c106:	4639      	mov	r1, r7
 800c108:	4630      	mov	r0, r6
 800c10a:	f7f4 f8bf 	bl	800028c <__adddf3>
 800c10e:	e9cd 0100 	strd	r0, r1, [sp]
 800c112:	463b      	mov	r3, r7
 800c114:	4632      	mov	r2, r6
 800c116:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c11a:	f7f4 f8b5 	bl	8000288 <__aeabi_dsub>
 800c11e:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800c122:	ea43 77c5 	orr.w	r7, r3, r5, lsl #31
 800c126:	4639      	mov	r1, r7
 800c128:	ec41 0b10 	vmov	d0, r0, r1
 800c12c:	b003      	add	sp, #12
 800c12e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c130:	4a22      	ldr	r2, [pc, #136]	; (800c1bc <rint+0x104>)
 800c132:	4132      	asrs	r2, r6
 800c134:	ea01 0702 	and.w	r7, r1, r2
 800c138:	4307      	orrs	r7, r0
 800c13a:	d0f5      	beq.n	800c128 <rint+0x70>
 800c13c:	0852      	lsrs	r2, r2, #1
 800c13e:	4011      	ands	r1, r2
 800c140:	430c      	orrs	r4, r1
 800c142:	d00b      	beq.n	800c15c <rint+0xa4>
 800c144:	ea23 0202 	bic.w	r2, r3, r2
 800c148:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800c14c:	2e13      	cmp	r6, #19
 800c14e:	fa43 f306 	asr.w	r3, r3, r6
 800c152:	bf0c      	ite	eq
 800c154:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
 800c158:	2400      	movne	r4, #0
 800c15a:	4313      	orrs	r3, r2
 800c15c:	4916      	ldr	r1, [pc, #88]	; (800c1b8 <rint+0x100>)
 800c15e:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 800c162:	4622      	mov	r2, r4
 800c164:	e9d5 4500 	ldrd	r4, r5, [r5]
 800c168:	4620      	mov	r0, r4
 800c16a:	4629      	mov	r1, r5
 800c16c:	f7f4 f88e 	bl	800028c <__adddf3>
 800c170:	e9cd 0100 	strd	r0, r1, [sp]
 800c174:	4622      	mov	r2, r4
 800c176:	462b      	mov	r3, r5
 800c178:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c17c:	f7f4 f884 	bl	8000288 <__aeabi_dsub>
 800c180:	e7d2      	b.n	800c128 <rint+0x70>
 800c182:	2e33      	cmp	r6, #51	; 0x33
 800c184:	dd07      	ble.n	800c196 <rint+0xde>
 800c186:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800c18a:	d1cd      	bne.n	800c128 <rint+0x70>
 800c18c:	ee10 2a10 	vmov	r2, s0
 800c190:	f7f4 f87c 	bl	800028c <__adddf3>
 800c194:	e7c8      	b.n	800c128 <rint+0x70>
 800c196:	f2a2 4613 	subw	r6, r2, #1043	; 0x413
 800c19a:	f04f 32ff 	mov.w	r2, #4294967295
 800c19e:	40f2      	lsrs	r2, r6
 800c1a0:	4210      	tst	r0, r2
 800c1a2:	d0c1      	beq.n	800c128 <rint+0x70>
 800c1a4:	0852      	lsrs	r2, r2, #1
 800c1a6:	4210      	tst	r0, r2
 800c1a8:	bf1f      	itttt	ne
 800c1aa:	f04f 4480 	movne.w	r4, #1073741824	; 0x40000000
 800c1ae:	ea20 0202 	bicne.w	r2, r0, r2
 800c1b2:	4134      	asrne	r4, r6
 800c1b4:	4314      	orrne	r4, r2
 800c1b6:	e7d1      	b.n	800c15c <rint+0xa4>
 800c1b8:	0800cc28 	.word	0x0800cc28
 800c1bc:	000fffff 	.word	0x000fffff

0800c1c0 <scalbn>:
 800c1c0:	b570      	push	{r4, r5, r6, lr}
 800c1c2:	ec55 4b10 	vmov	r4, r5, d0
 800c1c6:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800c1ca:	4606      	mov	r6, r0
 800c1cc:	462b      	mov	r3, r5
 800c1ce:	b9aa      	cbnz	r2, 800c1fc <scalbn+0x3c>
 800c1d0:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800c1d4:	4323      	orrs	r3, r4
 800c1d6:	d03b      	beq.n	800c250 <scalbn+0x90>
 800c1d8:	4b31      	ldr	r3, [pc, #196]	; (800c2a0 <scalbn+0xe0>)
 800c1da:	4629      	mov	r1, r5
 800c1dc:	2200      	movs	r2, #0
 800c1de:	ee10 0a10 	vmov	r0, s0
 800c1e2:	f7f4 fa09 	bl	80005f8 <__aeabi_dmul>
 800c1e6:	4b2f      	ldr	r3, [pc, #188]	; (800c2a4 <scalbn+0xe4>)
 800c1e8:	429e      	cmp	r6, r3
 800c1ea:	4604      	mov	r4, r0
 800c1ec:	460d      	mov	r5, r1
 800c1ee:	da12      	bge.n	800c216 <scalbn+0x56>
 800c1f0:	a327      	add	r3, pc, #156	; (adr r3, 800c290 <scalbn+0xd0>)
 800c1f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1f6:	f7f4 f9ff 	bl	80005f8 <__aeabi_dmul>
 800c1fa:	e009      	b.n	800c210 <scalbn+0x50>
 800c1fc:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800c200:	428a      	cmp	r2, r1
 800c202:	d10c      	bne.n	800c21e <scalbn+0x5e>
 800c204:	ee10 2a10 	vmov	r2, s0
 800c208:	4620      	mov	r0, r4
 800c20a:	4629      	mov	r1, r5
 800c20c:	f7f4 f83e 	bl	800028c <__adddf3>
 800c210:	4604      	mov	r4, r0
 800c212:	460d      	mov	r5, r1
 800c214:	e01c      	b.n	800c250 <scalbn+0x90>
 800c216:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800c21a:	460b      	mov	r3, r1
 800c21c:	3a36      	subs	r2, #54	; 0x36
 800c21e:	4432      	add	r2, r6
 800c220:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800c224:	428a      	cmp	r2, r1
 800c226:	dd0b      	ble.n	800c240 <scalbn+0x80>
 800c228:	ec45 4b11 	vmov	d1, r4, r5
 800c22c:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 800c298 <scalbn+0xd8>
 800c230:	f000 f83c 	bl	800c2ac <copysign>
 800c234:	a318      	add	r3, pc, #96	; (adr r3, 800c298 <scalbn+0xd8>)
 800c236:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c23a:	ec51 0b10 	vmov	r0, r1, d0
 800c23e:	e7da      	b.n	800c1f6 <scalbn+0x36>
 800c240:	2a00      	cmp	r2, #0
 800c242:	dd08      	ble.n	800c256 <scalbn+0x96>
 800c244:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800c248:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800c24c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800c250:	ec45 4b10 	vmov	d0, r4, r5
 800c254:	bd70      	pop	{r4, r5, r6, pc}
 800c256:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800c25a:	da0d      	bge.n	800c278 <scalbn+0xb8>
 800c25c:	f24c 3350 	movw	r3, #50000	; 0xc350
 800c260:	429e      	cmp	r6, r3
 800c262:	ec45 4b11 	vmov	d1, r4, r5
 800c266:	dce1      	bgt.n	800c22c <scalbn+0x6c>
 800c268:	ed9f 0b09 	vldr	d0, [pc, #36]	; 800c290 <scalbn+0xd0>
 800c26c:	f000 f81e 	bl	800c2ac <copysign>
 800c270:	a307      	add	r3, pc, #28	; (adr r3, 800c290 <scalbn+0xd0>)
 800c272:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c276:	e7e0      	b.n	800c23a <scalbn+0x7a>
 800c278:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800c27c:	3236      	adds	r2, #54	; 0x36
 800c27e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800c282:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800c286:	4620      	mov	r0, r4
 800c288:	4629      	mov	r1, r5
 800c28a:	2200      	movs	r2, #0
 800c28c:	4b06      	ldr	r3, [pc, #24]	; (800c2a8 <scalbn+0xe8>)
 800c28e:	e7b2      	b.n	800c1f6 <scalbn+0x36>
 800c290:	c2f8f359 	.word	0xc2f8f359
 800c294:	01a56e1f 	.word	0x01a56e1f
 800c298:	8800759c 	.word	0x8800759c
 800c29c:	7e37e43c 	.word	0x7e37e43c
 800c2a0:	43500000 	.word	0x43500000
 800c2a4:	ffff3cb0 	.word	0xffff3cb0
 800c2a8:	3c900000 	.word	0x3c900000

0800c2ac <copysign>:
 800c2ac:	ec51 0b10 	vmov	r0, r1, d0
 800c2b0:	ee11 0a90 	vmov	r0, s3
 800c2b4:	ee10 2a10 	vmov	r2, s0
 800c2b8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800c2bc:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 800c2c0:	ea41 0300 	orr.w	r3, r1, r0
 800c2c4:	ec43 2b10 	vmov	d0, r2, r3
 800c2c8:	4770      	bx	lr
	...

0800c2cc <_init>:
 800c2cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c2ce:	bf00      	nop
 800c2d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c2d2:	bc08      	pop	{r3}
 800c2d4:	469e      	mov	lr, r3
 800c2d6:	4770      	bx	lr

0800c2d8 <_fini>:
 800c2d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c2da:	bf00      	nop
 800c2dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c2de:	bc08      	pop	{r3}
 800c2e0:	469e      	mov	lr, r3
 800c2e2:	4770      	bx	lr
