Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date              : Fri Sep 20 09:02:27 2024
| Host              : cx8 running 64-bit Ubuntu 22.04.4 LTS
| Command           : report_timing_summary -file ./hw_timing.rpt
| Design            : c2c_wrapper
| Device            : xcvu19p-fsva3824
| Speed File        : -2  PRODUCTION 1.31 12-02-2020
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.199      -13.456                     12               123107        0.005        0.000                      0               122181        0.065        0.000                       0                 52784  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                                                                                                                                                                                                                                                               Waveform(ns)           Period(ns)      Frequency(MHz)
-----                                                                                                                                                                                                                                                                                                                                                                                                               ------------           ----------      --------------
aurora_refclk_clk_p                                                                                                                                                                                                                                                                                                                                                                                                 {0.000 3.200}          6.400           156.250         
  GTYE4_CHANNEL_TXOUTCLKPCS[0]                                                                                                                                                                                                                                                                                                                                                                                      {0.000 6.400}          12.800          78.125          
  GTYE4_CHANNEL_TXOUTCLKPCS[0]_1                                                                                                                                                                                                                                                                                                                                                                                    {0.000 6.400}          12.800          78.125          
  GTYE4_CHANNEL_TXOUTCLKPCS[1]                                                                                                                                                                                                                                                                                                                                                                                      {0.000 6.400}          12.800          78.125          
  GTYE4_CHANNEL_TXOUTCLKPCS[1]_1                                                                                                                                                                                                                                                                                                                                                                                    {0.000 6.400}          12.800          78.125          
  GTYE4_CHANNEL_TXOUTCLK[0]                                                                                                                                                                                                                                                                                                                                                                                         {0.000 6.400}          12.800          78.125          
  GTYE4_CHANNEL_TXOUTCLK[0]_1                                                                                                                                                                                                                                                                                                                                                                                       {0.000 6.400}          12.800          78.125          
  GTYE4_CHANNEL_TXOUTCLK[1]                                                                                                                                                                                                                                                                                                                                                                                         {0.000 6.400}          12.800          78.125          
  GTYE4_CHANNEL_TXOUTCLK[1]_1                                                                                                                                                                                                                                                                                                                                                                                       {0.000 6.400}          12.800          78.125          
  rxoutclk_out[0]                                                                                                                                                                                                                                                                                                                                                                                                   {0.000 6.400}          12.800          78.125          
  rxoutclk_out[0]_1                                                                                                                                                                                                                                                                                                                                                                                                 {0.000 6.400}          12.800          78.125          
c0_sys_clk_clk_p                                                                                                                                                                                                                                                                                                                                                                                                    {0.000 1.668}          3.335           299.850         
  mmcm_clkout0                                                                                                                                                                                                                                                                                                                                                                                                      {0.000 1.876}          3.752           266.533         
    pll_clk[0]                                                                                                                                                                                                                                                                                                                                                                                                      {0.000 0.234}          0.469           2132.267        
      pll_clk[0]_DIV                                                                                                                                                                                                                                                                                                                                                                                                {0.000 1.876}          3.752           266.533         
    pll_clk[1]                                                                                                                                                                                                                                                                                                                                                                                                      {0.000 0.234}          0.469           2132.267        
      pll_clk[1]_DIV                                                                                                                                                                                                                                                                                                                                                                                                {0.000 1.876}          3.752           266.533         
    pll_clk[2]                                                                                                                                                                                                                                                                                                                                                                                                      {0.000 0.234}          0.469           2132.267        
      pll_clk[2]_DIV                                                                                                                                                                                                                                                                                                                                                                                                {0.000 1.876}          3.752           266.533         
  mmcm_clkout5                                                                                                                                                                                                                                                                                                                                                                                                      {0.000 7.504}          15.008          66.633          
  mmcm_clkout6                                                                                                                                                                                                                                                                                                                                                                                                      {0.000 3.752}          7.504           133.267         
c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O                       {0.000 6.400}          12.800          78.125          
c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O                       {0.000 6.400}          12.800          78.125          
c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {0.000 6.400}          12.800          78.125          
c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {0.000 6.400}          12.800          78.125          
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK                                                                                                                                                                                                                                                                                                                 {0.000 25.000}         50.000          20.000          
gclk_clk_p                                                                                                                                                                                                                                                                                                                                                                                                          {0.000 5.000}          10.000          100.000         
  clk_100M_c2c_clk_wiz_0_0                                                                                                                                                                                                                                                                                                                                                                                          {0.000 5.000}          10.000          100.000         
  clk_50M_c2c_clk_wiz_0_0                                                                                                                                                                                                                                                                                                                                                                                           {0.000 10.000}         20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                                                                                                                                                                                                                                                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                                                                                                                                                                                                                                                                                                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
  GTYE4_CHANNEL_TXOUTCLKPCS[0]                                                                                                                                                                                                                                                                                                                                                                                           10.635        0.000                      0                   34        0.592        0.000                      0                   34        6.125        0.000                       0                    15  
  GTYE4_CHANNEL_TXOUTCLKPCS[0]_1                                                                                                                                                                                                                                                                                                                                                                                         10.715        0.000                      0                   34        0.682        0.000                      0                   34        6.125        0.000                       0                    15  
  GTYE4_CHANNEL_TXOUTCLKPCS[1]                                                                                                                                                                                                                                                                                                                                                                                           10.197        0.000                      0                   34        0.539        0.000                      0                   34        6.125        0.000                       0                    15  
  GTYE4_CHANNEL_TXOUTCLKPCS[1]_1                                                                                                                                                                                                                                                                                                                                                                                         10.679        0.000                      0                   34        0.622        0.000                      0                   34        6.125        0.000                       0                    15  
  GTYE4_CHANNEL_TXOUTCLK[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          11.510        0.000                       0                     1  
  GTYE4_CHANNEL_TXOUTCLK[0]_1                                                                                                                                                                                                                                                                                                                                                                                             5.537        0.000                      0                11250        0.010        0.000                      0                11250        0.601        0.000                       0                  6096  
  GTYE4_CHANNEL_TXOUTCLK[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          11.510        0.000                       0                     1  
  GTYE4_CHANNEL_TXOUTCLK[1]_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        11.510        0.000                       0                     1  
  rxoutclk_out[0]                                                                                                                                                                                                                                                                                                                                                                                                         7.050        0.000                      0                 2512        0.021        0.000                      0                 2512        0.455        0.000                       0                  1368  
  rxoutclk_out[0]_1                                                                                                                                                                                                                                                                                                                                                                                                       6.621        0.000                      0                 2512        0.015        0.000                      0                 2512        0.455        0.000                       0                  1368  
c0_sys_clk_clk_p                                                                                                                                                                                                                                                                                                                                                                                                          1.678        0.000                      0                   23        0.034        0.000                      0                   23        0.500        0.000                       0                    19  
  mmcm_clkout0                                                                                                                                                                                                                                                                                                                                                                                                            0.703        0.000                      0                48934        0.010        0.000                      0                48934        0.563        0.000                       0                 22446  
    pll_clk[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        0.065        0.000                       0                     9  
      pll_clk[0]_DIV                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  0.676        0.000                       0                    40  
    pll_clk[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        0.065        0.000                       0                     7  
      pll_clk[1]_DIV                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  0.676        0.000                       0                    30  
    pll_clk[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        0.065        0.000                       0                     9  
      pll_clk[2]_DIV                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  0.676        0.000                       0                    40  
  mmcm_clkout5                                                                                                                                                                                                                                                                                                                                                                                                            7.902        0.000                      0                 7884        0.014        0.000                      0                 7884        6.962        0.000                       0                  4414  
  mmcm_clkout6                                                                                                                                                                                                                                                                                                                                                                                                            2.553        0.000                      0                 5636        0.017        0.000                      0                 5152        1.193        0.000                       0                  1722  
c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O                             9.868        0.000                      0                   50        0.060        0.000                      0                   50        6.125        0.000                       0                    31  
c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O                             9.883        0.000                      0                   50        0.059        0.000                      0                   50        6.125        0.000                       0                    31  
c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O        9.366        0.000                      0                   50        0.060        0.000                      0                   50        6.125        0.000                       0                    31  
c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O        9.310        0.000                      0                   50        0.059        0.000                      0                   50        6.125        0.000                       0                    31  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK                                                                                                                                                                                                                                                                                                                      11.184        0.000                      0                 1002        0.027        0.000                      0                 1002       24.468        0.000                       0                   487  
gclk_clk_p                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            2.000        0.000                       0                     1  
  clk_100M_c2c_clk_wiz_0_0                                                                                                                                                                                                                                                                                                                                                                                                3.151        0.000                      0                36099        0.010        0.000                      0                36099        4.458        0.000                       0                 12278  
  clk_50M_c2c_clk_wiz_0_0                                                                                                                                                                                                                                                                                                                                                                                                14.316        0.000                      0                 4545        0.011        0.000                      0                 4545        8.200        0.000                       0                  2263  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_100M_c2c_clk_wiz_0_0                                                                             GTYE4_CHANNEL_TXOUTCLK[0]_1                                                                                9.332        0.000                      0                   92                                                                        
mmcm_clkout5                                                                                         mmcm_clkout0                                                                                               2.597        0.000                      0                   28                                                                        
mmcm_clkout6                                                                                         mmcm_clkout0                                                                                               0.859        0.000                      0                  129                                                                        
clk_100M_c2c_clk_wiz_0_0                                                                             mmcm_clkout0                                                                                               9.355        0.000                      0                   20                                                                        
mmcm_clkout0                                                                                         pll_clk[0]_DIV                                                                                             1.101        0.000                      0                  480        0.792        0.000                      0                  480  
mmcm_clkout0                                                                                         pll_clk[1]_DIV                                                                                             1.541        0.000                      0                  248        0.791        0.000                      0                  248  
mmcm_clkout0                                                                                         pll_clk[2]_DIV                                                                                             0.753        0.000                      0                  480        0.806        0.000                      0                  480  
mmcm_clkout0                                                                                         mmcm_clkout5                                                                                              11.587        0.000                      0                   10                                                                        
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  mmcm_clkout5                                                                                              49.583        0.000                      0                    8                                                                        
mmcm_clkout0                                                                                         mmcm_clkout6                                                                                               2.366        0.000                      0                   36        0.151        0.000                      0                    1  
mmcm_clkout5                                                                                         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       14.537        0.000                      0                    8                                                                        
GTYE4_CHANNEL_TXOUTCLK[0]_1                                                                          clk_100M_c2c_clk_wiz_0_0                                                                                  -1.199      -13.456                     12                  104        0.005        0.000                      0                   12  
mmcm_clkout0                                                                                         clk_100M_c2c_clk_wiz_0_0                                                                                   3.319        0.000                      0                   20                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                                                                                                                                                                                                                                                                                                                                          From Clock                                                                                                                                                                                                                                                                                                                                                                                                          To Clock                                                                                                                                                                                                                                                                                                                                                                                                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                                                                                                                                                                                                                                                                                                                                          ----------                                                                                                                                                                                                                                                                                                                                                                                                          --------                                                                                                                                                                                                                                                                                                                                                                                                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                   GTYE4_CHANNEL_TXOUTCLK[0]_1                                                                                                                                                                                                                                                                                                                                                                                         GTYE4_CHANNEL_TXOUTCLK[0]_1                                                                                                                                                                                                                                                                                                                                                                                              10.359        0.000                      0                   68        0.126        0.000                      0                   68  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                   c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O                       c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O                            12.129        0.000                      0                   18        0.101        0.000                      0                   18  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                   c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O                       c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O                            12.235        0.000                      0                   18        0.159        0.000                      0                   18  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                   c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O       12.118        0.000                      0                   18        0.150        0.000                      0                   18  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                   c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O       12.268        0.000                      0                   18        0.141        0.000                      0                   18  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                   clk_100M_c2c_clk_wiz_0_0                                                                                                                                                                                                                                                                                                                                                                                            clk_100M_c2c_clk_wiz_0_0                                                                                                                                                                                                                                                                                                                                                                                                  9.229        0.000                      0                  111        0.017        0.000                      0                  111  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                   clk_50M_c2c_clk_wiz_0_0                                                                                                                                                                                                                                                                                                                                                                                             clk_50M_c2c_clk_wiz_0_0                                                                                                                                                                                                                                                                                                                                                                                                  17.713        0.000                      0                  124        0.112        0.000                      0                  124  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK                                                                                                                                                                                                                                                                                                                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK                                                                                                                                                                                                                                                                                                                      44.475        0.000                      0                  100        0.102        0.000                      0                  100  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                   mmcm_clkout0                                                                                                                                                                                                                                                                                                                                                                                                        mmcm_clkout0                                                                                                                                                                                                                                                                                                                                                                                                              2.864        0.000                      0                  109        0.096        0.000                      0                  109  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                   mmcm_clkout5                                                                                                                                                                                                                                                                                                                                                                                                        mmcm_clkout5                                                                                                                                                                                                                                                                                                                                                                                                             12.312        0.000                      0                  117        0.090        0.000                      0                  117  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                   rxoutclk_out[0]                                                                                                                                                                                                                                                                                                                                                                                                     rxoutclk_out[0]                                                                                                                                                                                                                                                                                                                                                                                                          12.209        0.000                      0                    8        0.131        0.000                      0                    8  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                   rxoutclk_out[0]_1                                                                                                                                                                                                                                                                                                                                                                                                   rxoutclk_out[0]_1                                                                                                                                                                                                                                                                                                                                                                                                        12.181        0.000                      0                    8        0.146        0.000                      0                    8  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  GTYE4_CHANNEL_TXOUTCLKPCS[0]
  To Clock:  GTYE4_CHANNEL_TXOUTCLKPCS[0]

Setup :            0  Failing Endpoints,  Worst Slack       10.635ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.592ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.125ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.635ns  (required time - arrival time)
  Source:                 c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[0]  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[0]  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (GTYE4_CHANNEL_TXOUTCLKPCS[0] rise@12.800ns - GTYE4_CHANNEL_TXOUTCLKPCS[0] rise@0.000ns)
  Data Path Delay:        2.168ns  (logic 0.178ns (8.212%)  route 1.990ns (91.788%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.925ns = ( 14.725 - 12.800 ) 
    Source Clock Delay      (SCD):    3.086ns
    Clock Pessimism Removal (CPR):    1.269ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          3.086     3.086    c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLR Crossing[0->1]   
    SLICE_X385Y304       FDCE                                         r  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X385Y304       FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     3.165 f  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=9, routed)           1.240     4.404    c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X385Y306       LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.099     4.503 r  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1/O
                         net (fo=1, routed)           0.750     5.253    c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1_n_0
    SLICE_X385Y305       FDRE                                         r  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[0] rise edge)
                                                     12.800    12.800 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000    12.800 r  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          1.925    14.725    c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLR Crossing[0->1]   
    SLICE_X385Y305       FDRE                                         r  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
                         clock pessimism              1.269    15.994    
                         clock uncertainty           -0.046    15.948    
    SLICE_X385Y305       FDRE (Setup_AFF2_SLICEM_C_CE)
                                                     -0.060    15.888    c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         15.888    
                         arrival time                          -5.253    
  -------------------------------------------------------------------
                         slack                                 10.635    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.592ns  (arrival time - required time)
  Source:                 c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[0]  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[0]  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTYE4_CHANNEL_TXOUTCLKPCS[0] rise@0.000ns - GTYE4_CHANNEL_TXOUTCLKPCS[0] rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.039ns (6.047%)  route 0.606ns (93.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.153ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.671ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          1.476     1.476    c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLR Crossing[0->1]   
    SLICE_X385Y306       FDRE                                         r  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X385Y306       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.515 r  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/Q
                         net (fo=1, routed)           0.606     2.121    c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[5]
    SLICE_X385Y306       FDRE                                         r  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          2.153     2.153    c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLR Crossing[0->1]   
    SLICE_X385Y306       FDRE                                         r  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/C
                         clock pessimism             -0.671     1.482    
    SLICE_X385Y306       FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.047     1.529    c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.592    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTYE4_CHANNEL_TXOUTCLKPCS[0]
Waveform(ns):       { 0.000 6.400 }
Period(ns):         12.800
Sources:            { c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDCE/C   n/a            0.550         12.800      12.250     SLICE_X384Y306  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         6.400       6.125      SLICE_X384Y306  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         6.400       6.125      SLICE_X384Y306  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  GTYE4_CHANNEL_TXOUTCLKPCS[0]_1
  To Clock:  GTYE4_CHANNEL_TXOUTCLKPCS[0]_1

Setup :            0  Failing Endpoints,  Worst Slack       10.715ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.682ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.125ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.715ns  (required time - arrival time)
  Source:                 c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[0]_1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[0]_1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (GTYE4_CHANNEL_TXOUTCLKPCS[0]_1 rise@12.800ns - GTYE4_CHANNEL_TXOUTCLKPCS[0]_1 rise@0.000ns)
  Data Path Delay:        1.794ns  (logic 0.132ns (7.359%)  route 1.662ns (92.641%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.056ns = ( 14.856 - 12.800 ) 
    Source Clock Delay      (SCD):    3.458ns
    Clock Pessimism Removal (CPR):    1.218ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          3.458     3.458    c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLR Crossing[0->1]   
    SLICE_X390Y311       FDCE                                         r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X390Y311       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     3.539 f  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.782     4.322    c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X389Y311       LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     4.373 r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1/O
                         net (fo=12, routed)          0.880     5.252    c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0
    SLICE_X389Y313       FDRE                                         r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[0]_1 rise edge)
                                                     12.800    12.800 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000    12.800 r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          2.056    14.856    c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLR Crossing[0->1]   
    SLICE_X389Y313       FDRE                                         r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/C
                         clock pessimism              1.218    16.074    
                         clock uncertainty           -0.046    16.028    
    SLICE_X389Y313       FDRE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.060    15.968    c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         15.968    
                         arrival time                          -5.252    
  -------------------------------------------------------------------
                         slack                                 10.715    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[0]_1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[0]_1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTYE4_CHANNEL_TXOUTCLKPCS[0]_1 rise@0.000ns - GTYE4_CHANNEL_TXOUTCLKPCS[0]_1 rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.040ns (5.442%)  route 0.695ns (94.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.389ns
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.760ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          1.622     1.622    c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLR Crossing[0->1]   
    SLICE_X389Y311       FDCE                                         r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X389Y311       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.662 r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/Q
                         net (fo=1, routed)           0.695     2.357    c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[0]
    SLICE_X389Y311       FDCE                                         r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          2.389     2.389    c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLR Crossing[0->1]   
    SLICE_X389Y311       FDCE                                         r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
                         clock pessimism             -0.760     1.628    
    SLICE_X389Y311       FDCE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     1.675    c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           2.357    
  -------------------------------------------------------------------
                         slack                                  0.682    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTYE4_CHANNEL_TXOUTCLKPCS[0]_1
Waveform(ns):       { 0.000 6.400 }
Period(ns):         12.800
Sources:            { c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDCE/C   n/a            0.550         12.800      12.250     SLICE_X390Y311  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         6.400       6.125      SLICE_X390Y311  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         6.400       6.125      SLICE_X390Y311  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  GTYE4_CHANNEL_TXOUTCLKPCS[1]
  To Clock:  GTYE4_CHANNEL_TXOUTCLKPCS[1]

Setup :            0  Failing Endpoints,  Worst Slack       10.197ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.539ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.125ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.197ns  (required time - arrival time)
  Source:                 c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[1]  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[1]  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (GTYE4_CHANNEL_TXOUTCLKPCS[1] rise@12.800ns - GTYE4_CHANNEL_TXOUTCLKPCS[1] rise@0.000ns)
  Data Path Delay:        2.439ns  (logic 0.229ns (9.390%)  route 2.210ns (90.610%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.813ns = ( 14.613 - 12.800 ) 
    Source Clock Delay      (SCD):    2.892ns
    Clock Pessimism Removal (CPR):    1.021ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          2.892     2.892    c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLR Crossing[0->1]   
    SLICE_X388Y306       FDCE                                         r  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X388Y306       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.973 f  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           1.263     4.236    c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X386Y306       LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     4.384 r  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0/O
                         net (fo=12, routed)          0.947     5.331    c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0
    SLICE_X386Y308       FDRE                                         r  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[1] rise edge)
                                                     12.800    12.800 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000    12.800 r  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          1.813    14.613    c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLR Crossing[0->1]   
    SLICE_X386Y308       FDRE                                         r  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                         clock pessimism              1.021    15.634    
                         clock uncertainty           -0.046    15.587    
    SLICE_X386Y308       FDRE (Setup_AFF2_SLICEL_C_CE)
                                                     -0.059    15.528    c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.528    
                         arrival time                          -5.331    
  -------------------------------------------------------------------
                         slack                                 10.197    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[1]  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/D
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[1]  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTYE4_CHANNEL_TXOUTCLKPCS[1] rise@0.000ns - GTYE4_CHANNEL_TXOUTCLKPCS[1] rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.040ns (6.443%)  route 0.581ns (93.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.352ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          1.352     1.352    c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLR Crossing[0->1]   
    SLICE_X388Y306       FDCE                                         r  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X388Y306       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.392 r  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.581     1.973    c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X388Y307       FDRE                                         r  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          1.992     1.992    c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLR Crossing[0->1]   
    SLICE_X388Y307       FDRE                                         r  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/C
                         clock pessimism             -0.605     1.387    
    SLICE_X388Y307       FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     1.434    c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg
  -------------------------------------------------------------------
                         required time                         -1.434    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.539    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTYE4_CHANNEL_TXOUTCLKPCS[1]
Waveform(ns):       { 0.000 6.400 }
Period(ns):         12.800
Sources:            { c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDCE/C   n/a            0.550         12.800      12.250     SLICE_X388Y306  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         6.400       6.125      SLICE_X388Y306  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         6.400       6.125      SLICE_X388Y306  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  GTYE4_CHANNEL_TXOUTCLKPCS[1]_1
  To Clock:  GTYE4_CHANNEL_TXOUTCLKPCS[1]_1

Setup :            0  Failing Endpoints,  Worst Slack       10.679ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.622ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.125ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.679ns  (required time - arrival time)
  Source:                 c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[1]_1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[1]_1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[1]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (GTYE4_CHANNEL_TXOUTCLKPCS[1]_1 rise@12.800ns - GTYE4_CHANNEL_TXOUTCLKPCS[1]_1 rise@0.000ns)
  Data Path Delay:        1.950ns  (logic 0.192ns (9.847%)  route 1.758ns (90.153%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.004ns = ( 14.804 - 12.800 ) 
    Source Clock Delay      (SCD):    3.250ns
    Clock Pessimism Removal (CPR):    1.179ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[1]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          3.250     3.250    c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLR Crossing[0->1]   
    SLICE_X384Y309       FDCE                                         r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X384Y309       FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.331 f  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=9, routed)           0.963     4.293    c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X385Y309       LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.111     4.404 r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1__0/O
                         net (fo=1, routed)           0.795     5.199    c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1__0_n_0
    SLICE_X384Y310       FDRE                                         r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[1]_1 rise edge)
                                                     12.800    12.800 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000    12.800 r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          2.004    14.804    c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLR Crossing[0->1]   
    SLICE_X384Y310       FDRE                                         r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
                         clock pessimism              1.179    15.983    
                         clock uncertainty           -0.046    15.937    
    SLICE_X384Y310       FDRE (Setup_AFF2_SLICEL_C_CE)
                                                     -0.059    15.878    c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         15.878    
                         arrival time                          -5.199    
  -------------------------------------------------------------------
                         slack                                 10.679    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.622ns  (arrival time - required time)
  Source:                 c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[1]_1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/D
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[1]_1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[1]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTYE4_CHANNEL_TXOUTCLKPCS[1]_1 rise@0.000ns - GTYE4_CHANNEL_TXOUTCLKPCS[1]_1 rise@0.000ns)
  Data Path Delay:        0.712ns  (logic 0.062ns (8.708%)  route 0.650ns (91.292%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.182ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.626ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[1]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          1.513     1.513    c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLR Crossing[0->1]   
    SLICE_X384Y311       FDRE                                         r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X384Y311       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     1.553 r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/Q
                         net (fo=1, routed)           0.326     1.879    c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt[7]
    SLICE_X385Y309       LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.022     1.901 r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_i_1__0/O
                         net (fo=1, routed)           0.324     2.225    c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_i_1__0_n_0
    SLICE_X385Y309       FDCE                                         r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[1]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          2.182     2.182    c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLR Crossing[0->1]   
    SLICE_X385Y309       FDCE                                         r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                         clock pessimism             -0.626     1.556    
    SLICE_X385Y309       FDCE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     1.603    c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           2.225    
  -------------------------------------------------------------------
                         slack                                  0.622    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTYE4_CHANNEL_TXOUTCLKPCS[1]_1
Waveform(ns):       { 0.000 6.400 }
Period(ns):         12.800
Sources:            { c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDCE/C   n/a            0.550         12.800      12.250     SLICE_X385Y309  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         6.400       6.125      SLICE_X385Y309  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         6.400       6.125      SLICE_X385Y309  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  GTYE4_CHANNEL_TXOUTCLK[0]
  To Clock:  GTYE4_CHANNEL_TXOUTCLK[0]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       11.510ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTYE4_CHANNEL_TXOUTCLK[0]
Waveform(ns):       { 0.000 6.400 }
Period(ns):         12.800
Sources:            { c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type  Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG_GT/I  n/a            1.290         12.800      11.510     BUFG_GT_X0Y34  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/I



---------------------------------------------------------------------------------------------------
From Clock:  GTYE4_CHANNEL_TXOUTCLK[0]_1
  To Clock:  GTYE4_CHANNEL_TXOUTCLK[0]_1

Setup :            0  Failing Endpoints,  Worst Slack        5.537ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.601ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.537ns  (required time - arrival time)
  Source:                 c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2
                            (rising edge-triggered cell GTYE4_CHANNEL clocked by GTYE4_CHANNEL_TXOUTCLK[0]_1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/aurora_lane_0_i/err_detect_i/HARD_ERR_reg/D
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLK[0]_1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLK[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (GTYE4_CHANNEL_TXOUTCLK[0]_1 rise@12.800ns - GTYE4_CHANNEL_TXOUTCLK[0]_1 rise@0.000ns)
  Data Path Delay:        6.187ns  (logic 1.076ns (17.392%)  route 5.111ns (82.608%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.800ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.140ns = ( 16.940 - 12.800 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.254ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.140ns
    Common Clock Delay      (CCD):    2.444ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      4.981ns (routing 2.485ns, distribution 2.496ns)
  Clock Net Delay (Destination): 3.948ns (routing 2.252ns, distribution 1.696ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLK[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    c2c_i/aurora_slave/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y33        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  c2c_i/aurora_slave/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=6094, routed)        4.981     5.196    c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txusrclk_in[0]
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                                r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL (Prop_GTYE4_CHANNEL_TXUSRCLK2_TXBUFSTATUS[1])
                                                      1.025     6.221 r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXBUFSTATUS[1]
                         net (fo=3, routed)           5.039    11.260    c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/int_gt_txbufstatus[1]
    SLR Crossing[0->1]   
    SLICE_X339Y434       LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.051    11.311 r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/HARD_ERR_i_1__0/O
                         net (fo=1, routed)           0.072    11.383    c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/aurora_lane_0_i/err_detect_i/HARD_ERR_reg_0
    SLICE_X339Y434       FDRE                                         r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/aurora_lane_0_i/err_detect_i/HARD_ERR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLK[0]_1 rise edge)
                                                     12.800    12.800 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000    12.800 r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.078    12.878    c2c_i/aurora_slave/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y33        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    12.992 r  c2c_i/aurora_slave/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=6094, routed)        3.948    16.940    c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/aurora_lane_0_i/err_detect_i/SOFT_ERR_reg_0
    SLR Crossing[0->1]   
    SLICE_X339Y434       FDRE                                         r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/aurora_lane_0_i/err_detect_i/HARD_ERR_reg/C
                         clock pessimism              0.256    17.196    
                         inter-SLR compensation      -0.254    16.941    
                         clock uncertainty           -0.046    16.895    
    SLICE_X339Y434       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    16.920    c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/aurora_lane_0_i/err_detect_i/HARD_ERR_reg
  -------------------------------------------------------------------
                         required time                         16.920    
                         arrival time                         -11.383    
  -------------------------------------------------------------------
                         slack                                  5.537    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 c2c_i/c2c_master/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_tdm_inst/tdm_data_out_reg[69]/C
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLK[0]_1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            c2c_i/c2c_master/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/storage_data2_reg[69]/D
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLK[0]_1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLK[0]_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GTYE4_CHANNEL_TXOUTCLK[0]_1 rise@0.000ns - GTYE4_CHANNEL_TXOUTCLK[0]_1 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.059ns (32.418%)  route 0.123ns (67.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    4.341ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Net Delay (Source):      4.149ns (routing 2.252ns, distribution 1.897ns)
  Clock Net Delay (Destination): 4.637ns (routing 2.485ns, distribution 2.152ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLK[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.078     0.078    c2c_i/aurora_slave/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y33        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  c2c_i/aurora_slave/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=6094, routed)        4.149     4.341    c2c_i/c2c_master/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_tdm_inst/axi_c2c_phy_clk
    SLR Crossing[0->2]   
    SLICE_X354Y608       FDRE                                         r  c2c_i/c2c_master/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_tdm_inst/tdm_data_out_reg[69]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X354Y608       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     4.400 r  c2c_i/c2c_master/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_tdm_inst/tdm_data_out_reg[69]/Q
                         net (fo=2, routed)           0.123     4.523    c2c_i/c2c_master/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/storage_data2_reg[79]_0[69]
    SLICE_X356Y606       FDRE                                         r  c2c_i/c2c_master/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/storage_data2_reg[69]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLK[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    c2c_i/aurora_slave/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y33        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  c2c_i/aurora_slave/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=6094, routed)        4.637     4.852    c2c_i/c2c_master/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/axi_c2c_phy_clk
    SLR Crossing[0->2]   
    SLICE_X356Y606       FDRE                                         r  c2c_i/c2c_master/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/storage_data2_reg[69]/C
                         clock pessimism             -0.401     4.451    
    SLICE_X356Y606       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     4.513    c2c_i/c2c_master/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/storage_data2_reg[69]
  -------------------------------------------------------------------
                         required time                         -4.513    
                         arrival time                           4.523    
  -------------------------------------------------------------------
                         slack                                  0.010    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTYE4_CHANNEL_TXOUTCLK[0]_1
Waveform(ns):       { 0.000 6.400 }
Period(ns):         12.800
Sources:            { c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTYE4_CHANNEL/TXUSRCLK  n/a                      1.954         12.800      10.846     GTYE4_CHANNEL_X0Y6  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Slow    GTYE4_CHANNEL/TXUSRCLK  n/a                      0.880         6.400       5.520      GTYE4_CHANNEL_X0Y6  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Slow    GTYE4_CHANNEL/TXUSRCLK  n/a                      0.880         6.400       5.520      GTYE4_CHANNEL_X0Y6  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Slow    GTYE4_CHANNEL/TXUSRCLK  GTYE4_CHANNEL/TXUSRCLK2  0.624         0.023       0.601      GTYE4_CHANNEL_X0Y7  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  GTYE4_CHANNEL_TXOUTCLK[1]
  To Clock:  GTYE4_CHANNEL_TXOUTCLK[1]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       11.510ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTYE4_CHANNEL_TXOUTCLK[1]
Waveform(ns):       { 0.000 6.400 }
Period(ns):         12.800
Sources:            { c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type  Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG_GT/I  n/a            1.290         12.800      11.510     BUFG_GT_X0Y46  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/I



---------------------------------------------------------------------------------------------------
From Clock:  GTYE4_CHANNEL_TXOUTCLK[1]_1
  To Clock:  GTYE4_CHANNEL_TXOUTCLK[1]_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       11.510ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTYE4_CHANNEL_TXOUTCLK[1]_1
Waveform(ns):       { 0.000 6.400 }
Period(ns):         12.800
Sources:            { c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type  Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG_GT/I  n/a            1.290         12.800      11.510     BUFG_GT_X0Y43  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/I



---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_out[0]
  To Clock:  rxoutclk_out[0]

Setup :            0  Failing Endpoints,  Worst Slack        7.050ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.455ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.050ns  (required time - arrival time)
  Source:                 c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2
                            (rising edge-triggered cell GTYE4_CHANNEL clocked by rxoutclk_out[0]  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/pre_r1_rxheadervalid_lane1_i_reg/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (rxoutclk_out[0] rise@12.800ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        5.083ns  (logic 0.953ns (18.749%)  route 4.130ns (81.251%))
  Logic Levels:           0  
  Clock Path Skew:        -0.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.476ns = ( 15.276 - 12.800 ) 
    Source Clock Delay      (SCD):    3.097ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.167ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    2.476ns
    Common Clock Delay      (CCD):    1.360ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.882ns (routing 1.288ns, distribution 1.594ns)
  Clock Net Delay (Destination): 2.284ns (routing 1.168ns, distribution 1.116ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y3 (CLOCK_ROOT)    net (fo=1367, routed)        2.882     3.097    c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/rxusrclk2_in[0]
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                                r  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL (Prop_GTYE4_CHANNEL_RXUSRCLK2_RXHEADERVALID[0])
                                                      0.953     4.050 r  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/RXHEADERVALID[0]
                         net (fo=1, routed)           4.130     8.180    c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/pre_rxheadervalid_lane1_i
    SLR Crossing[0->1]   
    SLICE_X329Y352       FDRE                                         r  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/pre_r1_rxheadervalid_lane1_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                     12.800    12.800 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000    12.800 r  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.078    12.878    c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    12.992 r  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y3 (CLOCK_ROOT)    net (fo=1367, routed)        2.284    15.276    c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/rxusrclk_out
    SLR Crossing[0->1]   
    SLICE_X329Y352       FDRE                                         r  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/pre_r1_rxheadervalid_lane1_i_reg/C
                         clock pessimism              0.143    15.419    
                         inter-SLR compensation      -0.167    15.252    
                         clock uncertainty           -0.046    15.205    
    SLICE_X329Y352       FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025    15.230    c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/pre_r1_rxheadervalid_lane1_i_reg
  -------------------------------------------------------------------
                         required time                         15.230    
                         arrival time                          -8.180    
  -------------------------------------------------------------------
                         slack                                  7.050    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/descrambler_64b66b_gtx0_i/descrambler_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by rxoutclk_out[0]  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.093ns (52.394%)  route 0.085ns (47.606%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.794ns
    Source Clock Delay      (SCD):    2.473ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Net Delay (Source):      2.281ns (routing 1.168ns, distribution 1.113ns)
  Clock Net Delay (Destination): 2.579ns (routing 1.288ns, distribution 1.291ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.078     0.078    c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y3 (CLOCK_ROOT)    net (fo=1367, routed)        2.281     2.473    c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/descrambler_64b66b_gtx0_i/gtwiz_userclk_rx_usrclk_out
    SLR Crossing[0->1]   
    SLICE_X338Y395       FDSE                                         r  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/descrambler_64b66b_gtx0_i/descrambler_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X338Y395       FDSE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     2.531 r  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/descrambler_64b66b_gtx0_i/descrambler_reg[2]/Q
                         net (fo=2, routed)           0.063     2.593    c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/descrambler_64b66b_gtx0_i/p_105_in
    SLICE_X340Y395       LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.035     2.628 r  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i[27]_i_1/O
                         net (fo=1, routed)           0.022     2.650    c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i0108_out
    SLICE_X340Y395       FDRE                                         r  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y3 (CLOCK_ROOT)    net (fo=1367, routed)        2.579     2.794    c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/descrambler_64b66b_gtx0_i/gtwiz_userclk_rx_usrclk_out
    SLR Crossing[0->1]   
    SLICE_X340Y395       FDRE                                         r  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[27]/C
                         clock pessimism             -0.224     2.570    
    SLICE_X340Y395       FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     2.630    c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.630    
                         arrival time                           2.650    
  -------------------------------------------------------------------
                         slack                                  0.021    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxoutclk_out[0]
Waveform(ns):       { 0.000 6.400 }
Period(ns):         12.800
Sources:            { c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTYE4_CHANNEL/RXUSRCLK  n/a                      1.954         12.800      10.846     GTYE4_CHANNEL_X0Y6  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Slow    GTYE4_CHANNEL/RXUSRCLK  n/a                      0.880         6.400       5.520      GTYE4_CHANNEL_X0Y6  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Slow    GTYE4_CHANNEL/RXUSRCLK  n/a                      0.880         6.400       5.520      GTYE4_CHANNEL_X0Y6  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Slow    GTYE4_CHANNEL/RXUSRCLK  GTYE4_CHANNEL/RXUSRCLK2  0.478         0.023       0.455      GTYE4_CHANNEL_X0Y6  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_out[0]_1
  To Clock:  rxoutclk_out[0]_1

Setup :            0  Failing Endpoints,  Worst Slack        6.621ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.455ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.621ns  (required time - arrival time)
  Source:                 c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2
                            (rising edge-triggered cell GTYE4_CHANNEL clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/pre_r1_rxheadervalid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (rxoutclk_out[0]_1 rise@12.800ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        5.678ns  (logic 0.953ns (16.784%)  route 4.725ns (83.216%))
  Logic Levels:           0  
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.486ns = ( 15.286 - 12.800 ) 
    Source Clock Delay      (SCD):    2.889ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.198ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    2.486ns
    Common Clock Delay      (CCD):    1.163ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.674ns (routing 1.070ns, distribution 1.604ns)
  Clock Net Delay (Destination): 2.294ns (routing 0.971ns, distribution 1.323ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y4 (CLOCK_ROOT)    net (fo=1367, routed)        2.674     2.889    c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/rxusrclk2_in[0]
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                                r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL (Prop_GTYE4_CHANNEL_RXUSRCLK2_RXHEADERVALID[0])
                                                      0.953     3.842 r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXHEADERVALID[0]
                         net (fo=1, routed)           4.725     8.567    c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/pre_rxheadervalid_i
    SLR Crossing[0->1]   
    SLICE_X349Y357       FDRE                                         r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/pre_r1_rxheadervalid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                     12.800    12.800 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000    12.800 r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.078    12.878    c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    12.992 r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y4 (CLOCK_ROOT)    net (fo=1367, routed)        2.294    15.286    c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/rxusrclk_out
    SLR Crossing[0->1]   
    SLICE_X349Y357       FDRE                                         r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/pre_r1_rxheadervalid_i_reg/C
                         clock pessimism              0.122    15.408    
                         inter-SLR compensation      -0.198    15.210    
                         clock uncertainty           -0.046    15.163    
    SLICE_X349Y357       FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025    15.188    c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/pre_r1_rxheadervalid_i_reg
  -------------------------------------------------------------------
                         required time                         15.188    
                         arrival time                          -8.567    
  -------------------------------------------------------------------
                         slack                                  6.621    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/cbcc_gtx0_lane1_i/raw_data_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/cbcc_gtx0_lane1_i/raw_data_r_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.058ns (22.053%)  route 0.205ns (77.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.971ns
    Source Clock Delay      (SCD):    2.636ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Net Delay (Source):      2.444ns (routing 0.971ns, distribution 1.473ns)
  Clock Net Delay (Destination): 2.756ns (routing 1.070ns, distribution 1.686ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.078     0.078    c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y4 (CLOCK_ROOT)    net (fo=1367, routed)        2.444     2.636    c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/cbcc_gtx0_lane1_i/gtwiz_userclk_rx_usrclk_out
    SLR Crossing[0->1]   
    SLICE_X342Y415       FDRE                                         r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/cbcc_gtx0_lane1_i/raw_data_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X342Y415       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     2.694 r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/cbcc_gtx0_lane1_i/raw_data_r_reg[4]/Q
                         net (fo=1, routed)           0.205     2.899    c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/cbcc_gtx0_lane1_i/raw_data_r_reg_n_0_[4]
    SLICE_X342Y432       FDRE                                         r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/cbcc_gtx0_lane1_i/raw_data_r_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y4 (CLOCK_ROOT)    net (fo=1367, routed)        2.756     2.971    c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/cbcc_gtx0_lane1_i/gtwiz_userclk_rx_usrclk_out
    SLR Crossing[0->1]   
    SLICE_X342Y432       FDRE                                         r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/cbcc_gtx0_lane1_i/raw_data_r_r_reg[4]/C
                         clock pessimism             -0.150     2.821    
    SLICE_X342Y432       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     2.883    c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/cbcc_gtx0_lane1_i/raw_data_r_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.883    
                         arrival time                           2.899    
  -------------------------------------------------------------------
                         slack                                  0.015    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxoutclk_out[0]_1
Waveform(ns):       { 0.000 6.400 }
Period(ns):         12.800
Sources:            { c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTYE4_CHANNEL/RXUSRCLK  n/a                      1.954         12.800      10.846     GTYE4_CHANNEL_X0Y4  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Slow    GTYE4_CHANNEL/RXUSRCLK  n/a                      0.880         6.400       5.520      GTYE4_CHANNEL_X0Y4  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Slow    GTYE4_CHANNEL/RXUSRCLK  n/a                      0.880         6.400       5.520      GTYE4_CHANNEL_X0Y4  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Slow    GTYE4_CHANNEL/RXUSRCLK  GTYE4_CHANNEL/RXUSRCLK2  0.478         0.023       0.455      GTYE4_CHANNEL_X0Y4  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  c0_sys_clk_clk_p
  To Clock:  c0_sys_clk_clk_p

Setup :            0  Failing Endpoints,  Worst Slack        1.678ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.678ns  (required time - arrival time)
  Source:                 c2c_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_design_reg/C
                            (rising edge-triggered cell FDRE clocked by c0_sys_clk_clk_p  {rise@0.000ns fall@1.668ns period=3.335ns})
  Destination:            c2c_i/ddr4_0/inst/u_ddr4_infrastructure/rst_async_mb_reg/D
                            (rising edge-triggered cell FDRE clocked by c0_sys_clk_clk_p  {rise@0.000ns fall@1.668ns period=3.335ns})
  Path Group:             c0_sys_clk_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.335ns  (c0_sys_clk_clk_p rise@3.335ns - c0_sys_clk_clk_p rise@0.000ns)
  Data Path Delay:        1.542ns  (logic 0.146ns (9.471%)  route 1.396ns (90.529%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.912ns = ( 5.247 - 3.335 ) 
    Source Clock Delay      (SCD):    2.200ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.208ns (routing 0.171ns, distribution 1.037ns)
  Clock Net Delay (Destination): 1.087ns (routing 0.155ns, distribution 0.932ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_sys_clk_clk_p rise edge)
                                                      0.000     0.000 r  
    AF51                                              0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y274
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.591 r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.641    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AF51                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.641 r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     0.964    c2c_i/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y287        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.992 r  c2c_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X0Y11 (CLOCK_ROOT)   net (fo=17, routed)          1.208     2.200    c2c_i/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X5Y607         FDRE                                         r  c2c_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_design_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y607         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.280 r  c2c_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_design_reg/Q
                         net (fo=2, routed)           0.947     3.227    c2c_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_design
    SLICE_X5Y721         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.066     3.293 r  c2c_i/ddr4_0/inst/u_ddr4_infrastructure/rst_async_mb_i_1/O
                         net (fo=1, routed)           0.449     3.742    c2c_i/ddr4_0/inst/u_ddr4_infrastructure/rst_async_mb_reg0
    SLICE_X15Y733        FDRE                                         r  c2c_i/ddr4_0/inst/u_ddr4_infrastructure/rst_async_mb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_sys_clk_clk_p rise edge)
                                                      3.335     3.335 r  
    AF51                                              0.000     3.335 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.079     3.414    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y274
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     3.809 r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.849    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AF51                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.849 r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.287     4.136    c2c_i/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y287        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.160 r  c2c_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X0Y11 (CLOCK_ROOT)   net (fo=17, routed)          1.087     5.247    c2c_i/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X15Y733        FDRE                                         r  c2c_i/ddr4_0/inst/u_ddr4_infrastructure/rst_async_mb_reg/C
                         clock pessimism              0.183     5.430    
                         clock uncertainty           -0.035     5.394    
    SLICE_X15Y733        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.025     5.419    c2c_i/ddr4_0/inst/u_ddr4_infrastructure/rst_async_mb_reg
  -------------------------------------------------------------------
                         required time                          5.419    
                         arrival time                          -3.742    
  -------------------------------------------------------------------
                         slack                                  1.678    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 c2c_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by c0_sys_clk_clk_p  {rise@0.000ns fall@1.668ns period=3.335ns})
  Destination:            c2c_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by c0_sys_clk_clk_p  {rise@0.000ns fall@1.668ns period=3.335ns})
  Path Group:             c0_sys_clk_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_sys_clk_clk_p rise@0.000ns - c0_sys_clk_clk_p rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.054ns (56.933%)  route 0.041ns (43.067%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.465ns
    Source Clock Delay      (SCD):    1.203ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Net Delay (Source):      0.674ns (routing 0.096ns, distribution 0.578ns)
  Clock Net Delay (Destination): 0.767ns (routing 0.108ns, distribution 0.659ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_sys_clk_clk_p rise edge)
                                                      0.000     0.000 r  
    AF51                                              0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y274
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.250     0.329 r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.369    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AF51                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.369 r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     0.513    c2c_i/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y287        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.530 r  c2c_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X0Y11 (CLOCK_ROOT)   net (fo=17, routed)          0.674     1.203    c2c_i/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X5Y606         FDRE                                         r  c2c_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y606         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.242 r  c2c_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/Q
                         net (fo=7, routed)           0.026     1.268    c2c_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]
    SLICE_X5Y607         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.015     1.283 r  c2c_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[1]_i_1/O
                         net (fo=1, routed)           0.015     1.298    c2c_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[1]_i_1_n_0
    SLICE_X5Y607         FDSE                                         r  c2c_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_sys_clk_clk_p rise edge)
                                                      0.000     0.000 r  
    AF51                                              0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y274
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.348     0.448 r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.498    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AF51                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.498 r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.181     0.679    c2c_i/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y287        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.698 r  c2c_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X0Y11 (CLOCK_ROOT)   net (fo=17, routed)          0.767     1.465    c2c_i/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X5Y607         FDSE                                         r  c2c_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/C
                         clock pessimism             -0.247     1.218    
    SLICE_X5Y607         FDSE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.264    c2c_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.034    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         c0_sys_clk_clk_p
Waveform(ns):       { 0.000 1.668 }
Period(ns):         3.335
Sources:            { c0_sys_clk_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I           n/a            1.290         3.335       2.045      BUFGCE_X0Y287  c2c_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/I
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       3.335       96.665     MMCM_X0Y11     c2c_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            1.167         1.668       0.500      MMCM_X0Y11     c2c_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            1.167         1.667       0.500      MMCM_X0Y11     c2c_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  mmcm_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.703ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.563ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.703ns  (required time - arrival time)
  Source:                 c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/txn_fifo_output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.876ns period=3.752ns})
  Destination:            c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/txn_fifo_output_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.876ns period=3.752ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.752ns  (mmcm_clkout0 rise@3.752ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.931ns  (logic 0.991ns (33.809%)  route 1.940ns (66.191%))
  Logic Levels:           10  (CARRY8=1 LUT3=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.791ns = ( 6.542 - 3.752 ) 
    Source Clock Delay      (SCD):    2.411ns
    Clock Pessimism Removal (CPR):    -0.471ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.240ns (routing 0.171ns, distribution 1.069ns)
  Clock Net Delay (Destination): 1.075ns (routing 0.155ns, distribution 0.920ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AF51                                              0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y274
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.591 r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.641    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AF51                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.641 r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.025    c2c_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.898 r  c2c_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.143    c2c_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y276        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.171 r  c2c_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y11 (CLOCK_ROOT)   net (fo=22445, routed)       1.240     2.411    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/rst_r1_reg_0
    SLICE_X28Y711        FDRE                                         r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/txn_fifo_output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y711        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     2.490 f  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/txn_fifo_output_reg[1]/Q
                         net (fo=95, routed)          0.279     2.768    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/Q[1]
    SLICE_X26Y716        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.099     2.867 r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/i__carry_i_63__0/O
                         net (fo=1, routed)           0.057     2.924    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/i__carry_i_63__0_n_0
    SLICE_X26Y716        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.148     3.072 f  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/i__carry_i_41__0/O
                         net (fo=1, routed)           0.155     3.227    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/i__carry_i_41__0_n_0
    SLICE_X24Y714        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.125     3.352 r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/i__carry_i_18__0/O
                         net (fo=1, routed)           0.190     3.542    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/i__carry_i_18__0_n_0
    SLICE_X22Y711        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.050     3.592 r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/i__carry_i_4__0/O
                         net (fo=1, routed)           0.010     3.602    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/i__carry_i_4__0_n_0
    SLICE_X22Y711        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[5])
                                                      0.158     3.760 f  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/issue_cas3_inferred__0/i__carry/CO[5]
                         net (fo=2, routed)           0.285     4.045    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/issue_cas3_inferred__0/i__carry_n_2
    SLICE_X26Y712        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.035     4.080 r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/cas_fifo_wptr[1]_i_5/O
                         net (fo=1, routed)           0.090     4.170    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/cas_fifo_wptr[1]_i_5_n_0
    SLICE_X26Y712        LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.035     4.205 f  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/cas_fifo_wptr[1]_i_3/O
                         net (fo=2, routed)           0.142     4.347    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/cas_fifo_wptr[1]_i_3_n_0
    SLICE_X26Y713        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.035     4.382 r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/cas_fifo_wptr[1]_i_2__2/O
                         net (fo=47, routed)          0.288     4.670    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/cas_fifo_wptr[1]_i_2__2_n_0
    SLICE_X27Y705        LUT3 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.138     4.808 f  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/txn_fifo_output[47]_i_2__2/O
                         net (fo=32, routed)          0.386     5.194    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/txn_fifo_output[47]_i_2__2_n_0
    SLICE_X30Y711        LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.089     5.283 r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/txn_fifo_output[33]_i_1__2/O
                         net (fo=1, routed)           0.059     5.342    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/txn_fifo_output[33]_i_1__2_n_0
    SLICE_X30Y711        FDRE                                         r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/txn_fifo_output_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.752     3.752 r  
    AF51                                              0.000     3.752 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.079     3.831    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y274
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     4.226 r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.266    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AF51                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.266 r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.599    c2c_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.229 r  c2c_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     5.444    c2c_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y276        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.468 r  c2c_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y11 (CLOCK_ROOT)   net (fo=22445, routed)       1.075     6.542    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/rst_r1_reg_0
    SLICE_X30Y711        FDRE                                         r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/txn_fifo_output_reg[33]/C
                         clock pessimism             -0.471     6.071    
                         clock uncertainty           -0.051     6.020    
    SLICE_X30Y711        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025     6.045    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/txn_fifo_output_reg[33]
  -------------------------------------------------------------------
                         required time                          6.045    
                         arrival time                          -5.342    
  -------------------------------------------------------------------
                         slack                                  0.703    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo_output_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.876ns period=3.752ns})
  Destination:            c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/cas_pend_fifo_reg[1][46]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.876ns period=3.752ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.058ns (34.569%)  route 0.110ns (65.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.413ns
    Source Clock Delay      (SCD):    2.789ns
    Clock Pessimism Removal (CPR):    -0.471ns
  Clock Net Delay (Source):      1.073ns (routing 0.155ns, distribution 0.918ns)
  Clock Net Delay (Destination): 1.242ns (routing 0.171ns, distribution 1.071ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AF51                                              0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y274
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.474 r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AF51                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     0.847    c2c_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.477 r  c2c_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.692    c2c_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y276        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.716 r  c2c_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y11 (CLOCK_ROOT)   net (fo=22445, routed)       1.073     2.789    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1_reg_0
    SLICE_X33Y710        FDRE                                         r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo_output_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y710        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     2.847 r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo_output_reg[46]/Q
                         net (fo=6, routed)           0.110     2.956    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo_output_reg_n_0_[46]
    SLICE_X31Y710        FDRE                                         r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/cas_pend_fifo_reg[1][46]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AF51                                              0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y274
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.591 r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.641    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AF51                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.641 r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.025    c2c_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.898 r  c2c_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.143    c2c_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y276        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.171 r  c2c_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y11 (CLOCK_ROOT)   net (fo=22445, routed)       1.242     2.413    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1_reg_0
    SLICE_X31Y710        FDRE                                         r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/cas_pend_fifo_reg[1][46]/C
                         clock pessimism              0.471     2.884    
    SLICE_X31Y710        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.062     2.946    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/cas_pend_fifo_reg[1][46]
  -------------------------------------------------------------------
                         required time                         -2.946    
                         arrival time                           2.956    
  -------------------------------------------------------------------
                         slack                                  0.010    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clkout0
Waveform(ns):       { 0.000 1.876 }
Period(ns):         3.752
Sources:            { c2c_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin                    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RXTX_BITSLICE/FIFO_RD_CLK  n/a            1.694         3.752       2.058      BITSLICE_RX_TX_X0Y520  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
Max Period        n/a     PLLE4_ADV/CLKIN            n/a            14.286        3.752       10.534     PLL_X0Y21              c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
Low Pulse Width   Slow    PLLE4_ADV/CLKIN            n/a            1.313         1.876       0.563      PLL_X0Y21              c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
High Pulse Width  Slow    PLLE4_ADV/CLKIN            n/a            1.313         1.876       0.563      PLL_X0Y21              c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[0]
  To Clock:  pll_clk[0]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[0]
Waveform(ns):       { 0.000 0.234 }
Period(ns):         0.469
Sources:            { c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin             Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.375         0.469       0.094      BITSLICE_CONTROL_X0Y80  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.234       0.065      BITSLICE_CONTROL_X0Y80  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.234       0.065      BITSLICE_CONTROL_X0Y80  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Fast    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.300        -1.571      1.271      BITSLICE_CONTROL_X0Y84  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[0]_DIV
  To Clock:  pll_clk[0]_DIV

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.676ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[0]_DIV
Waveform(ns):       { 0.000 1.876 }
Period(ns):         3.752
Sources:            { c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q }

Check Type        Corner  Lib Pin                           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.752       1.085      BITSLICE_RX_TX_X0Y520  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.876       0.676      BITSLICE_RX_TX_X0Y520  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.876       0.676      BITSLICE_RX_TX_X0Y520  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[1]
  To Clock:  pll_clk[1]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[1]
Waveform(ns):       { 0.000 0.234 }
Period(ns):         0.469
Sources:            { c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.375         0.469       0.094      BITSLICE_CONTROL_X0Y88  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.169         0.234       0.065      BITSLICE_CONTROL_X0Y88  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.169         0.234       0.065      BITSLICE_CONTROL_X0Y88  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[1]_DIV
  To Clock:  pll_clk[1]_DIV

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.676ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[1]_DIV
Waveform(ns):       { 0.000 1.876 }
Period(ns):         3.752
Sources:            { c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q }

Check Type        Corner  Lib Pin                           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.752       1.085      BITSLICE_RX_TX_X0Y572  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.876       0.676      BITSLICE_RX_TX_X0Y572  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.876       0.676      BITSLICE_RX_TX_X0Y572  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[2]
  To Clock:  pll_clk[2]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[2]
Waveform(ns):       { 0.000 0.234 }
Period(ns):         0.469
Sources:            { c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin             Required(ns)  Actual(ns)  Slack(ns)  Location                 Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.375         0.469       0.094      BITSLICE_CONTROL_X0Y100  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.234       0.065      BITSLICE_CONTROL_X0Y100  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.234       0.065      BITSLICE_CONTROL_X0Y100  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Fast    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.300        -1.571      1.271      BITSLICE_CONTROL_X0Y100  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[2]_DIV
  To Clock:  pll_clk[2]_DIV

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.676ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[2]_DIV
Waveform(ns):       { 0.000 1.876 }
Period(ns):         3.752
Sources:            { c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q }

Check Type        Corner  Lib Pin                           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.752       1.085      BITSLICE_RX_TX_X0Y650  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.876       0.676      BITSLICE_RX_TX_X0Y650  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.876       0.676      BITSLICE_RX_TX_X0Y650  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout5
  To Clock:  mmcm_clkout5

Setup :            0  Failing Endpoints,  Worst Slack        7.902ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.962ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.902ns  (required time - arrival time)
  Source:                 c2c_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@7.504ns period=15.008ns})
  Destination:            c2c_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[103].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E2 clocked by mmcm_clkout5  {rise@0.000ns fall@7.504ns period=15.008ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.008ns  (mmcm_clkout5 rise@15.008ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        6.875ns  (logic 0.081ns (1.178%)  route 6.794ns (98.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.798ns = ( 18.805 - 15.008 ) 
    Source Clock Delay      (SCD):    3.280ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.118ns (routing 0.780ns, distribution 1.338ns)
  Clock Net Delay (Destination): 2.090ns (routing 0.710ns, distribution 1.380ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AF51                                              0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y274
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.591 r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.641    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AF51                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.641 r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.025    c2c_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     0.898 r  c2c_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.236     1.134    c2c_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y267        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.162 r  c2c_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y11 (CLOCK_ROOT)   net (fo=4412, routed)        2.118     3.280    c2c_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X57Y648        FDRE                                         r  c2c_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y648        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.361 r  c2c_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[3]/Q
                         net (fo=123, routed)         6.794    10.155    c2c_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[103].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X5Y126        RAMB36E2                                     r  c2c_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[103].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     15.008    15.008 r  
    AF51                                              0.000    15.008 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.079    15.087    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y274
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395    15.481 r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    15.521    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AF51                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    15.521 r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333    15.854    c2c_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630    16.484 r  c2c_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.207    16.691    c2c_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y267        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.715 r  c2c_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y11 (CLOCK_ROOT)   net (fo=4412, routed)        2.090    18.805    c2c_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[103].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y126        RAMB36E2                                     r  c2c_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[103].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.402    18.403    
                         clock uncertainty           -0.059    18.344    
    RAMB36_X5Y126        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.287    18.057    c2c_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[103].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.057    
                         arrival time                         -10.155    
  -------------------------------------------------------------------
                         slack                                  7.902    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 c2c_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@7.504ns period=15.008ns})
  Destination:            c2c_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@7.504ns period=15.008ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.126ns  (logic 0.058ns (45.939%)  route 0.068ns (54.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.338ns
    Source Clock Delay      (SCD):    3.629ns
    Clock Pessimism Removal (CPR):    -0.341ns
  Clock Net Delay (Source):      1.921ns (routing 0.710ns, distribution 1.211ns)
  Clock Net Delay (Destination): 2.176ns (routing 0.780ns, distribution 1.396ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AF51                                              0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y274
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.474 r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AF51                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     0.847    c2c_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630     1.477 r  c2c_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.207     1.684    c2c_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y267        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.708 r  c2c_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y11 (CLOCK_ROOT)   net (fo=4412, routed)        1.921     3.629    c2c_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/s_dclk_i
    SLR Crossing[2->1]   
    SLICE_X178Y582       FDRE                                         r  c2c_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y582       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     3.687 r  c2c_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[13]/Q
                         net (fo=2, routed)           0.068     3.755    c2c_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_tcConfig[5120]_6[13]
    SLICE_X178Y583       FDRE                                         r  c2c_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AF51                                              0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y274
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.591 r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.641    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AF51                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.641 r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.025    c2c_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     0.898 r  c2c_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.236     1.134    c2c_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y267        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.162 r  c2c_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y11 (CLOCK_ROOT)   net (fo=4412, routed)        2.176     3.338    c2c_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLR Crossing[2->1]   
    SLICE_X178Y583       FDRE                                         r  c2c_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[13]/C
                         clock pessimism              0.341     3.679    
    SLICE_X178Y583       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     3.741    c2c_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.741    
                         arrival time                           3.755    
  -------------------------------------------------------------------
                         slack                                  0.014    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clkout5
Waveform(ns):       { 0.000 7.504 }
Period(ns):         15.008
Sources:            { c2c_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         15.008      13.439     RAMB36_X4Y116  c2c_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         7.504       6.962      RAMB36_X4Y116  c2c_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         7.504       6.962      RAMB36_X4Y116  c2c_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout6
  To Clock:  mmcm_clkout6

Setup :            0  Failing Endpoints,  Worst Slack        2.553ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.193ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.553ns  (required time - arrival time)
  Source:                 c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.752ns period=7.504ns})
  Destination:            c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E2 clocked by mmcm_clkout6  {rise@0.000ns fall@3.752ns period=7.504ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.504ns  (mmcm_clkout6 rise@7.504ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        4.413ns  (logic 0.581ns (13.166%)  route 3.832ns (86.834%))
  Logic Levels:           4  (CARRY8=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.795ns = ( 10.299 - 7.504 ) 
    Source Clock Delay      (SCD):    2.464ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.276ns (routing 0.171ns, distribution 1.105ns)
  Clock Net Delay (Destination): 1.068ns (routing 0.155ns, distribution 0.913ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AF51                                              0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y274
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.591 r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.641    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AF51                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.641 r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.025    c2c_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     0.898 r  c2c_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.262     1.160    c2c_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y279        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  c2c_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y11 (CLOCK_ROOT)   net (fo=1736, routed)        1.276     2.464    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X19Y758        FDRE                                         r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y758        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     2.543 f  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[17]/Q
                         net (fo=1, routed)           0.266     2.809    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Using_FPGA.Native_3[12]
    SLICE_X19Y761        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     2.955 r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__2/i_/O
                         net (fo=1, routed)           0.009     2.964    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_7
    SLICE_X19Y761        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     3.118 r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.144    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X19Y762        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.092     3.236 r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4_CARRY8/CO[4]
                         net (fo=49, routed)          0.838     4.074    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X15Y752        LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.110     4.184 r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[17]_INST_0/O
                         net (fo=25, routed)          2.693     6.877    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addrb[12]
    RAMB36_X0Y129        RAMB36E2                                     r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      7.504     7.504 r  
    AF51                                              0.000     7.504 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.079     7.583    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y274
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     7.977 r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.017    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AF51                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.017 r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     8.350    c2c_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     8.980 r  c2c_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.227     9.207    c2c_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y279        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.231 r  c2c_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y11 (CLOCK_ROOT)   net (fo=1736, routed)        1.068    10.299    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y129        RAMB36E2                                     r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.524     9.775    
                         clock uncertainty           -0.055     9.720    
    RAMB36_X0Y129        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.290     9.430    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          9.430    
                         arrival time                          -6.877    
  -------------------------------------------------------------------
                         slack                                  2.553    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.752ns period=7.504ns})
  Destination:            c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E2 clocked by mmcm_clkout6  {rise@0.000ns fall@3.752ns period=7.504ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.058ns (18.134%)  route 0.262ns (81.866%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.532ns
    Source Clock Delay      (SCD):    2.764ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Net Delay (Source):      1.036ns (routing 0.155ns, distribution 0.881ns)
  Clock Net Delay (Destination): 1.344ns (routing 0.171ns, distribution 1.173ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AF51                                              0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y274
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.474 r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AF51                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     0.847    c2c_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     1.477 r  c2c_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.227     1.704    c2c_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y279        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.728 r  c2c_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y11 (CLOCK_ROOT)   net (fo=1736, routed)        1.036     2.764    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/clka
    SLICE_X6Y717         FDRE                                         r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y717         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     2.822 r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/SAFETY_CKT_GEN.POR_A_reg/Q
                         net (fo=9, routed)           0.262     3.084    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/POR_A
    RAMB36_X0Y145        RAMB36E2                                     r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AF51                                              0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y274
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.591 r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.641    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AF51                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.641 r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.025    c2c_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     0.898 r  c2c_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.262     1.160    c2c_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y279        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  c2c_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y11 (CLOCK_ROOT)   net (fo=1736, routed)        1.344     2.532    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y145        RAMB36E2                                     r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.524     3.056    
    RAMB36_X0Y145        RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_RSTRAMARSTRAM)
                                                      0.011     3.067    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -3.067    
                         arrival time                           3.084    
  -------------------------------------------------------------------
                         slack                                  0.017    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clkout6
Waveform(ns):       { 0.000 3.752 }
Period(ns):         7.504
Sources:            { c2c_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6 }

Check Type        Corner  Lib Pin                   Reference Pin             Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       3.846         7.504       3.658      BITSLICE_CONTROL_X0Y80  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       1.731         3.752       2.021      BITSLICE_CONTROL_X0Y80  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       1.731         3.752       2.021      BITSLICE_CONTROL_X0Y80  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Fast    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  2.194         1.001       1.193      BITSLICE_CONTROL_X0Y97  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK



---------------------------------------------------------------------------------------------------
From Clock:  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  To Clock:  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        9.868ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.125ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.868ns  (required time - arrival time)
  Source:                 c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@12.800ns - c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        2.672ns  (logic 0.169ns (6.326%)  route 2.503ns (93.674%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.551ns = ( 15.351 - 12.800 ) 
    Source Clock Delay      (SCD):    2.863ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.069ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    2.551ns
    Common Clock Delay      (CCD):    2.093ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.863ns (routing 2.018ns, distribution 0.845ns)
  Clock Net Delay (Destination): 2.551ns (routing 1.828ns, distribution 0.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y34        BUFG_GT                      0.000     0.000 r  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=31, routed)          2.863     2.863    c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X237Y240       FDRE                                         r  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X237Y240       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     2.942 f  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[2]/Q
                         net (fo=2, routed)           1.221     4.163    c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[2]
    SLR Crossing[0->1]   
    SLICE_X235Y302       LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090     4.253 r  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          1.281     5.535    c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLR Crossing[1->0]   
    SLICE_X239Y241       FDCE                                         r  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                     12.800    12.800 r  
    BUFG_GT_X0Y34        BUFG_GT                      0.000    12.800 r  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=31, routed)          2.551    15.351    c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X239Y241       FDCE                                         r  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                         clock pessimism              0.227    15.578    
                         inter-SLR compensation      -0.069    15.509    
                         clock uncertainty           -0.046    15.463    
    SLICE_X239Y241       FDCE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060    15.403    c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         15.403    
                         arrival time                          -5.535    
  -------------------------------------------------------------------
                         slack                                  9.868    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.056ns (50.142%)  route 0.056ns (49.858%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.761ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Net Delay (Source):      1.567ns (routing 1.099ns, distribution 0.468ns)
  Clock Net Delay (Destination): 1.761ns (routing 1.223ns, distribution 0.538ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y34        BUFG_GT                      0.000     0.000 r  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=31, routed)          1.567     1.567    c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X239Y240       FDCE                                         r  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X239Y240       FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.606 r  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/Q
                         net (fo=2, routed)           0.049     1.654    c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]
    SLICE_X239Y240       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     1.671 r  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.007     1.678    c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]_i_1_n_14
    SLICE_X239Y240       FDCE                                         r  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y34        BUFG_GT                      0.000     0.000 r  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=31, routed)          1.761     1.761    c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X239Y240       FDCE                                         r  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
                         clock pessimism             -0.189     1.573    
    SLICE_X239Y240       FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.619    c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.678    
  -------------------------------------------------------------------
                         slack                                  0.060    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
Waveform(ns):       { 0.000 6.400 }
Period(ns):         12.800
Sources:            { c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDCE/C   n/a            0.550         12.800      12.250     SLICE_X239Y240  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         6.400       6.125      SLICE_X239Y240  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         6.400       6.125      SLICE_X239Y240  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  To Clock:  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        9.883ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.125ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.883ns  (required time - arrival time)
  Source:                 c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@12.800ns - c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        2.642ns  (logic 0.202ns (7.645%)  route 2.440ns (92.355%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.482ns = ( 15.282 - 12.800 ) 
    Source Clock Delay      (SCD):    2.801ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.067ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    2.482ns
    Common Clock Delay      (CCD):    2.037ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.801ns (routing 1.956ns, distribution 0.845ns)
  Clock Net Delay (Destination): 2.482ns (routing 1.776ns, distribution 0.706ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y46        BUFG_GT                      0.000     0.000 r  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=31, routed)          2.801     2.801    c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X236Y242       FDRE                                         r  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X236Y242       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.880 f  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           1.231     4.111    c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[1]
    SLR Crossing[0->1]   
    SLICE_X235Y302       LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     4.234 r  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0__0/O
                         net (fo=18, routed)          1.209     5.444    c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0__0_n_0
    SLR Crossing[1->0]   
    SLICE_X239Y246       FDCE                                         r  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                     12.800    12.800 r  
    BUFG_GT_X0Y46        BUFG_GT                      0.000    12.800 r  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=31, routed)          2.482    15.282    c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X239Y246       FDCE                                         r  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/C
                         clock pessimism              0.217    15.499    
                         inter-SLR compensation      -0.067    15.433    
                         clock uncertainty           -0.046    15.386    
    SLICE_X239Y246       FDCE (Setup_AFF_SLICEL_C_CE)
                                                     -0.060    15.326    c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         15.326    
                         arrival time                          -5.444    
  -------------------------------------------------------------------
                         slack                                  9.883    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.056ns (50.595%)  route 0.055ns (49.405%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.698ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Net Delay (Source):      1.516ns (routing 1.056ns, distribution 0.460ns)
  Clock Net Delay (Destination): 1.698ns (routing 1.169ns, distribution 0.529ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y46        BUFG_GT                      0.000     0.000 r  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=31, routed)          1.516     1.516    c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X239Y245       FDCE                                         r  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X239Y245       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.555 r  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/Q
                         net (fo=2, routed)           0.048     1.602    c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]
    SLICE_X239Y245       CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.017     1.619 r  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.007     1.626    c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]_i_1__0_n_12
    SLICE_X239Y245       FDCE                                         r  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y46        BUFG_GT                      0.000     0.000 r  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=31, routed)          1.698     1.698    c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X239Y245       FDCE                                         r  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
                         clock pessimism             -0.177     1.522    
    SLICE_X239Y245       FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.568    c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.626    
  -------------------------------------------------------------------
                         slack                                  0.059    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
Waveform(ns):       { 0.000 6.400 }
Period(ns):         12.800
Sources:            { c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDCE/C   n/a            0.550         12.800      12.250     SLICE_X239Y244  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         6.400       6.125      SLICE_X239Y244  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         6.400       6.125      SLICE_X239Y244  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  To Clock:  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        9.366ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.125ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.366ns  (required time - arrival time)
  Source:                 c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/C
                            (rising edge-triggered cell FDRE clocked by c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@12.800ns - c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        3.185ns  (logic 0.130ns (4.081%)  route 3.055ns (95.919%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.418ns = ( 15.218 - 12.800 ) 
    Source Clock Delay      (SCD):    2.677ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.085ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    2.418ns
    Common Clock Delay      (CCD):    1.850ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.677ns (routing 1.746ns, distribution 0.931ns)
  Clock Net Delay (Destination): 2.418ns (routing 1.587ns, distribution 0.831ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y44        BUFG_GT                      0.000     0.000 r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X5Y4 (CLOCK_ROOT)    net (fo=31, routed)          2.677     2.677    c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X311Y247       FDRE                                         r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X311Y247       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.758 r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/Q
                         net (fo=1, routed)           1.825     4.583    c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly2
    SLR Crossing[0->1]   
    SLICE_X240Y302       LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.049     4.632 r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          1.230     5.862    c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLR Crossing[1->0]   
    SLICE_X237Y244       FDCE                                         r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                     12.800    12.800 r  
    BUFG_GT_X0Y44        BUFG_GT                      0.000    12.800 r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X5Y4 (CLOCK_ROOT)    net (fo=31, routed)          2.418    15.218    c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X237Y244       FDCE                                         r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/C
                         clock pessimism              0.202    15.420    
                         inter-SLR compensation      -0.085    15.335    
                         clock uncertainty           -0.046    15.288    
    SLICE_X237Y244       FDCE (Setup_AFF_SLICEL_C_CE)
                                                     -0.060    15.228    c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         15.228    
                         arrival time                          -5.862    
  -------------------------------------------------------------------
                         slack                                  9.366    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.056ns (50.142%)  route 0.056ns (49.858%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.659ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Net Delay (Source):      1.475ns (routing 0.942ns, distribution 0.533ns)
  Clock Net Delay (Destination): 1.659ns (routing 1.050ns, distribution 0.609ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y44        BUFG_GT                      0.000     0.000 r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X5Y4 (CLOCK_ROOT)    net (fo=31, routed)          1.475     1.475    c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X237Y244       FDCE                                         r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X237Y244       FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.514 r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/Q
                         net (fo=2, routed)           0.049     1.563    c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]
    SLICE_X237Y244       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     1.580 r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.007     1.587    c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]_i_1_n_14
    SLICE_X237Y244       FDCE                                         r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y44        BUFG_GT                      0.000     0.000 r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X5Y4 (CLOCK_ROOT)    net (fo=31, routed)          1.659     1.659    c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X237Y244       FDCE                                         r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/C
                         clock pessimism             -0.178     1.481    
    SLICE_X237Y244       FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.527    c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.587    
  -------------------------------------------------------------------
                         slack                                  0.060    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
Waveform(ns):       { 0.000 6.400 }
Period(ns):         12.800
Sources:            { c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDCE/C   n/a            0.550         12.800      12.250     SLICE_X237Y242  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         6.400       6.125      SLICE_X237Y242  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         6.400       6.125      SLICE_X237Y242  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  To Clock:  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        9.310ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.125ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.310ns  (required time - arrival time)
  Source:                 c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/C
                            (rising edge-triggered cell FDRE clocked by c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@12.800ns - c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        3.242ns  (logic 0.231ns (7.126%)  route 3.011ns (92.874%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.401ns = ( 15.201 - 12.800 ) 
    Source Clock Delay      (SCD):    2.663ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.084ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    2.401ns
    Common Clock Delay      (CCD):    1.842ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.663ns (routing 1.739ns, distribution 0.924ns)
  Clock Net Delay (Destination): 2.401ns (routing 1.578ns, distribution 0.823ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y43        BUFG_GT                      0.000     0.000 r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X5Y4 (CLOCK_ROOT)    net (fo=31, routed)          2.663     2.663    c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X311Y244       FDRE                                         r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X311Y244       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.744 r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/Q
                         net (fo=1, routed)           1.864     4.608    c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly2
    SLR Crossing[0->1]   
    SLICE_X237Y304       LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     4.758 r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0__0/O
                         net (fo=18, routed)          1.147     5.905    c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0__0_n_0
    SLR Crossing[1->0]   
    SLICE_X240Y240       FDCE                                         r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                     12.800    12.800 r  
    BUFG_GT_X0Y43        BUFG_GT                      0.000    12.800 r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X5Y4 (CLOCK_ROOT)    net (fo=31, routed)          2.401    15.201    c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X240Y240       FDCE                                         r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
                         clock pessimism              0.204    15.405    
                         inter-SLR compensation      -0.084    15.321    
                         clock uncertainty           -0.046    15.274    
    SLICE_X240Y240       FDCE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060    15.214    c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         15.214    
                         arrival time                          -5.905    
  -------------------------------------------------------------------
                         slack                                  9.310    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.056ns (50.595%)  route 0.055ns (49.405%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.645ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Net Delay (Source):      1.467ns (routing 0.939ns, distribution 0.528ns)
  Clock Net Delay (Destination): 1.645ns (routing 1.041ns, distribution 0.604ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y43        BUFG_GT                      0.000     0.000 r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X5Y4 (CLOCK_ROOT)    net (fo=31, routed)          1.467     1.467    c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X240Y241       FDCE                                         r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X240Y241       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.506 r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/Q
                         net (fo=2, routed)           0.048     1.553    c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]
    SLICE_X240Y241       CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.017     1.570 r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.007     1.577    c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]_i_1__0_n_12
    SLICE_X240Y241       FDCE                                         r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y43        BUFG_GT                      0.000     0.000 r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X5Y4 (CLOCK_ROOT)    net (fo=31, routed)          1.645     1.645    c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X240Y241       FDCE                                         r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
                         clock pessimism             -0.173     1.473    
    SLICE_X240Y241       FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.519    c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.577    
  -------------------------------------------------------------------
                         slack                                  0.059    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
Waveform(ns):       { 0.000 6.400 }
Period(ns):         12.800
Sources:            { c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDCE/C   n/a            0.550         12.800      12.250     SLICE_X240Y240  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         6.400       6.125      SLICE_X240Y240  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         6.400       6.125      SLICE_X240Y240  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       11.184ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.184ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        5.139ns  (logic 0.261ns (5.078%)  route 4.878ns (94.922%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -8.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    8.441ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.793ns (routing 1.470ns, distribution 1.323ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.320     5.620    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y148        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.648 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y8 (CLOCK_ROOT)    net (fo=486, routed)         2.793     8.441    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X163Y574       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y574       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     8.520 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/Q
                         net (fo=1, routed)           3.720    12.240    dbg_hub/inst/BSCANID.u_xsdbm_id/TDO
    SLICE_X394Y406       LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.147    12.387 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1/O
                         net (fo=2, routed)           0.245    12.632    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X396Y403       LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.035    12.667 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           0.913    13.580    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TDO
    CONFIG_SITE_X0Y1     BSCANE2                                      r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.235    24.765    
    CONFIG_SITE_X0Y1     BSCANE2 (Setup_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TDO)
                                                      0.000    24.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst
  -------------------------------------------------------------------
                         required time                         24.765    
                         arrival time                         -13.580    
  -------------------------------------------------------------------
                         slack                                 11.184    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.058ns (34.855%)  route 0.108ns (65.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.480ns
    Source Clock Delay      (SCD):    3.958ns
    Clock Pessimism Removal (CPR):    4.459ns
  Clock Net Delay (Source):      2.513ns (routing 1.339ns, distribution 1.174ns)
  Clock Net Delay (Destination): 2.832ns (routing 1.470ns, distribution 1.362ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.956     1.421    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y148        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.445 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y8 (CLOCK_ROOT)    net (fo=486, routed)         2.513     3.958    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X163Y580       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y580       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     4.016 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/Q
                         net (fo=2, routed)           0.108     4.124    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DID0
    SLICE_X162Y580       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.320     5.620    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y148        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.648 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y8 (CLOCK_ROOT)    net (fo=486, routed)         2.832     8.480    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X162Y580       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
                         clock pessimism             -4.459     4.021    
    SLICE_X162Y580       RAMD32 (Hold_D5LUT_SLICEM_CLK_I)
                                                      0.076     4.097    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD
  -------------------------------------------------------------------
                         required time                         -4.097    
                         arrival time                           4.124    
  -------------------------------------------------------------------
                         slack                                  0.027    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I    n/a            1.290         50.000      48.710     BUFGCE_X1Y148   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X162Y580  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X162Y580  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  gclk_clk_p
  To Clock:  gclk_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gclk_clk_p
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { gclk_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCM_X0Y2  c2c_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCM_X0Y2  c2c_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y2  c2c_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y2  c2c_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100M_c2c_clk_wiz_0_0
  To Clock:  clk_100M_c2c_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.151ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.151ns  (required time - arrival time)
  Source:                 c2c_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_c2c_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c2c_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_100M_c2c_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_c2c_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_c2c_clk_wiz_0_0 rise@10.000ns - clk_100M_c2c_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.297ns  (logic 0.169ns (2.684%)  route 6.128ns (97.316%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.759ns = ( 15.759 - 10.000 ) 
    Source Clock Delay      (SCD):    5.613ns
    Clock Pessimism Removal (CPR):    -0.287ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      4.218ns (routing 2.522ns, distribution 1.696ns)
  Clock Net Delay (Destination): 3.836ns (routing 2.293ns, distribution 1.543ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_c2c_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BY53                                              0.000     0.000 r  gclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    c2c_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.696     0.796 r  c2c_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.846    c2c_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    BY53                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.846 r  c2c_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.243    c2c_i/clk_wiz_0/inst/clk_in1_c2c_clk_wiz_0_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.116 r  c2c_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.367    c2c_i/clk_wiz_0/inst/clk_100M_c2c_clk_wiz_0_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.395 r  c2c_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=12276, routed)       4.218     5.613    c2c_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLR Crossing[0->2]   
    SLICE_X53Y654        FDRE                                         r  c2c_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y654        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     5.693 f  c2c_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[12]/Q
                         net (fo=7, routed)           0.501     6.194    c2c_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X52Y636        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.089     6.283 r  c2c_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=29, routed)          5.627    11.910    c2c_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y145        RAMB36E2                                     r  c2c_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_c2c_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BY53                                              0.000    10.000 r  gclk_clk_p (IN)
                         net (fo=0)                   0.079    10.079    c2c_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.586    10.665 r  c2c_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.705    c2c_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    BY53                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.705 r  c2c_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.049    c2c_i/clk_wiz_0/inst/clk_in1_c2c_clk_wiz_0_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.679 r  c2c_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    11.899    c2c_i/clk_wiz_0/inst/clk_100M_c2c_clk_wiz_0_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.923 r  c2c_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=12276, routed)       3.836    15.759    c2c_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/clka
    SLR Crossing[0->2]   
    RAMB36_X5Y145        RAMB36E2                                     r  c2c_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.287    15.471    
                         clock uncertainty           -0.068    15.403    
    RAMB36_X5Y145        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.342    15.061    c2c_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         15.061    
                         arrival time                         -11.910    
  -------------------------------------------------------------------
                         slack                                  3.151    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 c2c_i/c2c_master/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ram_empty_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_100M_c2c_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c2c_i/c2c_master/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_c2c_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_c2c_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_100M_c2c_clk_wiz_0_0 rise@0.000ns - clk_100M_c2c_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.090ns (52.963%)  route 0.080ns (47.037%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.824ns
    Source Clock Delay      (SCD):    5.909ns
    Clock Pessimism Removal (CPR):    -0.183ns
  Clock Net Delay (Source):      3.987ns (routing 2.293ns, distribution 1.694ns)
  Clock Net Delay (Destination): 4.429ns (routing 2.522ns, distribution 1.907ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_c2c_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BY53                                              0.000     0.000 r  gclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    c2c_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.586     0.665 r  c2c_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.705    c2c_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    BY53                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.705 r  c2c_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     1.049    c2c_i/clk_wiz_0/inst/clk_in1_c2c_clk_wiz_0_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.679 r  c2c_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.899    c2c_i/clk_wiz_0/inst/clk_100M_c2c_clk_wiz_0_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.923 r  c2c_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=12276, routed)       3.987     5.909    c2c_i/c2c_master/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rd_clk
    SLR Crossing[0->2]   
    SLICE_X347Y605       FDSE                                         r  c2c_i/c2c_master/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X347Y605       FDSE (Prop_GFF_SLICEM_C_Q)
                                                      0.058     5.967 r  c2c_i/c2c_master/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ram_empty_i_reg/Q
                         net (fo=5, routed)           0.071     6.038    c2c_i/c2c_master/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/ram_empty_i
    SLICE_X346Y605       LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.032     6.070 r  c2c_i/c2c_master/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i[0]_i_1__4/O
                         net (fo=1, routed)           0.009     6.079    c2c_i/c2c_master/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i[0]_i_1__4_n_0
    SLICE_X346Y605       FDRE                                         r  c2c_i/c2c_master/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_c2c_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BY53                                              0.000     0.000 r  gclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    c2c_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.696     0.796 r  c2c_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.846    c2c_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    BY53                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.846 r  c2c_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.243    c2c_i/clk_wiz_0/inst/clk_in1_c2c_clk_wiz_0_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.116 r  c2c_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.367    c2c_i/clk_wiz_0/inst/clk_100M_c2c_clk_wiz_0_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.395 r  c2c_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=12276, routed)       4.429     5.824    c2c_i/c2c_master/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLR Crossing[0->2]   
    SLICE_X346Y605       FDRE                                         r  c2c_i/c2c_master/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]/C
                         clock pessimism              0.183     6.007    
    SLICE_X346Y605       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     6.069    c2c_i/c2c_master/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.069    
                         arrival time                           6.079    
  -------------------------------------------------------------------
                         slack                                  0.010    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100M_c2c_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { c2c_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X6Y125  c2c_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/ATG_ADDRRAM_INST_YES.addrram_blk/EXT_ADDR_ON.addrram/ram0/MEM_INFER_BLK_MEM.inst/proc_bmg/xpm_mem.xpm_tdpram_mem.xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X6Y125  c2c_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/ATG_ADDRRAM_INST_YES.addrram_blk/EXT_ADDR_ON.addrram/ram0/MEM_INFER_BLK_MEM.inst/proc_bmg/xpm_mem.xpm_tdpram_mem.xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X6Y125  c2c_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/ATG_ADDRRAM_INST_YES.addrram_blk/EXT_ADDR_ON.addrram/ram0/MEM_INFER_BLK_MEM.inst/proc_bmg/xpm_mem.xpm_tdpram_mem.xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_50M_c2c_clk_wiz_0_0
  To Clock:  clk_50M_c2c_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       14.316ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.316ns  (required time - arrival time)
  Source:                 c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
                            (rising edge-triggered cell GTYE4_CHANNEL clocked by clk_50M_c2c_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gte4_drp_arb_i/do_r_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50M_c2c_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M_c2c_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M_c2c_clk_wiz_0_0 rise@20.000ns - clk_50M_c2c_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.863ns  (logic 1.067ns (21.943%)  route 3.796ns (78.057%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.732ns = ( 25.732 - 20.000 ) 
    Source Clock Delay      (SCD):    5.881ns
    Clock Pessimism Removal (CPR):    -0.309ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.227ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    5.732ns
    Common Clock Delay      (CCD):    4.216ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      4.492ns (routing 2.468ns, distribution 2.024ns)
  Clock Net Delay (Destination): 3.813ns (routing 2.252ns, distribution 1.561ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M_c2c_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BY53                                              0.000     0.000 r  gclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    c2c_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.696     0.796 r  c2c_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.846    c2c_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    BY53                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.846 r  c2c_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.243    c2c_i/clk_wiz_0/inst/clk_in1_c2c_clk_wiz_0_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.116 r  c2c_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.361    c2c_i/clk_wiz_0/inst/clk_50M_c2c_clk_wiz_0_0
    BUFGCE_X0Y65         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.389 r  c2c_i/clk_wiz_0/inst/clkout1_buf/O
    X6Y5 (CLOCK_ROOT)    net (fo=2261, routed)        4.492     5.881    c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/drpclk_in[0]
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                                r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL (Prop_GTYE4_CHANNEL_DRPCLK_DRPRDY)
                                                      0.830     6.711 r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPRDY
                         net (fo=2, routed)           3.145     9.856    c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gte4_drp_arb_i/GTYE4_CHANNEL_DRPRDY[0]
    SLR Crossing[0->1]   
    SLICE_X383Y310       LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     9.945 f  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gte4_drp_arb_i/drp_state[6]_i_2/O
                         net (fo=5, routed)           0.153    10.098    c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gte4_drp_arb_i/drp_state[6]_i_2_n_0
    SLICE_X381Y310       LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148    10.246 r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gte4_drp_arb_i/drp_state[6]_i_1/O
                         net (fo=17, routed)          0.498    10.744    c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gte4_drp_arb_i/drp_state[6]
    SLICE_X378Y309       FDRE                                         r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gte4_drp_arb_i/do_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M_c2c_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BY53                                              0.000    20.000 r  gclk_clk_p (IN)
                         net (fo=0)                   0.079    20.079    c2c_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.586    20.665 r  c2c_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    20.705    c2c_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    BY53                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    20.705 r  c2c_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    21.049    c2c_i/clk_wiz_0/inst/clk_in1_c2c_clk_wiz_0_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    21.679 r  c2c_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216    21.895    c2c_i/clk_wiz_0/inst/clk_50M_c2c_clk_wiz_0_0
    BUFGCE_X0Y65         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    21.919 r  c2c_i/clk_wiz_0/inst/clkout1_buf/O
    X6Y5 (CLOCK_ROOT)    net (fo=2261, routed)        3.813    25.732    c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gte4_drp_arb_i/drpclk_in[0]
    SLR Crossing[0->1]   
    SLICE_X378Y309       FDRE                                         r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gte4_drp_arb_i/do_r_reg[0]/C
                         clock pessimism             -0.309    25.423    
                         inter-SLR compensation      -0.227    25.195    
                         clock uncertainty           -0.075    25.120    
    SLICE_X378Y309       FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.060    25.060    c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gte4_drp_arb_i/do_r_reg[0]
  -------------------------------------------------------------------
                         required time                         25.060    
                         arrival time                         -10.744    
  -------------------------------------------------------------------
                         slack                                 14.316    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gte4_drp_arb_i/di_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M_c2c_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gte4_drp_arb_i/DI_O_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M_c2c_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M_c2c_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_50M_c2c_clk_wiz_0_0 rise@0.000ns - clk_50M_c2c_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.060ns (33.333%)  route 0.120ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.629ns
    Source Clock Delay      (SCD):    5.732ns
    Clock Pessimism Removal (CPR):    -0.210ns
  Clock Net Delay (Source):      3.813ns (routing 2.252ns, distribution 1.561ns)
  Clock Net Delay (Destination): 4.240ns (routing 2.468ns, distribution 1.772ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M_c2c_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BY53                                              0.000     0.000 r  gclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    c2c_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.586     0.665 r  c2c_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.705    c2c_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    BY53                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.705 r  c2c_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     1.049    c2c_i/clk_wiz_0/inst/clk_in1_c2c_clk_wiz_0_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.679 r  c2c_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     1.895    c2c_i/clk_wiz_0/inst/clk_50M_c2c_clk_wiz_0_0
    BUFGCE_X0Y65         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.919 r  c2c_i/clk_wiz_0/inst/clkout1_buf/O
    X6Y5 (CLOCK_ROOT)    net (fo=2261, routed)        3.813     5.732    c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gte4_drp_arb_i/drpclk_in[0]
    SLR Crossing[0->1]   
    SLICE_X378Y301       FDRE                                         r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gte4_drp_arb_i/di_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X378Y301       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     5.792 r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gte4_drp_arb_i/di_reg[7]/Q
                         net (fo=1, routed)           0.120     5.912    c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gte4_drp_arb_i/di_reg_n_0_[7]
    SLICE_X381Y301       FDRE                                         r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gte4_drp_arb_i/DI_O_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M_c2c_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BY53                                              0.000     0.000 r  gclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    c2c_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.696     0.796 r  c2c_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.846    c2c_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    BY53                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.846 r  c2c_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.243    c2c_i/clk_wiz_0/inst/clk_in1_c2c_clk_wiz_0_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.116 r  c2c_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.361    c2c_i/clk_wiz_0/inst/clk_50M_c2c_clk_wiz_0_0
    BUFGCE_X0Y65         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.389 r  c2c_i/clk_wiz_0/inst/clkout1_buf/O
    X6Y5 (CLOCK_ROOT)    net (fo=2261, routed)        4.240     5.629    c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gte4_drp_arb_i/drpclk_in[0]
    SLR Crossing[0->1]   
    SLICE_X381Y301       FDRE                                         r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gte4_drp_arb_i/DI_O_reg[7]/C
                         clock pessimism              0.210     5.839    
    SLICE_X381Y301       FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     5.901    c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gte4_drp_arb_i/DI_O_reg[7]
  -------------------------------------------------------------------
                         required time                         -5.901    
                         arrival time                           5.912    
  -------------------------------------------------------------------
                         slack                                  0.011    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50M_c2c_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { c2c_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTYE4_CHANNEL/DRPCLK  n/a            4.000         20.000      16.000     GTYE4_CHANNEL_X0Y6  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTYE4_CHANNEL/DRPCLK  n/a            1.800         10.000      8.200      GTYE4_CHANNEL_X0Y6  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTYE4_CHANNEL/DRPCLK  n/a            1.800         10.000      8.200      GTYE4_CHANNEL_X0Y6  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_100M_c2c_clk_wiz_0_0
  To Clock:  GTYE4_CHANNEL_TXOUTCLK[0]_1

Setup :            0  Failing Endpoints,  Worst Slack        9.332ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.332ns  (required time - arrival time)
  Source:                 c2c_i/c2c_master/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_c2c_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c2c_i/c2c_master/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLK[0]_1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLK[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.693ns  (logic 0.081ns (11.688%)  route 0.612ns (88.312%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X348Y603                                    0.000     0.000 r  c2c_i/c2c_master/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X348Y603       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  c2c_i/c2c_master/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.612     0.693    c2c_i/c2c_master/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X348Y603       FDRE                                         r  c2c_i/c2c_master/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X348Y603       FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025    10.025    c2c_i/c2c_master/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.693    
  -------------------------------------------------------------------
                         slack                                  9.332    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout5
  To Clock:  mmcm_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        2.597ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.597ns  (required time - arrival time)
  Source:                 c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@7.504ns period=15.008ns})
  Destination:            c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[0].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.876ns period=3.752ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.428ns  (logic 0.081ns (18.925%)  route 0.347ns (81.075%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y642                                     0.000     0.000 r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[0]/C
    SLICE_X33Y642        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[0]/Q
                         net (fo=1, routed)           0.347     0.428    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/out[0]
    SLICE_X32Y642        FDRE                                         r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[0].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X32Y642        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     3.025    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[0].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.025    
                         arrival time                          -0.428    
  -------------------------------------------------------------------
                         slack                                  2.597    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout6
  To Clock:  mmcm_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.859ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.859ns  (required time - arrival time)
  Source:                 c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.752ns period=7.504ns})
  Destination:            c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[21].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.876ns period=3.752ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        2.166ns  (logic 0.081ns (3.739%)  route 2.085ns (96.261%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y735                                     0.000     0.000 r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[21]/C
    SLICE_X15Y735        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[21]/Q
                         net (fo=41, routed)          2.085     2.166    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[31].sync_reg_reg[0]_0[21]
    SLICE_X5Y700         FDRE                                         r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[21].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X5Y700         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     3.025    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[21].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.025    
                         arrival time                          -2.166    
  -------------------------------------------------------------------
                         slack                                  0.859    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100M_c2c_clk_wiz_0_0
  To Clock:  mmcm_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        9.355ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.355ns  (required time - arrival time)
  Source:                 c2c_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_c2c_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c2c_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.876ns period=3.752ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.670ns  (logic 0.079ns (11.791%)  route 0.591ns (88.209%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y668                                     0.000     0.000 r  c2c_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X50Y668        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  c2c_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.591     0.670    c2c_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X49Y668        FDRE                                         r  c2c_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X49Y668        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025    10.025    c2c_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.670    
  -------------------------------------------------------------------
                         slack                                  9.355    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  pll_clk[0]_DIV

Setup :            0  Failing Endpoints,  Worst Slack        1.101ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.792ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.101ns  (required time - arrival time)
  Source:                 c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.876ns period=3.752ns})
  Destination:            c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.876ns period=3.752ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.752ns  (pll_clk[0]_DIV rise@3.752ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.531ns  (logic 0.079ns (5.159%)  route 1.452ns (94.841%))
  Logic Levels:           0  
  Clock Path Skew:        -0.817ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.039ns = ( 5.791 - 3.752 ) 
    Source Clock Delay      (SCD):    2.327ns
    Clock Pessimism Removal (CPR):    -0.529ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.067ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      1.156ns (routing 0.171ns, distribution 0.985ns)
  Clock Net Delay (Destination): 0.855ns (routing 0.155ns, distribution 0.700ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AF51                                              0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y274
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.591 r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.641    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AF51                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.641 r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.025    c2c_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.898 r  c2c_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.143    c2c_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y276        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.171 r  c2c_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y11 (CLOCK_ROOT)   net (fo=22445, routed)       1.156     2.327    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/dReg_reg[6]
    SLICE_X2Y704         FDRE                                         r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y704         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.406 r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[0]/Q
                         net (fo=8, routed)           1.452     3.858    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_low[0]
    BITSLICE_CONTROL_X0Y82
                         BITSLICE_CONTROL                             r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      3.752     3.752 f  
    AF51                                              0.000     3.752 f  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.079     3.831    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y274
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     4.226 f  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.266    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AF51                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.266 f  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.599    c2c_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.229 f  c2c_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     5.444    c2c_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y276        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.468 f  c2c_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y11 (CLOCK_ROOT)   net (fo=22445, routed)       0.855     6.323    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y21            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.818     5.505 f  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.094     5.599    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y82
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117     5.716 r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y82
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     5.791 r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                         clock pessimism             -0.529     5.262    
                         clock uncertainty           -0.163     5.099    
    BITSLICE_CONTROL_X0Y82
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[0])
                                                     -0.140     4.959    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          4.959    
                         arrival time                          -3.858    
  -------------------------------------------------------------------
                         slack                                  1.101    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.792ns  (arrival time - required time)
  Source:                 c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_low/rdEn_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.876ns period=3.752ns})
  Destination:            c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.876ns period=3.752ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.058ns (15.718%)  route 0.311ns (84.282%))
  Logic Levels:           0  
  Clock Path Skew:        -0.856ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.354ns
    Source Clock Delay      (SCD):    2.738ns
    Clock Pessimism Removal (CPR):    -0.529ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.067ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      1.023ns (routing 0.155ns, distribution 0.868ns)
  Clock Net Delay (Destination): 0.977ns (routing 0.171ns, distribution 0.806ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AF51                                              0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y274
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.474 r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AF51                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     0.847    c2c_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.477 r  c2c_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.692    c2c_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y276        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.716 r  c2c_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y11 (CLOCK_ROOT)   net (fo=22445, routed)       1.023     2.738    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_low/rsMask_reg[7][12]_1
    SLICE_X3Y664         FDRE                                         r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_low/rdEn_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y664         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     2.796 r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_low/rdEn_reg[2]/Q
                         net (fo=1, routed)           0.311     3.107    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[2]
    BITSLICE_CONTROL_X0Y86
                         BITSLICE_CONTROL                             r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 r  
    AF51                                              0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y274
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.591 r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.641    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AF51                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.641 r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.025    c2c_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.898 r  c2c_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.143    c2c_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y276        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.171 r  c2c_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y11 (CLOCK_ROOT)   net (fo=22445, routed)       0.977     2.148    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y21            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -1.246     0.902 r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.140     1.042    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y86
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.193     1.235 r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y86
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.119     1.354 r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.529     1.883    
                         clock uncertainty            0.163     2.046    
    BITSLICE_CONTROL_X0Y86
                         BITSLICE_CONTROL (Hold_CONTROL_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[2])
                                                      0.270     2.316    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -2.316    
                         arrival time                           3.107    
  -------------------------------------------------------------------
                         slack                                  0.792    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  pll_clk[1]_DIV

Setup :            0  Failing Endpoints,  Worst Slack        1.541ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.791ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.541ns  (required time - arrival time)
  Source:                 c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.876ns period=3.752ns})
  Destination:            c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.876ns period=3.752ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.752ns  (pll_clk[1]_DIV rise@3.752ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.164ns  (logic 0.081ns (6.961%)  route 1.083ns (93.039%))
  Logic Levels:           0  
  Clock Path Skew:        -0.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.022ns = ( 5.774 - 3.752 ) 
    Source Clock Delay      (SCD):    2.339ns
    Clock Pessimism Removal (CPR):    -0.474ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.067ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      1.168ns (routing 0.171ns, distribution 0.997ns)
  Clock Net Delay (Destination): 0.844ns (routing 0.155ns, distribution 0.689ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AF51                                              0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y274
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.591 r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.641    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AF51                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.641 r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.025    c2c_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.898 r  c2c_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.143    c2c_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y276        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.171 r  c2c_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y11 (CLOCK_ROOT)   net (fo=22445, routed)       1.168     2.339    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk
    SLICE_X0Y664         FDRE                                         r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y664         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     2.420 r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[3]/Q
                         net (fo=6, routed)           1.083     3.503    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/clb2phy_t_b_low[3]
    BITSLICE_CONTROL_X0Y95
                         BITSLICE_CONTROL                             r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      3.752     3.752 r  
    AF51                                              0.000     3.752 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.079     3.831    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y274
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     4.226 r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.266    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AF51                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.266 r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.599    c2c_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.229 r  c2c_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     5.444    c2c_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y276        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.468 r  c2c_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y11 (CLOCK_ROOT)   net (fo=22445, routed)       0.844     6.312    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y23            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.818     5.494 r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.099     5.593    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y95
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     5.699 r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y95
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     5.774 r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                         clock pessimism             -0.474     5.300    
                         clock uncertainty           -0.163     5.137    
    BITSLICE_CONTROL_X0Y95
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[3])
                                                     -0.093     5.044    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.044    
                         arrival time                          -3.503    
  -------------------------------------------------------------------
                         slack                                  1.541    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.791ns  (arrival time - required time)
  Source:                 c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_BA_dly_reg[1][12]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.876ns period=3.752ns})
  Destination:            c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[4]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.876ns period=3.752ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.058ns (19.269%)  route 0.243ns (80.731%))
  Logic Levels:           0  
  Clock Path Skew:        -0.717ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.521ns
    Source Clock Delay      (SCD):    2.712ns
    Clock Pessimism Removal (CPR):    -0.474ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.067ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      0.996ns (routing 0.155ns, distribution 0.841ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AF51                                              0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y274
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.474 r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AF51                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     0.847    c2c_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.477 r  c2c_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.692    c2c_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y276        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.716 r  c2c_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y11 (CLOCK_ROOT)   net (fo=22445, routed)       0.996     2.712    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/dReg_reg[6]
    SLICE_X0Y705         FDRE                                         r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_BA_dly_reg[1][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y705         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     2.770 r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_BA_dly_reg[1][12]/Q
                         net (fo=1, routed)           0.243     3.013    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/clb2phy_wr_dq0[4]
    BITSLICE_RX_TX_X0Y611
                         RXTX_BITSLICE                                r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[4]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 r  
    AF51                                              0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y274
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.591 r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.641    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AF51                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.641 r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.025    c2c_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.898 r  c2c_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.143    c2c_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y276        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.171 r  c2c_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=22445, routed)       0.965     2.136    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y23            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -1.246     0.890 r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.140     1.030    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y94
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.177     1.207 r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y94
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.109     1.316 r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X0Y94
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT0[26])
                                                      0.162     1.478 r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         net (fo=1, routed)           0.043     1.521    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT0[26]
    BITSLICE_RX_TX_X0Y611
                         RXTX_BITSLICE                                r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.474     1.995    
                         clock uncertainty            0.163     2.158    
    BITSLICE_RX_TX_X0Y611
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[4])
                                                      0.064     2.222    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -2.222    
                         arrival time                           3.013    
  -------------------------------------------------------------------
                         slack                                  0.791    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  pll_clk[2]_DIV

Setup :            0  Failing Endpoints,  Worst Slack        0.753ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.806ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.753ns  (required time - arrival time)
  Source:                 c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/cs0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.876ns period=3.752ns})
  Destination:            c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_WRCS0[1]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.876ns period=3.752ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.752ns  (pll_clk[2]_DIV rise@3.752ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.875ns  (logic 0.078ns (4.160%)  route 1.797ns (95.840%))
  Logic Levels:           0  
  Clock Path Skew:        -0.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.057ns = ( 5.809 - 3.752 ) 
    Source Clock Delay      (SCD):    2.368ns
    Clock Pessimism Removal (CPR):    -0.529ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.067ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      1.197ns (routing 0.171ns, distribution 1.026ns)
  Clock Net Delay (Destination): 0.879ns (routing 0.155ns, distribution 0.724ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AF51                                              0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y274
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.591 r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.641    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AF51                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.641 r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.025    c2c_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.898 r  c2c_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.143    c2c_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y276        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.171 r  c2c_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y11 (CLOCK_ROOT)   net (fo=22445, routed)       1.197     2.368    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/dReg_reg[6]
    SLICE_X1Y647         FDRE                                         r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/cs0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y647         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     2.446 r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/cs0_reg[1]/Q
                         net (fo=16, routed)          1.797     4.243    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_wrcs0_upp[1]
    BITSLICE_CONTROL_X0Y103
                         BITSLICE_CONTROL                             r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_WRCS0[1]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      3.752     3.752 r  
    AF51                                              0.000     3.752 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.079     3.831    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y274
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     4.226 r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.266    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AF51                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.266 r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.599    c2c_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.229 r  c2c_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     5.444    c2c_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y276        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.468 r  c2c_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y11 (CLOCK_ROOT)   net (fo=22445, routed)       0.879     6.347    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y25            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.818     5.529 r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.099     5.628    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y103
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     5.734 r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y103
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     5.809 r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                         clock pessimism             -0.529     5.280    
                         clock uncertainty           -0.163     5.117    
    BITSLICE_CONTROL_X0Y103
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_PHY_WRCS0[1])
                                                     -0.121     4.996    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          4.996    
                         arrival time                          -4.243    
  -------------------------------------------------------------------
                         slack                                  0.753    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.806ns  (arrival time - required time)
  Source:                 c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_low/rdEn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.876ns period=3.752ns})
  Destination:            c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.876ns period=3.752ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.059ns (18.790%)  route 0.255ns (81.210%))
  Logic Levels:           0  
  Clock Path Skew:        -0.922ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.375ns
    Source Clock Delay      (SCD):    2.766ns
    Clock Pessimism Removal (CPR):    -0.470ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.067ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      1.051ns (routing 0.155ns, distribution 0.896ns)
  Clock Net Delay (Destination): 1.004ns (routing 0.171ns, distribution 0.833ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AF51                                              0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y274
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.474 r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AF51                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     0.847    c2c_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.477 r  c2c_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.692    c2c_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y276        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.716 r  c2c_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y11 (CLOCK_ROOT)   net (fo=22445, routed)       1.051     2.766    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_low/rsMask_reg[7][12]_1
    SLICE_X3Y737         FDRE                                         r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_low/rdEn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y737         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     2.825 r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_low/rdEn_reg[0]/Q
                         net (fo=1, routed)           0.255     3.080    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[0]
    BITSLICE_CONTROL_X0Y98
                         BITSLICE_CONTROL                             r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 f  
    AF51                                              0.000     0.000 f  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y274
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.591 f  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.641    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AF51                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.641 f  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.025    c2c_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.898 f  c2c_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.143    c2c_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y276        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.171 f  c2c_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y11 (CLOCK_ROOT)   net (fo=22445, routed)       1.004     2.175    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y25            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -1.246     0.929 f  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.134     1.063    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y98
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.193     1.256 r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y98
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.119     1.375 r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.470     1.845    
                         clock uncertainty            0.163     2.008    
    BITSLICE_CONTROL_X0Y98
                         BITSLICE_CONTROL (Hold_CONTROL_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[0])
                                                      0.267     2.275    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -2.275    
                         arrival time                           3.080    
  -------------------------------------------------------------------
                         slack                                  0.806    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  mmcm_clkout5

Setup :            0  Failing Endpoints,  Worst Slack       11.587ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.587ns  (required time - arrival time)
  Source:                 c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.876ns period=3.752ns})
  Destination:            c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[7].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@7.504ns period=15.008ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.438ns  (logic 0.081ns (18.493%)  route 0.357ns (81.507%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y640                                     0.000     0.000 r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[7]/C
    SLICE_X41Y640        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[7]/Q
                         net (fo=1, routed)           0.357     0.438    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[7]
    SLICE_X47Y640        FDRE                                         r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[7].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X47Y640        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025    12.025    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[7].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.025    
                         arrival time                          -0.438    
  -------------------------------------------------------------------
                         slack                                 11.587    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  mmcm_clkout5

Setup :            0  Failing Endpoints,  Worst Slack       49.583ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             49.583ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@7.504ns period=15.008ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.442ns  (logic 0.076ns (17.195%)  route 0.366ns (82.805%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y630                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X56Y630        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.366     0.442    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X57Y630        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X57Y630        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.442    
  -------------------------------------------------------------------
                         slack                                 49.583    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  mmcm_clkout6

Setup :            0  Failing Endpoints,  Worst Slack        2.366ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.366ns  (required time - arrival time)
  Source:                 c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/sample_gts_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.876ns period=3.752ns})
  Destination:            c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts_riu_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.752ns period=7.504ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.752ns  (mmcm_clkout6 rise@7.504ns - mmcm_clkout0 rise@3.752ns)
  Data Path Delay:        1.065ns  (logic 0.079ns (7.418%)  route 0.986ns (92.582%))
  Logic Levels:           0  
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.813ns = ( 10.317 - 7.504 ) 
    Source Clock Delay      (SCD):    2.405ns = ( 6.157 - 3.752 ) 
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.234ns (routing 0.171ns, distribution 1.063ns)
  Clock Net Delay (Destination): 1.085ns (routing 0.155ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      3.752     3.752 r  
    AF51                                              0.000     3.752 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.100     3.852    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y274
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     4.343 r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     4.393    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AF51                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.393 r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     4.777    c2c_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     4.650 r  c2c_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     4.895    c2c_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y276        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.923 r  c2c_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y11 (CLOCK_ROOT)   net (fo=22445, routed)       1.234     6.157    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/dReg_reg[6]
    SLICE_X6Y731         FDRE                                         r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/sample_gts_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y731         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     6.236 r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/sample_gts_reg/Q
                         net (fo=1, routed)           0.986     7.222    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts
    SLICE_X8Y731         FDRE                                         r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts_riu_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      7.504     7.504 r  
    AF51                                              0.000     7.504 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.079     7.583    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y274
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     7.977 r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.017    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AF51                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.017 r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     8.350    c2c_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     8.980 r  c2c_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.227     9.207    c2c_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y279        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.231 r  c2c_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y11 (CLOCK_ROOT)   net (fo=1736, routed)        1.085    10.317    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X8Y731         FDRE                                         r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts_riu_reg/C
                         clock pessimism             -0.579     9.738    
                         clock uncertainty           -0.175     9.563    
    SLICE_X8Y731         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     9.588    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts_riu_reg
  -------------------------------------------------------------------
                         required time                          9.588    
                         arrival time                          -7.222    
  -------------------------------------------------------------------
                         slack                                  2.366    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/sample_gts_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.876ns period=3.752ns})
  Destination:            c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts_riu_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.752ns period=7.504ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.039ns (7.573%)  route 0.476ns (92.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.425ns
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    -0.370ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.695ns (routing 0.096ns, distribution 0.599ns)
  Clock Net Delay (Destination): 0.804ns (routing 0.108ns, distribution 0.696ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AF51                                              0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y274
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.250     0.329 r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.369    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AF51                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.369 r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.196     0.565    c2c_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.795 r  c2c_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.941    c2c_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y276        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.958 r  c2c_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y11 (CLOCK_ROOT)   net (fo=22445, routed)       0.695     1.652    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/dReg_reg[6]
    SLICE_X6Y731         FDRE                                         r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/sample_gts_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y731         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.691 r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/sample_gts_reg/Q
                         net (fo=1, routed)           0.476     2.167    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts
    SLICE_X8Y731         FDRE                                         r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts_riu_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AF51                                              0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y274
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.348     0.448 r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.498    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AF51                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.498 r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.222     0.720    c2c_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.295     0.425 r  c2c_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.177     0.602    c2c_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y279        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.621 r  c2c_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y11 (CLOCK_ROOT)   net (fo=1736, routed)        0.804     1.425    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X8Y731         FDRE                                         r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts_riu_reg/C
                         clock pessimism              0.370     1.795    
                         clock uncertainty            0.175     1.970    
    SLICE_X8Y731         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.046     2.016    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts_riu_reg
  -------------------------------------------------------------------
                         required time                         -2.016    
                         arrival time                           2.167    
  -------------------------------------------------------------------
                         slack                                  0.151    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout5
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       14.537ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.537ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@7.504ns period=15.008ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.008ns  (MaxDelay Path 15.008ns)
  Data Path Delay:        0.496ns  (logic 0.078ns (15.726%)  route 0.418ns (84.274%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.008ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y631                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X56Y631        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.418     0.496    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X56Y632        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.008    15.008    
    SLICE_X56Y632        FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    15.033    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                          -0.496    
  -------------------------------------------------------------------
                         slack                                 14.537    





---------------------------------------------------------------------------------------------------
From Clock:  GTYE4_CHANNEL_TXOUTCLK[0]_1
  To Clock:  clk_100M_c2c_clk_wiz_0_0

Setup :           12  Failing Endpoints,  Worst Slack       -1.199ns,  Total Violation      -13.456ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.005ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.199ns  (required time - arrival time)
  Source:                 c2c_i/aurora_master/inst/global_logic_i/channel_init_sm_i/CHANNEL_UP_RX_IF_reg/C
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLK[0]_1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            c2c_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_100M_c2c_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_c2c_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.400ns  (clk_100M_c2c_clk_wiz_0_0 rise@90.000ns - GTYE4_CHANNEL_TXOUTCLK[0]_1 rise@89.600ns)
  Data Path Delay:        2.599ns  (logic 0.081ns (3.116%)  route 2.518ns (96.884%))
  Logic Levels:           0  
  Clock Path Skew:        1.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.533ns = ( 95.533 - 90.000 ) 
    Source Clock Delay      (SCD):    4.314ns = ( 93.914 - 89.600 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      4.099ns (routing 2.485ns, distribution 1.614ns)
  Clock Net Delay (Destination): 3.610ns (routing 2.293ns, distribution 1.317ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLK[0]_1 rise edge)
                                                     89.600    89.600 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000    89.600 r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.085    89.685    c2c_i/aurora_slave/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y33        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130    89.815 r  c2c_i/aurora_slave/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=6094, routed)        4.099    93.914    c2c_i/aurora_master/inst/global_logic_i/channel_init_sm_i/user_clk
    SLR Crossing[0->1]   
    SLICE_X203Y562       FDRE                                         r  c2c_i/aurora_master/inst/global_logic_i/channel_init_sm_i/CHANNEL_UP_RX_IF_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y562       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081    93.995 r  c2c_i/aurora_master/inst/global_logic_i/channel_init_sm_i/CHANNEL_UP_RX_IF_reg/Q
                         net (fo=17, routed)          2.518    96.513    c2c_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/TRIGGER_I[4]
    SLICE_X206Y578       SRL16E                                       r  c2c_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_c2c_clk_wiz_0_0 rise edge)
                                                     90.000    90.000 r  
    BY53                                              0.000    90.000 r  gclk_clk_p (IN)
                         net (fo=0)                   0.079    90.079    c2c_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.586    90.665 r  c2c_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    90.705    c2c_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    BY53                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    90.705 r  c2c_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    91.049    c2c_i/clk_wiz_0/inst/clk_in1_c2c_clk_wiz_0_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    91.679 r  c2c_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    91.899    c2c_i/clk_wiz_0/inst/clk_100M_c2c_clk_wiz_0_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    91.923 r  c2c_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=12276, routed)       3.610    95.533    c2c_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/DESIGN_CLK_I
    SLR Crossing[0->1]   
    SLICE_X206Y578       SRL16E                                       r  c2c_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/CLK
                         clock pessimism              0.000    95.533    
                         clock uncertainty           -0.155    95.378    
    SLICE_X206Y578       SRL16E (Setup_E6LUT_SLICEM_CLK_D)
                                                     -0.063    95.315    c2c_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8
  -------------------------------------------------------------------
                         required time                         95.315    
                         arrival time                         -96.513    
  -------------------------------------------------------------------
                         slack                                 -1.199    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.005ns  (arrival time - required time)
  Source:                 c2c_i/aurora_master/inst/aurora_lane_0_i/lane_init_sm_i/lane_up_flop_i/C
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLK[0]_1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            c2c_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][6]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_100M_c2c_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_c2c_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_100M_c2c_clk_wiz_0_0 rise@0.000ns - GTYE4_CHANNEL_TXOUTCLK[0]_1 rise@0.000ns)
  Data Path Delay:        1.646ns  (logic 0.059ns (3.585%)  route 1.587ns (96.415%))
  Logic Levels:           0  
  Clock Path Skew:        1.465ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.406ns
    Source Clock Delay      (SCD):    3.941ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      3.749ns (routing 2.252ns, distribution 1.497ns)
  Clock Net Delay (Destination): 4.011ns (routing 2.522ns, distribution 1.489ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLK[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.078     0.078    c2c_i/aurora_slave/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y33        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  c2c_i/aurora_slave/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=6094, routed)        3.749     3.941    c2c_i/aurora_master/inst/aurora_lane_0_i/lane_init_sm_i/user_clk
    SLR Crossing[0->1]   
    SLICE_X197Y579       FDRE                                         r  c2c_i/aurora_master/inst/aurora_lane_0_i/lane_init_sm_i/lane_up_flop_i/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y579       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     4.000 r  c2c_i/aurora_master/inst/aurora_lane_0_i/lane_init_sm_i/lane_up_flop_i/Q
                         net (fo=8, routed)           1.587     5.587    c2c_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/TRIGGER_I[6]
    SLICE_X206Y578       SRL16E                                       r  c2c_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][6]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_c2c_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BY53                                              0.000     0.000 r  gclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    c2c_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.696     0.796 r  c2c_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.846    c2c_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    BY53                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.846 r  c2c_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.243    c2c_i/clk_wiz_0/inst/clk_in1_c2c_clk_wiz_0_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.116 r  c2c_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.367    c2c_i/clk_wiz_0/inst/clk_100M_c2c_clk_wiz_0_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.395 r  c2c_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=12276, routed)       4.011     5.406    c2c_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/DESIGN_CLK_I
    SLR Crossing[0->1]   
    SLICE_X206Y578       SRL16E                                       r  c2c_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][6]_srl8/CLK
                         clock pessimism              0.000     5.406    
                         clock uncertainty            0.155     5.561    
    SLICE_X206Y578       SRL16E (Hold_G6LUT_SLICEM_CLK_D)
                                                      0.020     5.581    c2c_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][6]_srl8
  -------------------------------------------------------------------
                         required time                         -5.581    
                         arrival time                           5.587    
  -------------------------------------------------------------------
                         slack                                  0.005    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  clk_100M_c2c_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.319ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.319ns  (required time - arrival time)
  Source:                 c2c_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.876ns period=3.752ns})
  Destination:            c2c_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_c2c_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_c2c_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.752ns  (MaxDelay Path 3.752ns)
  Data Path Delay:        0.458ns  (logic 0.079ns (17.249%)  route 0.379ns (82.751%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.752ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y659                                     0.000     0.000 r  c2c_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X33Y659        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  c2c_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.379     0.458    c2c_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X33Y660        FDRE                                         r  c2c_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.752     3.752    
    SLICE_X33Y660        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     3.777    c2c_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          3.777    
                         arrival time                          -0.458    
  -------------------------------------------------------------------
                         slack                                  3.319    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  GTYE4_CHANNEL_TXOUTCLK[0]_1
  To Clock:  GTYE4_CHANNEL_TXOUTCLK[0]_1

Setup :            0  Failing Endpoints,  Worst Slack       10.359ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.359ns  (required time - arrival time)
  Source:                 c2c_i/c2c_slave/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by GTYE4_CHANNEL_TXOUTCLK[0]_1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            c2c_i/c2c_slave/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/axi_chip2chip_phy_init_inst/calib_done_flop_reg/CLR
                            (recovery check against rising-edge clock GTYE4_CHANNEL_TXOUTCLK[0]_1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (GTYE4_CHANNEL_TXOUTCLK[0]_1 rise@12.800ns - GTYE4_CHANNEL_TXOUTCLK[0]_1 rise@0.000ns)
  Data Path Delay:        2.368ns  (logic 0.079ns (3.336%)  route 2.289ns (96.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.139ns = ( 16.939 - 12.800 ) 
    Source Clock Delay      (SCD):    4.473ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      4.258ns (routing 2.485ns, distribution 1.773ns)
  Clock Net Delay (Destination): 3.947ns (routing 2.252ns, distribution 1.695ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLK[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    c2c_i/aurora_slave/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y33        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  c2c_i/aurora_slave/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=6094, routed)        4.258     4.473    c2c_i/c2c_slave/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/aurora_phy.user_reset_sync_inst/axi_c2c_phy_clk
    SLR Crossing[0->2]   
    SLICE_X185Y641       FDPE                                         r  c2c_i/c2c_slave/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y641       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.552 f  c2c_i/c2c_slave/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_out_reg/Q
                         net (fo=247, routed)         2.289     6.841    c2c_i/c2c_slave/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/axi_chip2chip_phy_init_inst/AS[0]
    SLICE_X303Y620       FDCE                                         f  c2c_i/c2c_slave/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/axi_chip2chip_phy_init_inst/calib_done_flop_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLK[0]_1 rise edge)
                                                     12.800    12.800 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000    12.800 r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.078    12.878    c2c_i/aurora_slave/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y33        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    12.992 r  c2c_i/aurora_slave/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=6094, routed)        3.947    16.939    c2c_i/c2c_slave/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/axi_chip2chip_phy_init_inst/axi_c2c_phy_clk
    SLR Crossing[0->2]   
    SLICE_X303Y620       FDCE                                         r  c2c_i/c2c_slave/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/axi_chip2chip_phy_init_inst/calib_done_flop_reg/C
                         clock pessimism              0.373    17.312    
                         clock uncertainty           -0.046    17.266    
    SLICE_X303Y620       FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066    17.200    c2c_i/c2c_slave/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/axi_chip2chip_phy_init_inst/calib_done_flop_reg
  -------------------------------------------------------------------
                         required time                         17.200    
                         arrival time                          -6.841    
  -------------------------------------------------------------------
                         slack                                 10.359    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 c2c_i/aurora_slave/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLK[0]_1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/fabric_pcs_rst_extend_cntr_reg[5]/CLR
                            (removal check against rising-edge clock GTYE4_CHANNEL_TXOUTCLK[0]_1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTYE4_CHANNEL_TXOUTCLK[0]_1 rise@0.000ns - GTYE4_CHANNEL_TXOUTCLK[0]_1 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.041ns (25.662%)  route 0.119ns (74.337%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.912ns
    Source Clock Delay      (SCD):    2.604ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Net Delay (Source):      2.479ns (routing 1.352ns, distribution 1.127ns)
  Clock Net Delay (Destination): 2.773ns (routing 1.514ns, distribution 1.259ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLK[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.052     0.052    c2c_i/aurora_slave/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y33        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  c2c_i/aurora_slave/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=6094, routed)        2.479     2.604    c2c_i/aurora_slave/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst_0
    SLR Crossing[0->1]   
    SLICE_X384Y313       FDCE                                         r  c2c_i/aurora_slave/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X384Y313       FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.645 r  c2c_i/aurora_slave/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/Q
                         net (fo=20, routed)          0.119     2.764    c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/mmcm_not_locked_out2
    SLICE_X380Y314       FDCE                                         f  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/fabric_pcs_rst_extend_cntr_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLK[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.057     0.057    c2c_i/aurora_slave/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y33        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  c2c_i/aurora_slave/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=6094, routed)        2.773     2.912    c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/fabric_pcs_rst_extend_cntr_reg[8]_0
    SLR Crossing[0->1]   
    SLICE_X380Y314       FDCE                                         r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/fabric_pcs_rst_extend_cntr_reg[5]/C
                         clock pessimism             -0.255     2.658    
    SLICE_X380Y314       FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     2.638    c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/fabric_pcs_rst_extend_cntr_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.638    
                         arrival time                           2.764    
  -------------------------------------------------------------------
                         slack                                  0.126    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  To Clock:  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack       12.129ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.129ns  (required time - arrival time)
  Source:                 c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/CLR
                            (recovery check against rising-edge clock c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@12.800ns - c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.079ns (16.905%)  route 0.388ns (83.095%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.544ns = ( 15.344 - 12.800 ) 
    Source Clock Delay      (SCD):    2.862ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.862ns (routing 2.018ns, distribution 0.844ns)
  Clock Net Delay (Destination): 2.544ns (routing 1.828ns, distribution 0.716ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y34        BUFG_GT                      0.000     0.000 r  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=31, routed)          2.862     2.862    c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X235Y240       FDPE                                         r  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X235Y240       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.941 f  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.388     3.330    c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X239Y242       FDCE                                         f  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                     12.800    12.800 r  
    BUFG_GT_X0Y34        BUFG_GT                      0.000    12.800 r  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=31, routed)          2.544    15.344    c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X239Y242       FDCE                                         r  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/C
                         clock pessimism              0.227    15.571    
                         clock uncertainty           -0.046    15.525    
    SLICE_X239Y242       FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066    15.459    c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         15.459    
                         arrival time                          -3.330    
  -------------------------------------------------------------------
                         slack                                 12.129    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/CLR
                            (removal check against rising-edge clock c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.039ns (29.431%)  route 0.094ns (70.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.765ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Net Delay (Source):      1.568ns (routing 1.099ns, distribution 0.469ns)
  Clock Net Delay (Destination): 1.765ns (routing 1.223ns, distribution 0.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y34        BUFG_GT                      0.000     0.000 r  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=31, routed)          1.568     1.568    c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X235Y240       FDPE                                         r  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X235Y240       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.607 f  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.094     1.700    c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X239Y240       FDCE                                         f  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y34        BUFG_GT                      0.000     0.000 r  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=31, routed)          1.765     1.765    c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X239Y240       FDCE                                         r  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
                         clock pessimism             -0.146     1.619    
    SLICE_X239Y240       FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.599    c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.101    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  To Clock:  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack       12.235ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.235ns  (required time - arrival time)
  Source:                 c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CLR
                            (recovery check against rising-edge clock c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@12.800ns - c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.079ns (19.053%)  route 0.336ns (80.947%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.487ns = ( 15.287 - 12.800 ) 
    Source Clock Delay      (SCD):    2.792ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.792ns (routing 1.956ns, distribution 0.836ns)
  Clock Net Delay (Destination): 2.487ns (routing 1.776ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y46        BUFG_GT                      0.000     0.000 r  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=31, routed)          2.792     2.792    c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X239Y243       FDPE                                         r  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X239Y243       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.871 f  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.336     3.207    c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X239Y245       FDCE                                         f  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                     12.800    12.800 r  
    BUFG_GT_X0Y46        BUFG_GT                      0.000    12.800 r  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=31, routed)          2.487    15.287    c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X239Y245       FDCE                                         r  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism              0.268    15.554    
                         clock uncertainty           -0.046    15.508    
    SLICE_X239Y245       FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066    15.442    c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         15.442    
                         arrival time                          -3.207    
  -------------------------------------------------------------------
                         slack                                 12.235    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/CLR
                            (removal check against rising-edge clock c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.039ns (24.477%)  route 0.120ns (75.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.703ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Net Delay (Source):      1.519ns (routing 1.056ns, distribution 0.463ns)
  Clock Net Delay (Destination): 1.703ns (routing 1.169ns, distribution 0.534ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y46        BUFG_GT                      0.000     0.000 r  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=31, routed)          1.519     1.519    c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X239Y243       FDPE                                         r  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X239Y243       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.558 f  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.120     1.678    c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X239Y244       FDCE                                         f  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y46        BUFG_GT                      0.000     0.000 r  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=31, routed)          1.703     1.703    c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X239Y244       FDCE                                         r  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
                         clock pessimism             -0.165     1.538    
    SLICE_X239Y244       FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.518    c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.518    
                         arrival time                           1.678    
  -------------------------------------------------------------------
                         slack                                  0.159    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  To Clock:  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack       12.118ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.118ns  (required time - arrival time)
  Source:                 c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@12.800ns - c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.079ns (15.799%)  route 0.421ns (84.201%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.423ns = ( 15.223 - 12.800 ) 
    Source Clock Delay      (SCD):    2.701ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.701ns (routing 1.746ns, distribution 0.955ns)
  Clock Net Delay (Destination): 2.423ns (routing 1.587ns, distribution 0.836ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y44        BUFG_GT                      0.000     0.000 r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X5Y4 (CLOCK_ROOT)    net (fo=31, routed)          2.701     2.701    c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X240Y243       FDPE                                         r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X240Y243       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.780 f  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.421     3.201    c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X237Y242       FDCE                                         f  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                     12.800    12.800 r  
    BUFG_GT_X0Y44        BUFG_GT                      0.000    12.800 r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X5Y4 (CLOCK_ROOT)    net (fo=31, routed)          2.423    15.223    c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X237Y242       FDCE                                         r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                         clock pessimism              0.208    15.431    
                         clock uncertainty           -0.046    15.385    
    SLICE_X237Y242       FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066    15.319    c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         15.319    
                         arrival time                          -3.201    
  -------------------------------------------------------------------
                         slack                                 12.118    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/CLR
                            (removal check against rising-edge clock c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.039ns (20.601%)  route 0.150ns (79.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.667ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Net Delay (Source):      1.473ns (routing 0.942ns, distribution 0.531ns)
  Clock Net Delay (Destination): 1.667ns (routing 1.050ns, distribution 0.617ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y44        BUFG_GT                      0.000     0.000 r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X5Y4 (CLOCK_ROOT)    net (fo=31, routed)          1.473     1.473    c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X240Y243       FDPE                                         r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X240Y243       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.512 f  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.150     1.662    c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X237Y243       FDCE                                         f  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y44        BUFG_GT                      0.000     0.000 r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X5Y4 (CLOCK_ROOT)    net (fo=31, routed)          1.667     1.667    c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X237Y243       FDCE                                         r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                         clock pessimism             -0.135     1.532    
    SLICE_X237Y243       FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.512    c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           1.662    
  -------------------------------------------------------------------
                         slack                                  0.150    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  To Clock:  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack       12.268ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.268ns  (required time - arrival time)
  Source:                 c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@12.800ns - c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.079ns (21.271%)  route 0.292ns (78.729%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.399ns = ( 15.199 - 12.800 ) 
    Source Clock Delay      (SCD):    2.705ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.705ns (routing 1.739ns, distribution 0.966ns)
  Clock Net Delay (Destination): 2.399ns (routing 1.578ns, distribution 0.821ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y43        BUFG_GT                      0.000     0.000 r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X5Y4 (CLOCK_ROOT)    net (fo=31, routed)          2.705     2.705    c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X241Y242       FDPE                                         r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X241Y242       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.784 f  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.292     3.076    c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X240Y240       FDCE                                         f  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                     12.800    12.800 r  
    BUFG_GT_X0Y43        BUFG_GT                      0.000    12.800 r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X5Y4 (CLOCK_ROOT)    net (fo=31, routed)          2.399    15.199    c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X240Y240       FDCE                                         r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                         clock pessimism              0.258    15.457    
                         clock uncertainty           -0.046    15.411    
    SLICE_X240Y240       FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066    15.345    c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         15.345    
                         arrival time                          -3.076    
  -------------------------------------------------------------------
                         slack                                 12.268    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/CLR
                            (removal check against rising-edge clock c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.039ns (29.843%)  route 0.092ns (70.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.649ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Net Delay (Source):      1.473ns (routing 0.939ns, distribution 0.534ns)
  Clock Net Delay (Destination): 1.649ns (routing 1.041ns, distribution 0.608ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y43        BUFG_GT                      0.000     0.000 r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X5Y4 (CLOCK_ROOT)    net (fo=31, routed)          1.473     1.473    c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X241Y242       FDPE                                         r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X241Y242       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.512 f  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.092     1.604    c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X240Y242       FDCE                                         f  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y43        BUFG_GT                      0.000     0.000 r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X5Y4 (CLOCK_ROOT)    net (fo=31, routed)          1.649     1.649    c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X240Y242       FDCE                                         r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/C
                         clock pessimism             -0.167     1.482    
    SLICE_X240Y242       FDCE (Remov_AFF_SLICEL_C_CLR)
                                                     -0.020     1.462    c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           1.604    
  -------------------------------------------------------------------
                         slack                                  0.141    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_100M_c2c_clk_wiz_0_0
  To Clock:  clk_100M_c2c_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        9.229ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.229ns  (required time - arrival time)
  Source:                 c2c_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100M_c2c_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c2c_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (recovery check against rising-edge clock clk_100M_c2c_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_c2c_clk_wiz_0_0 rise@10.000ns - clk_100M_c2c_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.080ns (14.724%)  route 0.463ns (85.276%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.804ns = ( 15.804 - 10.000 ) 
    Source Clock Delay      (SCD):    5.713ns
    Clock Pessimism Removal (CPR):    -0.184ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      4.318ns (routing 2.522ns, distribution 1.796ns)
  Clock Net Delay (Destination): 3.881ns (routing 2.293ns, distribution 1.588ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_c2c_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BY53                                              0.000     0.000 r  gclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    c2c_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.696     0.796 r  c2c_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.846    c2c_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    BY53                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.846 r  c2c_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.243    c2c_i/clk_wiz_0/inst/clk_in1_c2c_clk_wiz_0_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.116 r  c2c_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.367    c2c_i/clk_wiz_0/inst/clk_100M_c2c_clk_wiz_0_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.395 r  c2c_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=12276, routed)       4.318     5.713    c2c_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLR Crossing[0->2]   
    SLICE_X33Y647        FDPE                                         r  c2c_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y647        FDPE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     5.793 f  c2c_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.463     6.256    c2c_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X31Y646        FDCE                                         f  c2c_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_c2c_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BY53                                              0.000    10.000 r  gclk_clk_p (IN)
                         net (fo=0)                   0.079    10.079    c2c_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.586    10.665 r  c2c_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.705    c2c_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    BY53                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.705 r  c2c_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.049    c2c_i/clk_wiz_0/inst/clk_in1_c2c_clk_wiz_0_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.679 r  c2c_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    11.899    c2c_i/clk_wiz_0/inst/clk_100M_c2c_clk_wiz_0_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.923 r  c2c_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=12276, routed)       3.881    15.804    c2c_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLR Crossing[0->2]   
    SLICE_X31Y646        FDCE                                         r  c2c_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.184    15.619    
                         clock uncertainty           -0.068    15.551    
    SLICE_X31Y646        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066    15.485    c2c_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         15.485    
                         arrival time                          -6.256    
  -------------------------------------------------------------------
                         slack                                  9.229    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 c2c_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100M_c2c_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c2c_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_100M_c2c_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_100M_c2c_clk_wiz_0_0 rise@0.000ns - clk_100M_c2c_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.061ns (27.806%)  route 0.158ns (72.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.757ns
    Source Clock Delay      (SCD):    5.810ns
    Clock Pessimism Removal (CPR):    -0.287ns
  Clock Net Delay (Source):      3.888ns (routing 2.293ns, distribution 1.595ns)
  Clock Net Delay (Destination): 4.362ns (routing 2.522ns, distribution 1.840ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_c2c_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BY53                                              0.000     0.000 r  gclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    c2c_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.586     0.665 r  c2c_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.705    c2c_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    BY53                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.705 r  c2c_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     1.049    c2c_i/clk_wiz_0/inst/clk_in1_c2c_clk_wiz_0_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.679 r  c2c_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.899    c2c_i/clk_wiz_0/inst/clk_100M_c2c_clk_wiz_0_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.923 r  c2c_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=12276, routed)       3.888     5.810    c2c_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLR Crossing[0->2]   
    SLICE_X32Y659        FDPE                                         r  c2c_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y659        FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     5.871 f  c2c_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.158     6.030    c2c_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X33Y662        FDPE                                         f  c2c_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_c2c_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BY53                                              0.000     0.000 r  gclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    c2c_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.696     0.796 r  c2c_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.846    c2c_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    BY53                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.846 r  c2c_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.243    c2c_i/clk_wiz_0/inst/clk_in1_c2c_clk_wiz_0_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.116 r  c2c_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.367    c2c_i/clk_wiz_0/inst/clk_100M_c2c_clk_wiz_0_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.395 r  c2c_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=12276, routed)       4.362     5.757    c2c_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLR Crossing[0->2]   
    SLICE_X33Y662        FDPE                                         r  c2c_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism              0.287     6.045    
    SLICE_X33Y662        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.032     6.013    c2c_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -6.013    
                         arrival time                           6.030    
  -------------------------------------------------------------------
                         slack                                  0.017    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_50M_c2c_clk_wiz_0_0
  To Clock:  clk_50M_c2c_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       17.713ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.713ns  (required time - arrival time)
  Source:                 c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/freq_counter_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50M_c2c_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_50M_c2c_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M_c2c_clk_wiz_0_0 rise@20.000ns - clk_50M_c2c_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.079ns  (logic 0.079ns (3.800%)  route 2.000ns (96.200%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.774ns = ( 25.774 - 20.000 ) 
    Source Clock Delay      (SCD):    5.626ns
    Clock Pessimism Removal (CPR):    -0.214ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      4.237ns (routing 2.468ns, distribution 1.769ns)
  Clock Net Delay (Destination): 3.855ns (routing 2.252ns, distribution 1.603ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M_c2c_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BY53                                              0.000     0.000 r  gclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    c2c_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.696     0.796 r  c2c_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.846    c2c_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    BY53                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.846 r  c2c_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.243    c2c_i/clk_wiz_0/inst/clk_in1_c2c_clk_wiz_0_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.116 r  c2c_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.361    c2c_i/clk_wiz_0/inst/clk_50M_c2c_clk_wiz_0_0
    BUFGCE_X0Y65         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.389 r  c2c_i/clk_wiz_0/inst/clkout1_buf/O
    X6Y5 (CLOCK_ROOT)    net (fo=2261, routed)        4.237     5.626    c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/drpclk_in[0]
    SLR Crossing[0->1]   
    SLICE_X378Y303       FDRE                                         r  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/freq_counter_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X378Y303       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     5.705 f  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/freq_counter_rst_reg/Q
                         net (fo=8, routed)           2.000     7.705    c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/AS[0]
    SLICE_X239Y317       FDCE                                         f  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M_c2c_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BY53                                              0.000    20.000 r  gclk_clk_p (IN)
                         net (fo=0)                   0.079    20.079    c2c_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.586    20.665 r  c2c_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    20.705    c2c_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    BY53                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    20.705 r  c2c_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    21.049    c2c_i/clk_wiz_0/inst/clk_in1_c2c_clk_wiz_0_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    21.679 r  c2c_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216    21.895    c2c_i/clk_wiz_0/inst/clk_50M_c2c_clk_wiz_0_0
    BUFGCE_X0Y65         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    21.919 r  c2c_i/clk_wiz_0/inst/clkout1_buf/O
    X6Y5 (CLOCK_ROOT)    net (fo=2261, routed)        3.855    25.774    c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/drpclk_in[0]
    SLR Crossing[0->1]   
    SLICE_X239Y317       FDCE                                         r  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[1]/C
                         clock pessimism             -0.214    25.559    
                         clock uncertainty           -0.075    25.484    
    SLICE_X239Y317       FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.066    25.418    c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[1]
  -------------------------------------------------------------------
                         required time                         25.418    
                         arrival time                          -7.705    
  -------------------------------------------------------------------
                         slack                                 17.713    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_50M_c2c_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/di_reg[0]/CLR
                            (removal check against rising-edge clock clk_50M_c2c_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M_c2c_clk_wiz_0_0 rise@0.000ns - clk_50M_c2c_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.038ns (25.379%)  route 0.112ns (74.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.301ns
    Source Clock Delay      (SCD):    3.378ns
    Clock Pessimism Removal (CPR):    -0.135ns
  Clock Net Delay (Source):      2.302ns (routing 1.334ns, distribution 0.968ns)
  Clock Net Delay (Destination): 2.564ns (routing 1.478ns, distribution 1.086ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M_c2c_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BY53                                              0.000     0.000 r  gclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    c2c_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.362     0.441 r  c2c_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.481    c2c_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    BY53                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.481 r  c2c_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.684    c2c_i/clk_wiz_0/inst/clk_in1_c2c_clk_wiz_0_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.914 r  c2c_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.060    c2c_i/clk_wiz_0/inst/clk_50M_c2c_clk_wiz_0_0
    BUFGCE_X0Y65         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.077 r  c2c_i/clk_wiz_0/inst/clkout1_buf/O
    X6Y5 (CLOCK_ROOT)    net (fo=2261, routed)        2.302     3.378    c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/drpclk_in[0]
    SLR Crossing[0->1]   
    SLICE_X379Y306       FDPE                                         r  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X379Y306       FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     3.416 f  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/Q
                         net (fo=74, routed)          0.112     3.528    c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/AS[0]
    SLICE_X382Y307       FDCE                                         f  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/di_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M_c2c_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BY53                                              0.000     0.000 r  gclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    c2c_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.467     0.567 r  c2c_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.617    c2c_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    BY53                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.617 r  c2c_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.847    c2c_i/clk_wiz_0/inst/clk_in1_c2c_clk_wiz_0_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.552 r  c2c_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.718    c2c_i/clk_wiz_0/inst/clk_50M_c2c_clk_wiz_0_0
    BUFGCE_X0Y65         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.737 r  c2c_i/clk_wiz_0/inst/clkout1_buf/O
    X6Y5 (CLOCK_ROOT)    net (fo=2261, routed)        2.564     3.301    c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/drpclk_in[0]
    SLR Crossing[0->1]   
    SLICE_X382Y307       FDCE                                         r  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/di_reg[0]/C
                         clock pessimism              0.135     3.436    
    SLICE_X382Y307       FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     3.416    c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/di_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.416    
                         arrival time                           3.528    
  -------------------------------------------------------------------
                         slack                                  0.112    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       44.475ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             44.475ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        4.876ns  (logic 0.341ns (6.993%)  route 4.535ns (93.007%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.947ns = ( 53.947 - 50.000 ) 
    Source Clock Delay      (SCD):    8.828ns
    Clock Pessimism Removal (CPR):    4.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.180ns (routing 1.470ns, distribution 1.710ns)
  Clock Net Delay (Destination): 2.502ns (routing 1.339ns, distribution 1.163ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.320     5.620    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y148        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.648 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y8 (CLOCK_ROOT)    net (fo=486, routed)         3.180     8.828    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X397Y406       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X397Y406       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     8.907 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.210     9.117    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X397Y406       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     9.269 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.218     9.487    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X393Y407       LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.110     9.597 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          4.108    13.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X166Y574       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.956    51.421    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y148        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.445 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y8 (CLOCK_ROOT)    net (fo=486, routed)         2.502    53.947    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X166Y574       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              4.334    58.281    
                         clock uncertainty           -0.035    58.245    
    SLICE_X166Y574       FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066    58.179    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         58.179    
                         arrival time                         -13.704    
  -------------------------------------------------------------------
                         slack                                 44.475    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.039ns (26.873%)  route 0.106ns (73.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.154ns
    Source Clock Delay      (SCD):    2.898ns
    Clock Pessimism Removal (CPR):    4.193ns
  Clock Net Delay (Source):      1.698ns (routing 0.796ns, distribution 0.902ns)
  Clock Net Delay (Destination): 1.914ns (routing 0.885ns, distribution 1.029ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.718     1.183    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y148        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.200 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y8 (CLOCK_ROOT)    net (fo=486, routed)         1.698     2.898    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->2]   
    SLICE_X55Y633        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y633        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.937 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.106     3.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X56Y633        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.921     5.221    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y148        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.240 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y8 (CLOCK_ROOT)    net (fo=486, routed)         1.914     7.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLR Crossing[1->2]   
    SLICE_X56Y633        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism             -4.193     2.961    
    SLICE_X56Y633        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     2.941    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.941    
                         arrival time                           3.043    
  -------------------------------------------------------------------
                         slack                                  0.102    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mmcm_clkout0
  To Clock:  mmcm_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        2.864ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.864ns  (required time - arrival time)
  Source:                 c2c_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout0  {rise@0.000ns fall@1.876ns period=3.752ns})
  Destination:            c2c_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@1.876ns period=3.752ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.752ns  (mmcm_clkout0 rise@3.752ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.081ns (13.270%)  route 0.529ns (86.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.787ns = ( 6.539 - 3.752 ) 
    Source Clock Delay      (SCD):    2.419ns
    Clock Pessimism Removal (CPR):    -0.529ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.248ns (routing 0.171ns, distribution 1.077ns)
  Clock Net Delay (Destination): 1.072ns (routing 0.155ns, distribution 0.917ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AF51                                              0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y274
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.591 r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.641    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AF51                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.641 r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.025    c2c_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.898 r  c2c_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.143    c2c_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y276        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.171 r  c2c_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y11 (CLOCK_ROOT)   net (fo=22445, routed)       1.248     2.419    c2c_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X35Y658        FDPE                                         r  c2c_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y658        FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.500 f  c2c_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.529     3.029    c2c_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X41Y664        FDPE                                         f  c2c_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.752     3.752 r  
    AF51                                              0.000     3.752 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.079     3.831    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y274
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     4.226 r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.266    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AF51                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.266 r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.599    c2c_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.229 r  c2c_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     5.444    c2c_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y276        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.468 r  c2c_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y11 (CLOCK_ROOT)   net (fo=22445, routed)       1.072     6.539    c2c_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X41Y664        FDPE                                         r  c2c_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.529     6.010    
                         clock uncertainty           -0.051     5.959    
    SLICE_X41Y664        FDPE (Recov_DFF2_SLICEL_C_PRE)
                                                     -0.066     5.893    c2c_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          5.893    
                         arrival time                          -3.029    
  -------------------------------------------------------------------
                         slack                                  2.864    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 c2c_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout0  {rise@0.000ns fall@1.876ns period=3.752ns})
  Destination:            c2c_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@1.876ns period=3.752ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.040ns (30.769%)  route 0.090ns (69.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.398ns
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    -0.301ns
  Clock Net Delay (Source):      0.688ns (routing 0.096ns, distribution 0.592ns)
  Clock Net Delay (Destination): 0.788ns (routing 0.108ns, distribution 0.680ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AF51                                              0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y274
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.250     0.329 r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.369    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AF51                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.369 r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.196     0.565    c2c_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.795 r  c2c_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.941    c2c_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y276        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.958 r  c2c_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y11 (CLOCK_ROOT)   net (fo=22445, routed)       0.688     1.645    c2c_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X34Y650        FDPE                                         r  c2c_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y650        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.685 f  c2c_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.090     1.775    c2c_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2
    SLICE_X33Y650        FDPE                                         f  c2c_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AF51                                              0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y274
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.348     0.448 r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.498    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AF51                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.498 r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.222     0.720    c2c_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.425 r  c2c_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.591    c2c_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y276        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.610 r  c2c_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y11 (CLOCK_ROOT)   net (fo=22445, routed)       0.788     1.398    c2c_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/m_aclk
    SLICE_X33Y650        FDPE                                         r  c2c_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism              0.301     1.699    
    SLICE_X33Y650        FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.020     1.679    c2c_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.096    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mmcm_clkout5
  To Clock:  mmcm_clkout5

Setup :            0  Failing Endpoints,  Worst Slack       12.312ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.312ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@7.504ns period=15.008ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@7.504ns period=15.008ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.008ns  (mmcm_clkout5 rise@15.008ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        2.269ns  (logic 0.079ns (3.482%)  route 2.190ns (96.518%))
  Logic Levels:           0  
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.562ns = ( 18.569 - 15.008 ) 
    Source Clock Delay      (SCD):    3.272ns
    Clock Pessimism Removal (CPR):    -0.454ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.137ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    3.562ns
    Common Clock Delay      (CCD):    2.646ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.110ns (routing 0.780ns, distribution 1.330ns)
  Clock Net Delay (Destination): 1.854ns (routing 0.710ns, distribution 1.144ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AF51                                              0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y274
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.591 r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.641    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AF51                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.641 r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.025    c2c_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     0.898 r  c2c_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.236     1.134    c2c_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y267        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.162 r  c2c_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y11 (CLOCK_ROOT)   net (fo=4412, routed)        2.110     3.272    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLR Crossing[2->1]   
    SLICE_X159Y574       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y574       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.351 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          2.190     5.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLR Crossing[1->2]   
    SLICE_X57Y631        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     15.008    15.008 r  
    AF51                                              0.000    15.008 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.079    15.087    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y274
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395    15.481 r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    15.521    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AF51                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    15.521 r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333    15.854    c2c_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630    16.484 r  c2c_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.207    16.691    c2c_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y267        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.715 r  c2c_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y11 (CLOCK_ROOT)   net (fo=4412, routed)        1.854    18.569    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X57Y631        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism             -0.454    18.115    
                         inter-SLR compensation      -0.137    17.978    
                         clock uncertainty           -0.059    17.919    
    SLICE_X57Y631        FDPE (Recov_HFF2_SLICEL_C_PRE)
                                                     -0.066    17.853    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         17.853    
                         arrival time                          -5.540    
  -------------------------------------------------------------------
                         slack                                 12.312    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@7.504ns period=15.008ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@7.504ns period=15.008ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.125ns  (logic 0.040ns (32.081%)  route 0.085ns (67.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.923ns
    Source Clock Delay      (SCD):    2.121ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Net Delay (Source):      1.169ns (routing 0.424ns, distribution 0.745ns)
  Clock Net Delay (Destination): 1.320ns (routing 0.469ns, distribution 0.851ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AF51                                              0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y274
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.250     0.329 r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.369    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AF51                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.369 r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.196     0.565    c2c_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.230     0.795 r  c2c_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.140     0.935    c2c_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y267        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.952 r  c2c_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y11 (CLOCK_ROOT)   net (fo=4412, routed)        1.169     2.121    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[2->1]   
    SLICE_X166Y577       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y577       FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.161 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.085     2.245    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X163Y577       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AF51                                              0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y274
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.348     0.448 r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.498    c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AF51                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.498 r  c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.222     0.720    c2c_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.295     0.425 r  c2c_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.159     0.584    c2c_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y267        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.603 r  c2c_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y11 (CLOCK_ROOT)   net (fo=4412, routed)        1.320     1.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLR Crossing[2->1]   
    SLICE_X163Y577       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.252     2.175    
    SLICE_X163Y577       FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.155    
                         arrival time                           2.245    
  -------------------------------------------------------------------
                         slack                                  0.090    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rxoutclk_out[0]
  To Clock:  rxoutclk_out[0]

Setup :            0  Failing Endpoints,  Worst Slack       12.209ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.209ns  (required time - arrival time)
  Source:                 c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[1]/CLR
                            (recovery check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (rxoutclk_out[0] rise@12.800ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.076ns (20.690%)  route 0.291ns (79.309%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.490ns = ( 15.290 - 12.800 ) 
    Source Clock Delay      (SCD):    2.825ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.610ns (routing 1.288ns, distribution 1.322ns)
  Clock Net Delay (Destination): 2.298ns (routing 1.168ns, distribution 1.130ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y3 (CLOCK_ROOT)    net (fo=1367, routed)        2.610     2.825    c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out
    SLR Crossing[0->1]   
    SLICE_X327Y400       FDCE                                         r  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X327Y400       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.901 r  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/Q
                         net (fo=8, routed)           0.291     3.192    c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/gtwiz_userclk_rx_active_out
    SLICE_X332Y399       FDCE                                         f  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                     12.800    12.800 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000    12.800 r  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.078    12.878    c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    12.992 r  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y3 (CLOCK_ROOT)    net (fo=1367, routed)        2.298    15.290    c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/ultrascale_rx_userclk_n_1
    SLR Crossing[0->1]   
    SLICE_X332Y399       FDCE                                         r  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[1]/C
                         clock pessimism              0.224    15.514    
                         clock uncertainty           -0.046    15.467    
    SLICE_X332Y399       FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066    15.401    c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[1]
  -------------------------------------------------------------------
                         required time                         15.401    
                         arrival time                          -3.192    
  -------------------------------------------------------------------
                         slack                                 12.209    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[0]/CLR
                            (removal check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.038ns (24.611%)  route 0.116ns (75.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.730ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Net Delay (Source):      1.423ns (routing 0.697ns, distribution 0.726ns)
  Clock Net Delay (Destination): 1.591ns (routing 0.772ns, distribution 0.819ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y3 (CLOCK_ROOT)    net (fo=1367, routed)        1.423     1.549    c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out
    SLR Crossing[0->1]   
    SLICE_X327Y400       FDCE                                         r  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X327Y400       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.587 r  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/Q
                         net (fo=8, routed)           0.116     1.703    c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/gtwiz_userclk_rx_active_out
    SLICE_X332Y399       FDCE                                         f  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.057     0.057    c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y3 (CLOCK_ROOT)    net (fo=1367, routed)        1.591     1.730    c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/ultrascale_rx_userclk_n_1
    SLR Crossing[0->1]   
    SLICE_X332Y399       FDCE                                         r  c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[0]/C
                         clock pessimism             -0.139     1.592    
    SLICE_X332Y399       FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     1.572    c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.131    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rxoutclk_out[0]_1
  To Clock:  rxoutclk_out[0]_1

Setup :            0  Failing Endpoints,  Worst Slack       12.181ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.181ns  (required time - arrival time)
  Source:                 c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[1]/CLR
                            (recovery check against rising-edge clock rxoutclk_out[0]_1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (rxoutclk_out[0]_1 rise@12.800ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.076ns (18.106%)  route 0.344ns (81.894%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.622ns = ( 15.422 - 12.800 ) 
    Source Clock Delay      (SCD):    2.930ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.715ns (routing 1.070ns, distribution 1.645ns)
  Clock Net Delay (Destination): 2.430ns (routing 0.971ns, distribution 1.459ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y4 (CLOCK_ROOT)    net (fo=1367, routed)        2.715     2.930    c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out
    SLR Crossing[0->1]   
    SLICE_X347Y418       FDCE                                         r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X347Y418       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.006 r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/Q
                         net (fo=8, routed)           0.344     3.350    c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/gtwiz_userclk_rx_active_out
    SLICE_X346Y419       FDCE                                         f  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                     12.800    12.800 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000    12.800 r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.078    12.878    c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    12.992 r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y4 (CLOCK_ROOT)    net (fo=1367, routed)        2.430    15.422    c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/ultrascale_rx_userclk_n_1
    SLR Crossing[0->1]   
    SLICE_X346Y419       FDCE                                         r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[1]/C
                         clock pessimism              0.222    15.643    
                         clock uncertainty           -0.046    15.597    
    SLICE_X346Y419       FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066    15.531    c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[1]
  -------------------------------------------------------------------
                         required time                         15.531    
                         arrival time                          -3.350    
  -------------------------------------------------------------------
                         slack                                 12.181    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[6]/CLR
                            (removal check against rising-edge clock rxoutclk_out[0]_1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.038ns (26.605%)  route 0.105ns (73.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.808ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Net Delay (Source):      1.488ns (routing 0.584ns, distribution 0.904ns)
  Clock Net Delay (Destination): 1.669ns (routing 0.656ns, distribution 1.013ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y4 (CLOCK_ROOT)    net (fo=1367, routed)        1.488     1.614    c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out
    SLR Crossing[0->1]   
    SLICE_X347Y418       FDCE                                         r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X347Y418       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.652 r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/Q
                         net (fo=8, routed)           0.105     1.756    c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/gtwiz_userclk_rx_active_out
    SLICE_X347Y419       FDCE                                         f  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.057     0.057    c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y4 (CLOCK_ROOT)    net (fo=1367, routed)        1.669     1.808    c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/ultrascale_rx_userclk_n_1
    SLR Crossing[0->1]   
    SLICE_X347Y419       FDCE                                         r  c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[6]/C
                         clock pessimism             -0.178     1.630    
    SLICE_X347Y419       FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.020     1.610    c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.146    





