G {type=probe
vhdl_ignore=true
verilog_ignore=true
tedax_ignore=true
format=".probe @analysis v( @@p )"
template="name=p1 analysis=tran"}
V {}
S {}
E {}
L 3 10 -27.5 10 -13.75 {}
L 3 7.5 -16.25 28.75 -16.25 {}
L 4 3.75 -8.75 10 -16.25 {}
L 4 0 -0 3.75 -8.75 {}
L 5 12.5 -20 17.5 -20 {}
L 5 17.5 -23.75 17.5 -20 {}
L 5 17.5 -23.75 21.25 -23.75 {}
L 5 21.25 -23.75 21.25 -20 {}
L 5 21.25 -20 25 -20 {}
L 5 25 -23.75 25 -20 {}
L 5 25 -23.75 27.8125 -23.75 {}
B 5 -0.46875 -0.46875 0.46875 0.46875 {name=p dir=xxx}
T {@voltage} 12.5 -37.5 0 0 0.2 0.2 {layer=15}
