# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../Assignment1.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../Assignment1.gen/sources_1/bd/design_1/ipshared/34f8/hdl" --include "../../../../Assignment1.gen/sources_1/bd/design_1/ipshared/25b7/hdl/verilog" --include "../../../../Assignment1.gen/sources_1/bd/design_1/ipshared/896c/hdl/verilog" --include "/tools/Xilinx/Vivado/2020.2/data/xilinx_vip/include" \
"../../../../Assignment1.ip_user_files/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../../Assignment1.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/sim/bd_48ac.v" \
"../../../../Assignment1.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_0/sim/bd_48ac_one_0.v" \

sv xil_defaultlib  --include "../../../../Assignment1.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../Assignment1.gen/sources_1/bd/design_1/ipshared/34f8/hdl" --include "../../../../Assignment1.gen/sources_1/bd/design_1/ipshared/25b7/hdl/verilog" --include "../../../../Assignment1.gen/sources_1/bd/design_1/ipshared/896c/hdl/verilog" --include "/tools/Xilinx/Vivado/2020.2/data/xilinx_vip/include" \
"../../../../Assignment1.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_2/sim/bd_48ac_s00mmu_0.sv" \
"../../../../Assignment1.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_3/sim/bd_48ac_s00tr_0.sv" \
"../../../../Assignment1.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_4/sim/bd_48ac_s00sic_0.sv" \
"../../../../Assignment1.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_5/sim/bd_48ac_s00a2s_0.sv" \
"../../../../Assignment1.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_6/sim/bd_48ac_sarn_0.sv" \
"../../../../Assignment1.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_7/sim/bd_48ac_srn_0.sv" \
"../../../../Assignment1.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_8/sim/bd_48ac_sawn_0.sv" \
"../../../../Assignment1.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_9/sim/bd_48ac_swn_0.sv" \
"../../../../Assignment1.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_10/sim/bd_48ac_sbn_0.sv" \
"../../../../Assignment1.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_11/sim/bd_48ac_m00s2a_0.sv" \
"../../../../Assignment1.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_12/sim/bd_48ac_m00e_0.sv" \

verilog xil_defaultlib  --include "../../../../Assignment1.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../Assignment1.gen/sources_1/bd/design_1/ipshared/34f8/hdl" --include "../../../../Assignment1.gen/sources_1/bd/design_1/ipshared/25b7/hdl/verilog" --include "../../../../Assignment1.gen/sources_1/bd/design_1/ipshared/896c/hdl/verilog" --include "/tools/Xilinx/Vivado/2020.2/data/xilinx_vip/include" \
"../../../../Assignment1.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/sim/design_1_smartconnect_0_0.v" \
"../../../../Assignment1.ip_user_files/bd/design_1/ip/design_1_rx_mod_0_0/sim/design_1_rx_mod_0_0.v" \
"../../../../Assignment1.ip_user_files/bd/design_1/ip/design_1_clk_divider_0_0/sim/design_1_clk_divider_0_0.v" \
"../../../../Assignment1.ip_user_files/bd/design_1/ip/design_1_xlslice_0_0/sim/design_1_xlslice_0_0.v" \
"../../../../Assignment1.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_0_1/sim/design_1_blk_mem_gen_0_1.v" \
"../../../../Assignment1.ip_user_files/bd/design_1/ip/design_1_bram_store_0_0/sim/design_1_bram_store_0_0.v" \
"../../../../Assignment1.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../Assignment1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
