#! /usr/local/Cellar/icarus-verilog/10.1.1/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7ff73c42b720 .scope module, "testbench" "testbench" 2 27;
 .timescale 0 0;
v0x7ff73c44b740_0 .net "ALUOut_E", 31 0, v0x7ff73c43b750_0;  1 drivers
v0x7ff73c44b830_0 .net "ALUOut_M", 31 0, v0x7ff73c43bf70_0;  1 drivers
v0x7ff73c44b8c0_0 .net "ALUOut_W", 31 0, v0x7ff73c43f390_0;  1 drivers
v0x7ff73c44b990_0 .net "And_Input1", 31 0, v0x7ff73c43fe10_0;  1 drivers
v0x7ff73c44ba60_0 .net "And_Input2", 31 0, v0x7ff73c440380_0;  1 drivers
v0x7ff73c44bb70_0 .net "BranchD", 0 0, v0x7ff73c443c80_0;  1 drivers
v0x7ff73c44bc00_0 .net "BranchOp", 2 0, v0x7ff73c443d30_0;  1 drivers
v0x7ff73c44bcd0_0 .net "EX_D", 6 0, v0x7ff73c443de0_0;  1 drivers
v0x7ff73c44bda0_0 .net "EX_E", 6 0, v0x7ff73c43cd50_0;  1 drivers
v0x7ff73c44beb0_0 .net "EqualD", 0 0, v0x7ff73c442f30_0;  1 drivers
v0x7ff73c44bf40_0 .net "FlushE", 0 0, v0x7ff73c446620_0;  1 drivers
v0x7ff73c44c010_0 .net "ForwardAD", 0 0, v0x7ff73c4466c0_0;  1 drivers
v0x7ff73c44c0e0_0 .net "ForwardAE", 1 0, v0x7ff73c446790_0;  1 drivers
v0x7ff73c44c1b0_0 .net "ForwardBD", 0 0, v0x7ff73c446840_0;  1 drivers
v0x7ff73c44c280_0 .net "ForwardBE", 1 0, v0x7ff73c446910_0;  1 drivers
v0x7ff73c44c350_0 .net "MEM_D", 1 0, v0x7ff73c443f40_0;  1 drivers
v0x7ff73c44c3e0_0 .net "MEM_E", 1 0, v0x7ff73c43cf00_0;  1 drivers
v0x7ff73c44c5b0_0 .net "MEM_M", 1 0, v0x7ff73c43c170_0;  1 drivers
v0x7ff73c44c640_0 .net "Next_PC", 31 0, v0x7ff73c4487c0_0;  1 drivers
v0x7ff73c44c6d0_0 .net "PCBranch_D", 31 0, v0x7ff73c4425c0_0;  1 drivers
v0x7ff73c44c760_0 .net "PCPlus4_D", 31 0, v0x7ff73c43e2b0_0;  1 drivers
v0x7ff73c44c7f0_0 .net "PCPlus4_F", 31 0, L_0x7ff73c44f6c0;  1 drivers
L_0x10ed50008 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
RS_0x10ed1ed58 .resolv tri, v0x7ff73c4429b0_0, L_0x10ed50008;
v0x7ff73c44c880_0 .net8 "PCSrc_D", 0 0, RS_0x10ed1ed58;  2 drivers
v0x7ff73c44c910_0 .net "PC_D", 31 0, v0x7ff73c43e110_0;  1 drivers
v0x7ff73c44c9a0_0 .net "PC_F", 31 0, v0x7ff73c4409a0_0;  1 drivers
v0x7ff73c44cab0_0 .net "RD1_D", 31 0, v0x7ff73c4497a0_0;  1 drivers
v0x7ff73c44cb40_0 .net "RD1_E", 31 0, v0x7ff73c43d080_0;  1 drivers
v0x7ff73c44cbd0_0 .net "RD2_D", 31 0, v0x7ff73c449870_0;  1 drivers
v0x7ff73c44cc60_0 .net "RD2_E", 31 0, v0x7ff73c43d1e0_0;  1 drivers
v0x7ff73c44cd30_0 .net "Rd_E", 4 0, v0x7ff73c43d3c0_0;  1 drivers
v0x7ff73c44ce00_0 .net "Result_W", 31 0, v0x7ff73c448d60_0;  1 drivers
v0x7ff73c44cf10_0 .net "Rs_E", 4 0, v0x7ff73c43d520_0;  1 drivers
v0x7ff73c44cfa0_0 .net "Rt_E", 4 0, v0x7ff73c43d680_0;  1 drivers
v0x7ff73c44c470_0 .net "SrcAE", 31 0, v0x7ff73c441a10_0;  1 drivers
v0x7ff73c44d230_0 .net "SrcBE", 31 0, v0x7ff73c441320_0;  1 drivers
v0x7ff73c44d300_0 .net "StallD", 0 0, v0x7ff73c4471e0_0;  1 drivers
v0x7ff73c44d3d0_0 .net "StallF", 0 0, v0x7ff73c447270_0;  1 drivers
v0x7ff73c44d4a0_0 .net "WB_D", 1 0, v0x7ff73c444380_0;  1 drivers
v0x7ff73c44d570_0 .net "WB_E", 1 0, v0x7ff73c43da00_0;  1 drivers
v0x7ff73c44d600_0 .net "WB_M", 1 0, v0x7ff73c43c310_0;  1 drivers
v0x7ff73c44d6d0_0 .net "WB_W", 1 0, v0x7ff73c43f680_0;  1 drivers
v0x7ff73c44d760_0 .net "WriteData_E", 31 0, v0x7ff73c442090_0;  1 drivers
L_0x10ed50128 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x7ff73c44d7f0_0 .net/2u *"_s20", 31 0, L_0x10ed50128;  1 drivers
v0x7ff73c44d880_0 .net "a0", 31 0, L_0x7ff73c44f8b0;  1 drivers
v0x7ff73c44d950_0 .net "branch_mux_out", 31 0, v0x7ff73c443690_0;  1 drivers
v0x7ff73c44da20_0 .var "clk", 0 0;
v0x7ff73c44dbb0_0 .net "instr_D", 31 0, v0x7ff73c43df90_0;  1 drivers
v0x7ff73c44dc40_0 .net "instr_F", 31 0, v0x7ff73c447c90_0;  1 drivers
v0x7ff73c44dcd0_0 .net "jal_control", 0 0, v0x7ff73c4444d0_0;  1 drivers
v0x7ff73c44dda0_0 .net "jrMux_out", 31 0, v0x7ff73c448210_0;  1 drivers
v0x7ff73c44de70_0 .net "jr_control", 0 0, v0x7ff73c444570_0;  1 drivers
v0x7ff73c44df40_0 .net "jump", 0 0, v0x7ff73c443eb0_0;  1 drivers
v0x7ff73c44e010_0 .net "jumpAddr", 31 0, L_0x7ff73c44f570;  1 drivers
v0x7ff73c44e0e0_0 .net "number_instructions", 31 0, v0x7ff73c447d50_0;  1 drivers
v0x7ff73c44e1b0_0 .net "ra", 31 0, L_0x7ff73c44f920;  1 drivers
v0x7ff73c44e280_0 .net "readData_M", 31 0, v0x7ff73c445e20_0;  1 drivers
v0x7ff73c44e350_0 .net "readData_W", 31 0, v0x7ff73c43f4f0_0;  1 drivers
v0x7ff73c44e420_0 .net "signImm_D", 31 0, v0x7ff73c44afc0_0;  1 drivers
v0x7ff73c44e4b0_0 .net "signImm_E", 31 0, v0x7ff73c43d7e0_0;  1 drivers
v0x7ff73c44e580_0 .net "sp", 31 0, L_0x7ff73c44f990;  1 drivers
v0x7ff73c44e610_0 .net "stat_control", 0 0, v0x7ff73c44b400_0;  1 drivers
v0x7ff73c44e6e0_0 .net "syscall_control", 0 0, v0x7ff73c444610_0;  1 drivers
v0x7ff73c44e770_0 .net "sysstall", 0 0, v0x7ff73c4476a0_0;  1 drivers
v0x7ff73c44e840_0 .net "v0", 31 0, L_0x7ff73c44f840;  1 drivers
v0x7ff73c44e910_0 .net "writeData_M", 31 0, v0x7ff73c43c470_0;  1 drivers
v0x7ff73c44d070_0 .net "writeReg_E", 4 0, v0x7ff73c44a670_0;  1 drivers
v0x7ff73c44d100_0 .net "writeReg_M", 4 0, v0x7ff73c43c630_0;  1 drivers
v0x7ff73c44d190_0 .net "writeReg_W", 4 0, v0x7ff73c43f7e0_0;  1 drivers
L_0x7ff73c44ea20 .part v0x7ff73c43cf00_0, 0, 1;
L_0x7ff73c44eac0 .part v0x7ff73c43da00_0, 0, 1;
L_0x7ff73c44eb60 .part v0x7ff73c43da00_0, 1, 1;
L_0x7ff73c44ec80 .part v0x7ff73c43c170_0, 0, 1;
L_0x7ff73c44ed20 .part v0x7ff73c43c310_0, 0, 1;
L_0x7ff73c44edc0 .part v0x7ff73c43c310_0, 1, 1;
L_0x7ff73c44eee0 .part v0x7ff73c43f680_0, 1, 1;
L_0x7ff73c44ef80 .part v0x7ff73c43df90_0, 21, 5;
L_0x7ff73c44f020 .part v0x7ff73c43df90_0, 16, 5;
L_0x7ff73c44fa80 .arith/sum 32, v0x7ff73c43e110_0, L_0x10ed50128;
L_0x7ff73c44fbc0 .part v0x7ff73c43df90_0, 21, 5;
L_0x7ff73c44fdc0 .part v0x7ff73c43df90_0, 16, 5;
L_0x7ff73c44fe60 .part v0x7ff73c444380_0, 1, 1;
L_0x7ff73c44ff00 .part v0x7ff73c43df90_0, 21, 5;
L_0x7ff73c44ffa0 .part v0x7ff73c43df90_0, 16, 5;
L_0x7ff73c450040 .part v0x7ff73c43df90_0, 11, 5;
L_0x7ff73c4500e0 .part v0x7ff73c43cd50_0, 6, 1;
L_0x7ff73c450250 .part v0x7ff73c43cd50_0, 5, 1;
L_0x7ff73c4502f0 .part v0x7ff73c43cd50_0, 0, 5;
L_0x7ff73c450430 .part v0x7ff73c43c170_0, 1, 1;
L_0x7ff73c4501a0 .part v0x7ff73c43c170_0, 0, 1;
L_0x7ff73c450390 .part v0x7ff73c43f680_0, 0, 1;
S_0x7ff73c41b6c0 .scope module, "ALU_block" "ALU" 2 213, 3 5 0, S_0x7ff73c42b720;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "reg1"
    .port_info 1 /INPUT 32 "reg2"
    .port_info 2 /INPUT 5 "ALUop"
    .port_info 3 /OUTPUT 32 "ALUresult"
v0x7ff73c42da00_0 .net "ALUop", 4 0, L_0x7ff73c4502f0;  1 drivers
v0x7ff73c43b750_0 .var "ALUresult", 31 0;
v0x7ff73c43b800_0 .var "hi", 31 0;
v0x7ff73c43b8c0_0 .var "lo", 31 0;
v0x7ff73c43b970_0 .net "reg1", 31 0, v0x7ff73c441a10_0;  alias, 1 drivers
v0x7ff73c43ba60_0 .net "reg2", 31 0, v0x7ff73c441320_0;  alias, 1 drivers
E_0x7ff73c42d740/0 .event edge, v0x7ff73c42da00_0, v0x7ff73c43b970_0, v0x7ff73c43ba60_0, v0x7ff73c43b8c0_0;
E_0x7ff73c42d740/1 .event edge, v0x7ff73c43b800_0;
E_0x7ff73c42d740 .event/or E_0x7ff73c42d740/0, E_0x7ff73c42d740/1;
S_0x7ff73c43bb50 .scope module, "ExMem" "EX_MEM" 2 219, 4 4 0, S_0x7ff73c42b720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 2 "MEM_E"
    .port_info 2 /INPUT 2 "WB_E"
    .port_info 3 /INPUT 32 "ALUOut_E"
    .port_info 4 /INPUT 32 "WriteData_E"
    .port_info 5 /INPUT 5 "WriteReg_E"
    .port_info 6 /OUTPUT 2 "MEM_M"
    .port_info 7 /OUTPUT 2 "WB_M"
    .port_info 8 /OUTPUT 32 "ALUOut_M"
    .port_info 9 /OUTPUT 32 "WriteData_M"
    .port_info 10 /OUTPUT 5 "WriteReg_M"
v0x7ff73c43beb0_0 .net "ALUOut_E", 31 0, v0x7ff73c43b750_0;  alias, 1 drivers
v0x7ff73c43bf70_0 .var "ALUOut_M", 31 0;
o0x10ed1e218 .functor BUFZ 1, C4<z>; HiZ drive
v0x7ff73c43c010_0 .net "FlushE", 0 0, o0x10ed1e218;  0 drivers
v0x7ff73c43c0c0_0 .net "MEM_E", 1 0, v0x7ff73c43cf00_0;  alias, 1 drivers
v0x7ff73c43c170_0 .var "MEM_M", 1 0;
v0x7ff73c43c260_0 .net "WB_E", 1 0, v0x7ff73c43da00_0;  alias, 1 drivers
v0x7ff73c43c310_0 .var "WB_M", 1 0;
v0x7ff73c43c3c0_0 .net "WriteData_E", 31 0, v0x7ff73c442090_0;  alias, 1 drivers
v0x7ff73c43c470_0 .var "WriteData_M", 31 0;
v0x7ff73c43c580_0 .net "WriteReg_E", 4 0, v0x7ff73c44a670_0;  alias, 1 drivers
v0x7ff73c43c630_0 .var "WriteReg_M", 4 0;
v0x7ff73c43c6e0_0 .net "clk", 0 0, v0x7ff73c44da20_0;  1 drivers
E_0x7ff73c43be80 .event posedge, v0x7ff73c43c6e0_0;
S_0x7ff73c43c890 .scope module, "IdEx" "ID_EX" 2 195, 5 4 0, S_0x7ff73c42b720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "FlushE"
    .port_info 2 /INPUT 7 "EX_D"
    .port_info 3 /INPUT 2 "MEM_D"
    .port_info 4 /INPUT 2 "WB_D"
    .port_info 5 /INPUT 5 "Rs_D"
    .port_info 6 /INPUT 5 "Rt_D"
    .port_info 7 /INPUT 5 "Rd_D"
    .port_info 8 /INPUT 32 "RD1_D"
    .port_info 9 /INPUT 32 "RD2_D"
    .port_info 10 /INPUT 32 "SignImm_D"
    .port_info 11 /OUTPUT 7 "EX_E"
    .port_info 12 /OUTPUT 2 "MEM_E"
    .port_info 13 /OUTPUT 2 "WB_E"
    .port_info 14 /OUTPUT 5 "Rs_E"
    .port_info 15 /OUTPUT 5 "Rt_E"
    .port_info 16 /OUTPUT 5 "Rd_E"
    .port_info 17 /OUTPUT 32 "RD1_E"
    .port_info 18 /OUTPUT 32 "RD2_E"
    .port_info 19 /OUTPUT 32 "SignImm_E"
v0x7ff73c43ccc0_0 .net "EX_D", 6 0, v0x7ff73c443de0_0;  alias, 1 drivers
v0x7ff73c43cd50_0 .var "EX_E", 6 0;
v0x7ff73c43cde0_0 .net "FlushE", 0 0, v0x7ff73c446620_0;  alias, 1 drivers
v0x7ff73c43ce70_0 .net "MEM_D", 1 0, v0x7ff73c443f40_0;  alias, 1 drivers
v0x7ff73c43cf00_0 .var "MEM_E", 1 0;
v0x7ff73c43cfe0_0 .net "RD1_D", 31 0, v0x7ff73c4497a0_0;  alias, 1 drivers
v0x7ff73c43d080_0 .var "RD1_E", 31 0;
v0x7ff73c43d130_0 .net "RD2_D", 31 0, v0x7ff73c449870_0;  alias, 1 drivers
v0x7ff73c43d1e0_0 .var "RD2_E", 31 0;
v0x7ff73c43d310_0 .net "Rd_D", 4 0, L_0x7ff73c450040;  1 drivers
v0x7ff73c43d3c0_0 .var "Rd_E", 4 0;
v0x7ff73c43d470_0 .net "Rs_D", 4 0, L_0x7ff73c44ff00;  1 drivers
v0x7ff73c43d520_0 .var "Rs_E", 4 0;
v0x7ff73c43d5d0_0 .net "Rt_D", 4 0, L_0x7ff73c44ffa0;  1 drivers
v0x7ff73c43d680_0 .var "Rt_E", 4 0;
v0x7ff73c43d730_0 .net "SignImm_D", 31 0, v0x7ff73c44afc0_0;  alias, 1 drivers
v0x7ff73c43d7e0_0 .var "SignImm_E", 31 0;
v0x7ff73c43d970_0 .net "WB_D", 1 0, v0x7ff73c444380_0;  alias, 1 drivers
v0x7ff73c43da00_0 .var "WB_E", 1 0;
v0x7ff73c43dac0_0 .net "clk", 0 0, v0x7ff73c44da20_0;  alias, 1 drivers
S_0x7ff73c43dcb0 .scope module, "IfId" "IF_ID" 2 159, 6 4 0, S_0x7ff73c42b720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "StallD"
    .port_info 2 /INPUT 1 "PCSrcD"
    .port_info 3 /INPUT 32 "PC_F"
    .port_info 4 /INPUT 32 "Instr_F"
    .port_info 5 /INPUT 32 "PC_Plus4_F"
    .port_info 6 /OUTPUT 32 "PC_D"
    .port_info 7 /OUTPUT 32 "Instr_D"
    .port_info 8 /OUTPUT 32 "PC_Plus4_D"
v0x7ff73c43df90_0 .var "Instr_D", 31 0;
v0x7ff73c43e050_0 .net "Instr_F", 31 0, v0x7ff73c447c90_0;  alias, 1 drivers
v0x7ff73c43ca50_0 .net8 "PCSrcD", 0 0, RS_0x10ed1ed58;  alias, 2 drivers
v0x7ff73c43e110_0 .var "PC_D", 31 0;
v0x7ff73c43e1c0_0 .net "PC_F", 31 0, v0x7ff73c4409a0_0;  alias, 1 drivers
v0x7ff73c43e2b0_0 .var "PC_Plus4_D", 31 0;
v0x7ff73c43e360_0 .net "PC_Plus4_F", 31 0, L_0x7ff73c44f6c0;  alias, 1 drivers
v0x7ff73c43e410_0 .net "StallD", 0 0, v0x7ff73c4471e0_0;  alias, 1 drivers
v0x7ff73c43e4b0_0 .net "clk", 0 0, v0x7ff73c44da20_0;  alias, 1 drivers
S_0x7ff73c43e680 .scope module, "JumpAddr_block" "Get_Jump_Addr" 2 135, 7 5 0, S_0x7ff73c42b720;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr"
    .port_info 1 /INPUT 32 "PCplus4"
    .port_info 2 /OUTPUT 32 "jumpAddr"
v0x7ff73c43e870_0 .net "PCplus4", 31 0, v0x7ff73c43e2b0_0;  alias, 1 drivers
v0x7ff73c43e920_0 .net *"_s1", 3 0, L_0x7ff73c44f110;  1 drivers
v0x7ff73c43e9c0_0 .net *"_s10", 29 0, L_0x7ff73c44f450;  1 drivers
L_0x10ed50098 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ff73c43ea80_0 .net *"_s15", 1 0, L_0x10ed50098;  1 drivers
v0x7ff73c43eb30_0 .net *"_s3", 25 0, L_0x7ff73c44f230;  1 drivers
v0x7ff73c43ec20_0 .net *"_s4", 25 0, L_0x7ff73c44f370;  1 drivers
v0x7ff73c43ecd0_0 .net *"_s6", 23 0, L_0x7ff73c44f2d0;  1 drivers
L_0x10ed50050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ff73c43ed80_0 .net *"_s8", 1 0, L_0x10ed50050;  1 drivers
v0x7ff73c43ee30_0 .net "instr", 31 0, v0x7ff73c43df90_0;  alias, 1 drivers
v0x7ff73c43ef60_0 .net "jumpAddr", 31 0, L_0x7ff73c44f570;  alias, 1 drivers
L_0x7ff73c44f110 .part v0x7ff73c43e2b0_0, 28, 4;
L_0x7ff73c44f230 .part v0x7ff73c43df90_0, 0, 26;
L_0x7ff73c44f2d0 .part L_0x7ff73c44f230, 0, 24;
L_0x7ff73c44f370 .concat [ 2 24 0 0], L_0x10ed50050, L_0x7ff73c44f2d0;
L_0x7ff73c44f450 .concat [ 26 4 0 0], L_0x7ff73c44f370, L_0x7ff73c44f110;
L_0x7ff73c44f570 .concat [ 30 2 0 0], L_0x7ff73c44f450, L_0x10ed50098;
S_0x7ff73c43f000 .scope module, "MemWb" "MEM_WB" 2 231, 8 4 0, S_0x7ff73c42b720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 2 "WB_M"
    .port_info 2 /INPUT 32 "ReadData_M"
    .port_info 3 /INPUT 32 "ALUOut_M"
    .port_info 4 /INPUT 5 "WriteReg_M"
    .port_info 5 /OUTPUT 2 "WB_W"
    .port_info 6 /OUTPUT 32 "ReadData_W"
    .port_info 7 /OUTPUT 32 "ALUOut_W"
    .port_info 8 /OUTPUT 5 "WriteReg_W"
v0x7ff73c43f2e0_0 .net "ALUOut_M", 31 0, v0x7ff73c43bf70_0;  alias, 1 drivers
v0x7ff73c43f390_0 .var "ALUOut_W", 31 0;
v0x7ff73c43f430_0 .net "ReadData_M", 31 0, v0x7ff73c445e20_0;  alias, 1 drivers
v0x7ff73c43f4f0_0 .var "ReadData_W", 31 0;
v0x7ff73c43f5a0_0 .net "WB_M", 1 0, v0x7ff73c43c310_0;  alias, 1 drivers
v0x7ff73c43f680_0 .var "WB_W", 1 0;
v0x7ff73c43f720_0 .net "WriteReg_M", 4 0, v0x7ff73c43c630_0;  alias, 1 drivers
v0x7ff73c43f7e0_0 .var "WriteReg_W", 4 0;
v0x7ff73c43f880_0 .net "clk", 0 0, v0x7ff73c44da20_0;  alias, 1 drivers
S_0x7ff73c43fa70 .scope module, "MuxRD1" "Mux_2_1_32bit" 2 171, 9 5 0, S_0x7ff73c42b720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select"
    .port_info 1 /INPUT 32 "mux_in_0"
    .port_info 2 /INPUT 32 "mux_in_1"
    .port_info 3 /OUTPUT 32 "mux_out"
v0x7ff73c43fc80_0 .net "mux_in_0", 31 0, v0x7ff73c4497a0_0;  alias, 1 drivers
v0x7ff73c43fd40_0 .net "mux_in_1", 31 0, v0x7ff73c43bf70_0;  alias, 1 drivers
v0x7ff73c43fe10_0 .var "mux_out", 31 0;
v0x7ff73c43feb0_0 .net "select", 0 0, v0x7ff73c4466c0_0;  alias, 1 drivers
E_0x7ff73c43fc30 .event edge, v0x7ff73c43feb0_0, v0x7ff73c43cfe0_0, v0x7ff73c43bf70_0;
S_0x7ff73c43ffb0 .scope module, "MuxRD2" "Mux_2_1_32bit" 2 174, 9 5 0, S_0x7ff73c42b720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select"
    .port_info 1 /INPUT 32 "mux_in_0"
    .port_info 2 /INPUT 32 "mux_in_1"
    .port_info 3 /OUTPUT 32 "mux_out"
v0x7ff73c440220_0 .net "mux_in_0", 31 0, v0x7ff73c449870_0;  alias, 1 drivers
v0x7ff73c4402f0_0 .net "mux_in_1", 31 0, v0x7ff73c43bf70_0;  alias, 1 drivers
v0x7ff73c440380_0 .var "mux_out", 31 0;
v0x7ff73c440440_0 .net "select", 0 0, v0x7ff73c446840_0;  alias, 1 drivers
E_0x7ff73c4401c0 .event edge, v0x7ff73c440440_0, v0x7ff73c43d130_0, v0x7ff73c43bf70_0;
S_0x7ff73c440540 .scope module, "PC_block" "PC" 2 147, 10 5 0, S_0x7ff73c42b720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "StallF"
    .port_info 2 /INPUT 32 "nextPC"
    .port_info 3 /OUTPUT 32 "currPC"
v0x7ff73c4407d0_0 .net "StallF", 0 0, v0x7ff73c447270_0;  alias, 1 drivers
v0x7ff73c440880_0 .net "clk", 0 0, v0x7ff73c44da20_0;  alias, 1 drivers
v0x7ff73c4409a0_0 .var "currPC", 31 0;
v0x7ff73c440a30_0 .net "nextPC", 31 0, v0x7ff73c4487c0_0;  alias, 1 drivers
S_0x7ff73c440ae0 .scope module, "PCadd4" "Add4" 2 153, 11 5 0, S_0x7ff73c42b720;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "currPC"
    .port_info 1 /OUTPUT 32 "PCplus4"
v0x7ff73c440cd0_0 .net "PCplus4", 31 0, L_0x7ff73c44f6c0;  alias, 1 drivers
L_0x10ed500e0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7ff73c440d80_0 .net/2u *"_s0", 31 0, L_0x10ed500e0;  1 drivers
v0x7ff73c440e20_0 .net "currPC", 31 0, v0x7ff73c4409a0_0;  alias, 1 drivers
L_0x7ff73c44f6c0 .arith/sum 32, v0x7ff73c4409a0_0, L_0x10ed500e0;
S_0x7ff73c440f40 .scope module, "aluMux" "Mux_2_1_32bit" 2 210, 9 5 0, S_0x7ff73c42b720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select"
    .port_info 1 /INPUT 32 "mux_in_0"
    .port_info 2 /INPUT 32 "mux_in_1"
    .port_info 3 /OUTPUT 32 "mux_out"
v0x7ff73c4411a0_0 .net "mux_in_0", 31 0, v0x7ff73c442090_0;  alias, 1 drivers
v0x7ff73c441270_0 .net "mux_in_1", 31 0, v0x7ff73c43d7e0_0;  alias, 1 drivers
v0x7ff73c441320_0 .var "mux_out", 31 0;
v0x7ff73c4413f0_0 .net "select", 0 0, L_0x7ff73c450250;  1 drivers
E_0x7ff73c441150 .event edge, v0x7ff73c4413f0_0, v0x7ff73c43c3c0_0, v0x7ff73c43d7e0_0;
S_0x7ff73c4414d0 .scope module, "aluSrcAMux" "Mux_3_1_32bit" 2 204, 9 31 0, S_0x7ff73c42b720;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "select"
    .port_info 1 /INPUT 32 "mux_in_0"
    .port_info 2 /INPUT 32 "mux_in_1"
    .port_info 3 /INPUT 32 "mux_in_2"
    .port_info 4 /OUTPUT 32 "mux_out"
v0x7ff73c441770_0 .net "mux_in_0", 31 0, v0x7ff73c43d080_0;  alias, 1 drivers
v0x7ff73c441840_0 .net "mux_in_1", 31 0, v0x7ff73c448d60_0;  alias, 1 drivers
v0x7ff73c4418e0_0 .net "mux_in_2", 31 0, v0x7ff73c43bf70_0;  alias, 1 drivers
v0x7ff73c441a10_0 .var "mux_out", 31 0;
v0x7ff73c441ad0_0 .net "select", 1 0, v0x7ff73c446790_0;  alias, 1 drivers
E_0x7ff73c441730 .event edge, v0x7ff73c441ad0_0, v0x7ff73c43d080_0, v0x7ff73c441840_0, v0x7ff73c43bf70_0;
S_0x7ff73c441bf0 .scope module, "aluSrcBMux" "Mux_3_1_32bit" 2 207, 9 31 0, S_0x7ff73c42b720;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "select"
    .port_info 1 /INPUT 32 "mux_in_0"
    .port_info 2 /INPUT 32 "mux_in_1"
    .port_info 3 /INPUT 32 "mux_in_2"
    .port_info 4 /OUTPUT 32 "mux_out"
v0x7ff73c441e70_0 .net "mux_in_0", 31 0, v0x7ff73c43d1e0_0;  alias, 1 drivers
v0x7ff73c441f30_0 .net "mux_in_1", 31 0, v0x7ff73c448d60_0;  alias, 1 drivers
v0x7ff73c441fe0_0 .net "mux_in_2", 31 0, v0x7ff73c43bf70_0;  alias, 1 drivers
v0x7ff73c442090_0 .var "mux_out", 31 0;
v0x7ff73c442160_0 .net "select", 1 0, v0x7ff73c446910_0;  alias, 1 drivers
E_0x7ff73c441e20 .event edge, v0x7ff73c442160_0, v0x7ff73c43d1e0_0, v0x7ff73c441840_0, v0x7ff73c43bf70_0;
S_0x7ff73c4422b0 .scope module, "branchAdder" "Adder" 2 186, 11 19 0, S_0x7ff73c42b720;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC_Plus4"
    .port_info 1 /INPUT 32 "signExtendedImmediate"
    .port_info 2 /OUTPUT 32 "out"
v0x7ff73c4424d0_0 .net "PC_Plus4", 31 0, v0x7ff73c43e2b0_0;  alias, 1 drivers
v0x7ff73c4425c0_0 .var "out", 31 0;
v0x7ff73c442660_0 .net "signExtendedImmediate", 31 0, v0x7ff73c44afc0_0;  alias, 1 drivers
E_0x7ff73c441680 .event edge, v0x7ff73c43e2b0_0, v0x7ff73c43d730_0;
S_0x7ff73c442760 .scope module, "branchAnd" "And_Gate" 2 180, 12 5 0, S_0x7ff73c42b720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "branch"
    .port_info 1 /INPUT 1 "zero"
    .port_info 2 /OUTPUT 1 "and_out"
v0x7ff73c4429b0_0 .var "and_out", 0 0;
v0x7ff73c442a70_0 .net "branch", 0 0, v0x7ff73c443c80_0;  alias, 1 drivers
v0x7ff73c442b00_0 .net "zero", 0 0, v0x7ff73c442f30_0;  alias, 1 drivers
E_0x7ff73c442960 .event edge, v0x7ff73c442a70_0, v0x7ff73c442b00_0;
S_0x7ff73c442c00 .scope module, "branchControl" "Branch_Control" 2 177, 13 5 0, S_0x7ff73c42b720;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "BranchOp"
    .port_info 1 /INPUT 32 "input1"
    .port_info 2 /INPUT 32 "input2"
    .port_info 3 /OUTPUT 1 "equalD"
v0x7ff73c442e70_0 .net "BranchOp", 2 0, v0x7ff73c443d30_0;  alias, 1 drivers
v0x7ff73c442f30_0 .var "equalD", 0 0;
v0x7ff73c442ff0_0 .net "input1", 31 0, v0x7ff73c43fe10_0;  alias, 1 drivers
v0x7ff73c4430c0_0 .net "input2", 31 0, v0x7ff73c440380_0;  alias, 1 drivers
E_0x7ff73c442e10 .event edge, v0x7ff73c442e70_0, v0x7ff73c43fe10_0, v0x7ff73c440380_0;
S_0x7ff73c4431a0 .scope module, "branchMux" "Mux_2_1_32bit" 2 141, 9 5 0, S_0x7ff73c42b720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select"
    .port_info 1 /INPUT 32 "mux_in_0"
    .port_info 2 /INPUT 32 "mux_in_1"
    .port_info 3 /OUTPUT 32 "mux_out"
v0x7ff73c443510_0 .net "mux_in_0", 31 0, L_0x7ff73c44f6c0;  alias, 1 drivers
v0x7ff73c443600_0 .net "mux_in_1", 31 0, v0x7ff73c4425c0_0;  alias, 1 drivers
v0x7ff73c443690_0 .var "mux_out", 31 0;
v0x7ff73c443720_0 .net8 "select", 0 0, RS_0x10ed1ed58;  alias, 2 drivers
E_0x7ff73c4434b0 .event edge, v0x7ff73c43ca50_0, v0x7ff73c43e360_0, v0x7ff73c4425c0_0;
S_0x7ff73c4437e0 .scope module, "control_block" "Control" 2 165, 14 7 0, S_0x7ff73c42b720;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr"
    .port_info 1 /OUTPUT 7 "EX_D"
    .port_info 2 /OUTPUT 2 "MEM_D"
    .port_info 3 /OUTPUT 2 "WB_D"
    .port_info 4 /OUTPUT 1 "Jump"
    .port_info 5 /OUTPUT 1 "Branch"
    .port_info 6 /OUTPUT 1 "syscall_control"
    .port_info 7 /OUTPUT 1 "jr_control"
    .port_info 8 /OUTPUT 1 "jal_control"
    .port_info 9 /OUTPUT 3 "BranchOp"
v0x7ff73c443b20_0 .var "ALUop", 4 0;
v0x7ff73c443be0_0 .var "ALUsrc", 0 0;
v0x7ff73c443c80_0 .var "Branch", 0 0;
v0x7ff73c443d30_0 .var "BranchOp", 2 0;
v0x7ff73c443de0_0 .var "EX_D", 6 0;
v0x7ff73c443eb0_0 .var "Jump", 0 0;
v0x7ff73c443f40_0 .var "MEM_D", 1 0;
v0x7ff73c443ff0_0 .var "MemRead", 0 0;
v0x7ff73c444080_0 .var "MemToReg", 0 0;
v0x7ff73c4441a0_0 .var "MemWrite", 0 0;
v0x7ff73c444240_0 .var "RegDst", 0 0;
v0x7ff73c4442e0_0 .var "RegWrite", 0 0;
v0x7ff73c444380_0 .var "WB_D", 1 0;
v0x7ff73c444440_0 .net "instr", 31 0, v0x7ff73c43df90_0;  alias, 1 drivers
v0x7ff73c4444d0_0 .var "jal_control", 0 0;
v0x7ff73c444570_0 .var "jr_control", 0 0;
v0x7ff73c444610_0 .var "syscall_control", 0 0;
E_0x7ff73c443ad0 .event edge, v0x7ff73c43df90_0;
S_0x7ff73c444880 .scope module, "dataMem" "Data_Memory" 2 225, 15 5 0, S_0x7ff73c42b720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "memWrite"
    .port_info 2 /INPUT 1 "memRead"
    .port_info 3 /INPUT 32 "address"
    .port_info 4 /INPUT 32 "writeData"
    .port_info 5 /OUTPUT 32 "readData"
v0x7ff73c444aa0_0 .net "address", 31 0, v0x7ff73c43bf70_0;  alias, 1 drivers
v0x7ff73c444b50_0 .net "clk", 0 0, v0x7ff73c44da20_0;  alias, 1 drivers
v0x7ff73c444bf0_0 .net "memRead", 0 0, L_0x7ff73c4501a0;  1 drivers
v0x7ff73c444ca0_0 .net "memWrite", 0 0, L_0x7ff73c450430;  1 drivers
v0x7ff73c444d30 .array "memory", 536870655 536870911, 31 0;
v0x7ff73c445e20_0 .var "readData", 31 0;
v0x7ff73c445ec0_0 .net "writeData", 31 0, v0x7ff73c43c470_0;  alias, 1 drivers
E_0x7ff73c444140 .event negedge, v0x7ff73c43c6e0_0;
v0x7ff73c444d30_0 .array/port v0x7ff73c444d30, 0;
v0x7ff73c444d30_1 .array/port v0x7ff73c444d30, 1;
E_0x7ff73c444a70/0 .event edge, v0x7ff73c444bf0_0, v0x7ff73c43bf70_0, v0x7ff73c444d30_0, v0x7ff73c444d30_1;
v0x7ff73c444d30_2 .array/port v0x7ff73c444d30, 2;
v0x7ff73c444d30_3 .array/port v0x7ff73c444d30, 3;
v0x7ff73c444d30_4 .array/port v0x7ff73c444d30, 4;
v0x7ff73c444d30_5 .array/port v0x7ff73c444d30, 5;
E_0x7ff73c444a70/1 .event edge, v0x7ff73c444d30_2, v0x7ff73c444d30_3, v0x7ff73c444d30_4, v0x7ff73c444d30_5;
v0x7ff73c444d30_6 .array/port v0x7ff73c444d30, 6;
v0x7ff73c444d30_7 .array/port v0x7ff73c444d30, 7;
v0x7ff73c444d30_8 .array/port v0x7ff73c444d30, 8;
v0x7ff73c444d30_9 .array/port v0x7ff73c444d30, 9;
E_0x7ff73c444a70/2 .event edge, v0x7ff73c444d30_6, v0x7ff73c444d30_7, v0x7ff73c444d30_8, v0x7ff73c444d30_9;
v0x7ff73c444d30_10 .array/port v0x7ff73c444d30, 10;
v0x7ff73c444d30_11 .array/port v0x7ff73c444d30, 11;
v0x7ff73c444d30_12 .array/port v0x7ff73c444d30, 12;
v0x7ff73c444d30_13 .array/port v0x7ff73c444d30, 13;
E_0x7ff73c444a70/3 .event edge, v0x7ff73c444d30_10, v0x7ff73c444d30_11, v0x7ff73c444d30_12, v0x7ff73c444d30_13;
v0x7ff73c444d30_14 .array/port v0x7ff73c444d30, 14;
v0x7ff73c444d30_15 .array/port v0x7ff73c444d30, 15;
v0x7ff73c444d30_16 .array/port v0x7ff73c444d30, 16;
v0x7ff73c444d30_17 .array/port v0x7ff73c444d30, 17;
E_0x7ff73c444a70/4 .event edge, v0x7ff73c444d30_14, v0x7ff73c444d30_15, v0x7ff73c444d30_16, v0x7ff73c444d30_17;
v0x7ff73c444d30_18 .array/port v0x7ff73c444d30, 18;
v0x7ff73c444d30_19 .array/port v0x7ff73c444d30, 19;
v0x7ff73c444d30_20 .array/port v0x7ff73c444d30, 20;
v0x7ff73c444d30_21 .array/port v0x7ff73c444d30, 21;
E_0x7ff73c444a70/5 .event edge, v0x7ff73c444d30_18, v0x7ff73c444d30_19, v0x7ff73c444d30_20, v0x7ff73c444d30_21;
v0x7ff73c444d30_22 .array/port v0x7ff73c444d30, 22;
v0x7ff73c444d30_23 .array/port v0x7ff73c444d30, 23;
v0x7ff73c444d30_24 .array/port v0x7ff73c444d30, 24;
v0x7ff73c444d30_25 .array/port v0x7ff73c444d30, 25;
E_0x7ff73c444a70/6 .event edge, v0x7ff73c444d30_22, v0x7ff73c444d30_23, v0x7ff73c444d30_24, v0x7ff73c444d30_25;
v0x7ff73c444d30_26 .array/port v0x7ff73c444d30, 26;
v0x7ff73c444d30_27 .array/port v0x7ff73c444d30, 27;
v0x7ff73c444d30_28 .array/port v0x7ff73c444d30, 28;
v0x7ff73c444d30_29 .array/port v0x7ff73c444d30, 29;
E_0x7ff73c444a70/7 .event edge, v0x7ff73c444d30_26, v0x7ff73c444d30_27, v0x7ff73c444d30_28, v0x7ff73c444d30_29;
v0x7ff73c444d30_30 .array/port v0x7ff73c444d30, 30;
v0x7ff73c444d30_31 .array/port v0x7ff73c444d30, 31;
v0x7ff73c444d30_32 .array/port v0x7ff73c444d30, 32;
v0x7ff73c444d30_33 .array/port v0x7ff73c444d30, 33;
E_0x7ff73c444a70/8 .event edge, v0x7ff73c444d30_30, v0x7ff73c444d30_31, v0x7ff73c444d30_32, v0x7ff73c444d30_33;
v0x7ff73c444d30_34 .array/port v0x7ff73c444d30, 34;
v0x7ff73c444d30_35 .array/port v0x7ff73c444d30, 35;
v0x7ff73c444d30_36 .array/port v0x7ff73c444d30, 36;
v0x7ff73c444d30_37 .array/port v0x7ff73c444d30, 37;
E_0x7ff73c444a70/9 .event edge, v0x7ff73c444d30_34, v0x7ff73c444d30_35, v0x7ff73c444d30_36, v0x7ff73c444d30_37;
v0x7ff73c444d30_38 .array/port v0x7ff73c444d30, 38;
v0x7ff73c444d30_39 .array/port v0x7ff73c444d30, 39;
v0x7ff73c444d30_40 .array/port v0x7ff73c444d30, 40;
v0x7ff73c444d30_41 .array/port v0x7ff73c444d30, 41;
E_0x7ff73c444a70/10 .event edge, v0x7ff73c444d30_38, v0x7ff73c444d30_39, v0x7ff73c444d30_40, v0x7ff73c444d30_41;
v0x7ff73c444d30_42 .array/port v0x7ff73c444d30, 42;
v0x7ff73c444d30_43 .array/port v0x7ff73c444d30, 43;
v0x7ff73c444d30_44 .array/port v0x7ff73c444d30, 44;
v0x7ff73c444d30_45 .array/port v0x7ff73c444d30, 45;
E_0x7ff73c444a70/11 .event edge, v0x7ff73c444d30_42, v0x7ff73c444d30_43, v0x7ff73c444d30_44, v0x7ff73c444d30_45;
v0x7ff73c444d30_46 .array/port v0x7ff73c444d30, 46;
v0x7ff73c444d30_47 .array/port v0x7ff73c444d30, 47;
v0x7ff73c444d30_48 .array/port v0x7ff73c444d30, 48;
v0x7ff73c444d30_49 .array/port v0x7ff73c444d30, 49;
E_0x7ff73c444a70/12 .event edge, v0x7ff73c444d30_46, v0x7ff73c444d30_47, v0x7ff73c444d30_48, v0x7ff73c444d30_49;
v0x7ff73c444d30_50 .array/port v0x7ff73c444d30, 50;
v0x7ff73c444d30_51 .array/port v0x7ff73c444d30, 51;
v0x7ff73c444d30_52 .array/port v0x7ff73c444d30, 52;
v0x7ff73c444d30_53 .array/port v0x7ff73c444d30, 53;
E_0x7ff73c444a70/13 .event edge, v0x7ff73c444d30_50, v0x7ff73c444d30_51, v0x7ff73c444d30_52, v0x7ff73c444d30_53;
v0x7ff73c444d30_54 .array/port v0x7ff73c444d30, 54;
v0x7ff73c444d30_55 .array/port v0x7ff73c444d30, 55;
v0x7ff73c444d30_56 .array/port v0x7ff73c444d30, 56;
v0x7ff73c444d30_57 .array/port v0x7ff73c444d30, 57;
E_0x7ff73c444a70/14 .event edge, v0x7ff73c444d30_54, v0x7ff73c444d30_55, v0x7ff73c444d30_56, v0x7ff73c444d30_57;
v0x7ff73c444d30_58 .array/port v0x7ff73c444d30, 58;
v0x7ff73c444d30_59 .array/port v0x7ff73c444d30, 59;
v0x7ff73c444d30_60 .array/port v0x7ff73c444d30, 60;
v0x7ff73c444d30_61 .array/port v0x7ff73c444d30, 61;
E_0x7ff73c444a70/15 .event edge, v0x7ff73c444d30_58, v0x7ff73c444d30_59, v0x7ff73c444d30_60, v0x7ff73c444d30_61;
v0x7ff73c444d30_62 .array/port v0x7ff73c444d30, 62;
v0x7ff73c444d30_63 .array/port v0x7ff73c444d30, 63;
v0x7ff73c444d30_64 .array/port v0x7ff73c444d30, 64;
v0x7ff73c444d30_65 .array/port v0x7ff73c444d30, 65;
E_0x7ff73c444a70/16 .event edge, v0x7ff73c444d30_62, v0x7ff73c444d30_63, v0x7ff73c444d30_64, v0x7ff73c444d30_65;
v0x7ff73c444d30_66 .array/port v0x7ff73c444d30, 66;
v0x7ff73c444d30_67 .array/port v0x7ff73c444d30, 67;
v0x7ff73c444d30_68 .array/port v0x7ff73c444d30, 68;
v0x7ff73c444d30_69 .array/port v0x7ff73c444d30, 69;
E_0x7ff73c444a70/17 .event edge, v0x7ff73c444d30_66, v0x7ff73c444d30_67, v0x7ff73c444d30_68, v0x7ff73c444d30_69;
v0x7ff73c444d30_70 .array/port v0x7ff73c444d30, 70;
v0x7ff73c444d30_71 .array/port v0x7ff73c444d30, 71;
v0x7ff73c444d30_72 .array/port v0x7ff73c444d30, 72;
v0x7ff73c444d30_73 .array/port v0x7ff73c444d30, 73;
E_0x7ff73c444a70/18 .event edge, v0x7ff73c444d30_70, v0x7ff73c444d30_71, v0x7ff73c444d30_72, v0x7ff73c444d30_73;
v0x7ff73c444d30_74 .array/port v0x7ff73c444d30, 74;
v0x7ff73c444d30_75 .array/port v0x7ff73c444d30, 75;
v0x7ff73c444d30_76 .array/port v0x7ff73c444d30, 76;
v0x7ff73c444d30_77 .array/port v0x7ff73c444d30, 77;
E_0x7ff73c444a70/19 .event edge, v0x7ff73c444d30_74, v0x7ff73c444d30_75, v0x7ff73c444d30_76, v0x7ff73c444d30_77;
v0x7ff73c444d30_78 .array/port v0x7ff73c444d30, 78;
v0x7ff73c444d30_79 .array/port v0x7ff73c444d30, 79;
v0x7ff73c444d30_80 .array/port v0x7ff73c444d30, 80;
v0x7ff73c444d30_81 .array/port v0x7ff73c444d30, 81;
E_0x7ff73c444a70/20 .event edge, v0x7ff73c444d30_78, v0x7ff73c444d30_79, v0x7ff73c444d30_80, v0x7ff73c444d30_81;
v0x7ff73c444d30_82 .array/port v0x7ff73c444d30, 82;
v0x7ff73c444d30_83 .array/port v0x7ff73c444d30, 83;
v0x7ff73c444d30_84 .array/port v0x7ff73c444d30, 84;
v0x7ff73c444d30_85 .array/port v0x7ff73c444d30, 85;
E_0x7ff73c444a70/21 .event edge, v0x7ff73c444d30_82, v0x7ff73c444d30_83, v0x7ff73c444d30_84, v0x7ff73c444d30_85;
v0x7ff73c444d30_86 .array/port v0x7ff73c444d30, 86;
v0x7ff73c444d30_87 .array/port v0x7ff73c444d30, 87;
v0x7ff73c444d30_88 .array/port v0x7ff73c444d30, 88;
v0x7ff73c444d30_89 .array/port v0x7ff73c444d30, 89;
E_0x7ff73c444a70/22 .event edge, v0x7ff73c444d30_86, v0x7ff73c444d30_87, v0x7ff73c444d30_88, v0x7ff73c444d30_89;
v0x7ff73c444d30_90 .array/port v0x7ff73c444d30, 90;
v0x7ff73c444d30_91 .array/port v0x7ff73c444d30, 91;
v0x7ff73c444d30_92 .array/port v0x7ff73c444d30, 92;
v0x7ff73c444d30_93 .array/port v0x7ff73c444d30, 93;
E_0x7ff73c444a70/23 .event edge, v0x7ff73c444d30_90, v0x7ff73c444d30_91, v0x7ff73c444d30_92, v0x7ff73c444d30_93;
v0x7ff73c444d30_94 .array/port v0x7ff73c444d30, 94;
v0x7ff73c444d30_95 .array/port v0x7ff73c444d30, 95;
v0x7ff73c444d30_96 .array/port v0x7ff73c444d30, 96;
v0x7ff73c444d30_97 .array/port v0x7ff73c444d30, 97;
E_0x7ff73c444a70/24 .event edge, v0x7ff73c444d30_94, v0x7ff73c444d30_95, v0x7ff73c444d30_96, v0x7ff73c444d30_97;
v0x7ff73c444d30_98 .array/port v0x7ff73c444d30, 98;
v0x7ff73c444d30_99 .array/port v0x7ff73c444d30, 99;
v0x7ff73c444d30_100 .array/port v0x7ff73c444d30, 100;
v0x7ff73c444d30_101 .array/port v0x7ff73c444d30, 101;
E_0x7ff73c444a70/25 .event edge, v0x7ff73c444d30_98, v0x7ff73c444d30_99, v0x7ff73c444d30_100, v0x7ff73c444d30_101;
v0x7ff73c444d30_102 .array/port v0x7ff73c444d30, 102;
v0x7ff73c444d30_103 .array/port v0x7ff73c444d30, 103;
v0x7ff73c444d30_104 .array/port v0x7ff73c444d30, 104;
v0x7ff73c444d30_105 .array/port v0x7ff73c444d30, 105;
E_0x7ff73c444a70/26 .event edge, v0x7ff73c444d30_102, v0x7ff73c444d30_103, v0x7ff73c444d30_104, v0x7ff73c444d30_105;
v0x7ff73c444d30_106 .array/port v0x7ff73c444d30, 106;
v0x7ff73c444d30_107 .array/port v0x7ff73c444d30, 107;
v0x7ff73c444d30_108 .array/port v0x7ff73c444d30, 108;
v0x7ff73c444d30_109 .array/port v0x7ff73c444d30, 109;
E_0x7ff73c444a70/27 .event edge, v0x7ff73c444d30_106, v0x7ff73c444d30_107, v0x7ff73c444d30_108, v0x7ff73c444d30_109;
v0x7ff73c444d30_110 .array/port v0x7ff73c444d30, 110;
v0x7ff73c444d30_111 .array/port v0x7ff73c444d30, 111;
v0x7ff73c444d30_112 .array/port v0x7ff73c444d30, 112;
v0x7ff73c444d30_113 .array/port v0x7ff73c444d30, 113;
E_0x7ff73c444a70/28 .event edge, v0x7ff73c444d30_110, v0x7ff73c444d30_111, v0x7ff73c444d30_112, v0x7ff73c444d30_113;
v0x7ff73c444d30_114 .array/port v0x7ff73c444d30, 114;
v0x7ff73c444d30_115 .array/port v0x7ff73c444d30, 115;
v0x7ff73c444d30_116 .array/port v0x7ff73c444d30, 116;
v0x7ff73c444d30_117 .array/port v0x7ff73c444d30, 117;
E_0x7ff73c444a70/29 .event edge, v0x7ff73c444d30_114, v0x7ff73c444d30_115, v0x7ff73c444d30_116, v0x7ff73c444d30_117;
v0x7ff73c444d30_118 .array/port v0x7ff73c444d30, 118;
v0x7ff73c444d30_119 .array/port v0x7ff73c444d30, 119;
v0x7ff73c444d30_120 .array/port v0x7ff73c444d30, 120;
v0x7ff73c444d30_121 .array/port v0x7ff73c444d30, 121;
E_0x7ff73c444a70/30 .event edge, v0x7ff73c444d30_118, v0x7ff73c444d30_119, v0x7ff73c444d30_120, v0x7ff73c444d30_121;
v0x7ff73c444d30_122 .array/port v0x7ff73c444d30, 122;
v0x7ff73c444d30_123 .array/port v0x7ff73c444d30, 123;
v0x7ff73c444d30_124 .array/port v0x7ff73c444d30, 124;
v0x7ff73c444d30_125 .array/port v0x7ff73c444d30, 125;
E_0x7ff73c444a70/31 .event edge, v0x7ff73c444d30_122, v0x7ff73c444d30_123, v0x7ff73c444d30_124, v0x7ff73c444d30_125;
v0x7ff73c444d30_126 .array/port v0x7ff73c444d30, 126;
v0x7ff73c444d30_127 .array/port v0x7ff73c444d30, 127;
v0x7ff73c444d30_128 .array/port v0x7ff73c444d30, 128;
v0x7ff73c444d30_129 .array/port v0x7ff73c444d30, 129;
E_0x7ff73c444a70/32 .event edge, v0x7ff73c444d30_126, v0x7ff73c444d30_127, v0x7ff73c444d30_128, v0x7ff73c444d30_129;
v0x7ff73c444d30_130 .array/port v0x7ff73c444d30, 130;
v0x7ff73c444d30_131 .array/port v0x7ff73c444d30, 131;
v0x7ff73c444d30_132 .array/port v0x7ff73c444d30, 132;
v0x7ff73c444d30_133 .array/port v0x7ff73c444d30, 133;
E_0x7ff73c444a70/33 .event edge, v0x7ff73c444d30_130, v0x7ff73c444d30_131, v0x7ff73c444d30_132, v0x7ff73c444d30_133;
v0x7ff73c444d30_134 .array/port v0x7ff73c444d30, 134;
v0x7ff73c444d30_135 .array/port v0x7ff73c444d30, 135;
v0x7ff73c444d30_136 .array/port v0x7ff73c444d30, 136;
v0x7ff73c444d30_137 .array/port v0x7ff73c444d30, 137;
E_0x7ff73c444a70/34 .event edge, v0x7ff73c444d30_134, v0x7ff73c444d30_135, v0x7ff73c444d30_136, v0x7ff73c444d30_137;
v0x7ff73c444d30_138 .array/port v0x7ff73c444d30, 138;
v0x7ff73c444d30_139 .array/port v0x7ff73c444d30, 139;
v0x7ff73c444d30_140 .array/port v0x7ff73c444d30, 140;
v0x7ff73c444d30_141 .array/port v0x7ff73c444d30, 141;
E_0x7ff73c444a70/35 .event edge, v0x7ff73c444d30_138, v0x7ff73c444d30_139, v0x7ff73c444d30_140, v0x7ff73c444d30_141;
v0x7ff73c444d30_142 .array/port v0x7ff73c444d30, 142;
v0x7ff73c444d30_143 .array/port v0x7ff73c444d30, 143;
v0x7ff73c444d30_144 .array/port v0x7ff73c444d30, 144;
v0x7ff73c444d30_145 .array/port v0x7ff73c444d30, 145;
E_0x7ff73c444a70/36 .event edge, v0x7ff73c444d30_142, v0x7ff73c444d30_143, v0x7ff73c444d30_144, v0x7ff73c444d30_145;
v0x7ff73c444d30_146 .array/port v0x7ff73c444d30, 146;
v0x7ff73c444d30_147 .array/port v0x7ff73c444d30, 147;
v0x7ff73c444d30_148 .array/port v0x7ff73c444d30, 148;
v0x7ff73c444d30_149 .array/port v0x7ff73c444d30, 149;
E_0x7ff73c444a70/37 .event edge, v0x7ff73c444d30_146, v0x7ff73c444d30_147, v0x7ff73c444d30_148, v0x7ff73c444d30_149;
v0x7ff73c444d30_150 .array/port v0x7ff73c444d30, 150;
v0x7ff73c444d30_151 .array/port v0x7ff73c444d30, 151;
v0x7ff73c444d30_152 .array/port v0x7ff73c444d30, 152;
v0x7ff73c444d30_153 .array/port v0x7ff73c444d30, 153;
E_0x7ff73c444a70/38 .event edge, v0x7ff73c444d30_150, v0x7ff73c444d30_151, v0x7ff73c444d30_152, v0x7ff73c444d30_153;
v0x7ff73c444d30_154 .array/port v0x7ff73c444d30, 154;
v0x7ff73c444d30_155 .array/port v0x7ff73c444d30, 155;
v0x7ff73c444d30_156 .array/port v0x7ff73c444d30, 156;
v0x7ff73c444d30_157 .array/port v0x7ff73c444d30, 157;
E_0x7ff73c444a70/39 .event edge, v0x7ff73c444d30_154, v0x7ff73c444d30_155, v0x7ff73c444d30_156, v0x7ff73c444d30_157;
v0x7ff73c444d30_158 .array/port v0x7ff73c444d30, 158;
v0x7ff73c444d30_159 .array/port v0x7ff73c444d30, 159;
v0x7ff73c444d30_160 .array/port v0x7ff73c444d30, 160;
v0x7ff73c444d30_161 .array/port v0x7ff73c444d30, 161;
E_0x7ff73c444a70/40 .event edge, v0x7ff73c444d30_158, v0x7ff73c444d30_159, v0x7ff73c444d30_160, v0x7ff73c444d30_161;
v0x7ff73c444d30_162 .array/port v0x7ff73c444d30, 162;
v0x7ff73c444d30_163 .array/port v0x7ff73c444d30, 163;
v0x7ff73c444d30_164 .array/port v0x7ff73c444d30, 164;
v0x7ff73c444d30_165 .array/port v0x7ff73c444d30, 165;
E_0x7ff73c444a70/41 .event edge, v0x7ff73c444d30_162, v0x7ff73c444d30_163, v0x7ff73c444d30_164, v0x7ff73c444d30_165;
v0x7ff73c444d30_166 .array/port v0x7ff73c444d30, 166;
v0x7ff73c444d30_167 .array/port v0x7ff73c444d30, 167;
v0x7ff73c444d30_168 .array/port v0x7ff73c444d30, 168;
v0x7ff73c444d30_169 .array/port v0x7ff73c444d30, 169;
E_0x7ff73c444a70/42 .event edge, v0x7ff73c444d30_166, v0x7ff73c444d30_167, v0x7ff73c444d30_168, v0x7ff73c444d30_169;
v0x7ff73c444d30_170 .array/port v0x7ff73c444d30, 170;
v0x7ff73c444d30_171 .array/port v0x7ff73c444d30, 171;
v0x7ff73c444d30_172 .array/port v0x7ff73c444d30, 172;
v0x7ff73c444d30_173 .array/port v0x7ff73c444d30, 173;
E_0x7ff73c444a70/43 .event edge, v0x7ff73c444d30_170, v0x7ff73c444d30_171, v0x7ff73c444d30_172, v0x7ff73c444d30_173;
v0x7ff73c444d30_174 .array/port v0x7ff73c444d30, 174;
v0x7ff73c444d30_175 .array/port v0x7ff73c444d30, 175;
v0x7ff73c444d30_176 .array/port v0x7ff73c444d30, 176;
v0x7ff73c444d30_177 .array/port v0x7ff73c444d30, 177;
E_0x7ff73c444a70/44 .event edge, v0x7ff73c444d30_174, v0x7ff73c444d30_175, v0x7ff73c444d30_176, v0x7ff73c444d30_177;
v0x7ff73c444d30_178 .array/port v0x7ff73c444d30, 178;
v0x7ff73c444d30_179 .array/port v0x7ff73c444d30, 179;
v0x7ff73c444d30_180 .array/port v0x7ff73c444d30, 180;
v0x7ff73c444d30_181 .array/port v0x7ff73c444d30, 181;
E_0x7ff73c444a70/45 .event edge, v0x7ff73c444d30_178, v0x7ff73c444d30_179, v0x7ff73c444d30_180, v0x7ff73c444d30_181;
v0x7ff73c444d30_182 .array/port v0x7ff73c444d30, 182;
v0x7ff73c444d30_183 .array/port v0x7ff73c444d30, 183;
v0x7ff73c444d30_184 .array/port v0x7ff73c444d30, 184;
v0x7ff73c444d30_185 .array/port v0x7ff73c444d30, 185;
E_0x7ff73c444a70/46 .event edge, v0x7ff73c444d30_182, v0x7ff73c444d30_183, v0x7ff73c444d30_184, v0x7ff73c444d30_185;
v0x7ff73c444d30_186 .array/port v0x7ff73c444d30, 186;
v0x7ff73c444d30_187 .array/port v0x7ff73c444d30, 187;
v0x7ff73c444d30_188 .array/port v0x7ff73c444d30, 188;
v0x7ff73c444d30_189 .array/port v0x7ff73c444d30, 189;
E_0x7ff73c444a70/47 .event edge, v0x7ff73c444d30_186, v0x7ff73c444d30_187, v0x7ff73c444d30_188, v0x7ff73c444d30_189;
v0x7ff73c444d30_190 .array/port v0x7ff73c444d30, 190;
v0x7ff73c444d30_191 .array/port v0x7ff73c444d30, 191;
v0x7ff73c444d30_192 .array/port v0x7ff73c444d30, 192;
v0x7ff73c444d30_193 .array/port v0x7ff73c444d30, 193;
E_0x7ff73c444a70/48 .event edge, v0x7ff73c444d30_190, v0x7ff73c444d30_191, v0x7ff73c444d30_192, v0x7ff73c444d30_193;
v0x7ff73c444d30_194 .array/port v0x7ff73c444d30, 194;
v0x7ff73c444d30_195 .array/port v0x7ff73c444d30, 195;
v0x7ff73c444d30_196 .array/port v0x7ff73c444d30, 196;
v0x7ff73c444d30_197 .array/port v0x7ff73c444d30, 197;
E_0x7ff73c444a70/49 .event edge, v0x7ff73c444d30_194, v0x7ff73c444d30_195, v0x7ff73c444d30_196, v0x7ff73c444d30_197;
v0x7ff73c444d30_198 .array/port v0x7ff73c444d30, 198;
v0x7ff73c444d30_199 .array/port v0x7ff73c444d30, 199;
v0x7ff73c444d30_200 .array/port v0x7ff73c444d30, 200;
v0x7ff73c444d30_201 .array/port v0x7ff73c444d30, 201;
E_0x7ff73c444a70/50 .event edge, v0x7ff73c444d30_198, v0x7ff73c444d30_199, v0x7ff73c444d30_200, v0x7ff73c444d30_201;
v0x7ff73c444d30_202 .array/port v0x7ff73c444d30, 202;
v0x7ff73c444d30_203 .array/port v0x7ff73c444d30, 203;
v0x7ff73c444d30_204 .array/port v0x7ff73c444d30, 204;
v0x7ff73c444d30_205 .array/port v0x7ff73c444d30, 205;
E_0x7ff73c444a70/51 .event edge, v0x7ff73c444d30_202, v0x7ff73c444d30_203, v0x7ff73c444d30_204, v0x7ff73c444d30_205;
v0x7ff73c444d30_206 .array/port v0x7ff73c444d30, 206;
v0x7ff73c444d30_207 .array/port v0x7ff73c444d30, 207;
v0x7ff73c444d30_208 .array/port v0x7ff73c444d30, 208;
v0x7ff73c444d30_209 .array/port v0x7ff73c444d30, 209;
E_0x7ff73c444a70/52 .event edge, v0x7ff73c444d30_206, v0x7ff73c444d30_207, v0x7ff73c444d30_208, v0x7ff73c444d30_209;
v0x7ff73c444d30_210 .array/port v0x7ff73c444d30, 210;
v0x7ff73c444d30_211 .array/port v0x7ff73c444d30, 211;
v0x7ff73c444d30_212 .array/port v0x7ff73c444d30, 212;
v0x7ff73c444d30_213 .array/port v0x7ff73c444d30, 213;
E_0x7ff73c444a70/53 .event edge, v0x7ff73c444d30_210, v0x7ff73c444d30_211, v0x7ff73c444d30_212, v0x7ff73c444d30_213;
v0x7ff73c444d30_214 .array/port v0x7ff73c444d30, 214;
v0x7ff73c444d30_215 .array/port v0x7ff73c444d30, 215;
v0x7ff73c444d30_216 .array/port v0x7ff73c444d30, 216;
v0x7ff73c444d30_217 .array/port v0x7ff73c444d30, 217;
E_0x7ff73c444a70/54 .event edge, v0x7ff73c444d30_214, v0x7ff73c444d30_215, v0x7ff73c444d30_216, v0x7ff73c444d30_217;
v0x7ff73c444d30_218 .array/port v0x7ff73c444d30, 218;
v0x7ff73c444d30_219 .array/port v0x7ff73c444d30, 219;
v0x7ff73c444d30_220 .array/port v0x7ff73c444d30, 220;
v0x7ff73c444d30_221 .array/port v0x7ff73c444d30, 221;
E_0x7ff73c444a70/55 .event edge, v0x7ff73c444d30_218, v0x7ff73c444d30_219, v0x7ff73c444d30_220, v0x7ff73c444d30_221;
v0x7ff73c444d30_222 .array/port v0x7ff73c444d30, 222;
v0x7ff73c444d30_223 .array/port v0x7ff73c444d30, 223;
v0x7ff73c444d30_224 .array/port v0x7ff73c444d30, 224;
v0x7ff73c444d30_225 .array/port v0x7ff73c444d30, 225;
E_0x7ff73c444a70/56 .event edge, v0x7ff73c444d30_222, v0x7ff73c444d30_223, v0x7ff73c444d30_224, v0x7ff73c444d30_225;
v0x7ff73c444d30_226 .array/port v0x7ff73c444d30, 226;
v0x7ff73c444d30_227 .array/port v0x7ff73c444d30, 227;
v0x7ff73c444d30_228 .array/port v0x7ff73c444d30, 228;
v0x7ff73c444d30_229 .array/port v0x7ff73c444d30, 229;
E_0x7ff73c444a70/57 .event edge, v0x7ff73c444d30_226, v0x7ff73c444d30_227, v0x7ff73c444d30_228, v0x7ff73c444d30_229;
v0x7ff73c444d30_230 .array/port v0x7ff73c444d30, 230;
v0x7ff73c444d30_231 .array/port v0x7ff73c444d30, 231;
v0x7ff73c444d30_232 .array/port v0x7ff73c444d30, 232;
v0x7ff73c444d30_233 .array/port v0x7ff73c444d30, 233;
E_0x7ff73c444a70/58 .event edge, v0x7ff73c444d30_230, v0x7ff73c444d30_231, v0x7ff73c444d30_232, v0x7ff73c444d30_233;
v0x7ff73c444d30_234 .array/port v0x7ff73c444d30, 234;
v0x7ff73c444d30_235 .array/port v0x7ff73c444d30, 235;
v0x7ff73c444d30_236 .array/port v0x7ff73c444d30, 236;
v0x7ff73c444d30_237 .array/port v0x7ff73c444d30, 237;
E_0x7ff73c444a70/59 .event edge, v0x7ff73c444d30_234, v0x7ff73c444d30_235, v0x7ff73c444d30_236, v0x7ff73c444d30_237;
v0x7ff73c444d30_238 .array/port v0x7ff73c444d30, 238;
v0x7ff73c444d30_239 .array/port v0x7ff73c444d30, 239;
v0x7ff73c444d30_240 .array/port v0x7ff73c444d30, 240;
v0x7ff73c444d30_241 .array/port v0x7ff73c444d30, 241;
E_0x7ff73c444a70/60 .event edge, v0x7ff73c444d30_238, v0x7ff73c444d30_239, v0x7ff73c444d30_240, v0x7ff73c444d30_241;
v0x7ff73c444d30_242 .array/port v0x7ff73c444d30, 242;
v0x7ff73c444d30_243 .array/port v0x7ff73c444d30, 243;
v0x7ff73c444d30_244 .array/port v0x7ff73c444d30, 244;
v0x7ff73c444d30_245 .array/port v0x7ff73c444d30, 245;
E_0x7ff73c444a70/61 .event edge, v0x7ff73c444d30_242, v0x7ff73c444d30_243, v0x7ff73c444d30_244, v0x7ff73c444d30_245;
v0x7ff73c444d30_246 .array/port v0x7ff73c444d30, 246;
v0x7ff73c444d30_247 .array/port v0x7ff73c444d30, 247;
v0x7ff73c444d30_248 .array/port v0x7ff73c444d30, 248;
v0x7ff73c444d30_249 .array/port v0x7ff73c444d30, 249;
E_0x7ff73c444a70/62 .event edge, v0x7ff73c444d30_246, v0x7ff73c444d30_247, v0x7ff73c444d30_248, v0x7ff73c444d30_249;
v0x7ff73c444d30_250 .array/port v0x7ff73c444d30, 250;
v0x7ff73c444d30_251 .array/port v0x7ff73c444d30, 251;
v0x7ff73c444d30_252 .array/port v0x7ff73c444d30, 252;
v0x7ff73c444d30_253 .array/port v0x7ff73c444d30, 253;
E_0x7ff73c444a70/63 .event edge, v0x7ff73c444d30_250, v0x7ff73c444d30_251, v0x7ff73c444d30_252, v0x7ff73c444d30_253;
v0x7ff73c444d30_254 .array/port v0x7ff73c444d30, 254;
v0x7ff73c444d30_255 .array/port v0x7ff73c444d30, 255;
v0x7ff73c444d30_256 .array/port v0x7ff73c444d30, 256;
E_0x7ff73c444a70/64 .event edge, v0x7ff73c444d30_254, v0x7ff73c444d30_255, v0x7ff73c444d30_256;
E_0x7ff73c444a70 .event/or E_0x7ff73c444a70/0, E_0x7ff73c444a70/1, E_0x7ff73c444a70/2, E_0x7ff73c444a70/3, E_0x7ff73c444a70/4, E_0x7ff73c444a70/5, E_0x7ff73c444a70/6, E_0x7ff73c444a70/7, E_0x7ff73c444a70/8, E_0x7ff73c444a70/9, E_0x7ff73c444a70/10, E_0x7ff73c444a70/11, E_0x7ff73c444a70/12, E_0x7ff73c444a70/13, E_0x7ff73c444a70/14, E_0x7ff73c444a70/15, E_0x7ff73c444a70/16, E_0x7ff73c444a70/17, E_0x7ff73c444a70/18, E_0x7ff73c444a70/19, E_0x7ff73c444a70/20, E_0x7ff73c444a70/21, E_0x7ff73c444a70/22, E_0x7ff73c444a70/23, E_0x7ff73c444a70/24, E_0x7ff73c444a70/25, E_0x7ff73c444a70/26, E_0x7ff73c444a70/27, E_0x7ff73c444a70/28, E_0x7ff73c444a70/29, E_0x7ff73c444a70/30, E_0x7ff73c444a70/31, E_0x7ff73c444a70/32, E_0x7ff73c444a70/33, E_0x7ff73c444a70/34, E_0x7ff73c444a70/35, E_0x7ff73c444a70/36, E_0x7ff73c444a70/37, E_0x7ff73c444a70/38, E_0x7ff73c444a70/39, E_0x7ff73c444a70/40, E_0x7ff73c444a70/41, E_0x7ff73c444a70/42, E_0x7ff73c444a70/43, E_0x7ff73c444a70/44, E_0x7ff73c444a70/45, E_0x7ff73c444a70/46, E_0x7ff73c444a70/47, E_0x7ff73c444a70/48, E_0x7ff73c444a70/49, E_0x7ff73c444a70/50, E_0x7ff73c444a70/51, E_0x7ff73c444a70/52, E_0x7ff73c444a70/53, E_0x7ff73c444a70/54, E_0x7ff73c444a70/55, E_0x7ff73c444a70/56, E_0x7ff73c444a70/57, E_0x7ff73c444a70/58, E_0x7ff73c444a70/59, E_0x7ff73c444a70/60, E_0x7ff73c444a70/61, E_0x7ff73c444a70/62, E_0x7ff73c444a70/63, E_0x7ff73c444a70/64;
S_0x7ff73c445ff0 .scope module, "hazard" "Hazard_Unit" 2 129, 16 4 0, S_0x7ff73c42b720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sycall_control"
    .port_info 1 /INPUT 1 "BranchD"
    .port_info 2 /INPUT 1 "MemReadE"
    .port_info 3 /INPUT 1 "MemtoRegE"
    .port_info 4 /INPUT 1 "RegWriteE"
    .port_info 5 /INPUT 1 "MemReadM"
    .port_info 6 /INPUT 1 "MemtoRegM"
    .port_info 7 /INPUT 1 "RegWriteM"
    .port_info 8 /INPUT 1 "RegWriteW"
    .port_info 9 /INPUT 5 "RsD"
    .port_info 10 /INPUT 5 "RtD"
    .port_info 11 /INPUT 5 "RsE"
    .port_info 12 /INPUT 5 "RtE"
    .port_info 13 /INPUT 5 "WriteRegE"
    .port_info 14 /INPUT 5 "WriteRegM"
    .port_info 15 /INPUT 5 "WriteRegW"
    .port_info 16 /OUTPUT 1 "StallF"
    .port_info 17 /OUTPUT 1 "StallD"
    .port_info 18 /OUTPUT 1 "FlushE"
    .port_info 19 /OUTPUT 1 "ForwardAD"
    .port_info 20 /OUTPUT 1 "ForwardBD"
    .port_info 21 /OUTPUT 2 "ForwardAE"
    .port_info 22 /OUTPUT 2 "ForwardBE"
    .port_info 23 /OUTPUT 1 "sysstall"
v0x7ff73c446540_0 .net "BranchD", 0 0, v0x7ff73c443c80_0;  alias, 1 drivers
v0x7ff73c446620_0 .var "FlushE", 0 0;
v0x7ff73c4466c0_0 .var "ForwardAD", 0 0;
v0x7ff73c446790_0 .var "ForwardAE", 1 0;
v0x7ff73c446840_0 .var "ForwardBD", 0 0;
v0x7ff73c446910_0 .var "ForwardBE", 1 0;
v0x7ff73c4469c0_0 .net "MemReadE", 0 0, L_0x7ff73c44ea20;  1 drivers
v0x7ff73c446a50_0 .net "MemReadM", 0 0, L_0x7ff73c44ec80;  1 drivers
v0x7ff73c446ae0_0 .net "MemtoRegE", 0 0, L_0x7ff73c44eac0;  1 drivers
v0x7ff73c446bf0_0 .net "MemtoRegM", 0 0, L_0x7ff73c44ed20;  1 drivers
v0x7ff73c446c80_0 .net "RegWriteE", 0 0, L_0x7ff73c44eb60;  1 drivers
v0x7ff73c446d10_0 .net "RegWriteM", 0 0, L_0x7ff73c44edc0;  1 drivers
v0x7ff73c446db0_0 .net "RegWriteW", 0 0, L_0x7ff73c44eee0;  1 drivers
v0x7ff73c446e50_0 .net "RsD", 4 0, L_0x7ff73c44ef80;  1 drivers
v0x7ff73c446f00_0 .net "RsE", 4 0, v0x7ff73c43d520_0;  alias, 1 drivers
v0x7ff73c446fc0_0 .net "RtD", 4 0, L_0x7ff73c44f020;  1 drivers
v0x7ff73c447050_0 .net "RtE", 4 0, v0x7ff73c43d680_0;  alias, 1 drivers
v0x7ff73c4471e0_0 .var "StallD", 0 0;
v0x7ff73c447270_0 .var "StallF", 0 0;
v0x7ff73c447300_0 .net "WriteRegE", 4 0, v0x7ff73c44a670_0;  alias, 1 drivers
v0x7ff73c447390_0 .net "WriteRegM", 4 0, v0x7ff73c43c630_0;  alias, 1 drivers
v0x7ff73c447460_0 .net "WriteRegW", 4 0, v0x7ff73c43f7e0_0;  alias, 1 drivers
v0x7ff73c4474f0_0 .var "branchstall", 0 0;
v0x7ff73c447580_0 .var "lwstall", 0 0;
v0x7ff73c447610_0 .net "sycall_control", 0 0, v0x7ff73c444610_0;  alias, 1 drivers
v0x7ff73c4476a0_0 .var "sysstall", 0 0;
E_0x7ff73c444110/0 .event edge, v0x7ff73c446e50_0, v0x7ff73c43d680_0, v0x7ff73c446fc0_0, v0x7ff73c446ae0_0;
E_0x7ff73c444110/1 .event edge, v0x7ff73c442a70_0, v0x7ff73c446c80_0, v0x7ff73c43c580_0, v0x7ff73c446bf0_0;
E_0x7ff73c444110/2 .event edge, v0x7ff73c43c630_0, v0x7ff73c444610_0, v0x7ff73c446d10_0, v0x7ff73c446db0_0;
E_0x7ff73c444110/3 .event edge, v0x7ff73c43f7e0_0, v0x7ff73c447580_0, v0x7ff73c4474f0_0, v0x7ff73c4476a0_0;
E_0x7ff73c444110/4 .event edge, v0x7ff73c4407d0_0, v0x7ff73c43d520_0;
E_0x7ff73c444110 .event/or E_0x7ff73c444110/0, E_0x7ff73c444110/1, E_0x7ff73c444110/2, E_0x7ff73c444110/3, E_0x7ff73c444110/4;
S_0x7ff73c447970 .scope module, "instructionMemory" "Instruction_Memory" 2 150, 17 5 0, S_0x7ff73c42b720;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "currPC"
    .port_info 1 /OUTPUT 32 "instr"
    .port_info 2 /OUTPUT 32 "number_instructions"
v0x7ff73c447be0_0 .net "currPC", 31 0, v0x7ff73c4409a0_0;  alias, 1 drivers
v0x7ff73c447c90_0 .var "instr", 31 0;
v0x7ff73c4461c0 .array "mem", 1048832 1048576, 31 0;
v0x7ff73c447d50_0 .var "number_instructions", 31 0;
E_0x7ff73c447b90 .event edge, v0x7ff73c43e1c0_0;
S_0x7ff73c447e30 .scope module, "jrMux" "Mux_2_1_32bit" 2 138, 9 5 0, S_0x7ff73c42b720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select"
    .port_info 1 /INPUT 32 "mux_in_0"
    .port_info 2 /INPUT 32 "mux_in_1"
    .port_info 3 /OUTPUT 32 "mux_out"
v0x7ff73c4480a0_0 .net "mux_in_0", 31 0, L_0x7ff73c44f570;  alias, 1 drivers
v0x7ff73c448170_0 .net "mux_in_1", 31 0, L_0x7ff73c44f920;  alias, 1 drivers
v0x7ff73c448210_0 .var "mux_out", 31 0;
v0x7ff73c4482d0_0 .net "select", 0 0, v0x7ff73c444570_0;  alias, 1 drivers
E_0x7ff73c448040 .event edge, v0x7ff73c444570_0, v0x7ff73c43ef60_0, v0x7ff73c448170_0;
S_0x7ff73c4483d0 .scope module, "jumpMux" "Mux_2_1_32bit" 2 144, 9 5 0, S_0x7ff73c42b720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select"
    .port_info 1 /INPUT 32 "mux_in_0"
    .port_info 2 /INPUT 32 "mux_in_1"
    .port_info 3 /OUTPUT 32 "mux_out"
v0x7ff73c448640_0 .net "mux_in_0", 31 0, v0x7ff73c443690_0;  alias, 1 drivers
v0x7ff73c448710_0 .net "mux_in_1", 31 0, v0x7ff73c448210_0;  alias, 1 drivers
v0x7ff73c4487c0_0 .var "mux_out", 31 0;
v0x7ff73c448890_0 .net "select", 0 0, v0x7ff73c443eb0_0;  alias, 1 drivers
E_0x7ff73c4485e0 .event edge, v0x7ff73c443eb0_0, v0x7ff73c443690_0, v0x7ff73c448210_0;
S_0x7ff73c448970 .scope module, "memToRegMux" "Mux_2_1_32bit" 2 237, 9 5 0, S_0x7ff73c42b720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select"
    .port_info 1 /INPUT 32 "mux_in_0"
    .port_info 2 /INPUT 32 "mux_in_1"
    .port_info 3 /OUTPUT 32 "mux_out"
v0x7ff73c448be0_0 .net "mux_in_0", 31 0, v0x7ff73c43f390_0;  alias, 1 drivers
v0x7ff73c448cb0_0 .net "mux_in_1", 31 0, v0x7ff73c43f4f0_0;  alias, 1 drivers
v0x7ff73c448d60_0 .var "mux_out", 31 0;
v0x7ff73c448e50_0 .net "select", 0 0, L_0x7ff73c450390;  1 drivers
E_0x7ff73c448b80 .event edge, v0x7ff73c448e50_0, v0x7ff73c43f390_0, v0x7ff73c43f4f0_0;
S_0x7ff73c448f20 .scope module, "reg_block" "Registers" 2 168, 18 5 0, S_0x7ff73c42b720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "jal_control"
    .port_info 2 /INPUT 32 "jal_address"
    .port_info 3 /INPUT 5 "readReg1"
    .port_info 4 /INPUT 5 "readReg2"
    .port_info 5 /INPUT 5 "writeReg"
    .port_info 6 /INPUT 32 "writeData"
    .port_info 7 /INPUT 1 "RegWrite"
    .port_info 8 /OUTPUT 32 "readData1"
    .port_info 9 /OUTPUT 32 "readData2"
    .port_info 10 /OUTPUT 32 "v0"
    .port_info 11 /OUTPUT 32 "a0"
    .port_info 12 /OUTPUT 32 "ra"
    .port_info 13 /OUTPUT 32 "sp"
v0x7ff73c449ad0_2 .array/port v0x7ff73c449ad0, 2;
L_0x7ff73c44f840 .functor BUFZ 32, v0x7ff73c449ad0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7ff73c449ad0_4 .array/port v0x7ff73c449ad0, 4;
L_0x7ff73c44f8b0 .functor BUFZ 32, v0x7ff73c449ad0_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7ff73c449ad0_31 .array/port v0x7ff73c449ad0, 31;
L_0x7ff73c44f920 .functor BUFZ 32, v0x7ff73c449ad0_31, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7ff73c449ad0_29 .array/port v0x7ff73c449ad0, 29;
L_0x7ff73c44f990 .functor BUFZ 32, v0x7ff73c449ad0_29, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7ff73c4492e0_0 .net "RegWrite", 0 0, L_0x7ff73c44fe60;  1 drivers
v0x7ff73c449390_0 .net "a0", 31 0, L_0x7ff73c44f8b0;  alias, 1 drivers
v0x7ff73c449430_0 .net "clk", 0 0, v0x7ff73c44da20_0;  alias, 1 drivers
v0x7ff73c4494e0_0 .var/i "i", 31 0;
v0x7ff73c449570_0 .net "jal_address", 31 0, L_0x7ff73c44fa80;  1 drivers
v0x7ff73c449660_0 .net "jal_control", 0 0, v0x7ff73c4444d0_0;  alias, 1 drivers
v0x7ff73c4496f0_0 .net "ra", 31 0, L_0x7ff73c44f920;  alias, 1 drivers
v0x7ff73c4497a0_0 .var "readData1", 31 0;
v0x7ff73c449870_0 .var "readData2", 31 0;
v0x7ff73c449980_0 .net "readReg1", 4 0, L_0x7ff73c44fbc0;  1 drivers
v0x7ff73c449a20_0 .net "readReg2", 4 0, L_0x7ff73c44fdc0;  1 drivers
v0x7ff73c449ad0 .array "registers", 31 0, 31 0;
v0x7ff73c449e70_0 .net "sp", 31 0, L_0x7ff73c44f990;  alias, 1 drivers
v0x7ff73c449f20_0 .net "v0", 31 0, L_0x7ff73c44f840;  alias, 1 drivers
v0x7ff73c449fd0_0 .net "writeData", 31 0, v0x7ff73c448d60_0;  alias, 1 drivers
v0x7ff73c44a070_0 .net "writeReg", 4 0, v0x7ff73c43f7e0_0;  alias, 1 drivers
E_0x7ff73c449290 .event edge, v0x7ff73c449a20_0, v0x7ff73c449980_0;
S_0x7ff73c44a280 .scope module, "registerMux" "Mux_2_1_5bit" 2 201, 9 18 0, S_0x7ff73c42b720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select"
    .port_info 1 /INPUT 5 "mux_in_0"
    .port_info 2 /INPUT 5 "mux_in_1"
    .port_info 3 /OUTPUT 5 "mux_out"
v0x7ff73c44a4f0_0 .net "mux_in_0", 4 0, v0x7ff73c43d680_0;  alias, 1 drivers
v0x7ff73c44a5e0_0 .net "mux_in_1", 4 0, v0x7ff73c43d3c0_0;  alias, 1 drivers
v0x7ff73c44a670_0 .var "mux_out", 4 0;
v0x7ff73c44a700_0 .net "select", 0 0, L_0x7ff73c4500e0;  1 drivers
E_0x7ff73c44a490 .event edge, v0x7ff73c44a700_0, v0x7ff73c43d680_0, v0x7ff73c43d3c0_0;
S_0x7ff73c44a7d0 .scope module, "runStats" "Stats" 2 243, 19 5 0, S_0x7ff73c42b720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "stat_control"
    .port_info 2 /INPUT 32 "number_instructions"
v0x7ff73c44aa20_0 .net "clk", 0 0, v0x7ff73c44da20_0;  alias, 1 drivers
v0x7ff73c44aac0_0 .var "number_cycles", 31 0;
v0x7ff73c44ab70_0 .net "number_instructions", 31 0, v0x7ff73c447d50_0;  alias, 1 drivers
v0x7ff73c44ac40_0 .net "stat_control", 0 0, v0x7ff73c44b400_0;  alias, 1 drivers
E_0x7ff73c44a9d0 .event edge, v0x7ff73c44ac40_0;
S_0x7ff73c44ad20 .scope module, "signExtend_block" "Sign_Extend_16_32" 2 183, 20 5 0, S_0x7ff73c42b720;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr"
    .port_info 1 /OUTPUT 32 "out_value"
v0x7ff73c44af10_0 .net "instr", 31 0, v0x7ff73c43df90_0;  alias, 1 drivers
v0x7ff73c44afc0_0 .var "out_value", 31 0;
S_0x7ff73c44b0b0 .scope module, "testSyscall" "Syscall" 2 189, 21 5 0, S_0x7ff73c42b720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "syscall_control"
    .port_info 1 /INPUT 1 "sysstall"
    .port_info 2 /INPUT 32 "v0"
    .port_info 3 /INPUT 32 "a0"
    .port_info 4 /OUTPUT 1 "stat_control"
v0x7ff73c44b340_0 .net "a0", 31 0, L_0x7ff73c44f8b0;  alias, 1 drivers
v0x7ff73c44b400_0 .var "stat_control", 0 0;
v0x7ff73c44b4b0_0 .net "syscall_control", 0 0, v0x7ff73c444610_0;  alias, 1 drivers
v0x7ff73c44b5a0_0 .net "sysstall", 0 0, v0x7ff73c4476a0_0;  alias, 1 drivers
v0x7ff73c44b630_0 .net "v0", 31 0, L_0x7ff73c44f840;  alias, 1 drivers
E_0x7ff73c44b310 .event edge, v0x7ff73c4476a0_0, v0x7ff73c444610_0;
    .scope S_0x7ff73c445ff0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff73c447270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff73c4471e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff73c446620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff73c4466c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff73c446840_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7ff73c446790_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7ff73c446910_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff73c4476a0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x7ff73c445ff0;
T_1 ;
    %wait E_0x7ff73c444110;
    %load/vec4 v0x7ff73c446e50_0;
    %load/vec4 v0x7ff73c447050_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ff73c446fc0_0;
    %load/vec4 v0x7ff73c447050_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7ff73c446ae0_0;
    %and;
    %store/vec4 v0x7ff73c447580_0, 0, 1;
    %load/vec4 v0x7ff73c446540_0;
    %load/vec4 v0x7ff73c446c80_0;
    %and;
    %load/vec4 v0x7ff73c447300_0;
    %load/vec4 v0x7ff73c446e50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ff73c447300_0;
    %load/vec4 v0x7ff73c446fc0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x7ff73c446540_0;
    %load/vec4 v0x7ff73c446bf0_0;
    %and;
    %load/vec4 v0x7ff73c447390_0;
    %load/vec4 v0x7ff73c446e50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ff73c447390_0;
    %load/vec4 v0x7ff73c446fc0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %or;
    %store/vec4 v0x7ff73c4474f0_0, 0, 1;
    %load/vec4 v0x7ff73c447610_0;
    %load/vec4 v0x7ff73c446c80_0;
    %and;
    %load/vec4 v0x7ff73c447300_0;
    %pushi/vec4 2, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ff73c447300_0;
    %pushi/vec4 4, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x7ff73c447610_0;
    %load/vec4 v0x7ff73c446d10_0;
    %and;
    %load/vec4 v0x7ff73c447390_0;
    %pushi/vec4 2, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ff73c447390_0;
    %pushi/vec4 4, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %or;
    %load/vec4 v0x7ff73c447610_0;
    %load/vec4 v0x7ff73c446db0_0;
    %and;
    %load/vec4 v0x7ff73c447460_0;
    %pushi/vec4 2, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ff73c447460_0;
    %pushi/vec4 4, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %or;
    %store/vec4 v0x7ff73c4476a0_0, 0, 1;
    %load/vec4 v0x7ff73c447580_0;
    %load/vec4 v0x7ff73c4474f0_0;
    %or;
    %load/vec4 v0x7ff73c4476a0_0;
    %or;
    %store/vec4 v0x7ff73c447270_0, 0, 1;
    %load/vec4 v0x7ff73c447270_0;
    %store/vec4 v0x7ff73c4471e0_0, 0, 1;
    %load/vec4 v0x7ff73c447270_0;
    %store/vec4 v0x7ff73c446620_0, 0, 1;
    %load/vec4 v0x7ff73c446e50_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x7ff73c446e50_0;
    %load/vec4 v0x7ff73c447390_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7ff73c446d10_0;
    %and;
    %store/vec4 v0x7ff73c4466c0_0, 0, 1;
    %load/vec4 v0x7ff73c446fc0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x7ff73c446fc0_0;
    %load/vec4 v0x7ff73c447390_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7ff73c446d10_0;
    %and;
    %store/vec4 v0x7ff73c446840_0, 0, 1;
    %load/vec4 v0x7ff73c446f00_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x7ff73c446f00_0;
    %load/vec4 v0x7ff73c447390_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7ff73c446d10_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7ff73c446790_0, 0, 2;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7ff73c446f00_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x7ff73c446f00_0;
    %load/vec4 v0x7ff73c447460_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7ff73c446db0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7ff73c446790_0, 0, 2;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7ff73c446790_0, 0, 2;
T_1.3 ;
T_1.1 ;
    %load/vec4 v0x7ff73c447050_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x7ff73c447050_0;
    %load/vec4 v0x7ff73c447390_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7ff73c446d10_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7ff73c446910_0, 0, 2;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x7ff73c447050_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x7ff73c447050_0;
    %load/vec4 v0x7ff73c447460_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7ff73c446db0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7ff73c446910_0, 0, 2;
    %jmp T_1.7;
T_1.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7ff73c446910_0, 0, 2;
T_1.7 ;
T_1.5 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7ff73c447e30;
T_2 ;
    %wait E_0x7ff73c448040;
    %load/vec4 v0x7ff73c4482d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0x7ff73c4480a0_0;
    %store/vec4 v0x7ff73c448210_0, 0, 32;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7ff73c448170_0;
    %store/vec4 v0x7ff73c448210_0, 0, 32;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7ff73c4431a0;
T_3 ;
    %wait E_0x7ff73c4434b0;
    %load/vec4 v0x7ff73c443720_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0x7ff73c443510_0;
    %store/vec4 v0x7ff73c443690_0, 0, 32;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7ff73c443600_0;
    %store/vec4 v0x7ff73c443690_0, 0, 32;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7ff73c4483d0;
T_4 ;
    %wait E_0x7ff73c4485e0;
    %load/vec4 v0x7ff73c448890_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x7ff73c448640_0;
    %store/vec4 v0x7ff73c4487c0_0, 0, 32;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7ff73c448710_0;
    %store/vec4 v0x7ff73c4487c0_0, 0, 32;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7ff73c440540;
T_5 ;
    %pushi/vec4 4194336, 0, 32;
    %store/vec4 v0x7ff73c4409a0_0, 0, 32;
    %end;
    .thread T_5;
    .scope S_0x7ff73c440540;
T_6 ;
    %wait E_0x7ff73c43be80;
    %vpi_func 10 23 "$time" 64 {0 0 0};
    %pushi/vec4 0, 0, 64;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x7ff73c4407d0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x7ff73c440a30_0;
    %assign/vec4 v0x7ff73c4409a0_0, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7ff73c447970;
T_7 ;
    %vpi_call 17 19 "$readmemh", "../test/add_test/add_test.v", v0x7ff73c4461c0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff73c447d50_0, 0, 32;
    %end;
    .thread T_7;
    .scope S_0x7ff73c447970;
T_8 ;
    %wait E_0x7ff73c447b90;
    %load/vec4 v0x7ff73c447be0_0;
    %parti/s 30, 2, 3;
    %subi 1048576, 0, 30;
    %ix/vec4 4;
    %load/vec4a v0x7ff73c4461c0, 4;
    %store/vec4 v0x7ff73c447c90_0, 0, 32;
    %load/vec4 v0x7ff73c447d50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ff73c447d50_0, 0, 32;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7ff73c43dcb0;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff73c43df90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff73c43e2b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff73c43e110_0, 0;
    %end;
    .thread T_9;
    .scope S_0x7ff73c43dcb0;
T_10 ;
    %wait E_0x7ff73c43be80;
    %load/vec4 v0x7ff73c43e410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x7ff73c43df90_0;
    %assign/vec4 v0x7ff73c43df90_0, 0;
    %load/vec4 v0x7ff73c43e2b0_0;
    %assign/vec4 v0x7ff73c43e2b0_0, 0;
    %load/vec4 v0x7ff73c43e110_0;
    %assign/vec4 v0x7ff73c43e110_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x7ff73c43ca50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff73c43df90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff73c43e2b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff73c43e110_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x7ff73c43e1c0_0;
    %assign/vec4 v0x7ff73c43e110_0, 0;
    %load/vec4 v0x7ff73c43e050_0;
    %assign/vec4 v0x7ff73c43df90_0, 0;
    %load/vec4 v0x7ff73c43e360_0;
    %assign/vec4 v0x7ff73c43e2b0_0, 0;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7ff73c4437e0;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff73c444240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff73c443eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff73c443c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff73c443ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff73c444080_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7ff73c443b20_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7ff73c443d30_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff73c4442e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff73c443be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff73c4441a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff73c444610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff73c444570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff73c4444d0_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x7ff73c443de0_0, 0, 7;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7ff73c443f40_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7ff73c444380_0, 0, 2;
    %end;
    .thread T_11;
    .scope S_0x7ff73c4437e0;
T_12 ;
    %wait E_0x7ff73c443ad0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff73c444240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff73c443eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff73c443c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff73c443ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff73c444080_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7ff73c443b20_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7ff73c443d30_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff73c4442e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff73c443be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff73c4441a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff73c444610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff73c444570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff73c4444d0_0, 0, 1;
    %load/vec4 v0x7ff73c444440_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_12.10, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_12.11, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_12.12, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_12.13, 6;
    %vpi_call 14 217 "$display", "Instruction Not Found\012" {0 0 0};
    %jmp T_12.15;
T_12.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff73c4442e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff73c443be0_0, 0, 1;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x7ff73c443b20_0, 0, 5;
    %jmp T_12.15;
T_12.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff73c443eb0_0, 0, 1;
    %jmp T_12.15;
T_12.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff73c443eb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff73c4442e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff73c4444d0_0, 0, 1;
    %jmp T_12.15;
T_12.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff73c4442e0_0, 0, 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x7ff73c443b20_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff73c443be0_0, 0, 1;
    %jmp T_12.15;
T_12.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff73c4442e0_0, 0, 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x7ff73c443b20_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff73c443be0_0, 0, 1;
    %jmp T_12.15;
T_12.5 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7ff73c443b20_0, 0, 5;
    %jmp T_12.15;
T_12.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff73c4442e0_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7ff73c443b20_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff73c443be0_0, 0, 1;
    %jmp T_12.15;
T_12.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff73c443c80_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7ff73c443d30_0, 0, 3;
    %jmp T_12.15;
T_12.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff73c443c80_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7ff73c443d30_0, 0, 3;
    %jmp T_12.15;
T_12.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff73c443c80_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7ff73c443d30_0, 0, 3;
    %jmp T_12.15;
T_12.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff73c443ff0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff73c444080_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff73c4442e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff73c443be0_0, 0, 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x7ff73c443b20_0, 0, 5;
    %jmp T_12.15;
T_12.11 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x7ff73c443b20_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff73c443be0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff73c4441a0_0, 0, 1;
    %jmp T_12.15;
T_12.12 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x7ff73c443b20_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff73c443be0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff73c4441a0_0, 0, 1;
    %jmp T_12.15;
T_12.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff73c444240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff73c4442e0_0, 0, 1;
    %load/vec4 v0x7ff73c444440_0;
    %parti/s 6, 0, 2;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_12.16, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_12.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_12.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_12.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_12.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_12.21, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_12.22, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_12.23, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_12.24, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_12.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_12.26, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_12.27, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_12.28, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_12.29, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_12.30, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_12.31, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_12.32, 6;
    %vpi_call 14 211 "$display", "R Instruction Not Listed\012" {0 0 0};
    %jmp T_12.34;
T_12.16 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7ff73c443b20_0, 0, 5;
    %jmp T_12.34;
T_12.17 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7ff73c443b20_0, 0, 5;
    %jmp T_12.34;
T_12.18 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x7ff73c443b20_0, 0, 5;
    %jmp T_12.34;
T_12.19 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x7ff73c443b20_0, 0, 5;
    %jmp T_12.34;
T_12.20 ;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x7ff73c443b20_0, 0, 5;
    %jmp T_12.34;
T_12.21 ;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x7ff73c443b20_0, 0, 5;
    %jmp T_12.34;
T_12.22 ;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x7ff73c443b20_0, 0, 5;
    %jmp T_12.34;
T_12.23 ;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v0x7ff73c443b20_0, 0, 5;
    %jmp T_12.34;
T_12.24 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x7ff73c443b20_0, 0, 5;
    %jmp T_12.34;
T_12.25 ;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x7ff73c443b20_0, 0, 5;
    %jmp T_12.34;
T_12.26 ;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x7ff73c443b20_0, 0, 5;
    %jmp T_12.34;
T_12.27 ;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x7ff73c443b20_0, 0, 5;
    %jmp T_12.34;
T_12.28 ;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x7ff73c443b20_0, 0, 5;
    %jmp T_12.34;
T_12.29 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff73c443eb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff73c4442e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff73c444570_0, 0, 1;
    %jmp T_12.34;
T_12.30 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff73c444610_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff73c4442e0_0, 0, 1;
    %jmp T_12.34;
T_12.31 ;
    %vpi_call 14 203 "$display", "Break Instruction -- Finish Execution" {0 0 0};
    %vpi_call 14 204 "$finish" {0 0 0};
    %jmp T_12.34;
T_12.32 ;
    %pushi/vec4 31, 31, 5;
    %store/vec4 v0x7ff73c443b20_0, 0, 5;
    %jmp T_12.34;
T_12.34 ;
    %pop/vec4 1;
    %jmp T_12.15;
T_12.15 ;
    %pop/vec4 1;
    %load/vec4 v0x7ff73c444240_0;
    %load/vec4 v0x7ff73c443be0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ff73c443b20_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7ff73c443de0_0, 0, 7;
    %load/vec4 v0x7ff73c4441a0_0;
    %load/vec4 v0x7ff73c443ff0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7ff73c443f40_0, 0, 2;
    %load/vec4 v0x7ff73c4442e0_0;
    %load/vec4 v0x7ff73c444080_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7ff73c444380_0, 0, 2;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7ff73c448f20;
T_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff73c4494e0_0, 0, 32;
T_13.0 ;
    %load/vec4 v0x7ff73c4494e0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_13.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7ff73c4494e0_0;
    %store/vec4a v0x7ff73c449ad0, 4, 0;
    %load/vec4 v0x7ff73c4494e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ff73c4494e0_0, 0, 32;
    %jmp T_13.0;
T_13.1 ;
    %end;
    .thread T_13;
    .scope S_0x7ff73c448f20;
T_14 ;
    %wait E_0x7ff73c449290;
    %load/vec4 v0x7ff73c449980_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7ff73c449ad0, 4;
    %store/vec4 v0x7ff73c4497a0_0, 0, 32;
    %load/vec4 v0x7ff73c449a20_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7ff73c449ad0, 4;
    %store/vec4 v0x7ff73c449870_0, 0, 32;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x7ff73c448f20;
T_15 ;
    %wait E_0x7ff73c444140;
    %load/vec4 v0x7ff73c4492e0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ff73c44a070_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x7ff73c449660_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_15.2, 4;
    %load/vec4 v0x7ff73c449570_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff73c449ad0, 4, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x7ff73c449fd0_0;
    %load/vec4 v0x7ff73c44a070_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x7ff73c449ad0, 4, 0;
T_15.3 ;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7ff73c43fa70;
T_16 ;
    %wait E_0x7ff73c43fc30;
    %load/vec4 v0x7ff73c43feb0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v0x7ff73c43fc80_0;
    %store/vec4 v0x7ff73c43fe10_0, 0, 32;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x7ff73c43fd40_0;
    %store/vec4 v0x7ff73c43fe10_0, 0, 32;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x7ff73c43ffb0;
T_17 ;
    %wait E_0x7ff73c4401c0;
    %load/vec4 v0x7ff73c440440_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_17.0, 4;
    %load/vec4 v0x7ff73c440220_0;
    %store/vec4 v0x7ff73c440380_0, 0, 32;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x7ff73c4402f0_0;
    %store/vec4 v0x7ff73c440380_0, 0, 32;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x7ff73c442c00;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff73c442f30_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_0x7ff73c442c00;
T_19 ;
    %wait E_0x7ff73c442e10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff73c442f30_0, 0, 1;
    %load/vec4 v0x7ff73c442e70_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff73c442f30_0, 0, 1;
    %jmp T_19.4;
T_19.0 ;
    %load/vec4 v0x7ff73c442ff0_0;
    %load/vec4 v0x7ff73c4430c0_0;
    %cmp/e;
    %jmp/0xz  T_19.5, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff73c442f30_0, 0, 1;
    %jmp T_19.6;
T_19.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff73c442f30_0, 0, 1;
T_19.6 ;
    %jmp T_19.4;
T_19.1 ;
    %load/vec4 v0x7ff73c442ff0_0;
    %load/vec4 v0x7ff73c4430c0_0;
    %cmp/ne;
    %jmp/0xz  T_19.7, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff73c442f30_0, 0, 1;
    %jmp T_19.8;
T_19.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff73c442f30_0, 0, 1;
T_19.8 ;
    %jmp T_19.4;
T_19.2 ;
    %load/vec4 v0x7ff73c442ff0_0;
    %cmpi/u 0, 0, 32;
    %jmp/0xz  T_19.9, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff73c442f30_0, 0, 1;
    %jmp T_19.10;
T_19.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff73c442f30_0, 0, 1;
T_19.10 ;
    %jmp T_19.4;
T_19.4 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x7ff73c442760;
T_20 ;
    %wait E_0x7ff73c442960;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff73c4429b0_0, 0, 1;
    %load/vec4 v0x7ff73c442a70_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ff73c442b00_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff73c4429b0_0, 0, 1;
T_20.0 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x7ff73c44ad20;
T_21 ;
    %wait E_0x7ff73c443ad0;
    %load/vec4 v0x7ff73c44af10_0;
    %parti/s 6, 26, 6;
    %cmpi/e 13, 0, 6;
    %jmp/0xz  T_21.0, 4;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x7ff73c44af10_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7ff73c44afc0_0, 0, 32;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x7ff73c44af10_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x7ff73c44af10_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7ff73c44afc0_0, 0, 32;
T_21.1 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x7ff73c4422b0;
T_22 ;
    %wait E_0x7ff73c441680;
    %load/vec4 v0x7ff73c4424d0_0;
    %load/vec4 v0x7ff73c442660_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x7ff73c4425c0_0, 0, 32;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x7ff73c44b0b0;
T_23 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff73c44b400_0, 0, 1;
    %end;
    .thread T_23;
    .scope S_0x7ff73c44b0b0;
T_24 ;
    %wait E_0x7ff73c44b310;
    %load/vec4 v0x7ff73c44b4b0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ff73c44b5a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v0x7ff73c44b630_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_24.2, 4;
    %vpi_call 21 26 "$display", "\012\012SYCALL OUTPUT = %d\012\012", v0x7ff73c44b340_0 {0 0 0};
    %jmp T_24.3;
T_24.2 ;
    %load/vec4 v0x7ff73c44b630_0;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_24.4, 4;
    %vpi_call 21 29 "$display", "\012\012SYCALL STRING PRINT NOT ENABLED\012\012" {0 0 0};
    %jmp T_24.5;
T_24.4 ;
    %load/vec4 v0x7ff73c44b630_0;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_24.6, 4;
    %vpi_call 21 34 "$display", "Syscall received 10, kill execution.\012\012" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff73c44b400_0, 0, 1;
    %delay 1, 0;
    %vpi_call 21 36 "$finish" {0 0 0};
T_24.6 ;
T_24.5 ;
T_24.3 ;
T_24.0 ;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x7ff73c43c890;
T_25 ;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x7ff73c43cd50_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7ff73c43cf00_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7ff73c43da00_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7ff73c43d520_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7ff73c43d680_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7ff73c43d3c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff73c43d080_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff73c43d1e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff73c43d7e0_0, 0;
    %end;
    .thread T_25;
    .scope S_0x7ff73c43c890;
T_26 ;
    %wait E_0x7ff73c43be80;
    %load/vec4 v0x7ff73c43cde0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x7ff73c43cd50_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7ff73c43cf00_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7ff73c43da00_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7ff73c43d520_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7ff73c43d680_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7ff73c43d3c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff73c43d080_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff73c43d1e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff73c43d7e0_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x7ff73c43ccc0_0;
    %assign/vec4 v0x7ff73c43cd50_0, 0;
    %load/vec4 v0x7ff73c43ce70_0;
    %assign/vec4 v0x7ff73c43cf00_0, 0;
    %load/vec4 v0x7ff73c43d970_0;
    %assign/vec4 v0x7ff73c43da00_0, 0;
    %load/vec4 v0x7ff73c43d470_0;
    %assign/vec4 v0x7ff73c43d520_0, 0;
    %load/vec4 v0x7ff73c43d5d0_0;
    %assign/vec4 v0x7ff73c43d680_0, 0;
    %load/vec4 v0x7ff73c43d310_0;
    %assign/vec4 v0x7ff73c43d3c0_0, 0;
    %load/vec4 v0x7ff73c43cfe0_0;
    %assign/vec4 v0x7ff73c43d080_0, 0;
    %load/vec4 v0x7ff73c43d130_0;
    %assign/vec4 v0x7ff73c43d1e0_0, 0;
    %load/vec4 v0x7ff73c43d730_0;
    %assign/vec4 v0x7ff73c43d7e0_0, 0;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x7ff73c44a280;
T_27 ;
    %wait E_0x7ff73c44a490;
    %load/vec4 v0x7ff73c44a700_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_27.0, 4;
    %load/vec4 v0x7ff73c44a4f0_0;
    %store/vec4 v0x7ff73c44a670_0, 0, 5;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x7ff73c44a5e0_0;
    %store/vec4 v0x7ff73c44a670_0, 0, 5;
T_27.1 ;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x7ff73c4414d0;
T_28 ;
    %wait E_0x7ff73c441730;
    %load/vec4 v0x7ff73c441ad0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_28.0, 4;
    %load/vec4 v0x7ff73c441770_0;
    %store/vec4 v0x7ff73c441a10_0, 0, 32;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x7ff73c441ad0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_28.2, 4;
    %load/vec4 v0x7ff73c441840_0;
    %store/vec4 v0x7ff73c441a10_0, 0, 32;
    %jmp T_28.3;
T_28.2 ;
    %load/vec4 v0x7ff73c4418e0_0;
    %store/vec4 v0x7ff73c441a10_0, 0, 32;
T_28.3 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x7ff73c441bf0;
T_29 ;
    %wait E_0x7ff73c441e20;
    %load/vec4 v0x7ff73c442160_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_29.0, 4;
    %load/vec4 v0x7ff73c441e70_0;
    %store/vec4 v0x7ff73c442090_0, 0, 32;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x7ff73c442160_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_29.2, 4;
    %load/vec4 v0x7ff73c441f30_0;
    %store/vec4 v0x7ff73c442090_0, 0, 32;
    %jmp T_29.3;
T_29.2 ;
    %load/vec4 v0x7ff73c441fe0_0;
    %store/vec4 v0x7ff73c442090_0, 0, 32;
T_29.3 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x7ff73c440f40;
T_30 ;
    %wait E_0x7ff73c441150;
    %load/vec4 v0x7ff73c4413f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_30.0, 4;
    %load/vec4 v0x7ff73c4411a0_0;
    %store/vec4 v0x7ff73c441320_0, 0, 32;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x7ff73c441270_0;
    %store/vec4 v0x7ff73c441320_0, 0, 32;
T_30.1 ;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x7ff73c41b6c0;
T_31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff73c43b8c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff73c43b800_0, 0, 32;
    %end;
    .thread T_31;
    .scope S_0x7ff73c41b6c0;
T_32 ;
    %wait E_0x7ff73c42d740;
    %load/vec4 v0x7ff73c42da00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_32.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_32.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_32.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_32.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_32.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_32.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_32.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_32.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_32.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_32.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_32.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_32.11, 6;
    %jmp T_32.12;
T_32.0 ;
    %load/vec4 v0x7ff73c43b970_0;
    %load/vec4 v0x7ff73c43ba60_0;
    %and;
    %store/vec4 v0x7ff73c43b750_0, 0, 32;
    %jmp T_32.12;
T_32.1 ;
    %load/vec4 v0x7ff73c43b970_0;
    %load/vec4 v0x7ff73c43ba60_0;
    %or;
    %store/vec4 v0x7ff73c43b750_0, 0, 32;
    %jmp T_32.12;
T_32.2 ;
    %load/vec4 v0x7ff73c43b970_0;
    %load/vec4 v0x7ff73c43ba60_0;
    %add;
    %store/vec4 v0x7ff73c43b750_0, 0, 32;
    %jmp T_32.12;
T_32.3 ;
    %load/vec4 v0x7ff73c43ba60_0;
    %concati/vec4 0, 0, 16;
    %pad/u 32;
    %store/vec4 v0x7ff73c43b750_0, 0, 32;
    %jmp T_32.12;
T_32.4 ;
    %load/vec4 v0x7ff73c43b8c0_0;
    %store/vec4 v0x7ff73c43b750_0, 0, 32;
    %jmp T_32.12;
T_32.5 ;
    %load/vec4 v0x7ff73c43b800_0;
    %store/vec4 v0x7ff73c43b750_0, 0, 32;
    %jmp T_32.12;
T_32.6 ;
    %load/vec4 v0x7ff73c43b970_0;
    %load/vec4 v0x7ff73c43ba60_0;
    %sub;
    %store/vec4 v0x7ff73c43b750_0, 0, 32;
    %jmp T_32.12;
T_32.7 ;
    %load/vec4 v0x7ff73c43b970_0;
    %load/vec4 v0x7ff73c43ba60_0;
    %cmp/u;
    %jmp/0xz  T_32.13, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7ff73c43b750_0, 0, 32;
    %jmp T_32.14;
T_32.13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff73c43b750_0, 0, 32;
T_32.14 ;
    %jmp T_32.12;
T_32.8 ;
    %load/vec4 v0x7ff73c43b970_0;
    %ix/getv 4, v0x7ff73c43ba60_0;
    %shiftl 4;
    %store/vec4 v0x7ff73c43b750_0, 0, 32;
    %jmp T_32.12;
T_32.9 ;
    %load/vec4 v0x7ff73c43b970_0;
    %ix/getv 4, v0x7ff73c43ba60_0;
    %shiftr 4;
    %store/vec4 v0x7ff73c43b750_0, 0, 32;
    %jmp T_32.12;
T_32.10 ;
    %load/vec4 v0x7ff73c43b970_0;
    %load/vec4 v0x7ff73c43ba60_0;
    %div;
    %store/vec4 v0x7ff73c43b8c0_0, 0, 32;
    %load/vec4 v0x7ff73c43b970_0;
    %load/vec4 v0x7ff73c43ba60_0;
    %mod;
    %store/vec4 v0x7ff73c43b800_0, 0, 32;
    %jmp T_32.12;
T_32.11 ;
    %load/vec4 v0x7ff73c43ba60_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_32.15, 4;
    %load/vec4 v0x7ff73c43b970_0;
    %store/vec4 v0x7ff73c43b750_0, 0, 32;
T_32.15 ;
    %jmp T_32.12;
T_32.12 ;
    %pop/vec4 1;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x7ff73c43bb50;
T_33 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7ff73c43c170_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7ff73c43c310_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff73c43bf70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff73c43c470_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7ff73c43c630_0, 0;
    %end;
    .thread T_33;
    .scope S_0x7ff73c43bb50;
T_34 ;
    %wait E_0x7ff73c43be80;
    %load/vec4 v0x7ff73c43c0c0_0;
    %assign/vec4 v0x7ff73c43c170_0, 0;
    %load/vec4 v0x7ff73c43c260_0;
    %assign/vec4 v0x7ff73c43c310_0, 0;
    %load/vec4 v0x7ff73c43beb0_0;
    %assign/vec4 v0x7ff73c43bf70_0, 0;
    %load/vec4 v0x7ff73c43c3c0_0;
    %pad/u 5;
    %assign/vec4 v0x7ff73c43c630_0, 0;
    %load/vec4 v0x7ff73c43c580_0;
    %assign/vec4 v0x7ff73c43c630_0, 0;
    %jmp T_34;
    .thread T_34;
    .scope S_0x7ff73c444880;
T_35 ;
    %wait E_0x7ff73c444a70;
    %load/vec4 v0x7ff73c444bf0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_35.0, 4;
    %load/vec4 v0x7ff73c444aa0_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %subi 536870655, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x7ff73c444d30, 4;
    %store/vec4 v0x7ff73c445e20_0, 0, 32;
T_35.0 ;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x7ff73c444880;
T_36 ;
    %wait E_0x7ff73c444140;
    %load/vec4 v0x7ff73c444ca0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_36.0, 4;
    %load/vec4 v0x7ff73c445ec0_0;
    %load/vec4 v0x7ff73c444aa0_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %subi 536870655, 0, 32;
    %ix/vec4 4;
    %store/vec4a v0x7ff73c444d30, 4, 0;
T_36.0 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x7ff73c43f000;
T_37 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7ff73c43f680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff73c43f4f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff73c43f390_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7ff73c43f7e0_0, 0;
    %end;
    .thread T_37;
    .scope S_0x7ff73c43f000;
T_38 ;
    %wait E_0x7ff73c43be80;
    %load/vec4 v0x7ff73c43f5a0_0;
    %assign/vec4 v0x7ff73c43f680_0, 0;
    %load/vec4 v0x7ff73c43f430_0;
    %assign/vec4 v0x7ff73c43f4f0_0, 0;
    %load/vec4 v0x7ff73c43f2e0_0;
    %assign/vec4 v0x7ff73c43f390_0, 0;
    %load/vec4 v0x7ff73c43f720_0;
    %assign/vec4 v0x7ff73c43f7e0_0, 0;
    %jmp T_38;
    .thread T_38;
    .scope S_0x7ff73c448970;
T_39 ;
    %wait E_0x7ff73c448b80;
    %load/vec4 v0x7ff73c448e50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_39.0, 4;
    %load/vec4 v0x7ff73c448be0_0;
    %store/vec4 v0x7ff73c448d60_0, 0, 32;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x7ff73c448cb0_0;
    %store/vec4 v0x7ff73c448d60_0, 0, 32;
T_39.1 ;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x7ff73c44a7d0;
T_40 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff73c44aac0_0, 0, 32;
    %end;
    .thread T_40;
    .scope S_0x7ff73c44a7d0;
T_41 ;
    %wait E_0x7ff73c43be80;
    %load/vec4 v0x7ff73c44aac0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ff73c44aac0_0, 0, 32;
    %jmp T_41;
    .thread T_41;
    .scope S_0x7ff73c44a7d0;
T_42 ;
    %wait E_0x7ff73c44a9d0;
    %load/vec4 v0x7ff73c44ac40_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_42.0, 4;
    %vpi_call 19 27 "$display", "End of Run Statistics:\012" {0 0 0};
    %load/vec4 v0x7ff73c44ab70_0;
    %load/vec4 v0x7ff73c44aac0_0;
    %div;
    %vpi_call 19 28 "$display", $time, " Total Time Units | Number of Cycles: %0d | Number of Instructions: %0d | IPC: %0d", v0x7ff73c44aac0_0, v0x7ff73c44ab70_0, S<0,vec4,u32> {1 0 0};
T_42.0 ;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x7ff73c42b720;
T_43 ;
    %load/vec4 v0x7ff73c44e610_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_43.0, 4;
    %delay 10, 0;
    %load/vec4 v0x7ff73c44da20_0;
    %inv;
    %store/vec4 v0x7ff73c44da20_0, 0, 1;
T_43.0 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x7ff73c42b720;
T_44 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff73c44da20_0, 0, 1;
    %vpi_call 2 257 "$dumpfile", "testbench.vcd" {0 0 0};
    %vpi_call 2 258 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7ff73c42b720 {0 0 0};
    %vpi_call 2 260 "$monitor", $time, " in %m, currPC = %08x, nextPC = %08x, instruction = %08x, ALUOut_E = %08x, ALUOut_M = %08x, ALUOut_W = %08x, readData_M = %08x, readData_W = %08x, EqualD = %01d, PCSrc_D = %01d, StallF = %01d, BranchD=%1d, jr_control=%d, jal_control=%d, ra=%08x, sp=%08x\012", v0x7ff73c44c9a0_0, v0x7ff73c44c640_0, v0x7ff73c44dc40_0, v0x7ff73c44b740_0, v0x7ff73c44b830_0, v0x7ff73c44b8c0_0, v0x7ff73c44e280_0, v0x7ff73c44e350_0, v0x7ff73c44beb0_0, v0x7ff73c44c880_0, v0x7ff73c44d3d0_0, v0x7ff73c44bb70_0, v0x7ff73c44de70_0, v0x7ff73c44dcd0_0, v0x7ff73c44e1b0_0, v0x7ff73c44e580_0 {0 0 0};
    %delay 5000, 0;
    %vpi_call 2 262 "$finish" {0 0 0};
    %end;
    .thread T_44;
# The file index is used to find the file name in the following table.
:file_names 22;
    "N/A";
    "<interactive>";
    "CPU.v";
    "./ALU.v";
    "./EX_MEM.v";
    "./ID_EX.v";
    "./IF_ID.v";
    "./Get_Jump_Addr.v";
    "./MEM_WB.v";
    "./MUX.v";
    "./PC.v";
    "./Adder.v";
    "./And_Gate.v";
    "./Branch_Control.v";
    "./Control.v";
    "./Data_Memory.v";
    "./Hazard_Unit.v";
    "./Instruction_Memory.v";
    "./Registers.v";
    "./Stats.v";
    "./Sign_Extend_16_32.v";
    "./Syscall.v";
