[2025-09-16 20:39:49] START suite=cs trace=nutch_phase1_core0
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/nutch_phase1_core0.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2550593 heartbeat IPC: 3.921 cumulative IPC: 3.921 (Simulation time: 00 hr 00 min 32 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 4984191 heartbeat IPC: 4.109 cumulative IPC: 4.013 (Simulation time: 00 hr 01 min 03 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 4984191 cumulative IPC: 4.013 (Simulation time: 00 hr 01 min 03 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 4984191 cumulative IPC: 4.013 (Simulation time: 00 hr 01 min 03 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 18677708 heartbeat IPC: 0.7303 cumulative IPC: 0.7303 (Simulation time: 00 hr 02 min 21 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 32621882 heartbeat IPC: 0.7171 cumulative IPC: 0.7236 (Simulation time: 00 hr 03 min 43 sec)
Heartbeat CPU 0 instructions: 50000006 cycles: 47019170 heartbeat IPC: 0.6946 cumulative IPC: 0.7137 (Simulation time: 00 hr 05 min 08 sec)
Heartbeat CPU 0 instructions: 60000008 cycles: 63466310 heartbeat IPC: 0.608 cumulative IPC: 0.684 (Simulation time: 00 hr 06 min 42 sec)
Heartbeat CPU 0 instructions: 70000009 cycles: 71998989 heartbeat IPC: 1.172 cumulative IPC: 0.7461 (Simulation time: 00 hr 07 min 41 sec)
Heartbeat CPU 0 instructions: 80000012 cycles: 87204703 heartbeat IPC: 0.6576 cumulative IPC: 0.7297 (Simulation time: 00 hr 09 min 05 sec)
Heartbeat CPU 0 instructions: 90000015 cycles: 102873491 heartbeat IPC: 0.6382 cumulative IPC: 0.7151 (Simulation time: 00 hr 10 min 34 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/nutch_phase1_core0.trace.xz")
Heartbeat CPU 0 instructions: 100000016 cycles: 118098531 heartbeat IPC: 0.6568 cumulative IPC: 0.7072 (Simulation time: 00 hr 12 min 03 sec)
Heartbeat CPU 0 instructions: 110000016 cycles: 134751100 heartbeat IPC: 0.6005 cumulative IPC: 0.6936 (Simulation time: 00 hr 13 min 36 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 145486132 cumulative IPC: 0.6874 (Simulation time: 00 hr 15 min 03 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 145486132 cumulative IPC: 0.6874 (Simulation time: 00 hr 15 min 03 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/nutch_phase1_core0.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.6874 instructions: 100000004 cycles: 145486132
CPU 0 Branch Prediction Accuracy: 96.51% MPKI: 0.3596 Average ROB Occupancy at Mispredict: 4070
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00838
BRANCH_INDIRECT: 0.3399
BRANCH_CONDITIONAL: 0.01127
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 757129
LQ_STALL: 29116
SQ_STALL: 590417


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 169.25179
REPLAY_LOAD: 108.19114
NON_REPLAY_LOAD: 31.78154

== Total ==
ADDR_TRANS: 212411
REPLAY_LOAD: 273399
NON_REPLAY_LOAD: 271319

== Counts ==
ADDR_TRANS: 1255
REPLAY_LOAD: 2527
NON_REPLAY_LOAD: 8537

cpu0->cpu0_STLB TOTAL        ACCESS:     174236 HIT:     165813 MISS:       8423 MSHR_MERGE:          4
cpu0->cpu0_STLB LOAD         ACCESS:     174236 HIT:     165813 MISS:       8423 MSHR_MERGE:          4
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 445.3 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1114977 HIT:     741354 MISS:     373623 MSHR_MERGE:          1
cpu0->cpu0_L2C LOAD         ACCESS:     740354 HIT:     414234 MISS:     326120 MSHR_MERGE:          1
cpu0->cpu0_L2C RFO          ACCESS:      70607 HIT:      36963 MISS:      33644 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     290188 HIT:     289649 MISS:        539 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      13828 HIT:        508 MISS:      13320 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 109.1 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    7652742 HIT:    7096458 MISS:     556284 MSHR_MERGE:     169120
cpu0->cpu0_L1I LOAD         ACCESS:    7652742 HIT:    7096458 MISS:     556284 MSHR_MERGE:     169120
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 20.68 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   24608341 HIT:   23815095 MISS:     793246 MSHR_MERGE:     355612
cpu0->cpu0_L1D LOAD         ACCESS:   14847391 HIT:   14409030 MISS:     438361 MSHR_MERGE:      85169
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    9742636 HIT:    9401946 MISS:     340690 MSHR_MERGE:     270076
cpu0->cpu0_L1D TRANSLATION  ACCESS:      18314 HIT:       4119 MISS:      14195 MSHR_MERGE:        367
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 96.95 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    6416813 HIT:    6308987 MISS:     107826 MSHR_MERGE:      50112
cpu0->cpu0_ITLB LOAD         ACCESS:    6416813 HIT:    6308987 MISS:     107826 MSHR_MERGE:      50112
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 12.76 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   23713124 HIT:   23543559 MISS:     169565 MSHR_MERGE:      53043
cpu0->cpu0_DTLB LOAD         ACCESS:   23713124 HIT:   23543559 MISS:     169565 MSHR_MERGE:      53043
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 33.18 cycles
cpu0->LLC TOTAL        ACCESS:     619320 HIT:     315622 MISS:     303698 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     326119 HIT:      64590 MISS:     261529 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      33644 HIT:       3719 MISS:      29925 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     246237 HIT:     246150 MISS:         87 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      13320 HIT:       1163 MISS:      12157 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 98.28 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       7339
  ROW_BUFFER_MISS:     296261
  AVG DBUS CONGESTED CYCLE: 4.057
Channel 0 WQ ROW_BUFFER_HIT:      14321
  ROW_BUFFER_MISS:     226114
  FULL:          0
Channel 0 REFRESHES ISSUED:      12124

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0        94885        14732         6410         9535
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            8           49          142         7231
  STLB miss resolved @ L2C                0           12           27           99          597
  STLB miss resolved @ LLC                0           18           37          314          771
  STLB miss resolved @ MEM                0           20          129          618         8964

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              21864         3816        57808         6062         2648
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            4           20           83          360
  STLB miss resolved @ L2C                1            3           17           52          138
  STLB miss resolved @ LLC                0            5           19          243          203
  STLB miss resolved @ MEM                3            7           49          437         1839
[2025-09-16 20:54:53] END   suite=cs trace=nutch_phase1_core0 (rc=0)
