m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation5-ControlUnit/VHDL/VHDL-Modelsim
Eadder_uint16
Z0 w1656632097
Z1 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 534
Z4 dC:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation6-MemoryInterfacing/VHDL-Modelsim
Z5 8C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/Adder_uint16.vhd
Z6 FC:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/Adder_uint16.vhd
l0
L5 1
VS@bc2D]dHLh2c=KXUW@]K2
!s100 zdPlBJ@G2hASnT_HRYL782
Z7 OV;C;2020.1;71
32
Z8 !s110 1659708006
!i10b 1
Z9 !s108 1659708006.000000
Z10 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/Adder_uint16.vhd|
Z11 !s107 C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/Adder_uint16.vhd|
!i113 1
Z12 o-work work -2002 -explicit
Z13 tExplicit 1 CvgOpt 0
Artl
R1
R2
R3
DEx4 work 12 adder_uint16 0 22 S@bc2D]dHLh2c=KXUW@]K2
!i122 534
l36
L17 96
VMZN>DM43b9W1biX^m;dUg3
!s100 97>jJi:C3d8fX:Q:8_8V62
R7
32
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Ealu
Z14 w1656630391
R1
R2
R3
!i122 535
R4
Z15 8C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/ALU.vhd
Z16 FC:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/ALU.vhd
l0
L5 1
VH:_lCjee2CQ@MCd2oz]c<2
!s100 <VEXOGIzW37:JhHa8DE_m2
R7
32
R8
!i10b 1
R9
Z17 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/ALU.vhd|
Z18 !s107 C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/ALU.vhd|
!i113 1
R12
R13
Artl
R1
R2
R3
DEx4 work 3 alu 0 22 H:_lCjee2CQ@MCd2oz]c<2
!i122 535
l81
L17 423
V:An`lf21^djj>AfL;h11@1
!s100 Aa^ji^D:0ZP?gB^miRh8z3
R7
32
R8
!i10b 1
R9
R17
R18
!i113 1
R12
R13
Ealu_tb
Z19 w1656622331
R1
R2
R3
!i122 536
R4
Z20 8C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/ALU_Tb.vhd
Z21 FC:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/ALU_Tb.vhd
l0
L5 1
VCSVQPGHPAn9Y?aI>IJKZ:1
!s100 <YO2J@oMa5B>@N9WbVWj[0
R7
32
R8
!i10b 1
R9
Z22 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/ALU_Tb.vhd|
Z23 !s107 C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/ALU_Tb.vhd|
!i113 1
R12
R13
Atb
R1
R2
R3
DEx4 work 6 alu_tb 0 22 CSVQPGHPAn9Y?aI>IJKZ:1
!i122 536
l33
L9 186
V2gc@RBcVjfX[@<BXBDP7C3
!s100 [klCJ?Y=E_YJ_aBMDHW5E0
R7
32
R8
!i10b 1
R9
R22
R23
!i113 1
R12
R13
Ebitwise_16bit
Z24 w1656617348
R2
R3
!i122 537
R4
Z25 8C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/Bitwise_16bit.vhd
Z26 FC:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/Bitwise_16bit.vhd
l0
L4 1
VGiVf_b5gT`49lXfM2j9<32
!s100 lBR2KJ8M;`6?T6YO@D]Ik2
R7
32
R8
!i10b 1
R9
Z27 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/Bitwise_16bit.vhd|
Z28 !s107 C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/Bitwise_16bit.vhd|
!i113 1
R12
R13
Artl
R2
R3
DEx4 work 13 bitwise_16bit 0 22 GiVf_b5gT`49lXfM2j9<32
!i122 537
l14
L13 12
VcI1:?WI^6T;X:ee4^_Q^z1
!s100 hNoz^4kHKbcAD`=E;dF_l1
R7
32
R8
!i10b 1
R9
R27
R28
!i113 1
R12
R13
Ebitwise_tb
Z29 w1656617786
R1
R2
R3
!i122 538
R4
Z30 8C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/Bitwise_Tb.vhd
Z31 FC:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/Bitwise_Tb.vhd
l0
L5 1
V4VVf2UiPd<bQm1>5Le?C11
!s100 z1mEg^]acdl_oc7o71Kn]3
R7
32
Z32 !s110 1659708007
!i10b 1
Z33 !s108 1659708007.000000
Z34 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/Bitwise_Tb.vhd|
Z35 !s107 C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/Bitwise_Tb.vhd|
!i113 1
R12
R13
Atb
R1
R2
R3
DEx4 work 10 bitwise_tb 0 22 4VVf2UiPd<bQm1>5Le?C11
!i122 538
l25
L9 94
Vc>5HSo7`_GiCe7V9EP<9=0
!s100 U85TYN2DE[khj5aFR`1LD2
R7
32
R32
!i10b 1
R33
R34
R35
!i113 1
R12
R13
Pcommon
R1
R2
R3
!i122 542
Z36 w1656783267
R4
Z37 8C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation4-Regfile/VHDL/common.vhd
Z38 FC:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation4-Regfile/VHDL/common.vhd
l0
L5 1
VlT<<;?NP@VK]QCoZGVV8h3
!s100 J38jB^M9`9G^<BBfN=[=D3
R7
32
R32
!i10b 1
R33
Z39 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation4-Regfile/VHDL/common.vhd|
Z40 !s107 C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation4-Regfile/VHDL/common.vhd|
!i113 1
R12
R13
Bbody
Z41 DPx4 work 6 common 0 22 lT<<;?NP@VK]QCoZGVV8h3
R1
R2
R3
!i122 542
l0
Z42 L11 1
VI6NgMZIa0=9;KRGf9[BdX1
!s100 0MBGU?X6L3d^CEEoF:fUD3
R7
32
R32
!i10b 1
R33
R39
R40
!i113 1
R12
R13
Ecpu
Z43 w1659393274
R1
R2
R3
!i122 530
R4
Z44 8C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation6-MemoryInterfacing/VHDL/cpu.vhd
Z45 FC:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation6-MemoryInterfacing/VHDL/cpu.vhd
l0
Z46 L10 1
V4:LQl0AHFIe6EEP^j^PV50
!s100 2Oe32M2[0UmdMKD[LKOmz3
R7
32
Z47 !s110 1659708005
!i10b 1
Z48 !s108 1659708005.000000
Z49 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation6-MemoryInterfacing/VHDL/cpu.vhd|
Z50 !s107 C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation6-MemoryInterfacing/VHDL/cpu.vhd|
!i113 1
R12
R13
Artl
R1
R2
R3
DEx4 work 3 cpu 0 22 4:LQl0AHFIe6EEP^j^PV50
!i122 530
l95
L23 235
VAm<Fo>PWoKhTo4z^T8naQ1
!s100 9_o^j1oVG_O_B0khZl2QE2
R7
32
R47
!i10b 1
R48
R49
R50
!i113 1
R12
R13
Efulladder
Z51 w1656524337
R2
R3
!i122 539
R4
Z52 8C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/FullAdder.vhd
Z53 FC:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/FullAdder.vhd
l0
L4 1
VTET^^_R>72j<3iBWOP60L0
!s100 R2`kkzXzd=U^D3<TTj`991
R7
32
R32
!i10b 1
R33
Z54 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/FullAdder.vhd|
Z55 !s107 C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/FullAdder.vhd|
!i113 1
R12
R13
Artl
R2
R3
DEx4 work 9 fulladder 0 22 TET^^_R>72j<3iBWOP60L0
!i122 539
l15
L14 7
V_32de^A4`XU`^N?@?OTjf0
!s100 mUA=ha3O9dOnWhEi?;zDQ1
R7
32
R32
!i10b 1
R33
R54
R55
!i113 1
R12
R13
Emicrocode_rom
Z56 w1659707475
R1
R2
R3
!i122 548
R4
Z57 8C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation6-MemoryInterfacing/uasmExample/my_microcode2.vhd
Z58 FC:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation6-MemoryInterfacing/uasmExample/my_microcode2.vhd
l0
L16 1
V=SP>44EnH0XgV4Hd_ob6m2
!s100 KeTN1kjLD2:fMnfbj5mTo1
R7
32
Z59 !s110 1659708009
!i10b 1
Z60 !s108 1659708008.000000
Z61 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation6-MemoryInterfacing/uasmExample/my_microcode2.vhd|
Z62 !s107 C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation6-MemoryInterfacing/uasmExample/my_microcode2.vhd|
!i113 1
R12
R13
Artl
R1
R2
R3
Z63 DEx4 work 13 microcode_rom 0 22 =SP>44EnH0XgV4Hd_ob6m2
!i122 548
l24
Z64 L21 43
Z65 VYYhRJ[m:9WV`X6A]WFc@R1
Z66 !s100 AJRUKJ3U[=UnkeTB6n]g81
R7
32
R59
!i10b 1
R60
R61
R62
!i113 1
R12
R13
Emux
Z67 w1656783356
R41
R1
R2
R3
!i122 543
R4
Z68 8C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation4-Regfile/VHDL/mux.vhd
Z69 FC:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation4-Regfile/VHDL/mux.vhd
l0
R42
V8@JQzliP_7><fi?7E;Q[=3
!s100 HWOdo9<>;[[hj9nd>Qm`[1
R7
32
Z70 !s110 1659708008
!i10b 1
R33
Z71 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation4-Regfile/VHDL/mux.vhd|
Z72 !s107 C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation4-Regfile/VHDL/mux.vhd|
!i113 1
R12
R13
Artl
R41
R1
R2
R3
DEx4 work 3 mux 0 22 8@JQzliP_7><fi?7E;Q[=3
!i122 543
l21
L20 9
VhThP3f_2D=@5Y;P@KCUmN3
!s100 cRK>^59gQ@FLV7?A3EO9g2
R7
32
R70
!i10b 1
R33
R71
R72
!i113 1
R12
R13
Eram
Z73 w1659706798
R1
R2
R3
!i122 531
R4
Z74 8C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation6-MemoryInterfacing/VHDL/ram.vhd
Z75 FC:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation6-MemoryInterfacing/VHDL/ram.vhd
l0
L9 1
V]RVkCc;=YmnMTmRGaiJXL0
!s100 2RKl^DIELIEL=9iDXg^4H0
R7
32
R47
!i10b 1
R48
Z76 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation6-MemoryInterfacing/VHDL/ram.vhd|
Z77 !s107 C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation6-MemoryInterfacing/VHDL/ram.vhd|
!i113 1
R12
R13
Artl
R1
R2
R3
DEx4 work 3 ram 0 22 ]RVkCc;=YmnMTmRGaiJXL0
!i122 531
l38
L18 40
V`O;c8cG8j];OEN2Kn1_VJ0
!s100 @G9Fo5;RJ8`:4]6[Bj<542
R7
32
R47
!i10b 1
R48
R76
R77
!i113 1
R12
R13
Eregfile
Z78 w1656783300
R41
R1
R2
R3
!i122 544
R4
Z79 8C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation4-Regfile/VHDL/regfile.vhd
Z80 FC:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation4-Regfile/VHDL/regfile.vhd
l0
R42
V`E=>:Gg88j<[R=:jWfPzb2
!s100 39;48K03=L5^j9zBA4cCN2
R7
32
R70
!i10b 1
R60
Z81 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation4-Regfile/VHDL/regfile.vhd|
Z82 !s107 C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation4-Regfile/VHDL/regfile.vhd|
!i113 1
R12
R13
Artl
R41
R1
R2
R3
DEx4 work 7 regfile 0 22 `E=>:Gg88j<[R=:jWfPzb2
!i122 544
l48
L21 60
VBP[6X^El>9JNSzmC>R7SD0
!s100 dIleN_ac9`Ql:PJHmN62^0
R7
32
R70
!i10b 1
R60
R81
R82
!i113 1
R12
R13
Eregfile_tb
Z83 w1656783319
R1
R2
R3
!i122 545
R4
Z84 8C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation4-Regfile/VHDL/regfile_tb.vhd
Z85 FC:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation4-Regfile/VHDL/regfile_tb.vhd
l0
L5 1
V@ebC8V^28G9X3BBg7NB]z3
!s100 6R2XoQLbM>:R[SKHR6eCW2
R7
32
R70
!i10b 1
R60
Z86 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation4-Regfile/VHDL/regfile_tb.vhd|
Z87 !s107 C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation4-Regfile/VHDL/regfile_tb.vhd|
!i113 1
R12
R13
Atb
R1
R2
R3
DEx4 work 10 regfile_tb 0 22 @ebC8V^28G9X3BBg7NB]z3
!i122 545
l27
L9 85
V[hEQhC66B9LAAHmP_j4W80
!s100 MdB;n@a@0jd7`6GG:P_iL0
R7
32
R70
!i10b 1
R60
R86
R87
!i113 1
R12
R13
Eregister_array
Z88 w1656783893
R41
R1
R2
R3
!i122 546
R4
Z89 8C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation4-Regfile/VHDL/registerArray.vhd
Z90 FC:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation4-Regfile/VHDL/registerArray.vhd
l0
R42
VHMDU_;^EaW?EQZRmA8>VG3
!s100 ]zCzVC1WN=N`;e]m9?NMl0
R7
32
R70
!i10b 1
R60
Z91 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation4-Regfile/VHDL/registerArray.vhd|
Z92 !s107 C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation4-Regfile/VHDL/registerArray.vhd|
!i113 1
R12
R13
Artl
R41
R1
R2
R3
DEx4 work 14 register_array 0 22 HMDU_;^EaW?EQZRmA8>VG3
!i122 546
l26
L21 28
VF1ZCK55REW71iGBJSNPFN1
!s100 VUkdf4a_DU<FL3Ceec`V[1
R7
32
R70
!i10b 1
R60
R91
R92
!i113 1
R12
R13
Eshifts
Z93 w1656630816
R2
R3
!i122 540
R4
Z94 8C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/Shifts.vhd
Z95 FC:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/Shifts.vhd
l0
L4 1
VNCW9Z2BW=[IiRBXQ4LR3L0
!s100 FC4Q2D5[Mk_9KBHBmYY^Q1
R7
32
R32
!i10b 1
R33
Z96 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/Shifts.vhd|
Z97 !s107 C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/Shifts.vhd|
!i113 1
R12
R13
Artl
R2
R3
DEx4 work 6 shifts 0 22 NCW9Z2BW=[IiRBXQ4LR3L0
!i122 540
l16
L15 52
VUW[Bf9@VnY63FR6oojiIV1
!s100 ze6DOF5DL[TW1S8=B4d9G2
R7
32
R32
!i10b 1
R33
R96
R97
!i113 1
R12
R13
Etest_alu
Z98 w1656514898
R1
R2
R3
!i122 541
R4
Z99 8C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/test_alu.vhd
Z100 FC:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/test_alu.vhd
l0
R46
VJ^4]Ud4X31dfhWjbEG@3F1
!s100 WC4OJ]S]9EZY8VCm4ffLY3
R7
32
R32
!i10b 1
R33
Z101 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/test_alu.vhd|
Z102 !s107 C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/test_alu.vhd|
!i113 1
R12
R13
Artl
R1
R2
R3
DEx4 work 8 test_alu 0 22 J^4]Ud4X31dfhWjbEG@3F1
!i122 541
l59
L13 233
V=;`VT_0c>IWmi1Fk7`If@2
!s100 lHWiL]jiGjlgeZz8`L^IB3
R7
32
R32
!i10b 1
R33
R101
R102
!i113 1
R12
R13
Etest_cpu
Z103 w1659380849
R1
R2
R3
!i122 532
R4
Z104 8C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation6-MemoryInterfacing/VHDL/test_cpu.vhd
Z105 FC:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation6-MemoryInterfacing/VHDL/test_cpu.vhd
l0
L9 1
VGSo^oD@c?7>80HnaL66I;2
!s100 MVIT]T4`El<Xeg4D0J8gd0
R7
32
R8
!i10b 1
R48
Z106 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation6-MemoryInterfacing/VHDL/test_cpu.vhd|
Z107 !s107 C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation6-MemoryInterfacing/VHDL/test_cpu.vhd|
!i113 1
R12
R13
Artl
R1
R2
R3
DEx4 work 8 test_cpu 0 22 GSo^oD@c?7>80HnaL66I;2
!i122 532
l42
L12 90
VN`>N0zkk^J?PZf5=l`]QB3
!s100 ]3LIn?KVIZcT>3Wdk5]W:0
R7
32
R8
!i10b 1
R48
R106
R107
!i113 1
R12
R13
Etest_cpu_full
Z108 w1659707958
R1
R2
R3
!i122 533
R4
Z109 8C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation6-MemoryInterfacing/VHDL/test_cpu_full.vhd
Z110 FC:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation6-MemoryInterfacing/VHDL/test_cpu_full.vhd
l0
L9 1
V9Da00aZ4=58I?;BX:BQ9;1
!s100 UMg7L8iLN3SmDkYV6::C01
R7
32
R8
!i10b 1
R9
Z111 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation6-MemoryInterfacing/VHDL/test_cpu_full.vhd|
Z112 !s107 C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation6-MemoryInterfacing/VHDL/test_cpu_full.vhd|
!i113 1
R12
R13
Artl
R1
R2
R3
DEx4 work 13 test_cpu_full 0 22 9Da00aZ4=58I?;BX:BQ9;1
!i122 533
l47
L12 421
VHGHKTF?ScO:G5OLL1@d@:0
!s100 VmC?i@mK43PnRC?m[0T;B1
R7
32
R8
!i10b 1
R9
R111
R112
!i113 1
R12
R13
Etest_regfile
Z113 w1656713295
R1
R2
R3
!i122 547
R4
Z114 8C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation4-Regfile/VHDL/test_regfile.vhd
Z115 FC:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation4-Regfile/VHDL/test_regfile.vhd
l0
L9 1
VUaVT>i:kZ<LPXI?B6Y8<z2
!s100 SX1<F3cME^]nU;QPc@`EO2
R7
32
R70
!i10b 1
R60
Z116 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation4-Regfile/VHDL/test_regfile.vhd|
Z117 !s107 C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation4-Regfile/VHDL/test_regfile.vhd|
!i113 1
R12
R13
Artl
R1
R2
R3
DEx4 work 12 test_regfile 0 22 UaVT>i:kZ<LPXI?B6Y8<z2
!i122 547
l37
L12 224
VO;=eKZ5VE[3MaSUoA5DnB3
!s100 9_nW6<5R1=D42Uz6i5i@80
R7
32
R70
!i10b 1
R60
R116
R117
!i113 1
R12
R13
