#! /usr/local/Cellar/icarus-verilog/10.2_1/bin/vvp
:ivl_version "10.2 (stable)" "(v10_2)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f9d1bd004d0 .scope module, "testbench" "testbench" 2 3;
 .timescale 0 0;
v0x7f9d1bd18930_0 .net "address", 63 0, v0x7f9d1bd13d50_0;  1 drivers
v0x7f9d1bd189c0_0 .var "clk", 0 0;
v0x7f9d1bd18a50_0 .net "memwrite", 0 0, L_0x7f9d1bd19000;  1 drivers
v0x7f9d1bd18ae0_0 .var "reset", 0 0;
v0x7f9d1bd18b70_0 .net "write_data", 63 0, L_0x7f9d1bf19420;  1 drivers
S_0x7f9d1bd00630 .scope module, "dut" "top" 2 11, 3 4 0, S_0x7f9d1bd004d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 64 "write_data"
    .port_info 3 /OUTPUT 64 "address"
    .port_info 4 /OUTPUT 1 "memwrite"
v0x7f9d1bd18210_0 .net "address", 63 0, v0x7f9d1bd13d50_0;  alias, 1 drivers
v0x7f9d1bd18340_0 .net "clk", 0 0, v0x7f9d1bd189c0_0;  1 drivers
v0x7f9d1bd18450_0 .net "instruction", 31 0, L_0x7f9d1bf13810;  1 drivers
v0x7f9d1bd18560_0 .net "memwrite", 0 0, L_0x7f9d1bd19000;  alias, 1 drivers
v0x7f9d1bd18670_0 .net "pc", 63 0, v0x7f9d1bd16d40_0;  1 drivers
v0x7f9d1bd18700_0 .net "read_data", 63 0, L_0x7f9d1bf07240;  1 drivers
v0x7f9d1bd18790_0 .net "reset", 0 0, v0x7f9d1bd18ae0_0;  1 drivers
v0x7f9d1bd18820_0 .net "write_data", 63 0, L_0x7f9d1bf19420;  alias, 1 drivers
S_0x7f9d1bd00810 .scope module, "dmem" "dmem" 3 13, 4 14 0, S_0x7f9d1bd00630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "memwrite"
    .port_info 2 /INPUT 64 "address"
    .port_info 3 /INPUT 64 "write_data"
    .port_info 4 /OUTPUT 64 "read_data"
L_0x7f9d1bf07240 .functor BUFZ 64, L_0x7f9d1bf0c060, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v0x7f9d1bd00a90 .array "RAM", 0 63, 63 0;
v0x7f9d1bd00b40_0 .net *"_s0", 63 0, L_0x7f9d1bf0c060;  1 drivers
v0x7f9d1bd10bd0_0 .net "address", 63 0, v0x7f9d1bd13d50_0;  alias, 1 drivers
v0x7f9d1bd10c90_0 .net "clk", 0 0, v0x7f9d1bd189c0_0;  alias, 1 drivers
v0x7f9d1bd10d30_0 .net "memwrite", 0 0, L_0x7f9d1bd19000;  alias, 1 drivers
v0x7f9d1bd10e10_0 .net "read_data", 63 0, L_0x7f9d1bf07240;  alias, 1 drivers
v0x7f9d1bd10ec0_0 .net "write_data", 63 0, L_0x7f9d1bf19420;  alias, 1 drivers
E_0x7f9d1bd00a40 .event posedge, v0x7f9d1bd10c90_0;
L_0x7f9d1bf0c060 .array/port v0x7f9d1bd00a90, v0x7f9d1bd13d50_0;
S_0x7f9d1bd10ff0 .scope module, "imem" "imem" 3 12, 4 1 0, S_0x7f9d1bd00630;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "address"
    .port_info 1 /OUTPUT 32 "read_data"
L_0x7f9d1bf13810 .functor BUFZ 32, L_0x7f9d1bf0bf80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f9d1bd111a0 .array "RAM", 0 63, 31 0;
v0x7f9d1bd11240_0 .net *"_s0", 31 0, L_0x7f9d1bf0bf80;  1 drivers
v0x7f9d1bd112f0_0 .net "address", 63 0, v0x7f9d1bd16d40_0;  alias, 1 drivers
v0x7f9d1bd113b0_0 .net "read_data", 31 0, L_0x7f9d1bf13810;  alias, 1 drivers
L_0x7f9d1bf0bf80 .array/port v0x7f9d1bd111a0, v0x7f9d1bd16d40_0;
S_0x7f9d1bd11490 .scope module, "riscv" "riscv" 3 11, 5 6 0, S_0x7f9d1bd00630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 64 "pc"
    .port_info 3 /INPUT 32 "instruction"
    .port_info 4 /OUTPUT 1 "memwrite"
    .port_info 5 /OUTPUT 64 "alu_result"
    .port_info 6 /OUTPUT 64 "write_data"
    .port_info 7 /INPUT 64 "read_data"
v0x7f9d1bd17780_0 .net "alu_operation", 3 0, v0x7f9d1bd11d00_0;  1 drivers
v0x7f9d1bd17890_0 .net "alu_result", 63 0, v0x7f9d1bd13d50_0;  alias, 1 drivers
v0x7f9d1bd17920_0 .net "alusrc", 0 0, L_0x7f9d1bd18c00;  1 drivers
v0x7f9d1bd179b0_0 .net "clk", 0 0, v0x7f9d1bd189c0_0;  alias, 1 drivers
v0x7f9d1bd17a40_0 .net "instruction", 31 0, L_0x7f9d1bf13810;  alias, 1 drivers
v0x7f9d1bd17ad0_0 .net "memread", 0 0, L_0x7f9d1bd18ee0;  1 drivers
v0x7f9d1bd17ba0_0 .net "memtoreg", 0 0, L_0x7f9d1bd18d20;  1 drivers
v0x7f9d1bd17c30_0 .net "memwrite", 0 0, L_0x7f9d1bd19000;  alias, 1 drivers
v0x7f9d1bd17cc0_0 .net "pc", 63 0, v0x7f9d1bd16d40_0;  alias, 1 drivers
v0x7f9d1bd17dd0_0 .net "pcsrc", 0 0, L_0x7f9d1bd19430;  1 drivers
v0x7f9d1bd17e60_0 .net "read_data", 63 0, L_0x7f9d1bf07240;  alias, 1 drivers
v0x7f9d1bd17f30_0 .net "regwrite", 0 0, L_0x7f9d1bd18e40;  1 drivers
v0x7f9d1bd18040_0 .net "reset", 0 0, v0x7f9d1bd18ae0_0;  alias, 1 drivers
v0x7f9d1bd180d0_0 .net "write_data", 63 0, L_0x7f9d1bf19420;  alias, 1 drivers
v0x7f9d1bd18160_0 .net "zero", 0 0, L_0x7f9d1bf135d0;  1 drivers
L_0x7f9d1bd19520 .part L_0x7f9d1bf13810, 0, 7;
L_0x7f9d1bd195c0 .part L_0x7f9d1bf13810, 12, 3;
L_0x7f9d1bd19660 .part L_0x7f9d1bf13810, 25, 7;
S_0x7f9d1bd11760 .scope module, "c" "controller" 5 16, 6 4 0, S_0x7f9d1bd11490;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode"
    .port_info 1 /INPUT 3 "funct3"
    .port_info 2 /INPUT 7 "funct7"
    .port_info 3 /INPUT 1 "zero"
    .port_info 4 /OUTPUT 1 "memtoreg"
    .port_info 5 /OUTPUT 1 "memwrite"
    .port_info 6 /OUTPUT 1 "memread"
    .port_info 7 /OUTPUT 1 "pcsrc"
    .port_info 8 /OUTPUT 1 "alusrc"
    .port_info 9 /OUTPUT 1 "regwrite"
    .port_info 10 /OUTPUT 4 "alucontrol"
L_0x7f9d1bd19430 .functor AND 1, L_0x7f9d1bd190a0, L_0x7f9d1bf135d0, C4<1>, C4<1>;
v0x7f9d1bd12bb0_0 .net "alucontrol", 3 0, v0x7f9d1bd11d00_0;  alias, 1 drivers
v0x7f9d1bd12c80_0 .net "aluop", 1 0, L_0x7f9d1bd19140;  1 drivers
v0x7f9d1bd12d10_0 .net "alusrc", 0 0, L_0x7f9d1bd18c00;  alias, 1 drivers
v0x7f9d1bd12dc0_0 .net "branch", 0 0, L_0x7f9d1bd190a0;  1 drivers
v0x7f9d1bd12e70_0 .net "funct3", 2 0, L_0x7f9d1bd195c0;  1 drivers
v0x7f9d1bd12f40_0 .net "funct7", 6 0, L_0x7f9d1bd19660;  1 drivers
v0x7f9d1bd12ff0_0 .net "memread", 0 0, L_0x7f9d1bd18ee0;  alias, 1 drivers
v0x7f9d1bd130a0_0 .net "memtoreg", 0 0, L_0x7f9d1bd18d20;  alias, 1 drivers
v0x7f9d1bd13150_0 .net "memwrite", 0 0, L_0x7f9d1bd19000;  alias, 1 drivers
v0x7f9d1bd13260_0 .net "opcode", 6 0, L_0x7f9d1bd19520;  1 drivers
v0x7f9d1bd132f0_0 .net "pcsrc", 0 0, L_0x7f9d1bd19430;  alias, 1 drivers
v0x7f9d1bd13380_0 .net "regwrite", 0 0, L_0x7f9d1bd18e40;  alias, 1 drivers
v0x7f9d1bd13430_0 .net "zero", 0 0, L_0x7f9d1bf135d0;  alias, 1 drivers
S_0x7f9d1bd11a80 .scope module, "aluctrl" "alucontrolunit" 6 18, 7 1 0, S_0x7f9d1bd11760;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "aluop"
    .port_info 1 /INPUT 3 "funct3"
    .port_info 2 /INPUT 7 "funct7"
    .port_info 3 /OUTPUT 4 "alucontrol"
v0x7f9d1bd11d00_0 .var "alucontrol", 3 0;
v0x7f9d1bd11dc0_0 .net "aluop", 1 0, L_0x7f9d1bd19140;  alias, 1 drivers
v0x7f9d1bd11e70_0 .net "funct", 9 0, L_0x7f9d1bd19350;  1 drivers
v0x7f9d1bd11f30_0 .net "funct3", 2 0, L_0x7f9d1bd195c0;  alias, 1 drivers
v0x7f9d1bd11fe0_0 .net "funct7", 6 0, L_0x7f9d1bd19660;  alias, 1 drivers
E_0x7f9d1bd11cb0 .event edge, v0x7f9d1bd11dc0_0, v0x7f9d1bd11e70_0;
L_0x7f9d1bd19350 .concat [ 3 7 0 0], L_0x7f9d1bd195c0, L_0x7f9d1bd19660;
S_0x7f9d1bd12110 .scope module, "ctrl" "controlunit" 6 16, 8 1 0, S_0x7f9d1bd11760;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode"
    .port_info 1 /OUTPUT 1 "alusrc"
    .port_info 2 /OUTPUT 1 "memtoreg"
    .port_info 3 /OUTPUT 1 "regwrite"
    .port_info 4 /OUTPUT 1 "memread"
    .port_info 5 /OUTPUT 1 "memwrite"
    .port_info 6 /OUTPUT 1 "branch"
    .port_info 7 /OUTPUT 2 "aluop"
v0x7f9d1bd12400_0 .net *"_s9", 7 0, v0x7f9d1bd126b0_0;  1 drivers
v0x7f9d1bd124b0_0 .net "aluop", 1 0, L_0x7f9d1bd19140;  alias, 1 drivers
v0x7f9d1bd12570_0 .net "alusrc", 0 0, L_0x7f9d1bd18c00;  alias, 1 drivers
v0x7f9d1bd12620_0 .net "branch", 0 0, L_0x7f9d1bd190a0;  alias, 1 drivers
v0x7f9d1bd126b0_0 .var "controls", 7 0;
v0x7f9d1bd127a0_0 .net "memread", 0 0, L_0x7f9d1bd18ee0;  alias, 1 drivers
v0x7f9d1bd12840_0 .net "memtoreg", 0 0, L_0x7f9d1bd18d20;  alias, 1 drivers
v0x7f9d1bd128e0_0 .net "memwrite", 0 0, L_0x7f9d1bd19000;  alias, 1 drivers
v0x7f9d1bd12970_0 .net "opcode", 6 0, L_0x7f9d1bd19520;  alias, 1 drivers
v0x7f9d1bd12a90_0 .net "regwrite", 0 0, L_0x7f9d1bd18e40;  alias, 1 drivers
E_0x7f9d1bd123d0 .event edge, v0x7f9d1bd12970_0;
L_0x7f9d1bd18c00 .part v0x7f9d1bd126b0_0, 7, 1;
L_0x7f9d1bd18d20 .part v0x7f9d1bd126b0_0, 6, 1;
L_0x7f9d1bd18e40 .part v0x7f9d1bd126b0_0, 5, 1;
L_0x7f9d1bd18ee0 .part v0x7f9d1bd126b0_0, 4, 1;
L_0x7f9d1bd19000 .part v0x7f9d1bd126b0_0, 3, 1;
L_0x7f9d1bd190a0 .part v0x7f9d1bd126b0_0, 2, 1;
L_0x7f9d1bd19140 .part v0x7f9d1bd126b0_0, 0, 2;
S_0x7f9d1bd13590 .scope module, "dp" "datapath" 5 25, 9 5 0, S_0x7f9d1bd11490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "memtoreg"
    .port_info 3 /INPUT 1 "pcsrc"
    .port_info 4 /INPUT 1 "alusrc"
    .port_info 5 /INPUT 1 "regwrite"
    .port_info 6 /INPUT 4 "alu_operation"
    .port_info 7 /OUTPUT 1 "zero"
    .port_info 8 /OUTPUT 64 "pc"
    .port_info 9 /INPUT 32 "instruction"
    .port_info 10 /OUTPUT 64 "alu_result"
    .port_info 11 /OUTPUT 64 "read_data2"
    .port_info 12 /INPUT 64 "read_data"
v0x7f9d1bd16510_0 .net *"_s1", 62 0, L_0x7f9d1bd1ab70;  1 drivers
L_0x100caf008 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f9d1bd165b0_0 .net/2u *"_s2", 0 0, L_0x100caf008;  1 drivers
L_0x100caf050 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7f9d1bd16650_0 .net/2u *"_s8", 63 0, L_0x100caf050;  1 drivers
v0x7f9d1bd166e0_0 .net "alu_operation", 3 0, v0x7f9d1bd11d00_0;  alias, 1 drivers
v0x7f9d1bd16780_0 .net "alu_result", 63 0, v0x7f9d1bd13d50_0;  alias, 1 drivers
v0x7f9d1bd168a0_0 .net "alusrc", 0 0, L_0x7f9d1bd18c00;  alias, 1 drivers
v0x7f9d1bd16970_0 .net "clk", 0 0, v0x7f9d1bd189c0_0;  alias, 1 drivers
v0x7f9d1bd16a40_0 .net "imm64", 63 0, v0x7f9d1bd14bb0_0;  1 drivers
v0x7f9d1bd16ad0_0 .net "imm64_shiftleft1", 63 0, L_0x7f9d1bf10110;  1 drivers
v0x7f9d1bd16be0_0 .net "instruction", 31 0, L_0x7f9d1bf13810;  alias, 1 drivers
v0x7f9d1bd16c70_0 .net "memtoreg", 0 0, L_0x7f9d1bd18d20;  alias, 1 drivers
v0x7f9d1bd16d40_0 .var "pc", 63 0;
v0x7f9d1bd16dd0_0 .net "pcbranch", 63 0, L_0x7f9d1bd1ac10;  1 drivers
v0x7f9d1bd16e60_0 .net "pcnext", 63 0, L_0x7f9d1bd1ae90;  1 drivers
v0x7f9d1bd16ef0_0 .net "pcplus4", 63 0, L_0x7f9d1bd1ad90;  1 drivers
v0x7f9d1bd16f90_0 .net "pcsrc", 0 0, L_0x7f9d1bd19430;  alias, 1 drivers
v0x7f9d1bd17040_0 .net "read_data", 63 0, L_0x7f9d1bf07240;  alias, 1 drivers
v0x7f9d1bd171f0_0 .net "read_data1", 63 0, L_0x7f9d1bf1cf00;  1 drivers
v0x7f9d1bd17280_0 .net "read_data2", 63 0, L_0x7f9d1bf19420;  alias, 1 drivers
v0x7f9d1bd17350_0 .net "regwrite", 0 0, L_0x7f9d1bd18e40;  alias, 1 drivers
v0x7f9d1bd173e0_0 .net "reset", 0 0, v0x7f9d1bd18ae0_0;  alias, 1 drivers
v0x7f9d1bd17470_0 .net "result", 63 0, L_0x7f9d1bf136b0;  1 drivers
v0x7f9d1bd17500_0 .net "select_data", 63 0, L_0x7f9d1bf1b1c0;  1 drivers
v0x7f9d1bd17590_0 .net "zero", 0 0, L_0x7f9d1bf135d0;  alias, 1 drivers
E_0x7f9d1bd11910 .event posedge, v0x7f9d1bd173e0_0, v0x7f9d1bd10c90_0;
L_0x7f9d1bd1ab70 .part v0x7f9d1bd14bb0_0, 0, 63;
L_0x7f9d1bf10110 .concat [ 1 63 0 0], L_0x100caf008, L_0x7f9d1bd1ab70;
L_0x7f9d1bd1ac10 .arith/sum 64, v0x7f9d1bd16d40_0, L_0x7f9d1bf10110;
L_0x7f9d1bd1ad90 .arith/sum 64, v0x7f9d1bd16d40_0, L_0x100caf050;
L_0x7f9d1bd1ae90 .functor MUXZ 64, L_0x7f9d1bd1ad90, L_0x7f9d1bd1ac10, L_0x7f9d1bd19430, C4<>;
L_0x7f9d1bf1afe0 .part L_0x7f9d1bf13810, 15, 5;
L_0x7f9d1bf1b080 .part L_0x7f9d1bf13810, 20, 5;
L_0x7f9d1bf1b120 .part L_0x7f9d1bf13810, 7, 5;
L_0x7f9d1bf1b1c0 .functor MUXZ 64, L_0x7f9d1bf19420, v0x7f9d1bd14bb0_0, L_0x7f9d1bd18c00, C4<>;
L_0x7f9d1bf136b0 .functor MUXZ 64, v0x7f9d1bd13d50_0, L_0x7f9d1bf07240, L_0x7f9d1bd18d20, C4<>;
S_0x7f9d1bd13900 .scope module, "alu" "alu" 9 45, 10 1 0, S_0x7f9d1bd13590;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "alu_operation"
    .port_info 1 /INPUT 64 "input_data1"
    .port_info 2 /INPUT 64 "input_data2"
    .port_info 3 /OUTPUT 64 "alu_result"
    .port_info 4 /OUTPUT 1 "zero"
L_0x100caf2d8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9d1bd13bb0_0 .net/2u *"_s0", 63 0, L_0x100caf2d8;  1 drivers
v0x7f9d1bd13c70_0 .net "alu_operation", 3 0, v0x7f9d1bd11d00_0;  alias, 1 drivers
v0x7f9d1bd13d50_0 .var "alu_result", 63 0;
v0x7f9d1bd13e00_0 .net "input_data1", 63 0, L_0x7f9d1bf1cf00;  alias, 1 drivers
v0x7f9d1bd13ea0_0 .net "input_data2", 63 0, L_0x7f9d1bf1b1c0;  alias, 1 drivers
v0x7f9d1bd13f90_0 .net "zero", 0 0, L_0x7f9d1bf135d0;  alias, 1 drivers
E_0x7f9d1bd13b60 .event edge, v0x7f9d1bd11d00_0, v0x7f9d1bd13e00_0, v0x7f9d1bd13ea0_0;
L_0x7f9d1bf135d0 .cmp/eq 64, v0x7f9d1bd13d50_0, L_0x100caf2d8;
S_0x7f9d1bd14090 .scope module, "igen" "immgen" 9 23, 11 2 0, S_0x7f9d1bd13590;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "inst"
    .port_info 1 /OUTPUT 64 "imm"
v0x7f9d1bd142b0_0 .net *"_s1", 0 0, L_0x7f9d1bd19700;  1 drivers
v0x7f9d1bd14370_0 .net *"_s10", 52 0, L_0x7f9d1bd19d80;  1 drivers
v0x7f9d1bd14420_0 .net *"_s13", 5 0, L_0x7f9d1bd1a0a0;  1 drivers
v0x7f9d1bd144e0_0 .net *"_s15", 4 0, L_0x7f9d1bd1a140;  1 drivers
v0x7f9d1bd14590_0 .net *"_s19", 0 0, L_0x7f9d1bd1a2c0;  1 drivers
v0x7f9d1bd14680_0 .net *"_s2", 52 0, L_0x7f9d1bd198a0;  1 drivers
v0x7f9d1bd14730_0 .net *"_s20", 52 0, L_0x7f9d1bd1a3a0;  1 drivers
v0x7f9d1bd147e0_0 .net *"_s23", 0 0, L_0x7f9d1bd1a6d0;  1 drivers
v0x7f9d1bd14890_0 .net *"_s25", 5 0, L_0x7f9d1bd1a770;  1 drivers
v0x7f9d1bd149a0_0 .net *"_s27", 3 0, L_0x7f9d1bd1a810;  1 drivers
v0x7f9d1bd14a50_0 .net *"_s5", 10 0, L_0x7f9d1bd19b70;  1 drivers
v0x7f9d1bd14b00_0 .net *"_s9", 0 0, L_0x7f9d1bd19cb0;  1 drivers
v0x7f9d1bd14bb0_0 .var "imm", 63 0;
v0x7f9d1bd14c60_0 .net "imm_b", 63 0, L_0x7f9d1bd1a8b0;  1 drivers
v0x7f9d1bd14d10_0 .net "imm_i", 63 0, L_0x7f9d1bd19c10;  1 drivers
v0x7f9d1bd14dc0_0 .net "imm_s", 63 0, L_0x7f9d1bd1a1e0;  1 drivers
v0x7f9d1bd14e70_0 .net "inst", 31 0, L_0x7f9d1bf13810;  alias, 1 drivers
E_0x7f9d1bd14250 .event edge, v0x7f9d1bd113b0_0, v0x7f9d1bd14d10_0, v0x7f9d1bd14dc0_0, v0x7f9d1bd14c60_0;
L_0x7f9d1bd19700 .part L_0x7f9d1bf13810, 31, 1;
LS_0x7f9d1bd198a0_0_0 .concat [ 1 1 1 1], L_0x7f9d1bd19700, L_0x7f9d1bd19700, L_0x7f9d1bd19700, L_0x7f9d1bd19700;
LS_0x7f9d1bd198a0_0_4 .concat [ 1 1 1 1], L_0x7f9d1bd19700, L_0x7f9d1bd19700, L_0x7f9d1bd19700, L_0x7f9d1bd19700;
LS_0x7f9d1bd198a0_0_8 .concat [ 1 1 1 1], L_0x7f9d1bd19700, L_0x7f9d1bd19700, L_0x7f9d1bd19700, L_0x7f9d1bd19700;
LS_0x7f9d1bd198a0_0_12 .concat [ 1 1 1 1], L_0x7f9d1bd19700, L_0x7f9d1bd19700, L_0x7f9d1bd19700, L_0x7f9d1bd19700;
LS_0x7f9d1bd198a0_0_16 .concat [ 1 1 1 1], L_0x7f9d1bd19700, L_0x7f9d1bd19700, L_0x7f9d1bd19700, L_0x7f9d1bd19700;
LS_0x7f9d1bd198a0_0_20 .concat [ 1 1 1 1], L_0x7f9d1bd19700, L_0x7f9d1bd19700, L_0x7f9d1bd19700, L_0x7f9d1bd19700;
LS_0x7f9d1bd198a0_0_24 .concat [ 1 1 1 1], L_0x7f9d1bd19700, L_0x7f9d1bd19700, L_0x7f9d1bd19700, L_0x7f9d1bd19700;
LS_0x7f9d1bd198a0_0_28 .concat [ 1 1 1 1], L_0x7f9d1bd19700, L_0x7f9d1bd19700, L_0x7f9d1bd19700, L_0x7f9d1bd19700;
LS_0x7f9d1bd198a0_0_32 .concat [ 1 1 1 1], L_0x7f9d1bd19700, L_0x7f9d1bd19700, L_0x7f9d1bd19700, L_0x7f9d1bd19700;
LS_0x7f9d1bd198a0_0_36 .concat [ 1 1 1 1], L_0x7f9d1bd19700, L_0x7f9d1bd19700, L_0x7f9d1bd19700, L_0x7f9d1bd19700;
LS_0x7f9d1bd198a0_0_40 .concat [ 1 1 1 1], L_0x7f9d1bd19700, L_0x7f9d1bd19700, L_0x7f9d1bd19700, L_0x7f9d1bd19700;
LS_0x7f9d1bd198a0_0_44 .concat [ 1 1 1 1], L_0x7f9d1bd19700, L_0x7f9d1bd19700, L_0x7f9d1bd19700, L_0x7f9d1bd19700;
LS_0x7f9d1bd198a0_0_48 .concat [ 1 1 1 1], L_0x7f9d1bd19700, L_0x7f9d1bd19700, L_0x7f9d1bd19700, L_0x7f9d1bd19700;
LS_0x7f9d1bd198a0_0_52 .concat [ 1 0 0 0], L_0x7f9d1bd19700;
LS_0x7f9d1bd198a0_1_0 .concat [ 4 4 4 4], LS_0x7f9d1bd198a0_0_0, LS_0x7f9d1bd198a0_0_4, LS_0x7f9d1bd198a0_0_8, LS_0x7f9d1bd198a0_0_12;
LS_0x7f9d1bd198a0_1_4 .concat [ 4 4 4 4], LS_0x7f9d1bd198a0_0_16, LS_0x7f9d1bd198a0_0_20, LS_0x7f9d1bd198a0_0_24, LS_0x7f9d1bd198a0_0_28;
LS_0x7f9d1bd198a0_1_8 .concat [ 4 4 4 4], LS_0x7f9d1bd198a0_0_32, LS_0x7f9d1bd198a0_0_36, LS_0x7f9d1bd198a0_0_40, LS_0x7f9d1bd198a0_0_44;
LS_0x7f9d1bd198a0_1_12 .concat [ 4 1 0 0], LS_0x7f9d1bd198a0_0_48, LS_0x7f9d1bd198a0_0_52;
L_0x7f9d1bd198a0 .concat [ 16 16 16 5], LS_0x7f9d1bd198a0_1_0, LS_0x7f9d1bd198a0_1_4, LS_0x7f9d1bd198a0_1_8, LS_0x7f9d1bd198a0_1_12;
L_0x7f9d1bd19b70 .part L_0x7f9d1bf13810, 20, 11;
L_0x7f9d1bd19c10 .concat [ 11 53 0 0], L_0x7f9d1bd19b70, L_0x7f9d1bd198a0;
L_0x7f9d1bd19cb0 .part L_0x7f9d1bf13810, 31, 1;
LS_0x7f9d1bd19d80_0_0 .concat [ 1 1 1 1], L_0x7f9d1bd19cb0, L_0x7f9d1bd19cb0, L_0x7f9d1bd19cb0, L_0x7f9d1bd19cb0;
LS_0x7f9d1bd19d80_0_4 .concat [ 1 1 1 1], L_0x7f9d1bd19cb0, L_0x7f9d1bd19cb0, L_0x7f9d1bd19cb0, L_0x7f9d1bd19cb0;
LS_0x7f9d1bd19d80_0_8 .concat [ 1 1 1 1], L_0x7f9d1bd19cb0, L_0x7f9d1bd19cb0, L_0x7f9d1bd19cb0, L_0x7f9d1bd19cb0;
LS_0x7f9d1bd19d80_0_12 .concat [ 1 1 1 1], L_0x7f9d1bd19cb0, L_0x7f9d1bd19cb0, L_0x7f9d1bd19cb0, L_0x7f9d1bd19cb0;
LS_0x7f9d1bd19d80_0_16 .concat [ 1 1 1 1], L_0x7f9d1bd19cb0, L_0x7f9d1bd19cb0, L_0x7f9d1bd19cb0, L_0x7f9d1bd19cb0;
LS_0x7f9d1bd19d80_0_20 .concat [ 1 1 1 1], L_0x7f9d1bd19cb0, L_0x7f9d1bd19cb0, L_0x7f9d1bd19cb0, L_0x7f9d1bd19cb0;
LS_0x7f9d1bd19d80_0_24 .concat [ 1 1 1 1], L_0x7f9d1bd19cb0, L_0x7f9d1bd19cb0, L_0x7f9d1bd19cb0, L_0x7f9d1bd19cb0;
LS_0x7f9d1bd19d80_0_28 .concat [ 1 1 1 1], L_0x7f9d1bd19cb0, L_0x7f9d1bd19cb0, L_0x7f9d1bd19cb0, L_0x7f9d1bd19cb0;
LS_0x7f9d1bd19d80_0_32 .concat [ 1 1 1 1], L_0x7f9d1bd19cb0, L_0x7f9d1bd19cb0, L_0x7f9d1bd19cb0, L_0x7f9d1bd19cb0;
LS_0x7f9d1bd19d80_0_36 .concat [ 1 1 1 1], L_0x7f9d1bd19cb0, L_0x7f9d1bd19cb0, L_0x7f9d1bd19cb0, L_0x7f9d1bd19cb0;
LS_0x7f9d1bd19d80_0_40 .concat [ 1 1 1 1], L_0x7f9d1bd19cb0, L_0x7f9d1bd19cb0, L_0x7f9d1bd19cb0, L_0x7f9d1bd19cb0;
LS_0x7f9d1bd19d80_0_44 .concat [ 1 1 1 1], L_0x7f9d1bd19cb0, L_0x7f9d1bd19cb0, L_0x7f9d1bd19cb0, L_0x7f9d1bd19cb0;
LS_0x7f9d1bd19d80_0_48 .concat [ 1 1 1 1], L_0x7f9d1bd19cb0, L_0x7f9d1bd19cb0, L_0x7f9d1bd19cb0, L_0x7f9d1bd19cb0;
LS_0x7f9d1bd19d80_0_52 .concat [ 1 0 0 0], L_0x7f9d1bd19cb0;
LS_0x7f9d1bd19d80_1_0 .concat [ 4 4 4 4], LS_0x7f9d1bd19d80_0_0, LS_0x7f9d1bd19d80_0_4, LS_0x7f9d1bd19d80_0_8, LS_0x7f9d1bd19d80_0_12;
LS_0x7f9d1bd19d80_1_4 .concat [ 4 4 4 4], LS_0x7f9d1bd19d80_0_16, LS_0x7f9d1bd19d80_0_20, LS_0x7f9d1bd19d80_0_24, LS_0x7f9d1bd19d80_0_28;
LS_0x7f9d1bd19d80_1_8 .concat [ 4 4 4 4], LS_0x7f9d1bd19d80_0_32, LS_0x7f9d1bd19d80_0_36, LS_0x7f9d1bd19d80_0_40, LS_0x7f9d1bd19d80_0_44;
LS_0x7f9d1bd19d80_1_12 .concat [ 4 1 0 0], LS_0x7f9d1bd19d80_0_48, LS_0x7f9d1bd19d80_0_52;
L_0x7f9d1bd19d80 .concat [ 16 16 16 5], LS_0x7f9d1bd19d80_1_0, LS_0x7f9d1bd19d80_1_4, LS_0x7f9d1bd19d80_1_8, LS_0x7f9d1bd19d80_1_12;
L_0x7f9d1bd1a0a0 .part L_0x7f9d1bf13810, 25, 6;
L_0x7f9d1bd1a140 .part L_0x7f9d1bf13810, 7, 5;
L_0x7f9d1bd1a1e0 .concat [ 5 6 53 0], L_0x7f9d1bd1a140, L_0x7f9d1bd1a0a0, L_0x7f9d1bd19d80;
L_0x7f9d1bd1a2c0 .part L_0x7f9d1bf13810, 31, 1;
LS_0x7f9d1bd1a3a0_0_0 .concat [ 1 1 1 1], L_0x7f9d1bd1a2c0, L_0x7f9d1bd1a2c0, L_0x7f9d1bd1a2c0, L_0x7f9d1bd1a2c0;
LS_0x7f9d1bd1a3a0_0_4 .concat [ 1 1 1 1], L_0x7f9d1bd1a2c0, L_0x7f9d1bd1a2c0, L_0x7f9d1bd1a2c0, L_0x7f9d1bd1a2c0;
LS_0x7f9d1bd1a3a0_0_8 .concat [ 1 1 1 1], L_0x7f9d1bd1a2c0, L_0x7f9d1bd1a2c0, L_0x7f9d1bd1a2c0, L_0x7f9d1bd1a2c0;
LS_0x7f9d1bd1a3a0_0_12 .concat [ 1 1 1 1], L_0x7f9d1bd1a2c0, L_0x7f9d1bd1a2c0, L_0x7f9d1bd1a2c0, L_0x7f9d1bd1a2c0;
LS_0x7f9d1bd1a3a0_0_16 .concat [ 1 1 1 1], L_0x7f9d1bd1a2c0, L_0x7f9d1bd1a2c0, L_0x7f9d1bd1a2c0, L_0x7f9d1bd1a2c0;
LS_0x7f9d1bd1a3a0_0_20 .concat [ 1 1 1 1], L_0x7f9d1bd1a2c0, L_0x7f9d1bd1a2c0, L_0x7f9d1bd1a2c0, L_0x7f9d1bd1a2c0;
LS_0x7f9d1bd1a3a0_0_24 .concat [ 1 1 1 1], L_0x7f9d1bd1a2c0, L_0x7f9d1bd1a2c0, L_0x7f9d1bd1a2c0, L_0x7f9d1bd1a2c0;
LS_0x7f9d1bd1a3a0_0_28 .concat [ 1 1 1 1], L_0x7f9d1bd1a2c0, L_0x7f9d1bd1a2c0, L_0x7f9d1bd1a2c0, L_0x7f9d1bd1a2c0;
LS_0x7f9d1bd1a3a0_0_32 .concat [ 1 1 1 1], L_0x7f9d1bd1a2c0, L_0x7f9d1bd1a2c0, L_0x7f9d1bd1a2c0, L_0x7f9d1bd1a2c0;
LS_0x7f9d1bd1a3a0_0_36 .concat [ 1 1 1 1], L_0x7f9d1bd1a2c0, L_0x7f9d1bd1a2c0, L_0x7f9d1bd1a2c0, L_0x7f9d1bd1a2c0;
LS_0x7f9d1bd1a3a0_0_40 .concat [ 1 1 1 1], L_0x7f9d1bd1a2c0, L_0x7f9d1bd1a2c0, L_0x7f9d1bd1a2c0, L_0x7f9d1bd1a2c0;
LS_0x7f9d1bd1a3a0_0_44 .concat [ 1 1 1 1], L_0x7f9d1bd1a2c0, L_0x7f9d1bd1a2c0, L_0x7f9d1bd1a2c0, L_0x7f9d1bd1a2c0;
LS_0x7f9d1bd1a3a0_0_48 .concat [ 1 1 1 1], L_0x7f9d1bd1a2c0, L_0x7f9d1bd1a2c0, L_0x7f9d1bd1a2c0, L_0x7f9d1bd1a2c0;
LS_0x7f9d1bd1a3a0_0_52 .concat [ 1 0 0 0], L_0x7f9d1bd1a2c0;
LS_0x7f9d1bd1a3a0_1_0 .concat [ 4 4 4 4], LS_0x7f9d1bd1a3a0_0_0, LS_0x7f9d1bd1a3a0_0_4, LS_0x7f9d1bd1a3a0_0_8, LS_0x7f9d1bd1a3a0_0_12;
LS_0x7f9d1bd1a3a0_1_4 .concat [ 4 4 4 4], LS_0x7f9d1bd1a3a0_0_16, LS_0x7f9d1bd1a3a0_0_20, LS_0x7f9d1bd1a3a0_0_24, LS_0x7f9d1bd1a3a0_0_28;
LS_0x7f9d1bd1a3a0_1_8 .concat [ 4 4 4 4], LS_0x7f9d1bd1a3a0_0_32, LS_0x7f9d1bd1a3a0_0_36, LS_0x7f9d1bd1a3a0_0_40, LS_0x7f9d1bd1a3a0_0_44;
LS_0x7f9d1bd1a3a0_1_12 .concat [ 4 1 0 0], LS_0x7f9d1bd1a3a0_0_48, LS_0x7f9d1bd1a3a0_0_52;
L_0x7f9d1bd1a3a0 .concat [ 16 16 16 5], LS_0x7f9d1bd1a3a0_1_0, LS_0x7f9d1bd1a3a0_1_4, LS_0x7f9d1bd1a3a0_1_8, LS_0x7f9d1bd1a3a0_1_12;
L_0x7f9d1bd1a6d0 .part L_0x7f9d1bf13810, 7, 1;
L_0x7f9d1bd1a770 .part L_0x7f9d1bf13810, 25, 6;
L_0x7f9d1bd1a810 .part L_0x7f9d1bf13810, 8, 4;
L_0x7f9d1bd1a8b0 .concat [ 4 6 1 53], L_0x7f9d1bd1a810, L_0x7f9d1bd1a770, L_0x7f9d1bd1a6d0, L_0x7f9d1bd1a3a0;
S_0x7f9d1bd15000 .scope module, "rf" "regfile" 9 37, 12 1 0, S_0x7f9d1bd13590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reg_write"
    .port_info 2 /INPUT 5 "read_register1"
    .port_info 3 /INPUT 5 "read_register2"
    .port_info 4 /INPUT 5 "write_register"
    .port_info 5 /INPUT 64 "write_data"
    .port_info 6 /OUTPUT 64 "read_data1"
    .port_info 7 /OUTPUT 64 "read_data2"
v0x7f9d1bd15260_0 .net *"_s0", 31 0, L_0x7f9d1bd1aff0;  1 drivers
v0x7f9d1bd15300_0 .net *"_s10", 6 0, L_0x7f9d1bd1b290;  1 drivers
L_0x100caf128 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f9d1bd153b0_0 .net *"_s13", 1 0, L_0x100caf128;  1 drivers
L_0x100caf170 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9d1bd15470_0 .net/2u *"_s14", 63 0, L_0x100caf170;  1 drivers
v0x7f9d1bd15520_0 .net *"_s18", 31 0, L_0x7f9d1bf1f140;  1 drivers
L_0x100caf1b8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9d1bd15610_0 .net *"_s21", 26 0, L_0x100caf1b8;  1 drivers
L_0x100caf200 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9d1bd156c0_0 .net/2u *"_s22", 31 0, L_0x100caf200;  1 drivers
v0x7f9d1bd15770_0 .net *"_s24", 0 0, L_0x7f9d1bf19240;  1 drivers
v0x7f9d1bd15810_0 .net *"_s26", 63 0, L_0x7f9d1bf192e0;  1 drivers
v0x7f9d1bd15920_0 .net *"_s28", 6 0, L_0x7f9d1bf19380;  1 drivers
L_0x100caf098 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9d1bd159d0_0 .net *"_s3", 26 0, L_0x100caf098;  1 drivers
L_0x100caf248 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f9d1bd15a80_0 .net *"_s31", 1 0, L_0x100caf248;  1 drivers
L_0x100caf290 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9d1bd15b30_0 .net/2u *"_s32", 63 0, L_0x100caf290;  1 drivers
L_0x100caf0e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9d1bd15be0_0 .net/2u *"_s4", 31 0, L_0x100caf0e0;  1 drivers
v0x7f9d1bd15c90_0 .net *"_s6", 0 0, L_0x7f9d1bd1b0d0;  1 drivers
v0x7f9d1bd15d30_0 .net *"_s8", 63 0, L_0x7f9d1bd1b1f0;  1 drivers
v0x7f9d1bd15de0_0 .net "clk", 0 0, v0x7f9d1bd189c0_0;  alias, 1 drivers
v0x7f9d1bd15f70_0 .net "read_data1", 63 0, L_0x7f9d1bf1cf00;  alias, 1 drivers
v0x7f9d1bd16000_0 .net "read_data2", 63 0, L_0x7f9d1bf19420;  alias, 1 drivers
v0x7f9d1bd16090_0 .net "read_register1", 4 0, L_0x7f9d1bf1afe0;  1 drivers
v0x7f9d1bd16120_0 .net "read_register2", 4 0, L_0x7f9d1bf1b080;  1 drivers
v0x7f9d1bd161b0_0 .net "reg_write", 0 0, L_0x7f9d1bd18e40;  alias, 1 drivers
v0x7f9d1bd16280 .array "register", 0 31, 63 0;
v0x7f9d1bd16310_0 .net "write_data", 63 0, L_0x7f9d1bf136b0;  alias, 1 drivers
v0x7f9d1bd163a0_0 .net "write_register", 4 0, L_0x7f9d1bf1b120;  1 drivers
L_0x7f9d1bd1aff0 .concat [ 5 27 0 0], L_0x7f9d1bf1afe0, L_0x100caf098;
L_0x7f9d1bd1b0d0 .cmp/ne 32, L_0x7f9d1bd1aff0, L_0x100caf0e0;
L_0x7f9d1bd1b1f0 .array/port v0x7f9d1bd16280, L_0x7f9d1bd1b290;
L_0x7f9d1bd1b290 .concat [ 5 2 0 0], L_0x7f9d1bf1afe0, L_0x100caf128;
L_0x7f9d1bf1cf00 .functor MUXZ 64, L_0x100caf170, L_0x7f9d1bd1b1f0, L_0x7f9d1bd1b0d0, C4<>;
L_0x7f9d1bf1f140 .concat [ 5 27 0 0], L_0x7f9d1bf1b080, L_0x100caf1b8;
L_0x7f9d1bf19240 .cmp/ne 32, L_0x7f9d1bf1f140, L_0x100caf200;
L_0x7f9d1bf192e0 .array/port v0x7f9d1bd16280, L_0x7f9d1bf19380;
L_0x7f9d1bf19380 .concat [ 5 2 0 0], L_0x7f9d1bf1b080, L_0x100caf248;
L_0x7f9d1bf19420 .functor MUXZ 64, L_0x100caf290, L_0x7f9d1bf192e0, L_0x7f9d1bf19240, C4<>;
    .scope S_0x7f9d1bd12110;
T_0 ;
    %wait E_0x7f9d1bd123d0;
    %load/vec4 v0x7f9d1bd12970_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x7f9d1bd126b0_0, 0, 8;
    %jmp T_0.5;
T_0.0 ;
    %pushi/vec4 34, 0, 8;
    %store/vec4 v0x7f9d1bd126b0_0, 0, 8;
    %jmp T_0.5;
T_0.1 ;
    %pushi/vec4 240, 0, 8;
    %store/vec4 v0x7f9d1bd126b0_0, 0, 8;
    %jmp T_0.5;
T_0.2 ;
    %pushi/vec4 136, 0, 8;
    %store/vec4 v0x7f9d1bd126b0_0, 0, 8;
    %jmp T_0.5;
T_0.3 ;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x7f9d1bd126b0_0, 0, 8;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7f9d1bd11a80;
T_1 ;
    %wait E_0x7f9d1bd11cb0;
    %load/vec4 v0x7f9d1bd11dc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %load/vec4 v0x7f9d1bd11e70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 10;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 10;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x7f9d1bd11d00_0, 0, 4;
    %jmp T_1.9;
T_1.4 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7f9d1bd11d00_0, 0, 4;
    %jmp T_1.9;
T_1.5 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7f9d1bd11d00_0, 0, 4;
    %jmp T_1.9;
T_1.6 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f9d1bd11d00_0, 0, 4;
    %jmp T_1.9;
T_1.7 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7f9d1bd11d00_0, 0, 4;
    %jmp T_1.9;
T_1.9 ;
    %pop/vec4 1;
    %jmp T_1.3;
T_1.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7f9d1bd11d00_0, 0, 4;
    %jmp T_1.3;
T_1.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7f9d1bd11d00_0, 0, 4;
    %jmp T_1.3;
T_1.3 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7f9d1bd14090;
T_2 ;
    %wait E_0x7f9d1bd14250;
    %load/vec4 v0x7f9d1bd14e70_0;
    %parti/s 5, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x7f9d1bd14bb0_0, 0, 64;
    %jmp T_2.4;
T_2.0 ;
    %load/vec4 v0x7f9d1bd14d10_0;
    %store/vec4 v0x7f9d1bd14bb0_0, 0, 64;
    %jmp T_2.4;
T_2.1 ;
    %load/vec4 v0x7f9d1bd14dc0_0;
    %store/vec4 v0x7f9d1bd14bb0_0, 0, 64;
    %jmp T_2.4;
T_2.2 ;
    %load/vec4 v0x7f9d1bd14c60_0;
    %store/vec4 v0x7f9d1bd14bb0_0, 0, 64;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7f9d1bd15000;
T_3 ;
    %wait E_0x7f9d1bd00a40;
    %load/vec4 v0x7f9d1bd161b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x7f9d1bd16310_0;
    %load/vec4 v0x7f9d1bd163a0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d1bd16280, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7f9d1bd13900;
T_4 ;
    %wait E_0x7f9d1bd13b60;
    %load/vec4 v0x7f9d1bd13c70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x7f9d1bd13d50_0, 0, 64;
    %jmp T_4.5;
T_4.0 ;
    %load/vec4 v0x7f9d1bd13e00_0;
    %load/vec4 v0x7f9d1bd13ea0_0;
    %and;
    %store/vec4 v0x7f9d1bd13d50_0, 0, 64;
    %jmp T_4.5;
T_4.1 ;
    %load/vec4 v0x7f9d1bd13e00_0;
    %load/vec4 v0x7f9d1bd13ea0_0;
    %or;
    %store/vec4 v0x7f9d1bd13d50_0, 0, 64;
    %jmp T_4.5;
T_4.2 ;
    %load/vec4 v0x7f9d1bd13e00_0;
    %load/vec4 v0x7f9d1bd13ea0_0;
    %add;
    %store/vec4 v0x7f9d1bd13d50_0, 0, 64;
    %jmp T_4.5;
T_4.3 ;
    %load/vec4 v0x7f9d1bd13e00_0;
    %load/vec4 v0x7f9d1bd13ea0_0;
    %sub;
    %store/vec4 v0x7f9d1bd13d50_0, 0, 64;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7f9d1bd13590;
T_5 ;
    %wait E_0x7f9d1bd11910;
    %load/vec4 v0x7f9d1bd173e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x7f9d1bd16d40_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7f9d1bd16e60_0;
    %assign/vec4 v0x7f9d1bd16d40_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7f9d1bd10ff0;
T_6 ;
    %vpi_call 4 8 "$readmemb", "imemfileB_loop.dat", v0x7f9d1bd111a0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x7f9d1bd00810;
T_7 ;
    %vpi_call 4 23 "$readmemh", "dmemfileH_loop.dat", v0x7f9d1bd00a90 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x7f9d1bd00810;
T_8 ;
    %wait E_0x7f9d1bd00a40;
    %load/vec4 v0x7f9d1bd10d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x7f9d1bd10ec0_0;
    %ix/getv 3, v0x7f9d1bd10bd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d1bd00a90, 0, 4;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7f9d1bd004d0;
T_9 ;
    %vpi_call 2 15 "$dumpfile", "riscvtest.vcd" {0 0 0};
    %vpi_call 2 16 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7f9d1bd00630 {0 0 0};
    %vpi_call 2 18 "$monitor", "%b, %h, %h", v0x7f9d1bd17a40_0, v0x7f9d1bd10bd0_0, v0x7f9d1bd10ec0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9d1bd18ae0_0, 0;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9d1bd18ae0_0, 0;
    %delay 200, 0;
    %vpi_call 2 24 "$finish" {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x7f9d1bd004d0;
T_10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9d1bd189c0_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9d1bd189c0_0, 0;
    %delay 5, 0;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "riscvtest.v";
    "./riscvtop.v";
    "./riscvmem.v";
    "./riscv.v";
    "./controller.v";
    "./alucontrol.v";
    "./control.v";
    "./datapath.v";
    "./alu.v";
    "./immgen.v";
    "./regfile.v";
