# Pipelined_MIPS_CPU

## This project is an implementation of MIPS pipelined CPU with 10 arithmetic instructions and 4 branch instructions which supports hazard detection and data forwarding. 

