
/home/xuchang/nas/project/daTuner/experiment/vtr_release/vtr_flow/../vpr/vpr k6_frac_N10_mem32K_40nm.xml or1200 --route --blif_file or1200.pre-vpr.blif --route_chan_width 96 --cluster_seed_type timing --max_router_iterations 100 --nodisp --gen_postsynthesis_netlist off --sdc_file /home/xuchang/nas/project/daTuner/experiment/vtr_release/vtr_flow/sdc/or1200.sdc

VPR FPGA Placement and Routing.
Version: Version 7.0
Compiled: Nov  7 2016.
University of Toronto
vpr@eecg.utoronto.ca
This is free open source code under MIT license.

Architecture file: k6_frac_N10_mem32K_40nm.xml
Circuit name: or1200.blif

Building complex block graph.
WARNING(1): io[0].clock[0] unconnected pin in architecture.
Loop for doall = 0, init_parse took 0 seconds.
Loop for doall = 0 took 0.05 seconds.
Loop for doall = 1, init_parse took 0.01 seconds.
Loop for doall = 1 took 0.03 seconds.
Swept away 75 nets with no fanout.
WARNING(2): logical_block top^du_dsr~0 #140 has no fanout.
Removing input.
WARNING(3): logical_block top^du_dsr~10 #150 has no fanout.
Removing input.
WARNING(4): logical_block top^du_dsr~12 #152 has no fanout.
Removing input.
Net is a constant generator: top^icpu_sel_o~0.
WARNING(5): logical_block #1538 with output top^icpu_sel_o~0 has only 0 pin.
WARNING(6): Block contains output -- may be a constant generator.
Net is a constant generator: top^icpu_sel_o~1.
WARNING(7): logical_block #4346 with output top^icpu_sel_o~1 has only 0 pin.
WARNING(8): Block contains output -- may be a constant generator.
Net is a constant generator: top^icpu_sel_o~2.
WARNING(9): logical_block #4347 with output top^icpu_sel_o~2 has only 0 pin.
WARNING(10): Block contains output -- may be a constant generator.
Net is a constant generator: top^icpu_sel_o~3.
WARNING(11): logical_block #4348 with output top^icpu_sel_o~3 has only 0 pin.
WARNING(12): Block contains output -- may be a constant generator.
Net is a constant generator: top^icpu_tag_o~0.
WARNING(13): logical_block #4349 with output top^icpu_tag_o~0 has only 0 pin.
WARNING(14): Block contains output -- may be a constant generator.
Net is a constant generator: top^icpu_tag_o~1.
WARNING(15): logical_block #4350 with output top^icpu_tag_o~1 has only 0 pin.
WARNING(16): Block contains output -- may be a constant generator.
Net is a constant generator: top^icpu_tag_o~2.
WARNING(17): logical_block #4351 with output top^icpu_tag_o~2 has only 0 pin.
WARNING(18): Block contains output -- may be a constant generator.
Net is a constant generator: top^icpu_tag_o~3.
WARNING(19): logical_block #4352 with output top^icpu_tag_o~3 has only 0 pin.
WARNING(20): Block contains output -- may be a constant generator.
Net is a constant generator: top^du_except~2.
WARNING(21): logical_block #4422 with output top^du_except~2 has only 0 pin.
WARNING(22): Block contains output -- may be a constant generator.
Net is a constant generator: top^dcpu_tag_o~1.
WARNING(23): logical_block #4504 with output top^dcpu_tag_o~1 has only 0 pin.
WARNING(24): Block contains output -- may be a constant generator.
Net is a constant generator: top^dcpu_tag_o~2.
WARNING(25): logical_block #4505 with output top^dcpu_tag_o~2 has only 0 pin.
WARNING(26): Block contains output -- may be a constant generator.
Net is a constant generator: top^dcpu_tag_o~3.
WARNING(27): logical_block #4506 with output top^dcpu_tag_o~3 has only 0 pin.
WARNING(28): Block contains output -- may be a constant generator.
Net is a constant generator: gnd.
WARNING(29): logical_block #4625 with output gnd has only 0 pin.
WARNING(30): Block contains output -- may be a constant generator.
0 unconnected blocks in input netlist.
Removed 81 LUT buffers.
Sweeped away 84 nodes.
BLIF circuit stats:
	13 LUTs of size 0
	0 LUTs of size 1
	157 LUTs of size 2
	556 LUTs of size 3
	405 LUTs of size 4
	656 LUTs of size 5
	1267 LUTs of size 6
	385 of type input
	394 of type output
	691 of type latch
	3054 of type names
	64 of type dual_port_ram
	0 of type single_port_ram
	1 of type multiply
Timing analysis: ON
Circuit netlist file: or1200.net
Circuit placement file: or1200.place
Circuit routing file: or1200.route
Circuit SDC file: /home/xuchang/nas/project/daTuner/experiment/vtr_release/vtr_flow/sdc/or1200.sdc
Operation: RUN_FLOW

Packer: DISABLED
Placer: DISABLED
Router: ENABLED
RouterOpts.route_type: DETAILED
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED
RouterOpts.fixed_channel_width: 96
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.500000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 100
RouterOpts.astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000

RoutingArch.directionality: UNI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

Begin parsing packed FPGA netlist file.
Finished parsing packed FPGA netlist file.
Netlist generated from file 'or1200.net'.
top^icpu_sel_o~2 is a constant generator.
top^icpu_sel_o~1 is a constant generator.
top^icpu_sel_o~0 is a constant generator.
top^dcpu_tag_o~3 is a constant generator.
top^dcpu_tag_o~2 is a constant generator.
top^dcpu_tag_o~1 is a constant generator.
top^du_except~2 is a constant generator.
top^icpu_tag_o~3 is a constant generator.
top^icpu_tag_o~2 is a constant generator.
top^icpu_tag_o~1 is a constant generator.
top^icpu_tag_o~0 is a constant generator.
top^icpu_sel_o~3 is a constant generator.
gnd is a constant generator.

Netlist num_nets: 2499
Netlist num_blocks: 1039
Netlist <EMPTY> blocks: 0.
Netlist clb blocks: 257.
Netlist mult_36 blocks: 1.
Netlist memory blocks: 2.
Netlist inputs pins: 385
Netlist output pins: 394

Auto-sizing FPGA at x = 32 y = 32
Auto-sizing FPGA at x = 16 y = 16
Auto-sizing FPGA at x = 24 y = 24
Auto-sizing FPGA at x = 28 y = 28
Auto-sizing FPGA at x = 26 y = 26
Auto-sizing FPGA at x = 25 y = 25
Auto-sizing FPGA at x = 24 y = 24
FPGA auto-sized to x = 25 y = 25
The circuit will be mapped into a 25 x 25 array of clbs.

Resource usage...
	Netlist      0	blocks of type: <EMPTY>
	Architecture 10	blocks of type: <EMPTY>
	Netlist      779	blocks of type: io
	Architecture 800	blocks of type: io
	Netlist      257	blocks of type: clb
	Architecture 475	blocks of type: clb
	Netlist      1	blocks of type: mult_36
	Architecture 18	blocks of type: mult_36
	Netlist      2	blocks of type: memory
	Architecture 12	blocks of type: memory


SDC file '/home/xuchang/nas/project/daTuner/experiment/vtr_release/vtr_flow/sdc/or1200.sdc' blank or not found.

Defaulting to: constrain all 0 inputs and 0 outputs on the netlist clock.
Optimize this clock to run as fast as possible.
Build rr_graph took 0.45 seconds.
Confirming Router Algorithm: TIMING_DRIVEN.

Routing iteration: 1
Wire length after first iteration 45919, total available wire length 124800, ratio 0.367941
Critical path: 13.3374 ns
Routing iteration took 0.1 seconds.

Routing iteration: 2
Critical path: 13.3363 ns
Routing iteration took 0.09 seconds.

Routing iteration: 3
Critical path: 13.3363 ns
Routing iteration took 0.1 seconds.

Routing iteration: 4
Critical path: 13.3363 ns
Routing iteration took 0.11 seconds.

Routing iteration: 5
Critical path: 13.3363 ns
Routing iteration took 0.1 seconds.

Routing iteration: 6
Critical path: 13.3363 ns
Routing iteration took 0.1 seconds.

Routing iteration: 7
Critical path: 13.3363 ns
Routing iteration took 0.1 seconds.

Routing iteration: 8
Critical path: 13.3363 ns
Routing iteration took 0.1 seconds.

Routing iteration: 9
Critical path: 13.3363 ns
Routing iteration took 0.09 seconds.

Routing iteration: 10
Critical path: 13.3363 ns
Routing iteration took 0.1 seconds.

Routing iteration: 11
Critical path: 13.3363 ns
Routing iteration took 0.08 seconds.

Routing iteration: 12
Critical path: 13.3363 ns
Routing iteration took 0.08 seconds.

Routing iteration: 13
Critical path: 13.3363 ns
Routing iteration took 0.08 seconds.

Routing iteration: 14
Critical path: 13.3363 ns
Routing iteration took 0.08 seconds.

Routing iteration: 15
Critical path: 13.3363 ns
Routing iteration took 0.09 seconds.

Routing iteration: 16
Critical path: 13.3363 ns
Routing iteration took 0.08 seconds.

Routing iteration: 17
Critical path: 13.3363 ns
Routing iteration took 0.09 seconds.

Routing iteration: 18
Critical path: 13.3363 ns
Routing iteration took 0.1 seconds.

Routing iteration: 19
Critical path: 13.3363 ns
Routing iteration took 0.13 seconds.

Routing iteration: 20
Critical path: 13.3363 ns
Routing iteration took 0.13 seconds.

Routing iteration: 21
Critical path: 13.3363 ns
Routing iteration took 0.08 seconds.

Routing iteration: 22
Critical path: 13.3363 ns
Routing iteration took 0.14 seconds.

Routing iteration: 23
Critical path: 13.3363 ns
Routing iteration took 0.1 seconds.

Routing iteration: 24
Critical path: 13.3363 ns
Routing iteration took 0.11 seconds.

Routing iteration: 25
Critical path: 13.3363 ns
Routing iteration took 0.11 seconds.

Routing iteration: 26
Critical path: 13.3363 ns
Routing iteration took 0.1 seconds.

Routing iteration: 27
Critical path: 13.3363 ns
Routing iteration took 0.14 seconds.

Routing iteration: 28
Critical path: 13.3363 ns
Routing iteration took 0.13 seconds.

Routing iteration: 29
Critical path: 13.3363 ns
Routing iteration took 0.13 seconds.

Routing iteration: 30
Critical path: 13.3363 ns
Routing iteration took 0.12 seconds.

Routing iteration: 31
Critical path: 13.3363 ns
Routing iteration took 0.14 seconds.

Routing iteration: 32
Successfully routed after 32 routing iterations.
Completed net delay value cross check successfully.

Checking to ensure routing is legal...
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -1068782816
Circuit successfully routed with a channel width factor of 96.


Average number of bends per net: 2.86063  Maximum # of bends: 95

Number of routed nets (nonglobal): 2497
Wirelength results (in units of 1 clb segments)...
	Total wirelength: 50677, average net length: 20.2952
	Maximum net length: 467

Wirelength results in terms of physical segments...
	Total wiring segments used: 13061, average wire segments per net: 5.23068
	Maximum segments used by a net: 117
	Total local nets with reserved CLB opins: 0

X - Directed channels: j	max occ	av_occ		capacity
0	40	30.4000  	96
1	6	3.92000  	96
2	8	4.28000  	96
3	12	7.16000  	96
4	31	19.8000  	96
5	58	37.2400  	96
6	59	37.9600  	96
7	71	42.7200  	96
8	78	47.2000  	96
9	86	55.4800  	96
10	88	55.7600  	96
11	81	55.1200  	96
12	86	56.0000  	96
13	85	57.9200  	96
14	86	61.2000  	96
15	83	61.0800  	96
16	84	55.6000  	96
17	83	52.8400  	96
18	86	54.9600  	96
19	80	52.0800  	96
20	79	45.1600  	96
21	71	39.0000  	96
22	49	24.7600  	96
23	37	15.3600  	96
24	27	9.76000  	96
25	46	32.8000  	96

Y - Directed channels: i	max occ	av_occ		capacity
0	43	30.8400  	96
1	12	4.72000  	96
2	19	6.20000  	96
3	42	13.8000  	96
4	62	27.8800  	96
5	80	35.1200  	96
6	82	39.9600  	96
7	84	55.2400  	96
8	90	54.3600  	96
9	88	52.5200  	96
10	87	52.0400  	96
11	86	54.8000  	96
12	90	59.9200  	96
13	84	52.2400  	96
14	81	50.5200  	96
15	87	57.4400  	96
16	89	52.9600  	96
17	78	44.4000  	96
18	77	41.3600  	96
19	83	51.7200  	96
20	76	48.4800  	96
21	52	28.6000  	96
22	51	22.7200  	96
23	56	24.6800  	96
24	42	15.0400  	96
25	43	33.9600  	96

Total tracks in x-direction: 2496, in y-direction: 2496

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 3.93038e+07
	Total used logic block area: 1.53428e+07

Routing area (in minimum width transistor areas)...
	Total routing area: 6.46257e+06, per logic tile: 10340.1

Segment usage by type (index):
Segment type       Fractional utilization
------------       ----------------------
       0                  0.374

Segment usage by length:
Segment length       Fractional utilization
--------------       ----------------------
        4                   0.374

Nets on critical path: 9 normal, 0 global.
Total logic delay: 1.0119e-08 (s), total net delay: 3.21732e-09 (s)
Final critical path: 13.3363 ns
f_max: 74.9833 MHz

Least slack in design: -13.3363 ns

Routing took 3.89 seconds.
The entire flow of VPR took 4.44 seconds.
