digraph "CFG for '_Z12get_positiveSt6vectorIfSaIfEE' function" {
	label="CFG for '_Z12get_positiveSt6vectorIfSaIfEE' function";

	Node0x55c17f03d920 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f08b6e70",label="{%2:\l  %3 = alloca i8*, align 8\l  %4 = alloca i1, align 1\l  %5 = alloca i32, align 4\l  %6 = alloca i8*, align 8\l  %7 = alloca i32, align 4\l  %8 = bitcast %\"class.std::vector\"* %0 to i8*\l  store i8* %8, i8** %3, align 8\l  store i1 false, i1* %4, align 1\l  %9 = bitcast %\"class.std::vector\"* %0 to i8*\l  call void @llvm.memset.p0i8.i64(i8* align 8 %9, i8 0, i64 24, i1 false)\l  call void @_ZNSt6vectorIfSaIfEEC2Ev(%\"class.std::vector\"* nonnull align 8\l... dereferenceable(24) %0) #9\l  store i32 0, i32* %5, align 4\l  br label %10\l}"];
	Node0x55c17f03d920 -> Node0x55c17f03eaf0;
	Node0x55c17f03eaf0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%10:\l10:                                               \l  %11 = load i32, i32* %5, align 4\l  %12 = sext i32 %11 to i64\l  %13 = call i64 @_ZNKSt6vectorIfSaIfEE4sizeEv(%\"class.std::vector\"* nonnull\l... align 8 dereferenceable(24) %1) #9\l  %14 = icmp ult i64 %12, %13\l  br i1 %14, label %15, label %34\l|{<s0>T|<s1>F}}"];
	Node0x55c17f03eaf0:s0 -> Node0x55c17f03eff0;
	Node0x55c17f03eaf0:s1 -> Node0x55c17f03f040;
	Node0x55c17f03eff0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%15:\l15:                                               \l  %16 = load i32, i32* %5, align 4\l  %17 = sext i32 %16 to i64\l  %18 = call nonnull align 4 dereferenceable(4) float*\l... @_ZNSt6vectorIfSaIfEEixEm(%\"class.std::vector\"* nonnull align 8\l... dereferenceable(24) %1, i64 %17) #9\l  %19 = load float, float* %18, align 4\l  %20 = fcmp ogt float %19, 0.000000e+00\l  br i1 %20, label %21, label %30\l|{<s0>T|<s1>F}}"];
	Node0x55c17f03eff0:s0 -> Node0x55c17f03ffd0;
	Node0x55c17f03eff0:s1 -> Node0x55c17f040060;
	Node0x55c17f03ffd0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c5333470",label="{%21:\l21:                                               \l  %22 = load i32, i32* %5, align 4\l  %23 = sext i32 %22 to i64\l  %24 = call nonnull align 4 dereferenceable(4) float*\l... @_ZNSt6vectorIfSaIfEEixEm(%\"class.std::vector\"* nonnull align 8\l... dereferenceable(24) %1, i64 %23) #9\l  invoke void @_ZNSt6vectorIfSaIfEE9push_backERKf(%\"class.std::vector\"*\l... nonnull align 8 dereferenceable(24) %0, float* nonnull align 4\l... dereferenceable(4) %24)\l          to label %25 unwind label %26\l}"];
	Node0x55c17f03ffd0 -> Node0x55c17f0403e0;
	Node0x55c17f03ffd0 -> Node0x55c17f040430;
	Node0x55c17f0403e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c5333470",label="{%25:\l25:                                               \l  br label %30\l}"];
	Node0x55c17f0403e0 -> Node0x55c17f040060;
	Node0x55c17f040430 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#6282ea70",label="{%26:\l26:                                               \l  %27 = landingpad \{ i8*, i32 \}\l          cleanup\l  %28 = extractvalue \{ i8*, i32 \} %27, 0\l  store i8* %28, i8** %6, align 8\l  %29 = extractvalue \{ i8*, i32 \} %27, 1\l  store i32 %29, i32* %7, align 4\l  call void @_ZNSt6vectorIfSaIfEED2Ev(%\"class.std::vector\"* nonnull align 8\l... dereferenceable(24) %0) #9\l  br label %38\l}"];
	Node0x55c17f040430 -> Node0x55c17f040ea0;
	Node0x55c17f040060 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%30:\l30:                                               \l  br label %31\l}"];
	Node0x55c17f040060 -> Node0x55c17f040f60;
	Node0x55c17f040f60 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%31:\l31:                                               \l  %32 = load i32, i32* %5, align 4\l  %33 = add nsw i32 %32, 1\l  store i32 %33, i32* %5, align 4\l  br label %10, !llvm.loop !4\l}"];
	Node0x55c17f040f60 -> Node0x55c17f03eaf0;
	Node0x55c17f03f040 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f08b6e70",label="{%34:\l34:                                               \l  store i1 true, i1* %4, align 1\l  %35 = load i1, i1* %4, align 1\l  br i1 %35, label %37, label %36\l|{<s0>T|<s1>F}}"];
	Node0x55c17f03f040:s0 -> Node0x55c17f041fc0;
	Node0x55c17f03f040:s1 -> Node0x55c17f042010;
	Node0x55c17f042010 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%36:\l36:                                               \l  call void @_ZNSt6vectorIfSaIfEED2Ev(%\"class.std::vector\"* nonnull align 8\l... dereferenceable(24) %0) #9\l  br label %37\l}"];
	Node0x55c17f042010 -> Node0x55c17f041fc0;
	Node0x55c17f041fc0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f08b6e70",label="{%37:\l37:                                               \l  ret void\l}"];
	Node0x55c17f040ea0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#6282ea70",label="{%38:\l38:                                               \l  %39 = load i8*, i8** %6, align 8\l  %40 = load i32, i32* %7, align 4\l  %41 = insertvalue \{ i8*, i32 \} undef, i8* %39, 0\l  %42 = insertvalue \{ i8*, i32 \} %41, i32 %40, 1\l  resume \{ i8*, i32 \} %42\l}"];
}
