

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-5e9d31b8132651796656877ecb58fde27177ba7a_modified_303.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:256:32,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      32 # L1 Hit Latency
-gpgpu_smem_latency                    30 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      30 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                 32,64 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                   96 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-kernelBased                            0 # Does the approximator work as kernel based (default = 0)
-kernelId                               0 # Kernel ids where the approximation applied 
-hybridApproximation                    0 # Hybrid approximator (default = 0)
-errorPercentage                      100 # Error percentage (number of max flushed accesses)
-l1dApproximator                        0 # Memory access delete unit (default = 0)
-l1dSlicingAccessInterval                 5000 # Slice access window length (default = 1000)
-l2Approximator                         1 # Memory access delete unit (default = 0)
-l2SlicingAccessInterval                 5000 # Slice access window length (default = 1000)
-smOccupancy                            0 # sm occupancy (default = 0)
-smSlicingInterval                   5000 # Slice access window length (default = 1000)
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  194 # ROP queue latency (default 85)
-dram_latency                          96 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-icnt_flit_size                        40 # icnt_flit_size
-mem_profiler                           0 # memory access runtime profiling (0 = not enabled)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    1 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name    hw_perf_bench_name # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           1 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     0 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                  1000 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1365:1365:1365:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-mem_runtime_stat                     100 # memory access runtime profiling sampling freq
-L1D_metrics                            0 # memory access runtime profiling for L1 data cache
-noncoal_metrics                        0 # memory access runtime profiling for shared memory
-L2_metrics                             0 # memory access runtime profiling for L2 cache
-DRAM_metrics                           0 # memory access runtime profiling for DRAM
-Shmem_metrics                          0 # memory access runtime profiling for noncoalesced accesses
-store_enable                           0 # Enable stores for memory profiling
-accumulate_stats                       0 # Accumulate stats for the memory profiling
-dump_enable                            0 # Process dump enable flag - (def = 0)
-flush_l1d                              0 # Enable flushings for L1D caches - (default = 0)
-flush_l2                               0 # Enable flushings for L2 caches - (default = 0)
-flush_dram                             0 # Enable flushings for DRAM - (default = 0)
-flush_noncoalesceds                    0 # Enable flushings for non coalesced accesses - (default = 0)
-flush_shmems                           0 # Enable flushings for shared memory accesses - (default = 0)
-error_percentage                       2 # Error percentage for the flushes - (default = 1)
-flush_acc_type                         2 # Flush access types
-monitor_sampling_cycle                  200 # Monitoring sampling cycle - (default = 5000)
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1365000000.000000:1365000000.000000:1365000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000073260073260:0.00000000073260073260:0.00000000073260073260:0.00000000028567347522
*** Initializing Memory Statistics ***
--------------------------------------------------------------
L2 access stats (for 0'th subPartition) 
--	Kid = 0 || L2 Acc = 26842, -- Miss = 14028, rate = 0.5226, -- PendHits = 561, rate = 0.0209-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 140 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 1'th subPartition) 
--	Kid = 0 || L2 Acc = 26481, -- Miss = 14031, rate = 0.5299, -- PendHits = 118, rate = 0.0045-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 140 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 2'th subPartition) 
--	Kid = 0 || L2 Acc = 25919, -- Miss = 14108, rate = 0.5443, -- PendHits = 125, rate = 0.0048-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 141 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 3'th subPartition) 
--	Kid = 0 || L2 Acc = 26458, -- Miss = 14065, rate = 0.5316, -- PendHits = 115, rate = 0.0043-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 140 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 4'th subPartition) 
--	Kid = 0 || L2 Acc = 26244, -- Miss = 14013, rate = 0.5340, -- PendHits = 151, rate = 0.0058-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 140 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 5'th subPartition) 
--	Kid = 0 || L2 Acc = 25908, -- Miss = 14055, rate = 0.5425, -- PendHits = 133, rate = 0.0051-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 140 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 6'th subPartition) 
--	Kid = 0 || L2 Acc = 26026, -- Miss = 14059, rate = 0.5402, -- PendHits = 163, rate = 0.0063-- ResFail = 78, rate = 0.0030
Error Per = 100 || Flushes = 140 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 7'th subPartition) 
--	Kid = 0 || L2 Acc = 26462, -- Miss = 14033, rate = 0.5303, -- PendHits = 145, rate = 0.0055-- ResFail = 100, rate = 0.0038
Error Per = 100 || Flushes = 140 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 8'th subPartition) 
--	Kid = 0 || L2 Acc = 26708, -- Miss = 14006, rate = 0.5244, -- PendHits = 518, rate = 0.0194-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 140 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 9'th subPartition) 
--	Kid = 0 || L2 Acc = 26225, -- Miss = 14022, rate = 0.5347, -- PendHits = 139, rate = 0.0053-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 140 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 10'th subPartition) 
--	Kid = 0 || L2 Acc = 26145, -- Miss = 14015, rate = 0.5360, -- PendHits = 121, rate = 0.0046-- ResFail = 90, rate = 0.0034
Error Per = 100 || Flushes = 140 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 11'th subPartition) 
--	Kid = 0 || L2 Acc = 26207, -- Miss = 14062, rate = 0.5366, -- PendHits = 139, rate = 0.0053-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 140 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 12'th subPartition) 
--	Kid = 0 || L2 Acc = 26310, -- Miss = 14063, rate = 0.5345, -- PendHits = 158, rate = 0.0060-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 140 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 13'th subPartition) 
--	Kid = 0 || L2 Acc = 26140, -- Miss = 14006, rate = 0.5358, -- PendHits = 128, rate = 0.0049-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 140 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 14'th subPartition) 
--	Kid = 0 || L2 Acc = 25918, -- Miss = 13937, rate = 0.5377, -- PendHits = 143, rate = 0.0055-- ResFail = 104, rate = 0.0040
Error Per = 100 || Flushes = 139 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 15'th subPartition) 
--	Kid = 0 || L2 Acc = 26073, -- Miss = 14028, rate = 0.5380, -- PendHits = 149, rate = 0.0057-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 140 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 16'th subPartition) 
--	Kid = 0 || L2 Acc = 26703, -- Miss = 14031, rate = 0.5254, -- PendHits = 547, rate = 0.0205-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 140 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 17'th subPartition) 
--	Kid = 0 || L2 Acc = 26152, -- Miss = 14140, rate = 0.5407, -- PendHits = 120, rate = 0.0046-- ResFail = 25, rate = 0.0010
Error Per = 100 || Flushes = 141 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 18'th subPartition) 
--	Kid = 0 || L2 Acc = 26217, -- Miss = 14036, rate = 0.5354, -- PendHits = 135, rate = 0.0051-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 140 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 19'th subPartition) 
--	Kid = 0 || L2 Acc = 26444, -- Miss = 14093, rate = 0.5329, -- PendHits = 118, rate = 0.0045-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 140 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 20'th subPartition) 
--	Kid = 0 || L2 Acc = 26261, -- Miss = 14089, rate = 0.5365, -- PendHits = 142, rate = 0.0054-- ResFail = 28, rate = 0.0011
Error Per = 100 || Flushes = 140 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 21'th subPartition) 
--	Kid = 0 || L2 Acc = 26091, -- Miss = 14123, rate = 0.5413, -- PendHits = 124, rate = 0.0048-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 141 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 22'th subPartition) 
--	Kid = 0 || L2 Acc = 26076, -- Miss = 14055, rate = 0.5390, -- PendHits = 136, rate = 0.0052-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 140 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 23'th subPartition) 
--	Kid = 0 || L2 Acc = 26061, -- Miss = 14018, rate = 0.5379, -- PendHits = 139, rate = 0.0053-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 140 || slicingInterval = 5000
71222c4f3617a8b1cabdfefbc2d5f110  /home/pars/Documents/expSetups/a14/spmv_base_L2_100__higgsTwitterRetweet
Extracting PTX file and ptxas options    1: spmv_base_L2_100__higgsTwitterRetweet.1.sm_75.ptx -arch=sm_75
GPGPU-Sim uArch: performance model initialization complete.
Parallel calisiyor
self exe links to: /home/pars/Documents/expSetups/a14/spmv_base_L2_100__higgsTwitterRetweet
self exe links to: /home/pars/Documents/expSetups/a14/spmv_base_L2_100__higgsTwitterRetweet
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pars/Documents/expSetups/a14/spmv_base_L2_100__higgsTwitterRetweet
Running md5sum using "md5sum /home/pars/Documents/expSetups/a14/spmv_base_L2_100__higgsTwitterRetweet "
self exe links to: /home/pars/Documents/expSetups/a14/spmv_base_L2_100__higgsTwitterRetweet
Extracting specific PTX file named spmv_base_L2_100__higgsTwitterRetweet.1.sm_75.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z15spmv_csr_scalariPKmPKiPKfS4_Pf : hostFun 0x0x55a8fab6837b, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing spmv_base_L2_100__higgsTwitterRetweet.1.sm_75.ptx
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file spmv_base_L2_100__higgsTwitterRetweet.1.sm_75.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from spmv_base_L2_100__higgsTwitterRetweet.1.sm_75.ptx
GPGPU-Sim PTX: Kernel '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf' : regs=58, lmem=0, smem=0, cmem=400
Sparse Matrix-Vector Multiplication by Xuhao Chen
Reading (.mtx) input file ../../gardenia/datasets/higgs-twitter_retweet.mtx
Removing redundent edges... 0 redundent edges are removed
|V| 456626 |E| 328132
This graph maintains both incomming and outgoing edge-list
Launching CUDA SpMV solver (1784 CTAs, 256 threads/CTA) ...
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd7a0c0d1c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd7a0c0d10..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd7a0c0d08..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd7a0c0d00..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd7a0c0cf8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd7a0c0cf0..

GPGPU-Sim PTX: cudaLaunch for 0x0x55a8fab6837b (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding dominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding postdominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: reconvergence points for _Z15spmv_csr_scalariPKmPKiPKfS4_Pf...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x070 (spmv_base_L2_100__higgsTwitterRetweet.1.sm_75.ptx:44) @%p1 bra $L__BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a8 (spmv_base_L2_100__higgsTwitterRetweet.1.sm_75.ptx:130) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0c8 (spmv_base_L2_100__higgsTwitterRetweet.1.sm_75.ptx:56) @%p2 bra $L__BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (spmv_base_L2_100__higgsTwitterRetweet.1.sm_75.ptx:127) st.global.f32 [%rd4], %f27;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0f0 (spmv_base_L2_100__higgsTwitterRetweet.1.sm_75.ptx:62) @%p3 bra $L__BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178 (spmv_base_L2_100__higgsTwitterRetweet.1.sm_75.ptx:85) not.b32 %r18, %r2;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x170 (spmv_base_L2_100__higgsTwitterRetweet.1.sm_75.ptx:82) @%p4 bra $L__BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178 (spmv_base_L2_100__higgsTwitterRetweet.1.sm_75.ptx:85) not.b32 %r18, %r2;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x190 (spmv_base_L2_100__higgsTwitterRetweet.1.sm_75.ptx:88) @%p5 bra $L__BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (spmv_base_L2_100__higgsTwitterRetweet.1.sm_75.ptx:127) st.global.f32 [%rd4], %f27;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x298 (spmv_base_L2_100__higgsTwitterRetweet.1.sm_75.ptx:124) @%p6 bra $L__BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (spmv_base_L2_100__higgsTwitterRetweet.1.sm_75.ptx:127) st.global.f32 [%rd4], %f27;
GPGPU-Sim PTX: ... end of reconvergence points for _Z15spmv_csr_scalariPKmPKiPKfS4_Pf
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'.
GPGPU-Sim PTX: pushing kernel '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf' to stream 0, gridDim= (1784,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads regs
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
Simulation cycle for kernel 0 is = 10000
Simulation cycle for kernel 0 is = 15000
Simulation cycle for kernel 0 is = 20000
Simulation cycle for kernel 0 is = 25000
Simulation cycle for kernel 0 is = 30000
Simulation cycle for kernel 0 is = 35000
Simulation cycle for kernel 0 is = 40000
Simulation cycle for kernel 0 is = 45000
Simulation cycle for kernel 0 is = 50000
Simulation cycle for kernel 0 is = 55000
Simulation cycle for kernel 0 is = 60000
Simulation cycle for kernel 0 is = 65000
Simulation cycle for kernel 0 is = 70000
Simulation cycle for kernel 0 is = 75000
Simulation cycle for kernel 0 is = 80000
Simulation cycle for kernel 0 is = 85000
Simulation cycle for kernel 0 is = 90000
Simulation cycle for kernel 0 is = 95000
Simulation cycle for kernel 0 is = 100000
Simulation cycle for kernel 0 is = 105000
Simulation cycle for kernel 0 is = 110000
Simulation cycle for kernel 0 is = 115000
Simulation cycle for kernel 0 is = 120000
Simulation cycle for kernel 0 is = 125000
Simulation cycle for kernel 0 is = 130000
Simulation cycle for kernel 0 is = 135000
Simulation cycle for kernel 0 is = 140000
Simulation cycle for kernel 0 is = 145000
Simulation cycle for kernel 0 is = 150000
Simulation cycle for kernel 0 is = 155000
Simulation cycle for kernel 0 is = 160000
Simulation cycle for kernel 0 is = 165000
Simulation cycle for kernel 0 is = 170000
Simulation cycle for kernel 0 is = 175000
Simulation cycle for kernel 0 is = 180000
Simulation cycle for kernel 0 is = 185000
Simulation cycle for kernel 0 is = 190000
Simulation cycle for kernel 0 is = 195000
Simulation cycle for kernel 0 is = 200000
Simulation cycle for kernel 0 is = 205000
Simulation cycle for kernel 0 is = 210000
Simulation cycle for kernel 0 is = 215000
Simulation cycle for kernel 0 is = 220000
Simulation cycle for kernel 0 is = 225000
Simulation cycle for kernel 0 is = 230000
Simulation cycle for kernel 0 is = 235000
Simulation cycle for kernel 0 is = 240000
Simulation cycle for kernel 0 is = 245000
Simulation cycle for kernel 0 is = 250000
Simulation cycle for kernel 0 is = 255000
Simulation cycle for kernel 0 is = 260000
Simulation cycle for kernel 0 is = 265000
Simulation cycle for kernel 0 is = 270000
Simulation cycle for kernel 0 is = 275000
Simulation cycle for kernel 0 is = 280000
Simulation cycle for kernel 0 is = 285000
Simulation cycle for kernel 0 is = 290000
Simulation cycle for kernel 0 is = 295000
Simulation cycle for kernel 0 is = 300000
Simulation cycle for kernel 0 is = 305000
Simulation cycle for kernel 0 is = 310000
Simulation cycle for kernel 0 is = 315000
Simulation cycle for kernel 0 is = 320000
Simulation cycle for kernel 0 is = 325000
Simulation cycle for kernel 0 is = 330000
Simulation cycle for kernel 0 is = 335000
Simulation cycle for kernel 0 is = 340000
Simulation cycle for kernel 0 is = 345000
Simulation cycle for kernel 0 is = 350000
Simulation cycle for kernel 0 is = 355000
Simulation cycle for kernel 0 is = 360000
Simulation cycle for kernel 0 is = 365000
Simulation cycle for kernel 0 is = 370000
Simulation cycle for kernel 0 is = 375000
Simulation cycle for kernel 0 is = 380000
Simulation cycle for kernel 0 is = 385000
Simulation cycle for kernel 0 is = 390000
Simulation cycle for kernel 0 is = 395000
Simulation cycle for kernel 0 is = 400000
Simulation cycle for kernel 0 is = 405000
Simulation cycle for kernel 0 is = 410000
Simulation cycle for kernel 0 is = 415000
Simulation cycle for kernel 0 is = 420000
Simulation cycle for kernel 0 is = 425000
Simulation cycle for kernel 0 is = 430000
Simulation cycle for kernel 0 is = 435000
Simulation cycle for kernel 0 is = 440000
Simulation cycle for kernel 0 is = 445000
Simulation cycle for kernel 0 is = 450000
Simulation cycle for kernel 0 is = 455000
Simulation cycle for kernel 0 is = 460000
Simulation cycle for kernel 0 is = 465000
Simulation cycle for kernel 0 is = 470000
Simulation cycle for kernel 0 is = 475000
Simulation cycle for kernel 0 is = 480000
Simulation cycle for kernel 0 is = 485000
Simulation cycle for kernel 0 is = 490000
Simulation cycle for kernel 0 is = 495000
Simulation cycle for kernel 0 is = 500000
Simulation cycle for kernel 0 is = 505000
Simulation cycle for kernel 0 is = 510000
Simulation cycle for kernel 0 is = 515000
Simulation cycle for kernel 0 is = 520000
Simulation cycle for kernel 0 is = 525000
Simulation cycle for kernel 0 is = 530000
Simulation cycle for kernel 0 is = 535000
Simulation cycle for kernel 0 is = 540000
Simulation cycle for kernel 0 is = 545000
Simulation cycle for kernel 0 is = 550000
Simulation cycle for kernel 0 is = 555000
Simulation cycle for kernel 0 is = 560000
Simulation cycle for kernel 0 is = 565000
Simulation cycle for kernel 0 is = 570000
Simulation cycle for kernel 0 is = 575000
Simulation cycle for kernel 0 is = 580000
Simulation cycle for kernel 0 is = 585000
Simulation cycle for kernel 0 is = 590000
Simulation cycle for kernel 0 is = 595000
Simulation cycle for kernel 0 is = 600000
Simulation cycle for kernel 0 is = 605000
Simulation cycle for kernel 0 is = 610000
Simulation cycle for kernel 0 is = 615000
Simulation cycle for kernel 0 is = 620000
Simulation cycle for kernel 0 is = 625000
Simulation cycle for kernel 0 is = 630000
Simulation cycle for kernel 0 is = 635000
Simulation cycle for kernel 0 is = 640000
Simulation cycle for kernel 0 is = 645000
Simulation cycle for kernel 0 is = 650000
Simulation cycle for kernel 0 is = 655000
Simulation cycle for kernel 0 is = 660000
Simulation cycle for kernel 0 is = 665000
Simulation cycle for kernel 0 is = 670000
Simulation cycle for kernel 0 is = 675000
Simulation cycle for kernel 0 is = 680000
Simulation cycle for kernel 0 is = 685000
Simulation cycle for kernel 0 is = 690000
Simulation cycle for kernel 0 is = 695000
Simulation cycle for kernel 0 is = 700000
Simulation cycle for kernel 0 is = 705000
Simulation cycle for kernel 0 is = 710000
Simulation cycle for kernel 0 is = 715000
Simulation cycle for kernel 0 is = 720000
Simulation cycle for kernel 0 is = 725000
Simulation cycle for kernel 0 is = 730000
Simulation cycle for kernel 0 is = 735000
Simulation cycle for kernel 0 is = 740000
Simulation cycle for kernel 0 is = 745000
Simulation cycle for kernel 0 is = 750000
Simulation cycle for kernel 0 is = 755000
Simulation cycle for kernel 0 is = 760000
Simulation cycle for kernel 0 is = 765000
Simulation cycle for kernel 0 is = 770000
Simulation cycle for kernel 0 is = 775000
Simulation cycle for kernel 0 is = 780000
Simulation cycle for kernel 0 is = 785000
Simulation cycle for kernel 0 is = 790000
Simulation cycle for kernel 0 is = 795000
Simulation cycle for kernel 0 is = 800000
Simulation cycle for kernel 0 is = 805000
Simulation cycle for kernel 0 is = 810000
Simulation cycle for kernel 0 is = 815000
Simulation cycle for kernel 0 is = 820000
Simulation cycle for kernel 0 is = 825000
Simulation cycle for kernel 0 is = 830000
Simulation cycle for kernel 0 is = 835000
Simulation cycle for kernel 0 is = 840000
Simulation cycle for kernel 0 is = 845000
Simulation cycle for kernel 0 is = 850000
Simulation cycle for kernel 0 is = 855000
Simulation cycle for kernel 0 is = 860000
Simulation cycle for kernel 0 is = 865000
Simulation cycle for kernel 0 is = 870000
Simulation cycle for kernel 0 is = 875000
Simulation cycle for kernel 0 is = 880000
Simulation cycle for kernel 0 is = 885000
Simulation cycle for kernel 0 is = 890000
Simulation cycle for kernel 0 is = 895000
Simulation cycle for kernel 0 is = 900000
Simulation cycle for kernel 0 is = 905000
Simulation cycle for kernel 0 is = 910000
Simulation cycle for kernel 0 is = 915000
Simulation cycle for kernel 0 is = 920000
Simulation cycle for kernel 0 is = 925000
Simulation cycle for kernel 0 is = 930000
Simulation cycle for kernel 0 is = 935000
Simulation cycle for kernel 0 is = 940000
Simulation cycle for kernel 0 is = 945000
Simulation cycle for kernel 0 is = 950000
Simulation cycle for kernel 0 is = 955000
Simulation cycle for kernel 0 is = 960000
Simulation cycle for kernel 0 is = 965000
Simulation cycle for kernel 0 is = 970000
Simulation cycle for kernel 0 is = 975000
Simulation cycle for kernel 0 is = 980000
Simulation cycle for kernel 0 is = 985000
Simulation cycle for kernel 0 is = 990000
Simulation cycle for kernel 0 is = 995000
Simulation cycle for kernel 0 is = 1000000
Simulation cycle for kernel 0 is = 1005000
Simulation cycle for kernel 0 is = 1010000
Simulation cycle for kernel 0 is = 1015000
Simulation cycle for kernel 0 is = 1020000
Simulation cycle for kernel 0 is = 1025000
Simulation cycle for kernel 0 is = 1030000
Simulation cycle for kernel 0 is = 1035000
Simulation cycle for kernel 0 is = 1040000
Simulation cycle for kernel 0 is = 1045000
Simulation cycle for kernel 0 is = 1050000
Simulation cycle for kernel 0 is = 1055000
Simulation cycle for kernel 0 is = 1060000
Simulation cycle for kernel 0 is = 1065000
Simulation cycle for kernel 0 is = 1070000
Simulation cycle for kernel 0 is = 1075000
Simulation cycle for kernel 0 is = 1080000
Simulation cycle for kernel 0 is = 1085000
Simulation cycle for kernel 0 is = 1090000
Simulation cycle for kernel 0 is = 1095000
Simulation cycle for kernel 0 is = 1100000
Simulation cycle for kernel 0 is = 1105000
Simulation cycle for kernel 0 is = 1110000
Simulation cycle for kernel 0 is = 1115000
Simulation cycle for kernel 0 is = 1120000
Simulation cycle for kernel 0 is = 1125000
Simulation cycle for kernel 0 is = 1130000
Simulation cycle for kernel 0 is = 1135000
Simulation cycle for kernel 0 is = 1140000
Simulation cycle for kernel 0 is = 1145000
Simulation cycle for kernel 0 is = 1150000
Simulation cycle for kernel 0 is = 1155000
Simulation cycle for kernel 0 is = 1160000
Simulation cycle for kernel 0 is = 1165000
Simulation cycle for kernel 0 is = 1170000
Simulation cycle for kernel 0 is = 1175000
Simulation cycle for kernel 0 is = 1180000
Simulation cycle for kernel 0 is = 1185000
Simulation cycle for kernel 0 is = 1190000
Simulation cycle for kernel 0 is = 1195000
Simulation cycle for kernel 0 is = 1200000
Simulation cycle for kernel 0 is = 1205000
Simulation cycle for kernel 0 is = 1210000
Simulation cycle for kernel 0 is = 1215000
Simulation cycle for kernel 0 is = 1220000
Simulation cycle for kernel 0 is = 1225000
Simulation cycle for kernel 0 is = 1230000
Simulation cycle for kernel 0 is = 1235000
Simulation cycle for kernel 0 is = 1240000
Simulation cycle for kernel 0 is = 1245000
Simulation cycle for kernel 0 is = 1250000
Simulation cycle for kernel 0 is = 1255000
Simulation cycle for kernel 0 is = 1260000
Simulation cycle for kernel 0 is = 1265000
Simulation cycle for kernel 0 is = 1270000
Simulation cycle for kernel 0 is = 1275000
Simulation cycle for kernel 0 is = 1280000
Simulation cycle for kernel 0 is = 1285000
Simulation cycle for kernel 0 is = 1290000
Simulation cycle for kernel 0 is = 1295000
Simulation cycle for kernel 0 is = 1300000
Simulation cycle for kernel 0 is = 1305000
Simulation cycle for kernel 0 is = 1310000
Simulation cycle for kernel 0 is = 1315000
Simulation cycle for kernel 0 is = 1320000
Simulation cycle for kernel 0 is = 1325000
Simulation cycle for kernel 0 is = 1330000
Simulation cycle for kernel 0 is = 1335000
Simulation cycle for kernel 0 is = 1340000
Simulation cycle for kernel 0 is = 1345000
Simulation cycle for kernel 0 is = 1350000
Simulation cycle for kernel 0 is = 1355000
Simulation cycle for kernel 0 is = 1360000
Simulation cycle for kernel 0 is = 1365000
Simulation cycle for kernel 0 is = 1370000
Simulation cycle for kernel 0 is = 1375000
Simulation cycle for kernel 0 is = 1380000
Simulation cycle for kernel 0 is = 1385000
Simulation cycle for kernel 0 is = 1390000
Simulation cycle for kernel 0 is = 1395000
Simulation cycle for kernel 0 is = 1400000
Simulation cycle for kernel 0 is = 1405000
Simulation cycle for kernel 0 is = 1410000
Simulation cycle for kernel 0 is = 1415000
Simulation cycle for kernel 0 is = 1420000
Simulation cycle for kernel 0 is = 1425000
Simulation cycle for kernel 0 is = 1430000
Simulation cycle for kernel 0 is = 1435000
Simulation cycle for kernel 0 is = 1440000
Simulation cycle for kernel 0 is = 1445000
Simulation cycle for kernel 0 is = 1450000
Simulation cycle for kernel 0 is = 1455000
Simulation cycle for kernel 0 is = 1460000
Simulation cycle for kernel 0 is = 1465000
Simulation cycle for kernel 0 is = 1470000
Simulation cycle for kernel 0 is = 1475000
Simulation cycle for kernel 0 is = 1480000
Simulation cycle for kernel 0 is = 1485000
Simulation cycle for kernel 0 is = 1490000
Simulation cycle for kernel 0 is = 1495000
Simulation cycle for kernel 0 is = 1500000
Simulation cycle for kernel 0 is = 1505000
Simulation cycle for kernel 0 is = 1510000
Simulation cycle for kernel 0 is = 1515000
Simulation cycle for kernel 0 is = 1520000
Simulation cycle for kernel 0 is = 1525000
Simulation cycle for kernel 0 is = 1530000
Simulation cycle for kernel 0 is = 1535000
Simulation cycle for kernel 0 is = 1540000
Simulation cycle for kernel 0 is = 1545000
Simulation cycle for kernel 0 is = 1550000
Simulation cycle for kernel 0 is = 1555000
Simulation cycle for kernel 0 is = 1560000
Simulation cycle for kernel 0 is = 1565000
Simulation cycle for kernel 0 is = 1570000
Simulation cycle for kernel 0 is = 1575000
Simulation cycle for kernel 0 is = 1580000
Simulation cycle for kernel 0 is = 1585000
Simulation cycle for kernel 0 is = 1590000
Simulation cycle for kernel 0 is = 1595000
Simulation cycle for kernel 0 is = 1600000
Simulation cycle for kernel 0 is = 1605000
Simulation cycle for kernel 0 is = 1610000
Simulation cycle for kernel 0 is = 1615000
Simulation cycle for kernel 0 is = 1620000
Simulation cycle for kernel 0 is = 1625000
Simulation cycle for kernel 0 is = 1630000
Simulation cycle for kernel 0 is = 1635000
Simulation cycle for kernel 0 is = 1640000
Simulation cycle for kernel 0 is = 1645000
Simulation cycle for kernel 0 is = 1650000
Simulation cycle for kernel 0 is = 1655000
Simulation cycle for kernel 0 is = 1660000
Simulation cycle for kernel 0 is = 1665000
Simulation cycle for kernel 0 is = 1670000
Simulation cycle for kernel 0 is = 1675000
Simulation cycle for kernel 0 is = 1680000
Simulation cycle for kernel 0 is = 1685000
Simulation cycle for kernel 0 is = 1690000
Simulation cycle for kernel 0 is = 1695000
Simulation cycle for kernel 0 is = 1700000
Simulation cycle for kernel 0 is = 1705000
Simulation cycle for kernel 0 is = 1710000
Simulation cycle for kernel 0 is = 1715000
Simulation cycle for kernel 0 is = 1720000
Simulation cycle for kernel 0 is = 1725000
Simulation cycle for kernel 0 is = 1730000
Simulation cycle for kernel 0 is = 1735000
Simulation cycle for kernel 0 is = 1740000
Simulation cycle for kernel 0 is = 1745000
Simulation cycle for kernel 0 is = 1750000
Simulation cycle for kernel 0 is = 1755000
Simulation cycle for kernel 0 is = 1760000
Simulation cycle for kernel 0 is = 1765000
Simulation cycle for kernel 0 is = 1770000
Simulation cycle for kernel 0 is = 1775000
Simulation cycle for kernel 0 is = 1780000
Simulation cycle for kernel 0 is = 1785000
Simulation cycle for kernel 0 is = 1790000
Simulation cycle for kernel 0 is = 1795000
Simulation cycle for kernel 0 is = 1800000
Simulation cycle for kernel 0 is = 1805000
Simulation cycle for kernel 0 is = 1810000
Simulation cycle for kernel 0 is = 1815000
Simulation cycle for kernel 0 is = 1820000
Simulation cycle for kernel 0 is = 1825000
Simulation cycle for kernel 0 is = 1830000
Simulation cycle for kernel 0 is = 1835000
Simulation cycle for kernel 0 is = 1840000
Simulation cycle for kernel 0 is = 1845000
Simulation cycle for kernel 0 is = 1850000
Simulation cycle for kernel 0 is = 1855000
Simulation cycle for kernel 0 is = 1860000
Simulation cycle for kernel 0 is = 1865000
Simulation cycle for kernel 0 is = 1870000
Simulation cycle for kernel 0 is = 1875000
Simulation cycle for kernel 0 is = 1880000
Simulation cycle for kernel 0 is = 1885000
Simulation cycle for kernel 0 is = 1890000
Simulation cycle for kernel 0 is = 1895000
Simulation cycle for kernel 0 is = 1900000
Simulation cycle for kernel 0 is = 1905000
Simulation cycle for kernel 0 is = 1910000
Simulation cycle for kernel 0 is = 1915000
Simulation cycle for kernel 0 is = 1920000
Simulation cycle for kernel 0 is = 1925000
Simulation cycle for kernel 0 is = 1930000
Simulation cycle for kernel 0 is = 1935000
Simulation cycle for kernel 0 is = 1940000
Simulation cycle for kernel 0 is = 1945000
Simulation cycle for kernel 0 is = 1950000
Simulation cycle for kernel 0 is = 1955000
Simulation cycle for kernel 0 is = 1960000
Simulation cycle for kernel 0 is = 1965000
Simulation cycle for kernel 0 is = 1970000
Simulation cycle for kernel 0 is = 1975000
Simulation cycle for kernel 0 is = 1980000
Simulation cycle for kernel 0 is = 1985000
Simulation cycle for kernel 0 is = 1990000
Simulation cycle for kernel 0 is = 1995000
Simulation cycle for kernel 0 is = 2000000
Simulation cycle for kernel 0 is = 2005000
Simulation cycle for kernel 0 is = 2010000
Simulation cycle for kernel 0 is = 2015000
Simulation cycle for kernel 0 is = 2020000
Simulation cycle for kernel 0 is = 2025000
Simulation cycle for kernel 0 is = 2030000
Simulation cycle for kernel 0 is = 2035000
Simulation cycle for kernel 0 is = 2040000
Simulation cycle for kernel 0 is = 2045000
Simulation cycle for kernel 0 is = 2050000
Simulation cycle for kernel 0 is = 2055000
Simulation cycle for kernel 0 is = 2060000
Simulation cycle for kernel 0 is = 2065000
Simulation cycle for kernel 0 is = 2070000
Simulation cycle for kernel 0 is = 2075000
Simulation cycle for kernel 0 is = 2080000
Simulation cycle for kernel 0 is = 2085000
Simulation cycle for kernel 0 is = 2090000
Simulation cycle for kernel 0 is = 2095000
Simulation cycle for kernel 0 is = 2100000
Simulation cycle for kernel 0 is = 2105000
Simulation cycle for kernel 0 is = 2110000
Simulation cycle for kernel 0 is = 2115000
Simulation cycle for kernel 0 is = 2120000
Simulation cycle for kernel 0 is = 2125000
Simulation cycle for kernel 0 is = 2130000
Simulation cycle for kernel 0 is = 2135000
Simulation cycle for kernel 0 is = 2140000
Simulation cycle for kernel 0 is = 2145000
Simulation cycle for kernel 0 is = 2150000
Simulation cycle for kernel 0 is = 2155000
Simulation cycle for kernel 0 is = 2160000
Simulation cycle for kernel 0 is = 2165000
Simulation cycle for kernel 0 is = 2170000
Simulation cycle for kernel 0 is = 2175000
Simulation cycle for kernel 0 is = 2180000
Simulation cycle for kernel 0 is = 2185000
Simulation cycle for kernel 0 is = 2190000
Simulation cycle for kernel 0 is = 2195000
Simulation cycle for kernel 0 is = 2200000
Simulation cycle for kernel 0 is = 2205000
Simulation cycle for kernel 0 is = 2210000
Simulation cycle for kernel 0 is = 2215000
Simulation cycle for kernel 0 is = 2220000
Simulation cycle for kernel 0 is = 2225000
Simulation cycle for kernel 0 is = 2230000
Simulation cycle for kernel 0 is = 2235000
Simulation cycle for kernel 0 is = 2240000
Simulation cycle for kernel 0 is = 2245000
Simulation cycle for kernel 0 is = 2250000
Simulation cycle for kernel 0 is = 2255000
Simulation cycle for kernel 0 is = 2260000
Simulation cycle for kernel 0 is = 2265000
Simulation cycle for kernel 0 is = 2270000
Simulation cycle for kernel 0 is = 2275000
Simulation cycle for kernel 0 is = 2280000
Simulation cycle for kernel 0 is = 2285000
Simulation cycle for kernel 0 is = 2290000
Simulation cycle for kernel 0 is = 2295000
Simulation cycle for kernel 0 is = 2300000
Simulation cycle for kernel 0 is = 2305000
Simulation cycle for kernel 0 is = 2310000
Simulation cycle for kernel 0 is = 2315000
Simulation cycle for kernel 0 is = 2320000
Simulation cycle for kernel 0 is = 2325000
Simulation cycle for kernel 0 is = 2330000
Simulation cycle for kernel 0 is = 2335000
Simulation cycle for kernel 0 is = 2340000
Simulation cycle for kernel 0 is = 2345000
Simulation cycle for kernel 0 is = 2350000
Simulation cycle for kernel 0 is = 2355000
Simulation cycle for kernel 0 is = 2360000
Simulation cycle for kernel 0 is = 2365000
Simulation cycle for kernel 0 is = 2370000
Simulation cycle for kernel 0 is = 2375000
Simulation cycle for kernel 0 is = 2380000
Simulation cycle for kernel 0 is = 2385000
Simulation cycle for kernel 0 is = 2390000
Simulation cycle for kernel 0 is = 2395000
Simulation cycle for kernel 0 is = 2400000
Simulation cycle for kernel 0 is = 2405000
Simulation cycle for kernel 0 is = 2410000
Simulation cycle for kernel 0 is = 2415000
Simulation cycle for kernel 0 is = 2420000
Simulation cycle for kernel 0 is = 2425000
Simulation cycle for kernel 0 is = 2430000
Simulation cycle for kernel 0 is = 2435000
Simulation cycle for kernel 0 is = 2440000
Simulation cycle for kernel 0 is = 2445000
Simulation cycle for kernel 0 is = 2450000
Simulation cycle for kernel 0 is = 2455000
Simulation cycle for kernel 0 is = 2460000
Simulation cycle for kernel 0 is = 2465000
Simulation cycle for kernel 0 is = 2470000
Simulation cycle for kernel 0 is = 2475000
Simulation cycle for kernel 0 is = 2480000
Simulation cycle for kernel 0 is = 2485000
Simulation cycle for kernel 0 is = 2490000
Simulation cycle for kernel 0 is = 2495000
Simulation cycle for kernel 0 is = 2500000
Simulation cycle for kernel 0 is = 2505000
Simulation cycle for kernel 0 is = 2510000
Simulation cycle for kernel 0 is = 2515000
Simulation cycle for kernel 0 is = 2520000
Simulation cycle for kernel 0 is = 2525000
Simulation cycle for kernel 0 is = 2530000
Simulation cycle for kernel 0 is = 2535000
Simulation cycle for kernel 0 is = 2540000
Simulation cycle for kernel 0 is = 2545000
Simulation cycle for kernel 0 is = 2550000
Simulation cycle for kernel 0 is = 2555000
Simulation cycle for kernel 0 is = 2560000
Simulation cycle for kernel 0 is = 2565000
Simulation cycle for kernel 0 is = 2570000
Simulation cycle for kernel 0 is = 2575000
Simulation cycle for kernel 0 is = 2580000
Simulation cycle for kernel 0 is = 2585000
Simulation cycle for kernel 0 is = 2590000
Simulation cycle for kernel 0 is = 2595000
Simulation cycle for kernel 0 is = 2600000
Simulation cycle for kernel 0 is = 2605000
Simulation cycle for kernel 0 is = 2610000
Simulation cycle for kernel 0 is = 2615000
Simulation cycle for kernel 0 is = 2620000
Simulation cycle for kernel 0 is = 2625000
Destroy streams for kernel 1: size 0
kernel_name = _Z15spmv_csr_scalariPKmPKiPKfS4_Pf 
kernel_launch_uid = 1 
gpu_sim_cycle = 2625253
gpu_sim_insn = 15398264
gpu_ipc =       5.8654
gpu_tot_sim_cycle = 2625253
gpu_tot_sim_insn = 15398264
gpu_tot_ipc =       5.8654
gpu_tot_issued_cta = 1784
gpu_occupancy = 16.7920% 
gpu_tot_occupancy = 16.7920% 
max_total_param_size = 0
gpu_stall_dramfull = 862
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1933
partiton_level_parallism_total  =       0.1933
partiton_level_parallism_util =       2.2848
partiton_level_parallism_util_total  =       2.2848
L2_BW  =       8.4435 GB/Sec
L2_BW_total  =       8.4435 GB/Sec
gpu_total_sim_rate=3475

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 104005, Miss = 22188, Miss_rate = 0.213, Pending_hits = 1860, Reservation_fails = 4195
	L1D_cache_core[1]: Access = 71767, Miss = 22213, Miss_rate = 0.310, Pending_hits = 5229, Reservation_fails = 9323
	L1D_cache_core[2]: Access = 62028, Miss = 18348, Miss_rate = 0.296, Pending_hits = 5963, Reservation_fails = 9923
	L1D_cache_core[3]: Access = 39533, Miss = 13976, Miss_rate = 0.354, Pending_hits = 4274, Reservation_fails = 7680
	L1D_cache_core[4]: Access = 35096, Miss = 10283, Miss_rate = 0.293, Pending_hits = 2613, Reservation_fails = 6016
	L1D_cache_core[5]: Access = 39006, Miss = 15227, Miss_rate = 0.390, Pending_hits = 5528, Reservation_fails = 9008
	L1D_cache_core[6]: Access = 40915, Miss = 17366, Miss_rate = 0.424, Pending_hits = 7521, Reservation_fails = 11621
	L1D_cache_core[7]: Access = 45487, Miss = 13959, Miss_rate = 0.307, Pending_hits = 4540, Reservation_fails = 7024
	L1D_cache_core[8]: Access = 39170, Miss = 13445, Miss_rate = 0.343, Pending_hits = 4441, Reservation_fails = 7240
	L1D_cache_core[9]: Access = 30503, Miss = 11381, Miss_rate = 0.373, Pending_hits = 3017, Reservation_fails = 5125
	L1D_cache_core[10]: Access = 40345, Miss = 15928, Miss_rate = 0.395, Pending_hits = 5817, Reservation_fails = 8855
	L1D_cache_core[11]: Access = 45598, Miss = 20085, Miss_rate = 0.440, Pending_hits = 7410, Reservation_fails = 11188
	L1D_cache_core[12]: Access = 32978, Miss = 13549, Miss_rate = 0.411, Pending_hits = 4356, Reservation_fails = 6985
	L1D_cache_core[13]: Access = 40415, Miss = 12310, Miss_rate = 0.305, Pending_hits = 2766, Reservation_fails = 4889
	L1D_cache_core[14]: Access = 41020, Miss = 17425, Miss_rate = 0.425, Pending_hits = 7230, Reservation_fails = 10950
	L1D_cache_core[15]: Access = 35768, Miss = 15017, Miss_rate = 0.420, Pending_hits = 5878, Reservation_fails = 9076
	L1D_cache_core[16]: Access = 34910, Miss = 12496, Miss_rate = 0.358, Pending_hits = 2916, Reservation_fails = 5009
	L1D_cache_core[17]: Access = 34354, Miss = 10850, Miss_rate = 0.316, Pending_hits = 4214, Reservation_fails = 6503
	L1D_cache_core[18]: Access = 36181, Miss = 14032, Miss_rate = 0.388, Pending_hits = 5299, Reservation_fails = 8437
	L1D_cache_core[19]: Access = 36922, Miss = 15682, Miss_rate = 0.425, Pending_hits = 5403, Reservation_fails = 9392
	L1D_cache_core[20]: Access = 37024, Miss = 14865, Miss_rate = 0.401, Pending_hits = 4048, Reservation_fails = 6517
	L1D_cache_core[21]: Access = 34405, Miss = 14614, Miss_rate = 0.425, Pending_hits = 4803, Reservation_fails = 7741
	L1D_cache_core[22]: Access = 28765, Miss = 12144, Miss_rate = 0.422, Pending_hits = 3893, Reservation_fails = 6419
	L1D_cache_core[23]: Access = 38035, Miss = 16124, Miss_rate = 0.424, Pending_hits = 6082, Reservation_fails = 9350
	L1D_cache_core[24]: Access = 32981, Miss = 13572, Miss_rate = 0.412, Pending_hits = 4126, Reservation_fails = 6911
	L1D_cache_core[25]: Access = 33963, Miss = 15264, Miss_rate = 0.449, Pending_hits = 4914, Reservation_fails = 7807
	L1D_cache_core[26]: Access = 64087, Miss = 20308, Miss_rate = 0.317, Pending_hits = 6660, Reservation_fails = 9925
	L1D_cache_core[27]: Access = 42301, Miss = 14892, Miss_rate = 0.352, Pending_hits = 2778, Reservation_fails = 5043
	L1D_cache_core[28]: Access = 28538, Miss = 11804, Miss_rate = 0.414, Pending_hits = 3630, Reservation_fails = 6177
	L1D_cache_core[29]: Access = 43206, Miss = 16812, Miss_rate = 0.389, Pending_hits = 4331, Reservation_fails = 8073
	L1D_total_cache_accesses = 1269306
	L1D_total_cache_misses = 456159
	L1D_total_cache_miss_rate = 0.3594
	L1D_total_cache_pending_hits = 141540
	L1D_total_cache_reservation_fails = 232402
	L1D_cache_data_port_util = 0.041
	L1D_cache_fill_port_util = 0.028
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 620296
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 141540
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 251676
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 232304
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 198715
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 141540
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 51311
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1442
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 98
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4326
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1212227
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 57079

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 194350
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 37954
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 98
ctas_completed 1784, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
6954, 1821, 102016, 313, 10434, 980, 12145, 5359, 5577, 929, 2904, 1538, 768, 702, 1403, 1624, 741, 950, 1282, 2638, 1046, 3111, 935, 1200, 510, 1265, 336, 370, 1385, 11349, 324, 184, 
gpgpu_n_tot_thrd_icount = 70657280
gpgpu_n_tot_w_icount = 2208040
gpgpu_n_stall_shd_mem = 163656
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 450391
gpgpu_n_mem_write_global = 57079
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2354274
gpgpu_n_store_insn = 456626
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2740224
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 118347
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 45309
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:316751	W0_Idle:28236232	W0_Scoreboard:34048673	W1:1256438	W2:257160	W3:113074	W4:62371	W5:38192	W6:26487	W7:17933	W8:11682	W9:8147	W10:5945	W11:3961	W12:2194	W13:1598	W14:1247	W15:714	W16:430	W17:283	W18:232	W19:79	W20:81	W21:84	W22:92	W23:9	W24:9	W25:9	W26:0	W27:9	W28:0	W29:0	W30:0	W31:0	W32:399580
single_issue_nums: WS0:509854	WS1:517848	WS2:649996	WS3:530342	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3603128 {8:450391,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2283160 {40:57079,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 18015640 {40:450391,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 456632 {8:57079,}
maxmflatency = 1885 
max_icnt2mem_latency = 786 
maxmrqlatency = 630 
max_icnt2sh_latency = 103 
averagemflatency = 345 
avg_icnt2mem_latency = 53 
avg_mrq_latency = 11 
avg_icnt2sh_latency = 5 
mrq_lat_table:228037 	7878 	9674 	17764 	35197 	16282 	8784 	5102 	1288 	99 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	172764 	312848 	19079 	2779 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	439501 	54762 	2628 	7643 	2936 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	359881 	54132 	49050 	34279 	9604 	524 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	2579 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        63        63        64        58        64        64        64        64        48        56        59        64 
dram[2]:        64        64        62        62        64        44        64        64        64        64        64        56        48        56        48        56 
dram[3]:        64        64        64        63        64        64        64        64        64        64        64        56        56        64        64        60 
dram[4]:        64        64        64        64        63        64        64        64        64        64        58        64        51        64        64        56 
dram[5]:        64        64        64        64        64        63        64        64        64        64        60        64        60        64        58        64 
dram[6]:        64        64        62        62        64        55        64        64        64        64        64        64        48        44        64        63 
dram[7]:        64        64        64        64        64        63        64        64        64        64        64        64        64        56        64        60 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        56        64        58        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        56        64        64        64 
dram[10]:        64        64        62        63        56        64        64        64        64        64        64        64        64        64        64        58 
dram[11]:        64        64        63        64        63        64        64        63        64        64        64        64        64        64        60        64 
maximum service time to same row:
dram[0]:    215218    295831    147621    277074    129609    234134    134314    494979    290818    216825    314317   1121886    324871    323621    213278    759147 
dram[1]:    319602    376515    507931    945674     98575     90744    122159    253035    300455     98537   1211943    449473    322645    462171    849223    310409 
dram[2]:    347597    159305    230847    609643    129061    227152    110758    242922    106899    296651    186887   1526885    462134    336728    714827    132974 
dram[3]:    191525    219442    643223    209198     99912    197650    765387     98266    351789    303124    449417    162216    599035    360284    130388    108247 
dram[4]:    325899    208936     99899    113592    116663    198773    238262    190485    170516    195419    158463    121038    355226    463497    392000     85290 
dram[5]:    332591    313951    117729    153203    189007    130191    183344     91415    112012    201012   1256932     91383    369679    463477    490304    677772 
dram[6]:    111737    209310    323679    125333    190922    182108    146396    198547    621898    358827    140340    129921    463457    463438     88158    353824 
dram[7]:    181068    291424    244151    131169    145421    139659    190293    189974    268866    285782    125009    261171    321542    326138     85233    290817 
dram[8]:    293975    216601    252481   1176696    142838    164509    175870    189551    135938    255593    268447    130211    463379    418886    199878    295176 
dram[9]:     91531    210919    117580    821915    159286    174953    180276    303434    255540    214918    314545    116843    463340    463321    580226    403906 
dram[10]:    334539     79287    369940    552618    176201    168236    175500    197246    270875    282714    124954    166468    427710    443872    490057    220351 
dram[11]:    207848    150185    552580    508026    175151    171421    898847    276476    212641    286257    172721    119554    442200    454704    220878    158179 
average row accesses per activate:
dram[0]:  2.509091  2.735294  2.450475  2.547789  2.336942  2.397775  2.625758  2.663043  2.443491  2.399721  2.584906  2.496218  2.510542  2.545315  2.418208  2.486881 
dram[1]:  2.767188  2.768388  2.534091  2.507003  2.451567  2.459110  2.564065  2.514493  2.534985  2.551416  2.544343  2.532526  2.489426  2.649518  2.503682  2.469477 
dram[2]:  2.751975  2.687034  2.525802  2.546742  2.439887  2.340600  2.566568  2.634409  2.422031  2.459420  2.487218  2.453608  2.527048  2.600000  2.642415  2.458874 
dram[3]:  2.700608  2.713851  2.461644  2.508380  2.346939  2.370990  2.649770  2.709120  2.371866  2.386332  2.546707  2.486405  2.693069  2.590267  2.429587  2.538695 
dram[4]:  2.640876  2.701357  2.550355  2.455172  2.408964  2.435825  2.641654  2.566372  2.310253  2.381018  2.463487  2.521212  2.446064  2.619583  2.430199  2.440459 
dram[5]:  2.677711  2.669151  2.484094  2.471312  2.434229  2.481322  2.502146  2.637060  2.428165  2.492669  2.597464  2.535660  2.555039  2.612954  2.444915  2.522059 
dram[6]:  2.653846  2.695915  2.533898  2.532281  2.435825  2.373444  2.615038  2.532353  2.451009  2.443652  2.654281  2.489458  2.500757  2.453744  2.584475  2.543155 
dram[7]:  2.694864  2.620234  2.559712  2.489627  2.413842  2.306150  2.502177  2.584219  2.499255  2.469653  2.496218  2.503829  2.520486  2.640700  2.484672  2.435530 
dram[8]:  2.662632  2.663174  2.626844  2.594517  2.315160  2.368349  2.519537  2.500000  2.410437  2.368349  2.542504  2.520424  2.509924  2.629160  2.379359  2.497797 
dram[9]:  2.674699  2.554598  2.553802  2.462060  2.431180  2.442416  2.562687  2.519708  2.350345  2.398601  2.495496  2.669857  2.557099  2.586687  2.556222  2.513909 
dram[10]:  2.595376  2.659639  2.442334  2.504909  2.376033  2.364512  2.510175  2.587444  2.412256  2.383008  2.429204  2.407143  2.622010  2.473214  2.428977  2.470504 
dram[11]:  2.562590  2.751553  2.541374  2.665676  2.300133  2.358209  2.552437  2.553412  2.398305  2.498525  2.466863  2.491779  2.454948  2.539171  2.568389  2.458213 
average row locality = 330105/131252 = 2.515047
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1744      1716      1751      1733      1677      1674      1685      1666      1660      1675      1581      1593      1607      1600      1640      1644 
dram[1]:      1719      1721      1730      1737      1670      1665      1693      1688      1692      1664      1601      1613      1588      1592      1639      1636 
dram[2]:      1691      1751      1756      1744      1673      1670      1687      1668      1644      1650      1595      1609      1575      1578      1648      1644 
dram[3]:      1727      1730      1746      1742      1677      1653      1677      1675      1654      1664      1604      1584      1572      1591      1648      1614 
dram[4]:      1758      1738      1743      1730      1672      1677      1677      1691      1686      1682      1592      1605      1620      1575      1646      1639 
dram[5]:      1727      1739      1743      1755      1670      1676      1700      1674      1658      1650      1579      1613      1590      1596      1670      1656 
dram[6]:      1742      1728      1741      1711      1679      1665      1691      1675      1652      1664      1582      1590      1594      1611      1637      1649 
dram[7]:      1731      1738      1725      1747      1661      1675      1676      1655      1628      1662      1591      1576      1602      1603      1642      1639 
dram[8]:      1708      1727      1728      1745      1693      1687      1694      1702      1661      1687      1583      1607      1587      1598      1643      1639 
dram[9]:      1722      1727      1733      1763      1683      1692      1669      1678      1657      1667      1601      1614      1597      1610      1644      1656 
dram[10]:      1747      1714      1749      1732      1677      1671      1678      1683      1683      1662      1589      1625      1587      1605      1651      1655 
dram[11]:      1731      1720      1759      1738      1684      1689      1680      1672      1648      1645      1614      1608      1602      1593      1629      1644 
total dram reads = 319790
bank skew: 1763/1572 = 1.12
chip skew: 26731/26551 = 1.01
number of total write accesses:
dram[0]:       200       204       220       212       200       200       192       196       192       192       252       228       240       228       240       248 
dram[1]:       208       192       216       212       204       196       192       188       188       192       252       244       240       224       244       252 
dram[2]:       204       208       220       216       208       192       192       188       196       188       236       228       240       240       236       240 
dram[3]:       200       212       204       216       192       188       192       192       196       188       236       248       240       236       240       236 
dram[4]:       204       212       220       200       192       200       192       196       196       196       244       236       232       228       240       248 
dram[5]:       204       208       212       216       204       204       196       192       196       200       240       232       232       232       244       236 
dram[6]:       208       216       212       216       192       204       192       188       196       196       244       252       236       240       244       240 
dram[7]:       212       196       216       212       192       200       192       192       196       188       236       236       236       232       240       244 
dram[8]:       208       208       212       212       192       196       188       192       192       196       248       236       228       244       252       248 
dram[9]:       216       204       188       216       192       188       192       192       188       192       244       240       240       244       244       244 
dram[10]:       196       208       204       216       192       192       196       192       196       196       232       240       228       228       236       248 
dram[11]:       200       208       212       224       192       196       192       196       200       196       244       236       240       240       244       248 
total dram writes = 41260
bank skew: 252/188 = 1.34
chip skew: 3476/3400 = 1.02
average mf latency per bank:
dram[0]:        507       500       500       507       496       494       501       490       509       499       485       475       469       484       463       456
dram[1]:        492       490       486       499       501       499       479       493       493       511       461       460       473       465       446       459
dram[2]:        509       492       490       487       490       486       492       491       494       510       471       462       470       468       474       444
dram[3]:        508       513       482       501       489       496       492       492       502       509       457       466       483       471       462       473
dram[4]:        498       496       501       494       500       487       490       484       503       488       482       475       463       473       473       459
dram[5]:        493       489       473       481       491       494       475       479       507       502       474       458       467       474       459       461
dram[6]:        506       503       500       507       494       482       478       482       494       501       465       456       469       475       459       465
dram[7]:        487       509       491       489       491       495       479       485       499       517       460       466       471       468       469       465
dram[8]:        518       491       507       488       499       494       505       477       497       485       471       466       481       457       470       457
dram[9]:        493       503       482       482       494       497       489       487       502       499       468       459       469       462       461       457
dram[10]:        515       502       497       507       495       494       496       485       503       502       469       467       483       470       468       455
dram[11]:        498       504       497       483       476       486       485       484       495       515       465       466       463       470       469       467
maximum mf latency per bank:
dram[0]:       1181      1251      1185      1192      1101      1130      1226      1251      1197      1430       874       929      1067      1022       910      1082
dram[1]:       1009      1143      1229      1241      1259      1294      1284      1299      1569      1726       909      1141      1041       827      1020      1046
dram[2]:       1244      1221      1050      1070      1201      1161      1340      1252      1374      1635       996       921       984       889      1144      1045
dram[3]:       1208      1025      1030      1220      1184      1247      1349      1330      1545      1722       867      1036      1210      1061      1144      1245
dram[4]:       1102      1102      1116      1122      1070      1082      1190      1204      1179      1319       867       890       755       785       913       879
dram[5]:       1006      1234      1207      1232      1219      1241      1254      1275      1561      1772       986      1088       949       996      1258      1260
dram[6]:        952      1136      1215      1177      1096      1133      1237      1244      1370      1572       976       870       905      1029      1105      1105
dram[7]:        928       959      1103      1040      1179      1173      1215      1211      1501      1704       772      1033       904      1123       978      1213
dram[8]:       1282      1303      1313      1308      1093      1041      1265      1302      1313      1415       964       788      1111       936       966      1028
dram[9]:        950       935      1198      1209      1191      1212      1219      1234      1631      1817       945       972      1007       871       980       818
dram[10]:       1093      1345      1238      1205      1137      1141      1350      1223      1736      1885      1296      1016      1037       973      1161      1074
dram[11]:        894      1232      1113      1123      1198      1140      1168      1149      1577      1707      1065       941       863       982      1029      1236

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6732378 n_nop=6681147 n_act=10990 n_pre=10974 n_ref_event=4572360550251980812 n_req=27507 n_rd=26646 n_rd_L2_A=0 n_write=0 n_wr_bk=3444 bw_util=0.01788
n_activity=585771 dram_eff=0.2055
bk0: 1744a 6679826i bk1: 1716a 6682328i bk2: 1751a 6677069i bk3: 1733a 6676120i bk4: 1677a 6678539i bk5: 1674a 6677471i bk6: 1685a 6682412i bk7: 1666a 6682988i bk8: 1660a 6680190i bk9: 1675a 6678324i bk10: 1581a 6684745i bk11: 1593a 6682135i bk12: 1607a 6683677i bk13: 1600a 6684955i bk14: 1640a 6681821i bk15: 1644a 6681898i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.600865
Row_Buffer_Locality_read = 0.611499
Row_Buffer_Locality_write = 0.271777
Bank_Level_Parallism = 2.065083
Bank_Level_Parallism_Col = 1.896977
Bank_Level_Parallism_Ready = 1.307113
write_to_read_ratio_blp_rw_average = 0.128326
GrpLevelPara = 1.419805 

BW Util details:
bwutil = 0.017878 
total_CMD = 6732378 
util_bw = 120360 
Wasted_Col = 192739 
Wasted_Row = 113750 
Idle = 6305529 

BW Util Bottlenecks: 
RCDc_limit = 196431 
RCDWRc_limit = 6064 
WTRc_limit = 18847 
RTWc_limit = 20990 
CCDLc_limit = 17581 
rwq = 0 
CCDLc_limit_alone = 15171 
WTRc_limit_alone = 17760 
RTWc_limit_alone = 19667 

Commands details: 
total_CMD = 6732378 
n_nop = 6681147 
Read = 26646 
Write = 0 
L2_Alloc = 0 
L2_WB = 3444 
n_act = 10990 
n_pre = 10974 
n_ref = 4572360550251980812 
n_req = 27507 
total_req = 30090 

Dual Bus Interface Util: 
issued_total_row = 21964 
issued_total_col = 30090 
Row_Bus_Util =  0.003262 
CoL_Bus_Util = 0.004469 
Either_Row_CoL_Bus_Util = 0.007610 
Issued_on_Two_Bus_Simul_Util = 0.000122 
issued_two_Eff = 0.016064 
queue_avg = 0.126732 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.126732
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6732378 n_nop=6681400 n_act=10798 n_pre=10782 n_ref_event=6292744782787131442 n_req=27509 n_rd=26648 n_rd_L2_A=0 n_write=0 n_wr_bk=3444 bw_util=0.01788
n_activity=582474 dram_eff=0.2066
bk0: 1719a 6684371i bk1: 1721a 6684552i bk2: 1730a 6678317i bk3: 1737a 6679393i bk4: 1670a 6680086i bk5: 1665a 6679751i bk6: 1693a 6682378i bk7: 1688a 6680559i bk8: 1692a 6681500i bk9: 1664a 6680995i bk10: 1601a 6682252i bk11: 1613a 6683039i bk12: 1588a 6683725i bk13: 1592a 6687863i bk14: 1639a 6683282i bk15: 1636a 6682860i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.607837
Row_Buffer_Locality_read = 0.618621
Row_Buffer_Locality_write = 0.274100
Bank_Level_Parallism = 2.032232
Bank_Level_Parallism_Col = 2.239948
Bank_Level_Parallism_Ready = 1.303024
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.017879 
total_CMD = 6732378 
util_bw = 120368 
Wasted_Col = 190428 
Wasted_Row = 112777 
Idle = 6308805 

BW Util Bottlenecks: 
RCDc_limit = 192824 
RCDWRc_limit = 6155 
WTRc_limit = 19120 
RTWc_limit = 19773 
CCDLc_limit = 18666 
rwq = 0 
CCDLc_limit_alone = 16206 
WTRc_limit_alone = 17941 
RTWc_limit_alone = 18492 

Commands details: 
total_CMD = 6732378 
n_nop = 6681400 
Read = 26648 
Write = 0 
L2_Alloc = 0 
L2_WB = 3444 
n_act = 10798 
n_pre = 10782 
n_ref = 6292744782787131442 
n_req = 27509 
total_req = 30092 

Dual Bus Interface Util: 
issued_total_row = 21580 
issued_total_col = 30092 
Row_Bus_Util =  0.003205 
CoL_Bus_Util = 0.004470 
Either_Row_CoL_Bus_Util = 0.007572 
Issued_on_Two_Bus_Simul_Util = 0.000103 
issued_two_Eff = 0.013614 
queue_avg = 0.128362 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.128362
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6732378 n_nop=6681455 n_act=10854 n_pre=10838 n_ref_event=6292744782787131442 n_req=27441 n_rd=26583 n_rd_L2_A=0 n_write=0 n_wr_bk=3432 bw_util=0.01783
n_activity=585610 dram_eff=0.205
bk0: 1691a 6684821i bk1: 1751a 6684019i bk2: 1756a 6679393i bk3: 1744a 6679372i bk4: 1673a 6679808i bk5: 1670a 6678603i bk6: 1687a 6681654i bk7: 1668a 6682324i bk8: 1644a 6682189i bk9: 1650a 6680144i bk10: 1595a 6683806i bk11: 1609a 6681234i bk12: 1575a 6685398i bk13: 1578a 6687074i bk14: 1648a 6683972i bk15: 1644a 6681061i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.604825
Row_Buffer_Locality_read = 0.615581
Row_Buffer_Locality_write = 0.271562
Bank_Level_Parallism = 2.024359
Bank_Level_Parallism_Col = 2.239948
Bank_Level_Parallism_Ready = 1.320052
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.017833 
total_CMD = 6732378 
util_bw = 120060 
Wasted_Col = 191122 
Wasted_Row = 113881 
Idle = 6307315 

BW Util Bottlenecks: 
RCDc_limit = 194822 
RCDWRc_limit = 6077 
WTRc_limit = 19650 
RTWc_limit = 20722 
CCDLc_limit = 18755 
rwq = 0 
CCDLc_limit_alone = 16037 
WTRc_limit_alone = 18421 
RTWc_limit_alone = 19233 

Commands details: 
total_CMD = 6732378 
n_nop = 6681455 
Read = 26583 
Write = 0 
L2_Alloc = 0 
L2_WB = 3432 
n_act = 10854 
n_pre = 10838 
n_ref = 6292744782787131442 
n_req = 27441 
total_req = 30015 

Dual Bus Interface Util: 
issued_total_row = 21692 
issued_total_col = 30015 
Row_Bus_Util =  0.003222 
CoL_Bus_Util = 0.004458 
Either_Row_CoL_Bus_Util = 0.007564 
Issued_on_Two_Bus_Simul_Util = 0.000116 
issued_two_Eff = 0.015396 
queue_avg = 0.125398 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.125398
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6732378 n_nop=6681441 n_act=10865 n_pre=10849 n_ref_event=4830684683739083569 n_req=27412 n_rd=26558 n_rd_L2_A=0 n_write=0 n_wr_bk=3416 bw_util=0.01781
n_activity=589597 dram_eff=0.2034
bk0: 1727a 6682813i bk1: 1730a 6682516i bk2: 1746a 6679553i bk3: 1742a 6678548i bk4: 1677a 6678915i bk5: 1653a 6678576i bk6: 1677a 6684408i bk7: 1675a 6685129i bk8: 1654a 6679506i bk9: 1664a 6679303i bk10: 1604a 6684216i bk11: 1584a 6683272i bk12: 1572a 6687523i bk13: 1591a 6685314i bk14: 1648a 6681842i bk15: 1614a 6683094i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.604006
Row_Buffer_Locality_read = 0.614918
Row_Buffer_Locality_write = 0.264637
Bank_Level_Parallism = 2.023711
Bank_Level_Parallism_Col = 0.942443
Bank_Level_Parallism_Ready = 1.311175
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.017809 
total_CMD = 6732378 
util_bw = 119896 
Wasted_Col = 190982 
Wasted_Row = 115292 
Idle = 6306208 

BW Util Bottlenecks: 
RCDc_limit = 195268 
RCDWRc_limit = 5991 
WTRc_limit = 18873 
RTWc_limit = 19868 
CCDLc_limit = 17780 
rwq = 0 
CCDLc_limit_alone = 15184 
WTRc_limit_alone = 17676 
RTWc_limit_alone = 18469 

Commands details: 
total_CMD = 6732378 
n_nop = 6681441 
Read = 26558 
Write = 0 
L2_Alloc = 0 
L2_WB = 3416 
n_act = 10865 
n_pre = 10849 
n_ref = 4830684683739083569 
n_req = 27412 
total_req = 29974 

Dual Bus Interface Util: 
issued_total_row = 21714 
issued_total_col = 29974 
Row_Bus_Util =  0.003225 
CoL_Bus_Util = 0.004452 
Either_Row_CoL_Bus_Util = 0.007566 
Issued_on_Two_Bus_Simul_Util = 0.000112 
issued_two_Eff = 0.014744 
queue_avg = 0.122153 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.122153
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6732378 n_nop=6680882 n_act=11059 n_pre=11043 n_ref_event=4830684683739083569 n_req=27590 n_rd=26731 n_rd_L2_A=0 n_write=0 n_wr_bk=3436 bw_util=0.01792
n_activity=589358 dram_eff=0.2047
bk0: 1758a 6681159i bk1: 1738a 6682126i bk2: 1743a 6679993i bk3: 1730a 6678680i bk4: 1672a 6681192i bk5: 1677a 6680394i bk6: 1677a 6684329i bk7: 1691a 6682431i bk8: 1686a 6678978i bk9: 1682a 6678914i bk10: 1592a 6683700i bk11: 1605a 6683842i bk12: 1620a 6683395i bk13: 1575a 6686001i bk14: 1646a 6681591i bk15: 1639a 6681356i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.599529
Row_Buffer_Locality_read = 0.609405
Row_Buffer_Locality_write = 0.292200
Bank_Level_Parallism = 2.024943
Bank_Level_Parallism_Col = 0.942443
Bank_Level_Parallism_Ready = 1.319297
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.017924 
total_CMD = 6732378 
util_bw = 120668 
Wasted_Col = 192896 
Wasted_Row = 114973 
Idle = 6303841 

BW Util Bottlenecks: 
RCDc_limit = 197894 
RCDWRc_limit = 5994 
WTRc_limit = 19797 
RTWc_limit = 19600 
CCDLc_limit = 17974 
rwq = 0 
CCDLc_limit_alone = 15437 
WTRc_limit_alone = 18429 
RTWc_limit_alone = 18431 

Commands details: 
total_CMD = 6732378 
n_nop = 6680882 
Read = 26731 
Write = 0 
L2_Alloc = 0 
L2_WB = 3436 
n_act = 11059 
n_pre = 11043 
n_ref = 4830684683739083569 
n_req = 27590 
total_req = 30167 

Dual Bus Interface Util: 
issued_total_row = 22102 
issued_total_col = 30167 
Row_Bus_Util =  0.003283 
CoL_Bus_Util = 0.004481 
Either_Row_CoL_Bus_Util = 0.007649 
Issued_on_Two_Bus_Simul_Util = 0.000115 
issued_two_Eff = 0.015011 
queue_avg = 0.118000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.118
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6732378 n_nop=6681222 n_act=10896 n_pre=10880 n_ref_event=7160497234712207421 n_req=27558 n_rd=26696 n_rd_L2_A=0 n_write=0 n_wr_bk=3448 bw_util=0.01791
n_activity=581704 dram_eff=0.2073
bk0: 1727a 6681152i bk1: 1739a 6681643i bk2: 1743a 6678248i bk3: 1755a 6677842i bk4: 1670a 6680607i bk5: 1676a 6681810i bk6: 1700a 6681730i bk7: 1674a 6684183i bk8: 1658a 6680757i bk9: 1650a 6682158i bk10: 1579a 6683823i bk11: 1613a 6683601i bk12: 1590a 6685947i bk13: 1596a 6686193i bk14: 1670a 6681197i bk15: 1656a 6683582i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.604979
Row_Buffer_Locality_read = 0.615748
Row_Buffer_Locality_write = 0.271462
Bank_Level_Parallism = 2.028814
Bank_Level_Parallism_Col = 1.833863
Bank_Level_Parallism_Ready = 1.335315
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.017910 
total_CMD = 6732378 
util_bw = 120576 
Wasted_Col = 190931 
Wasted_Row = 112527 
Idle = 6308344 

BW Util Bottlenecks: 
RCDc_limit = 194448 
RCDWRc_limit = 6253 
WTRc_limit = 19691 
RTWc_limit = 20387 
CCDLc_limit = 18886 
rwq = 0 
CCDLc_limit_alone = 16148 
WTRc_limit_alone = 18305 
RTWc_limit_alone = 19035 

Commands details: 
total_CMD = 6732378 
n_nop = 6681222 
Read = 26696 
Write = 0 
L2_Alloc = 0 
L2_WB = 3448 
n_act = 10896 
n_pre = 10880 
n_ref = 7160497234712207421 
n_req = 27558 
total_req = 30144 

Dual Bus Interface Util: 
issued_total_row = 21776 
issued_total_col = 30144 
Row_Bus_Util =  0.003235 
CoL_Bus_Util = 0.004477 
Either_Row_CoL_Bus_Util = 0.007599 
Issued_on_Two_Bus_Simul_Util = 0.000113 
issued_two_Eff = 0.014935 
queue_avg = 0.120401 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.120401
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6732378 n_nop=6681222 n_act=10878 n_pre=10862 n_ref_event=7160497234712207421 n_req=27480 n_rd=26611 n_rd_L2_A=0 n_write=0 n_wr_bk=3476 bw_util=0.01788
n_activity=579758 dram_eff=0.2076
bk0: 1742a 6680802i bk1: 1728a 6682253i bk2: 1741a 6678836i bk3: 1711a 6679086i bk4: 1679a 6681343i bk5: 1665a 6680249i bk6: 1691a 6684020i bk7: 1675a 6682370i bk8: 1652a 6681277i bk9: 1664a 6679918i bk10: 1582a 6685024i bk11: 1590a 6683825i bk12: 1594a 6683988i bk13: 1611a 6682503i bk14: 1637a 6683851i bk15: 1649a 6682861i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.604512
Row_Buffer_Locality_read = 0.615122
Row_Buffer_Locality_write = 0.279632
Bank_Level_Parallism = 2.034909
Bank_Level_Parallism_Col = 1.833863
Bank_Level_Parallism_Ready = 1.350464
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.017876 
total_CMD = 6732378 
util_bw = 120348 
Wasted_Col = 190983 
Wasted_Row = 112691 
Idle = 6308356 

BW Util Bottlenecks: 
RCDc_limit = 194827 
RCDWRc_limit = 5916 
WTRc_limit = 19955 
RTWc_limit = 19780 
CCDLc_limit = 18296 
rwq = 0 
CCDLc_limit_alone = 15675 
WTRc_limit_alone = 18596 
RTWc_limit_alone = 18518 

Commands details: 
total_CMD = 6732378 
n_nop = 6681222 
Read = 26611 
Write = 0 
L2_Alloc = 0 
L2_WB = 3476 
n_act = 10878 
n_pre = 10862 
n_ref = 7160497234712207421 
n_req = 27480 
total_req = 30087 

Dual Bus Interface Util: 
issued_total_row = 21740 
issued_total_col = 30087 
Row_Bus_Util =  0.003229 
CoL_Bus_Util = 0.004469 
Either_Row_CoL_Bus_Util = 0.007599 
Issued_on_Two_Bus_Simul_Util = 0.000100 
issued_two_Eff = 0.013117 
queue_avg = 0.126305 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.126305
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6732378 n_nop=6681317 n_act=10924 n_pre=10908 n_ref_event=7160497234712207421 n_req=27406 n_rd=26551 n_rd_L2_A=0 n_write=0 n_wr_bk=3420 bw_util=0.01781
n_activity=578836 dram_eff=0.2071
bk0: 1731a 6682126i bk1: 1738a 6681318i bk2: 1725a 6679698i bk3: 1747a 6677282i bk4: 1661a 6680730i bk5: 1675a 6678384i bk6: 1676a 6681426i bk7: 1655a 6682324i bk8: 1628a 6682633i bk9: 1662a 6681104i bk10: 1591a 6682988i bk11: 1576a 6683230i bk12: 1602a 6683389i bk13: 1603a 6685989i bk14: 1642a 6683580i bk15: 1639a 6683077i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.601766
Row_Buffer_Locality_read = 0.612444
Row_Buffer_Locality_write = 0.270175
Bank_Level_Parallism = 2.050707
Bank_Level_Parallism_Col = 1.833863
Bank_Level_Parallism_Ready = 1.337623
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.017807 
total_CMD = 6732378 
util_bw = 119884 
Wasted_Col = 191099 
Wasted_Row = 111594 
Idle = 6309801 

BW Util Bottlenecks: 
RCDc_limit = 195926 
RCDWRc_limit = 6052 
WTRc_limit = 20294 
RTWc_limit = 20397 
CCDLc_limit = 17727 
rwq = 0 
CCDLc_limit_alone = 15043 
WTRc_limit_alone = 18858 
RTWc_limit_alone = 19149 

Commands details: 
total_CMD = 6732378 
n_nop = 6681317 
Read = 26551 
Write = 0 
L2_Alloc = 0 
L2_WB = 3420 
n_act = 10924 
n_pre = 10908 
n_ref = 7160497234712207421 
n_req = 27406 
total_req = 29971 

Dual Bus Interface Util: 
issued_total_row = 21832 
issued_total_col = 29971 
Row_Bus_Util =  0.003243 
CoL_Bus_Util = 0.004452 
Either_Row_CoL_Bus_Util = 0.007584 
Issued_on_Two_Bus_Simul_Util = 0.000110 
issued_two_Eff = 0.014532 
queue_avg = 0.122829 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.122829
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6732378 n_nop=6680968 n_act=11020 n_pre=11004 n_ref_event=7160497234712207421 n_req=27552 n_rd=26689 n_rd_L2_A=0 n_write=0 n_wr_bk=3452 bw_util=0.01791
n_activity=595853 dram_eff=0.2023
bk0: 1708a 6682909i bk1: 1727a 6682803i bk2: 1728a 6682467i bk3: 1745a 6681357i bk4: 1693a 6679751i bk5: 1687a 6679824i bk6: 1694a 6682160i bk7: 1702a 6680589i bk8: 1661a 6680240i bk9: 1687a 6679696i bk10: 1583a 6685105i bk11: 1607a 6683753i bk12: 1587a 6685681i bk13: 1598a 6686684i bk14: 1643a 6682096i bk15: 1639a 6683814i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.600392
Row_Buffer_Locality_read = 0.611525
Row_Buffer_Locality_write = 0.256083
Bank_Level_Parallism = 1.986681
Bank_Level_Parallism_Col = 1.833863
Bank_Level_Parallism_Ready = 1.293906
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.017908 
total_CMD = 6732378 
util_bw = 120564 
Wasted_Col = 194730 
Wasted_Row = 116384 
Idle = 6300700 

BW Util Bottlenecks: 
RCDc_limit = 198257 
RCDWRc_limit = 6221 
WTRc_limit = 19683 
RTWc_limit = 18606 
CCDLc_limit = 17296 
rwq = 0 
CCDLc_limit_alone = 14844 
WTRc_limit_alone = 18443 
RTWc_limit_alone = 17394 

Commands details: 
total_CMD = 6732378 
n_nop = 6680968 
Read = 26689 
Write = 0 
L2_Alloc = 0 
L2_WB = 3452 
n_act = 11020 
n_pre = 11004 
n_ref = 7160497234712207421 
n_req = 27552 
total_req = 30141 

Dual Bus Interface Util: 
issued_total_row = 22024 
issued_total_col = 30141 
Row_Bus_Util =  0.003271 
CoL_Bus_Util = 0.004477 
Either_Row_CoL_Bus_Util = 0.007636 
Issued_on_Two_Bus_Simul_Util = 0.000112 
issued_two_Eff = 0.014686 
queue_avg = 0.118232 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.118232
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6732378 n_nop=6681045 n_act=10961 n_pre=10945 n_ref_event=7160497234712207421 n_req=27569 n_rd=26713 n_rd_L2_A=0 n_write=0 n_wr_bk=3424 bw_util=0.01791
n_activity=585759 dram_eff=0.2058
bk0: 1722a 6683505i bk1: 1727a 6681102i bk2: 1733a 6680697i bk3: 1763a 6678263i bk4: 1683a 6679926i bk5: 1692a 6679396i bk6: 1669a 6681123i bk7: 1678a 6681571i bk8: 1657a 6680416i bk9: 1667a 6680063i bk10: 1601a 6683065i bk11: 1614a 6685157i bk12: 1597a 6685738i bk13: 1610a 6684711i bk14: 1644a 6684119i bk15: 1656a 6683345i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.602778
Row_Buffer_Locality_read = 0.612735
Row_Buffer_Locality_write = 0.292056
Bank_Level_Parallism = 2.018367
Bank_Level_Parallism_Col = 1.833863
Bank_Level_Parallism_Ready = 1.338626
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.017906 
total_CMD = 6732378 
util_bw = 120548 
Wasted_Col = 193939 
Wasted_Row = 113028 
Idle = 6304863 

BW Util Bottlenecks: 
RCDc_limit = 197469 
RCDWRc_limit = 5824 
WTRc_limit = 21378 
RTWc_limit = 20675 
CCDLc_limit = 18594 
rwq = 0 
CCDLc_limit_alone = 16013 
WTRc_limit_alone = 20089 
RTWc_limit_alone = 19383 

Commands details: 
total_CMD = 6732378 
n_nop = 6681045 
Read = 26713 
Write = 0 
L2_Alloc = 0 
L2_WB = 3424 
n_act = 10961 
n_pre = 10945 
n_ref = 7160497234712207421 
n_req = 27569 
total_req = 30137 

Dual Bus Interface Util: 
issued_total_row = 21906 
issued_total_col = 30137 
Row_Bus_Util =  0.003254 
CoL_Bus_Util = 0.004476 
Either_Row_CoL_Bus_Util = 0.007625 
Issued_on_Two_Bus_Simul_Util = 0.000105 
issued_two_Eff = 0.013831 
queue_avg = 0.122175 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.122175
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6732378 n_nop=6680735 n_act=11138 n_pre=11122 n_ref_event=7160497234712207421 n_req=27558 n_rd=26708 n_rd_L2_A=0 n_write=0 n_wr_bk=3400 bw_util=0.01789
n_activity=590409 dram_eff=0.204
bk0: 1747a 6682334i bk1: 1714a 6681657i bk2: 1749a 6676768i bk3: 1732a 6677883i bk4: 1677a 6678651i bk5: 1671a 6678186i bk6: 1678a 6681673i bk7: 1683a 6682933i bk8: 1683a 6679757i bk9: 1662a 6679486i bk10: 1589a 6683139i bk11: 1625a 6681905i bk12: 1587a 6687699i bk13: 1605a 6685469i bk14: 1651a 6682674i bk15: 1655a 6682161i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.596197
Row_Buffer_Locality_read = 0.606897
Row_Buffer_Locality_write = 0.260000
Bank_Level_Parallism = 2.014703
Bank_Level_Parallism_Col = 1.833863
Bank_Level_Parallism_Ready = 1.340375
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.017888 
total_CMD = 6732378 
util_bw = 120432 
Wasted_Col = 195971 
Wasted_Row = 116329 
Idle = 6299646 

BW Util Bottlenecks: 
RCDc_limit = 200535 
RCDWRc_limit = 6052 
WTRc_limit = 20094 
RTWc_limit = 20611 
CCDLc_limit = 18743 
rwq = 0 
CCDLc_limit_alone = 16162 
WTRc_limit_alone = 18951 
RTWc_limit_alone = 19173 

Commands details: 
total_CMD = 6732378 
n_nop = 6680735 
Read = 26708 
Write = 0 
L2_Alloc = 0 
L2_WB = 3400 
n_act = 11138 
n_pre = 11122 
n_ref = 7160497234712207421 
n_req = 27558 
total_req = 30108 

Dual Bus Interface Util: 
issued_total_row = 22260 
issued_total_col = 30108 
Row_Bus_Util =  0.003306 
CoL_Bus_Util = 0.004472 
Either_Row_CoL_Bus_Util = 0.007671 
Issued_on_Two_Bus_Simul_Util = 0.000108 
issued_two_Eff = 0.014039 
queue_avg = 0.130634 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.130634
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6732378 n_nop=6681056 n_act=10990 n_pre=10974 n_ref_event=7160497234712207421 n_req=27523 n_rd=26656 n_rd_L2_A=0 n_write=0 n_wr_bk=3468 bw_util=0.0179
n_activity=584009 dram_eff=0.2063
bk0: 1731a 6681930i bk1: 1720a 6683990i bk2: 1759a 6680135i bk3: 1738a 6679809i bk4: 1684a 6678244i bk5: 1689a 6679749i bk6: 1680a 6683148i bk7: 1672a 6682263i bk8: 1648a 6679438i bk9: 1645a 6681172i bk10: 1614a 6681993i bk11: 1608a 6682102i bk12: 1602a 6683986i bk13: 1593a 6684403i bk14: 1629a 6684248i bk15: 1644a 6681526i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.601061
Row_Buffer_Locality_read = 0.611119
Row_Buffer_Locality_write = 0.291811
Bank_Level_Parallism = 2.035221
Bank_Level_Parallism_Col = 1.833863
Bank_Level_Parallism_Ready = 1.332375
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.017898 
total_CMD = 6732378 
util_bw = 120496 
Wasted_Col = 193203 
Wasted_Row = 112572 
Idle = 6306107 

BW Util Bottlenecks: 
RCDc_limit = 197857 
RCDWRc_limit = 5811 
WTRc_limit = 21992 
RTWc_limit = 21963 
CCDLc_limit = 17844 
rwq = 0 
CCDLc_limit_alone = 15052 
WTRc_limit_alone = 20605 
RTWc_limit_alone = 20558 

Commands details: 
total_CMD = 6732378 
n_nop = 6681056 
Read = 26656 
Write = 0 
L2_Alloc = 0 
L2_WB = 3468 
n_act = 10990 
n_pre = 10974 
n_ref = 7160497234712207421 
n_req = 27523 
total_req = 30124 

Dual Bus Interface Util: 
issued_total_row = 21964 
issued_total_col = 30124 
Row_Bus_Util =  0.003262 
CoL_Bus_Util = 0.004474 
Either_Row_CoL_Bus_Util = 0.007623 
Issued_on_Two_Bus_Simul_Util = 0.000114 
issued_two_Eff = 0.014925 
queue_avg = 0.120770 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.12077

========= L2 cache stats =========
L2_cache_bank[0]: Access = 21614, Miss = 13381, Miss_rate = 0.619, Pending_hits = 542, Reservation_fails = 0
L2_cache_bank[1]: Access = 21242, Miss = 13345, Miss_rate = 0.628, Pending_hits = 130, Reservation_fails = 0
L2_cache_bank[2]: Access = 20925, Miss = 13384, Miss_rate = 0.640, Pending_hits = 126, Reservation_fails = 0
L2_cache_bank[3]: Access = 21195, Miss = 13368, Miss_rate = 0.631, Pending_hits = 121, Reservation_fails = 0
L2_cache_bank[4]: Access = 21216, Miss = 13297, Miss_rate = 0.627, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[5]: Access = 20817, Miss = 13346, Miss_rate = 0.641, Pending_hits = 124, Reservation_fails = 0
L2_cache_bank[6]: Access = 20989, Miss = 13333, Miss_rate = 0.635, Pending_hits = 145, Reservation_fails = 12
L2_cache_bank[7]: Access = 21181, Miss = 13281, Miss_rate = 0.627, Pending_hits = 137, Reservation_fails = 100
L2_cache_bank[8]: Access = 21672, Miss = 13434, Miss_rate = 0.620, Pending_hits = 530, Reservation_fails = 0
L2_cache_bank[9]: Access = 21199, Miss = 13365, Miss_rate = 0.630, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[10]: Access = 21017, Miss = 13361, Miss_rate = 0.636, Pending_hits = 119, Reservation_fails = 90
L2_cache_bank[11]: Access = 20976, Miss = 13403, Miss_rate = 0.639, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[12]: Access = 21108, Miss = 13354, Miss_rate = 0.633, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[13]: Access = 21058, Miss = 13321, Miss_rate = 0.633, Pending_hits = 118, Reservation_fails = 0
L2_cache_bank[14]: Access = 20893, Miss = 13284, Miss_rate = 0.636, Pending_hits = 139, Reservation_fails = 91
L2_cache_bank[15]: Access = 20986, Miss = 13331, Miss_rate = 0.635, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[16]: Access = 21646, Miss = 13337, Miss_rate = 0.616, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[17]: Access = 21012, Miss = 13416, Miss_rate = 0.638, Pending_hits = 120, Reservation_fails = 24
L2_cache_bank[18]: Access = 21142, Miss = 13362, Miss_rate = 0.632, Pending_hits = 116, Reservation_fails = 0
L2_cache_bank[19]: Access = 21238, Miss = 13443, Miss_rate = 0.633, Pending_hits = 112, Reservation_fails = 0
L2_cache_bank[20]: Access = 21348, Miss = 13409, Miss_rate = 0.628, Pending_hits = 134, Reservation_fails = 28
L2_cache_bank[21]: Access = 21012, Miss = 13391, Miss_rate = 0.637, Pending_hits = 125, Reservation_fails = 0
L2_cache_bank[22]: Access = 21019, Miss = 13387, Miss_rate = 0.637, Pending_hits = 126, Reservation_fails = 0
L2_cache_bank[23]: Access = 20965, Miss = 13317, Miss_rate = 0.635, Pending_hits = 127, Reservation_fails = 0
L2_total_cache_accesses = 507470
L2_total_cache_misses = 320650
L2_total_cache_miss_rate = 0.6319
L2_total_cache_pending_hits = 4354
L2_total_cache_reservation_fails = 345
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 126247
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4354
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 88117
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 345
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 231673
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 4354
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 56219
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 215
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 645
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 450391
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 57079
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 345
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=507470
icnt_total_pkts_simt_to_mem=507470
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 507470
Req_Network_cycles = 2625253
Req_Network_injected_packets_per_cycle =       0.1933 
Req_Network_conflicts_per_cycle =       0.0202
Req_Network_conflicts_per_cycle_util =       0.2386
Req_Bank_Level_Parallism =       2.2848
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0552
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0085

Reply_Network_injected_packets_num = 507470
Reply_Network_cycles = 2625253
Reply_Network_injected_packets_per_cycle =        0.1933
Reply_Network_conflicts_per_cycle =        0.2337
Reply_Network_conflicts_per_cycle_util =       2.7649
Reply_Bank_Level_Parallism =       2.2869
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0275
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0064
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 13 min, 51 sec (4431 sec)
gpgpu_simulation_rate = 3475 (inst/sec)
gpgpu_simulation_rate = 592 (cycle/sec)
gpgpu_silicon_slowdown = 2305743x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
	runtime [cuda_base] = 4428741.5070 ms (  0.00 GFLOP/s   0.0 GB/s) [L2 error 6.995063]
Verifying...
	runtime [serial] = 10.244000 ms.
Total element = 456626, || elements whose err <= %0.1 = 0 || elements whose 0.1 < err  <= %1 = 0 || elements whose %1 < err <= %5 = 0 || elements whose %5 < err <= %10 = 6 || elements whose %10 < err = 1673 || total err Element = 1679
	[max error  0.999996, and ]
POSSIBLE FAILURE
GPGPU-Sim: *** exit detected ***
