// -------------------------------------------------------------
// 
// File Name: hdl_prj\hdlsrc\CustArch_v8\PreviousData_read.v
// Created: 2021-05-11 12:27:59
// 
// Generated by MATLAB 9.8 and HDL Coder 3.16
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: PreviousData_read
// Source Path: CustArch_v8/cust_architecture/process_and_retrieve/previous_sample_storage2/PreviousData_read
// Hierarchy Level: 3
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module PreviousData_read
          (clk,
           reset,
           enb,
           u2,
           Enable,
           y);


  input   clk;
  input   reset;
  input   enb;
  input   [8:0] u2;  // ufix9
  input   Enable;
  output  [9:0] y;  // ufix10


  wire enb_gated;
  wire alpha1st1_out1;
  wire [9:0] Bit_Concat1_out1;  // ufix10
  wire [9:0] Bit_Concat1_out1_bypass;  // ufix10
  reg [9:0] Bit_Concat1_out1_last_value;  // ufix10


  assign enb_gated = Enable && enb;

  assign alpha1st1_out1 = 1'b1;



  assign Bit_Concat1_out1 = {alpha1st1_out1, u2};



  always @(posedge clk or posedge reset)
    begin : y_bypass_process
      if (reset == 1'b1) begin
        Bit_Concat1_out1_last_value <= 10'b0000000000;
      end
      else begin
        if (enb_gated) begin
          Bit_Concat1_out1_last_value <= Bit_Concat1_out1_bypass;
        end
      end
    end



  assign Bit_Concat1_out1_bypass = (Enable == 1'b0 ? Bit_Concat1_out1_last_value :
              Bit_Concat1_out1);



  assign y = Bit_Concat1_out1_bypass;

endmodule  // PreviousData_read

