Analysis & Synthesis report for Flappybirds_Top
Mon May 22 21:01:57 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis IP Cores Summary
  6. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Mon May 22 21:01:57 2023           ;
; Quartus Prime Version       ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name               ; Flappybirds_Top                             ;
; Top-level Entity Name       ; pipes22May                                  ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; pipes22May         ; Flappybirds_Top    ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                   ;
+--------+--------------+---------+--------------+--------------+-----------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance       ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------+-----------------+
; Altera ; altera_pll   ; 18.1    ; N/A          ; N/A          ; |pipes22May|pll:inst1 ; pll.vhd         ;
+--------+--------------+---------+--------------+--------------+-----------------------+-----------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Mon May 22 21:01:45 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Flappybirds -c Flappybirds_Top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file miniprojectresources/char_rom.vhd
    Info (12022): Found design unit 1: char_rom-SYN File: C:/Users/Khaled/OneDrive/Documents/GitHub/Compsys305/Flappybirds/MiniprojectResources/char_rom.vhd Line: 20
    Info (12023): Found entity 1: char_rom File: C:/Users/Khaled/OneDrive/Documents/GitHub/Compsys305/Flappybirds/MiniprojectResources/char_rom.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file miniprojectresources/bouncy_ball.vhd
    Info (12022): Found design unit 1: bouncy_ball-behavior File: C:/Users/Khaled/OneDrive/Documents/GitHub/Compsys305/Flappybirds/MiniprojectResources/bouncy_ball.vhd Line: 14
    Info (12023): Found entity 1: bouncy_ball File: C:/Users/Khaled/OneDrive/Documents/GitHub/Compsys305/Flappybirds/MiniprojectResources/bouncy_ball.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file miniprojectresources/vga_sync.vhd
    Info (12022): Found design unit 1: VGA_SYNC-a File: C:/Users/Khaled/OneDrive/Documents/GitHub/Compsys305/Flappybirds/MiniprojectResources/vga_sync.vhd Line: 13
    Info (12023): Found entity 1: VGA_SYNC File: C:/Users/Khaled/OneDrive/Documents/GitHub/Compsys305/Flappybirds/MiniprojectResources/vga_sync.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file pll.vhd
    Info (12022): Found design unit 1: pll-rtl File: C:/Users/Khaled/OneDrive/Documents/GitHub/Compsys305/Flappybirds/pll.vhd Line: 20
    Info (12023): Found entity 1: pll File: C:/Users/Khaled/OneDrive/Documents/GitHub/Compsys305/Flappybirds/pll.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file pll/pll_0002.v
    Info (12023): Found entity 1: pll_0002 File: C:/Users/Khaled/OneDrive/Documents/GitHub/Compsys305/Flappybirds/pll/pll_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file vga_colour_switch.bdf
    Info (12023): Found entity 1: VGA_Colour_Switch
Warning (12019): Can't analyze file -- file ballDisplay.bdf is missing
Info (12021): Found 2 design units, including 1 entities, in source file ball.vhd
    Info (12022): Found design unit 1: ball-behavior File: C:/Users/Khaled/OneDrive/Documents/GitHub/Compsys305/Flappybirds/Ball.vhd Line: 14
    Info (12023): Found entity 1: ball File: C:/Users/Khaled/OneDrive/Documents/GitHub/Compsys305/Flappybirds/Ball.vhd Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file bouncyball.bdf
    Info (12023): Found entity 1: bouncyBall
Info (12021): Found 2 design units, including 1 entities, in source file pipes.vhd
    Info (12022): Found design unit 1: pipes-behavior File: C:/Users/Khaled/OneDrive/Documents/GitHub/Compsys305/Flappybirds/pipes.vhd Line: 12
    Info (12023): Found entity 1: pipes File: C:/Users/Khaled/OneDrive/Documents/GitHub/Compsys305/Flappybirds/pipes.vhd Line: 6
Warning (12019): Can't analyze file -- file output_files/pipes_design.bdf is missing
Info (12021): Found 2 design units, including 1 entities, in source file mouse.vhd
    Info (12022): Found design unit 1: MOUSE-behavior File: C:/Users/Khaled/OneDrive/Documents/GitHub/Compsys305/Flappybirds/mouse.vhd Line: 18
    Info (12023): Found entity 1: MOUSE File: C:/Users/Khaled/OneDrive/Documents/GitHub/Compsys305/Flappybirds/mouse.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file mouse_design.bdf
    Info (12023): Found entity 1: mouse_design
Info (12021): Found 2 design units, including 1 entities, in source file bcd_to_7seg.vhd
    Info (12022): Found design unit 1: BCD_to_SevenSeg-arc1 File: C:/Users/Khaled/OneDrive/Documents/GitHub/Compsys305/Flappybirds/BCD_to_7Seg.vhd Line: 12
    Info (12023): Found entity 1: BCD_to_SevenSeg File: C:/Users/Khaled/OneDrive/Documents/GitHub/Compsys305/Flappybirds/BCD_to_7Seg.vhd Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file flappybirds_top.bdf
    Info (12023): Found entity 1: Flappybirds_Top
Info (12021): Found 1 design units, including 1 entities, in source file pipes_design.bdf
    Info (12023): Found entity 1: pipes_design
Info (12021): Found 1 design units, including 1 entities, in source file pipestaticdisplay.bdf
    Info (12023): Found entity 1: pipeStaticDisplay
Info (12021): Found 1 design units, including 1 entities, in source file balldisplaytest.bdf
    Info (12023): Found entity 1: ballDisplayTest
Info (12021): Found 2 design units, including 1 entities, in source file pipestatic.vhd
    Info (12022): Found design unit 1: pipeStatic-behavior File: C:/Users/Khaled/OneDrive/Documents/GitHub/Compsys305/Flappybirds/pipeStatic.vhd Line: 13
    Info (12023): Found entity 1: pipeStatic File: C:/Users/Khaled/OneDrive/Documents/GitHub/Compsys305/Flappybirds/pipeStatic.vhd Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file output_files/bouncybirdtest.bdf
    Info (12023): Found entity 1: BouncyBirdTest
Info (12021): Found 2 design units, including 1 entities, in source file pipedynamic.vhd
    Info (12022): Found design unit 1: pipeDynamic-behavior File: C:/Users/Khaled/OneDrive/Documents/GitHub/Compsys305/Flappybirds/pipeDynamic.vhd Line: 13
    Info (12023): Found entity 1: pipeDynamic File: C:/Users/Khaled/OneDrive/Documents/GitHub/Compsys305/Flappybirds/pipeDynamic.vhd Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file pipedynamicdisplay.bdf
    Info (12023): Found entity 1: pipeDynamicDisplay
Info (12021): Found 2 design units, including 1 entities, in source file miniprojectresources/bouncybird.vhd
    Info (12022): Found design unit 1: bouncyBird-behavior File: C:/Users/Khaled/OneDrive/Documents/GitHub/Compsys305/Flappybirds/MiniprojectResources/bouncyBird.vhd Line: 14
    Info (12023): Found entity 1: bouncyBird File: C:/Users/Khaled/OneDrive/Documents/GitHub/Compsys305/Flappybirds/MiniprojectResources/bouncyBird.vhd Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file pipes22may.bdf
    Info (12023): Found entity 1: pipes22May
Info (12127): Elaborating entity "pipes22May" for the top level hierarchy
Info (12128): Elaborating entity "VGA_SYNC" for hierarchy "VGA_SYNC:inst"
Info (12128): Elaborating entity "pll" for hierarchy "pll:inst1"
Info (12128): Elaborating entity "pll_0002" for hierarchy "pll:inst1|pll_0002:pll_inst" File: C:/Users/Khaled/OneDrive/Documents/GitHub/Compsys305/Flappybirds/pll.vhd Line: 32
Info (12128): Elaborating entity "altera_pll" for hierarchy "pll:inst1|pll_0002:pll_inst|altera_pll:altera_pll_i" File: C:/Users/Khaled/OneDrive/Documents/GitHub/Compsys305/Flappybirds/pll/pll_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "pll:inst1|pll_0002:pll_inst|altera_pll:altera_pll_i" File: C:/Users/Khaled/OneDrive/Documents/GitHub/Compsys305/Flappybirds/pll/pll_0002.v Line: 85
Info (12133): Instantiated megafunction "pll:inst1|pll_0002:pll_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/Khaled/OneDrive/Documents/GitHub/Compsys305/Flappybirds/pll/pll_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "25.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "pipes" for hierarchy "pipes:inst3"
Error (10028): Can't resolve multiple constant drivers for net "ball_x_pos[9]" at pipes.vhd(25) File: C:/Users/Khaled/OneDrive/Documents/GitHub/Compsys305/Flappybirds/pipes.vhd Line: 25
Error (10029): Constant driver at pipes.vhd(30) File: C:/Users/Khaled/OneDrive/Documents/GitHub/Compsys305/Flappybirds/pipes.vhd Line: 30
Error (10028): Can't resolve multiple constant drivers for net "ball_x_pos[8]" at pipes.vhd(25) File: C:/Users/Khaled/OneDrive/Documents/GitHub/Compsys305/Flappybirds/pipes.vhd Line: 25
Error (10028): Can't resolve multiple constant drivers for net "ball_x_pos[7]" at pipes.vhd(25) File: C:/Users/Khaled/OneDrive/Documents/GitHub/Compsys305/Flappybirds/pipes.vhd Line: 25
Error (10028): Can't resolve multiple constant drivers for net "ball_x_pos[6]" at pipes.vhd(25) File: C:/Users/Khaled/OneDrive/Documents/GitHub/Compsys305/Flappybirds/pipes.vhd Line: 25
Error (10028): Can't resolve multiple constant drivers for net "ball_x_pos[5]" at pipes.vhd(25) File: C:/Users/Khaled/OneDrive/Documents/GitHub/Compsys305/Flappybirds/pipes.vhd Line: 25
Error (10028): Can't resolve multiple constant drivers for net "ball_x_pos[4]" at pipes.vhd(25) File: C:/Users/Khaled/OneDrive/Documents/GitHub/Compsys305/Flappybirds/pipes.vhd Line: 25
Error (10028): Can't resolve multiple constant drivers for net "ball_x_pos[3]" at pipes.vhd(25) File: C:/Users/Khaled/OneDrive/Documents/GitHub/Compsys305/Flappybirds/pipes.vhd Line: 25
Error (10028): Can't resolve multiple constant drivers for net "ball_x_pos[2]" at pipes.vhd(25) File: C:/Users/Khaled/OneDrive/Documents/GitHub/Compsys305/Flappybirds/pipes.vhd Line: 25
Error (10028): Can't resolve multiple constant drivers for net "ball_x_pos[1]" at pipes.vhd(25) File: C:/Users/Khaled/OneDrive/Documents/GitHub/Compsys305/Flappybirds/pipes.vhd Line: 25
Error (10028): Can't resolve multiple constant drivers for net "ball_x_pos[0]" at pipes.vhd(25) File: C:/Users/Khaled/OneDrive/Documents/GitHub/Compsys305/Flappybirds/pipes.vhd Line: 25
Error (12152): Can't elaborate user hierarchy "pipes:inst3"
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 12 errors, 3 warnings
    Error: Peak virtual memory: 4839 megabytes
    Error: Processing ended: Mon May 22 21:01:57 2023
    Error: Elapsed time: 00:00:12
    Error: Total CPU time (on all processors): 00:00:26


