# capture_counter
CPLD VHDL project for precise time stamping of events
