#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x14210ad00 .scope module, "tb" "tb" 2 4;
 .timescale -9 -12;
v0x14212a140_0 .array/port v0x14212a140, 0;
L_0x142130020 .functor BUFZ 32, v0x14212a140_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14212a140_1 .array/port v0x14212a140, 1;
L_0x142130090 .functor BUFZ 32, v0x14212a140_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14212a140_2 .array/port v0x14212a140, 2;
L_0x142130100 .functor BUFZ 32, v0x14212a140_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14212a140_3 .array/port v0x14212a140, 3;
L_0x1421301b0 .functor BUFZ 32, v0x14212a140_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14212a140_4 .array/port v0x14212a140, 4;
L_0x142130260 .functor BUFZ 32, v0x14212a140_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14212a140_5 .array/port v0x14212a140, 5;
L_0x142130340 .functor BUFZ 32, v0x14212a140_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14212a140_6 .array/port v0x14212a140, 6;
L_0x1421303d0 .functor BUFZ 32, v0x14212a140_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14212a140_7 .array/port v0x14212a140, 7;
L_0x1421304c0 .functor BUFZ 32, v0x14212a140_7, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14212a140_8 .array/port v0x14212a140, 8;
L_0x142130550 .functor BUFZ 32, v0x14212a140_8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14212a140_9 .array/port v0x14212a140, 9;
L_0x142130650 .functor BUFZ 32, v0x14212a140_9, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14212a140_10 .array/port v0x14212a140, 10;
L_0x1421306e0 .functor BUFZ 32, v0x14212a140_10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14212a140_11 .array/port v0x14212a140, 11;
L_0x1421307d0 .functor BUFZ 32, v0x14212a140_11, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14212a140_12 .array/port v0x14212a140, 12;
L_0x142130860 .functor BUFZ 32, v0x14212a140_12, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14212a140_13 .array/port v0x14212a140, 13;
L_0x142130960 .functor BUFZ 32, v0x14212a140_13, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14212a140_14 .array/port v0x14212a140, 14;
L_0x1421309f0 .functor BUFZ 32, v0x14212a140_14, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14212a140_15 .array/port v0x14212a140, 15;
L_0x1421308f0 .functor BUFZ 32, v0x14212a140_15, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14212a140_16 .array/port v0x14212a140, 16;
L_0x142130b20 .functor BUFZ 32, v0x14212a140_16, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14212a140_17 .array/port v0x14212a140, 17;
L_0x142130c60 .functor BUFZ 32, v0x14212a140_17, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14212a140_18 .array/port v0x14212a140, 18;
L_0x142130cf0 .functor BUFZ 32, v0x14212a140_18, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14212a140_19 .array/port v0x14212a140, 19;
L_0x142130e00 .functor BUFZ 32, v0x14212a140_19, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14212a140_20 .array/port v0x14212a140, 20;
L_0x142130bd0 .functor BUFZ 32, v0x14212a140_20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14212a140_21 .array/port v0x14212a140, 21;
L_0x142130f40 .functor BUFZ 32, v0x14212a140_21, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14212a140_22 .array/port v0x14212a140, 22;
L_0x142130d80 .functor BUFZ 32, v0x14212a140_22, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14212a140_23 .array/port v0x14212a140, 23;
L_0x1421310d0 .functor BUFZ 32, v0x14212a140_23, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14212a140_24 .array/port v0x14212a140, 24;
L_0x142130eb0 .functor BUFZ 32, v0x14212a140_24, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14212a140_25 .array/port v0x14212a140, 25;
L_0x142131250 .functor BUFZ 32, v0x14212a140_25, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14212a140_26 .array/port v0x14212a140, 26;
L_0x142131030 .functor BUFZ 32, v0x14212a140_26, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14212a140_27 .array/port v0x14212a140, 27;
L_0x1421313e0 .functor BUFZ 32, v0x14212a140_27, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14212a140_28 .array/port v0x14212a140, 28;
L_0x1421311a0 .functor BUFZ 32, v0x14212a140_28, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14212a140_29 .array/port v0x14212a140, 29;
L_0x142131560 .functor BUFZ 32, v0x14212a140_29, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14212a140_30 .array/port v0x14212a140, 30;
L_0x142131320 .functor BUFZ 32, v0x14212a140_30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14212a140_31 .array/port v0x14212a140, 31;
L_0x1421316f0 .functor BUFZ 32, v0x14212a140_31, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14212e660_0 .net "X0", 31 0, L_0x142130020;  1 drivers
v0x14212e710_0 .net "a0", 31 0, L_0x1421306e0;  1 drivers
v0x14212e7c0_0 .net "a1", 31 0, L_0x1421307d0;  1 drivers
v0x14212e880_0 .net "a2", 31 0, L_0x142130860;  1 drivers
v0x14212e930_0 .net "a3", 31 0, L_0x142130960;  1 drivers
v0x14212ea20_0 .net "a4", 31 0, L_0x1421309f0;  1 drivers
v0x14212ead0_0 .net "a5", 31 0, L_0x1421308f0;  1 drivers
v0x14212eb80_0 .net "a6", 31 0, L_0x142130b20;  1 drivers
v0x14212ec30_0 .net "a7", 31 0, L_0x142130c60;  1 drivers
v0x14212ed40_0 .var "clk", 0 0;
v0x14212edd0_0 .net "gp", 31 0, L_0x1421301b0;  1 drivers
v0x14212ee80_0 .net "ra", 31 0, L_0x142130090;  1 drivers
v0x14212ef30_0 .var "reset", 0 0;
v0x14212efc0_0 .net "s0", 31 0, L_0x142130550;  1 drivers
v0x14212f070_0 .net "s1", 31 0, L_0x142130650;  1 drivers
v0x14212f120_0 .net "s10", 31 0, L_0x142131030;  1 drivers
v0x14212f1d0_0 .net "s11", 31 0, L_0x1421313e0;  1 drivers
v0x14212f360_0 .net "s2", 31 0, L_0x142130cf0;  1 drivers
v0x14212f3f0_0 .net "s3", 31 0, L_0x142130e00;  1 drivers
v0x14212f4a0_0 .net "s4", 31 0, L_0x142130bd0;  1 drivers
v0x14212f550_0 .net "s5", 31 0, L_0x142130f40;  1 drivers
v0x14212f600_0 .net "s6", 31 0, L_0x142130d80;  1 drivers
v0x14212f6b0_0 .net "s7", 31 0, L_0x1421310d0;  1 drivers
v0x14212f760_0 .net "s8", 31 0, L_0x142130eb0;  1 drivers
v0x14212f810_0 .net "s9", 31 0, L_0x142131250;  1 drivers
v0x14212f8c0_0 .net "sp", 31 0, L_0x142130100;  1 drivers
v0x14212f970_0 .net "t0", 31 0, L_0x142130340;  1 drivers
v0x14212fa20_0 .net "t1", 31 0, L_0x1421303d0;  1 drivers
v0x14212fad0_0 .net "t2", 31 0, L_0x1421304c0;  1 drivers
v0x14212fb80_0 .net "t3", 31 0, L_0x1421311a0;  1 drivers
v0x14212fc30_0 .net "t4", 31 0, L_0x142131560;  1 drivers
v0x14212fce0_0 .net "t5", 31 0, L_0x142131320;  1 drivers
v0x14212fd90_0 .net "t6", 31 0, L_0x1421316f0;  1 drivers
v0x14212f280_0 .net "tp", 31 0, L_0x142130260;  1 drivers
S_0x14210ba60 .scope module, "riscv_DUT" "PipelineRISCV" 2 52, 3 19 0, S_0x14210ad00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
P_0x14210b650 .param/l "WIDHT" 0 3 23, +C4<00000000000000000000000000100000>;
L_0x1421317a0 .functor BUFZ 32, L_0x142132190, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x142131870 .functor BUFZ 32, L_0x1421320b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x142131d50 .functor BUFZ 96, v0x1421225a0_0, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x142132910 .functor BUFZ 175, L_0x142136bb0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x142132700 .functor BUFZ 11, L_0x1421367b0, C4<00000000000>, C4<00000000000>, C4<00000000000>;
L_0x1421336f0 .functor BUFZ 101, L_0x142136ac0, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x142133b10 .functor BUFZ 4, L_0x142136a20, C4<0000>, C4<0000>, C4<0000>;
L_0x142133e00 .functor BUFZ 101, L_0x142137450, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x142134290 .functor BUFZ 3, L_0x142138250, C4<000>, C4<000>, C4<000>;
L_0x142134350 .functor BUFZ 32, v0x142123410_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x142134460 .functor BUFZ 32, v0x142123c90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1421359a0 .functor NOT 1, v0x14212ed40_0, C4<0>, C4<0>, C4<0>;
L_0x142136c50 .functor AND 1, L_0x142132dd0, L_0x142137310, C4<1>, C4<1>;
L_0x142136db0 .functor OR 1, L_0x142136c50, L_0x142132c90, C4<0>, C4<0>;
v0x14212aba0_0 .net "ALUCtlD", 3 0, v0x14211f1d0_0;  1 drivers
v0x14212ac90_0 .net "ALUCtlE", 3 0, L_0x142132e70;  1 drivers
v0x14212ad20_0 .net "ALUResultE", 31 0, L_0x1421372a0;  1 drivers
v0x14212adf0_0 .net "ALUResultM", 31 0, L_0x1421332a0;  1 drivers
v0x14212ae80_0 .net "ALUResultW", 31 0, L_0x142133c80;  1 drivers
v0x14212af50_0 .net "ALUSrcD", 0 0, v0x14211ff70_0;  1 drivers
v0x14212b020_0 .net "ALUSrcE", 0 0, L_0x142132d30;  1 drivers
v0x14212b0b0_0 .net "AndOut", 0 0, L_0x142136c50;  1 drivers
v0x14212b140_0 .net "BranchD", 0 0, v0x142120000_0;  1 drivers
v0x14212b250_0 .net "BranchE", 0 0, L_0x142132dd0;  1 drivers
v0x14212b2e0_0 .net "DecodeInData", 95 0, L_0x142131960;  1 drivers
v0x14212b370_0 .net "DecodeOutData", 95 0, v0x1421225a0_0;  1 drivers
v0x14212b420_0 .net "ExecuteInControl", 10 0, L_0x142132980;  1 drivers
v0x14212b4c0_0 .net "ExecuteInData", 174 0, L_0x142131e40;  1 drivers
v0x14212b570_0 .net "ExecuteOutControl", 10 0, L_0x1421367b0;  1 drivers
v0x14212b620_0 .net "ExecuteOutData", 174 0, L_0x142136bb0;  1 drivers
v0x14212b6d0_0 .net "ForwardA", 31 0, v0x142123410_0;  1 drivers
v0x14212b890_0 .net "ForwardAE", 1 0, L_0x1421384f0;  1 drivers
v0x14212b920_0 .net "ForwardB", 31 0, v0x142123c90_0;  1 drivers
v0x14212b9b0_0 .net "ForwardBE", 1 0, L_0x1421385e0;  1 drivers
v0x14212ba40_0 .net "ImmExtD", 31 0, v0x142125780_0;  1 drivers
v0x14212bad0_0 .net "ImmExtE", 31 0, L_0x142132660;  1 drivers
v0x14212bba0_0 .net "ImmSrcD", 1 0, v0x142120090_0;  1 drivers
v0x14212bc30_0 .net "InstrD", 31 0, L_0x142131ac0;  1 drivers
v0x14212bce0_0 .net "InstrF", 31 0, L_0x1421353d0;  1 drivers
v0x14212bd80_0 .net "JumpD", 0 0, v0x142120120_0;  1 drivers
v0x14212be50_0 .net "JumpE", 0 0, L_0x142132c90;  1 drivers
v0x14212bee0_0 .net "MemWriteD", 0 0, v0x1421201c0_0;  1 drivers
v0x14212bfb0_0 .net "MemWriteE", 0 0, L_0x142132bf0;  1 drivers
v0x14212c040_0 .net "MemWriteM", 0 0, L_0x142133650;  1 drivers
v0x14212c0d0_0 .net "MemoryInControl", 3 0, L_0x1421333c0;  1 drivers
v0x14212c160_0 .net "MemoryInData", 100 0, L_0x1421330c0;  1 drivers
v0x14212c210_0 .net "MemoryOutControl", 3 0, L_0x142136a20;  1 drivers
v0x14212b780_0 .net "MemoryOutData", 100 0, L_0x142136ac0;  1 drivers
v0x14212c4a0_0 .net "PCD", 31 0, L_0x142131ba0;  1 drivers
v0x14212c530_0 .net "PCE", 31 0, L_0x142132270;  1 drivers
v0x14212c5e0_0 .net "PCF", 31 0, v0x142128950_0;  1 drivers
v0x14212c670_0 .net "PCFF", 31 0, L_0x1421348b0;  1 drivers
v0x14212c750_0 .net "PCPlus4D", 31 0, L_0x142131c80;  1 drivers
v0x14212c800_0 .net "PCPlus4E", 31 0, L_0x142132770;  1 drivers
v0x14212c8b0_0 .net "PCPlus4F", 31 0, L_0x1421354f0;  1 drivers
v0x14212c990_0 .net "PCPlus4M", 31 0, L_0x142133570;  1 drivers
v0x14212ca20_0 .net "PCPlus4W", 31 0, L_0x142133d60;  1 drivers
v0x14212cac0_0 .net "PCSrcE", 0 0, L_0x142136db0;  1 drivers
v0x14212cb70_0 .net "PCTargetE", 31 0, L_0x142137120;  1 drivers
v0x14212cc40_0 .net "RD1D", 31 0, L_0x142135e60;  1 drivers
v0x14212ccd0_0 .net "RD1E", 31 0, L_0x1421320b0;  1 drivers
v0x14212cd80_0 .net "RD2D", 31 0, L_0x142136410;  1 drivers
v0x14212ce30_0 .net "RD2E", 31 0, L_0x142132190;  1 drivers
v0x14212cee0_0 .net "RdD", 4 0, L_0x142131490;  1 drivers
v0x14212cf80_0 .net "RdE", 4 0, L_0x1421325c0;  1 drivers
v0x14212d030_0 .net "RdM", 4 0, L_0x1421334d0;  1 drivers
v0x14212d110_0 .net "RdW", 4 0, L_0x142133eb0;  1 drivers
v0x14212d1b0_0 .net "ReadDataM", 31 0, L_0x142138010;  1 drivers
v0x14212d250_0 .net "ReadDataW", 31 0, L_0x142133a10;  1 drivers
v0x14212d300_0 .net "RegWriteD", 0 0, v0x142120260_0;  1 drivers
v0x14212d3d0_0 .net "RegWriteE", 0 0, L_0x142132a20;  1 drivers
v0x14212d460_0 .net "RegWriteM", 0 0, L_0x1421337a0;  1 drivers
v0x14212d530_0 .net "RegWriteW", 0 0, L_0x142133fd0;  1 drivers
v0x14212d5c0_0 .net "ResultSrcD", 1 0, v0x142120300_0;  1 drivers
v0x14212d690_0 .net "ResultSrcE", 1 0, L_0x142132ac0;  1 drivers
v0x14212d720_0 .net "ResultSrcM", 1 0, L_0x142133930;  1 drivers
v0x14212d7c0_0 .net "ResultSrcW", 1 0, L_0x1421343c0;  1 drivers
v0x14212d860_0 .net "ResultW", 31 0, L_0x142137570;  1 drivers
v0x14212d970_0 .net "Rs1D", 4 0, L_0x1421345a0;  1 drivers
v0x14212c2c0_0 .net "Rs1E", 4 0, L_0x1421323a0;  1 drivers
v0x14212c360_0 .net "Rs2D", 4 0, L_0x142134640;  1 drivers
v0x14212c410_0 .net "Rs2E", 4 0, L_0x1421324c0;  1 drivers
RS_0x138008070 .resolv tri, L_0x142131870, L_0x142134350;
v0x14212da50_0 .net8 "SrcAE", 31 0, RS_0x138008070;  2 drivers
RS_0x1380080a0 .resolv tri, L_0x142134460, L_0x142136f80;
v0x14212dae0_0 .net8 "SrcBE", 31 0, RS_0x1380080a0;  2 drivers
v0x14212dbb0_0 .net "WriteBackInControl", 2 0, L_0x142134170;  1 drivers
v0x14212dc50_0 .net "WriteBackInData", 100 0, L_0x142133840;  1 drivers
v0x14212dd00_0 .net "WriteBackOutControl", 2 0, L_0x142138250;  1 drivers
v0x14212ddb0_0 .net "WriteBackOutData", 100 0, L_0x142137450;  1 drivers
v0x14212de60_0 .net "WriteDataE", 31 0, L_0x1421317a0;  1 drivers
v0x14212df10_0 .net "WriteDataM", 31 0, L_0x142132f10;  1 drivers
v0x14212dfb0_0 .net "ZeroE", 0 0, L_0x142137310;  1 drivers
v0x14212e060_0 .net *"_ivl_13", 95 0, L_0x142131d50;  1 drivers
v0x14212e0f0_0 .net *"_ivl_26", 174 0, L_0x142132910;  1 drivers
v0x14212e1a0_0 .net *"_ivl_38", 10 0, L_0x142132700;  1 drivers
v0x14212e250_0 .net *"_ivl_47", 100 0, L_0x1421336f0;  1 drivers
v0x14212e300_0 .net *"_ivl_55", 3 0, L_0x142133b10;  1 drivers
v0x14212e3b0_0 .net *"_ivl_64", 100 0, L_0x142133e00;  1 drivers
v0x14212e460_0 .net *"_ivl_71", 2 0, L_0x142134290;  1 drivers
v0x14212e510_0 .net "clk", 0 0, v0x14212ed40_0;  1 drivers
v0x14212e5a0_0 .net "reset", 0 0, v0x14212ef30_0;  1 drivers
L_0x142131490 .part L_0x142131ac0, 7, 5;
L_0x142131960 .concat [ 32 32 32 0], L_0x1421354f0, v0x142128950_0, L_0x1421353d0;
L_0x142131ac0 .part L_0x142131d50, 64, 32;
L_0x142131ba0 .part L_0x142131d50, 32, 32;
L_0x142131c80 .part L_0x142131d50, 0, 32;
LS_0x142131e40_0_0 .concat [ 32 32 5 5], L_0x142131c80, v0x142125780_0, L_0x142131490, L_0x142134640;
LS_0x142131e40_0_4 .concat [ 5 32 32 32], L_0x1421345a0, L_0x142131ba0, L_0x142136410, L_0x142135e60;
L_0x142131e40 .concat [ 74 101 0 0], LS_0x142131e40_0_0, LS_0x142131e40_0_4;
L_0x1421320b0 .part L_0x142132910, 143, 32;
L_0x142132190 .part L_0x142132910, 111, 32;
L_0x142132270 .part L_0x142132910, 79, 32;
L_0x1421323a0 .part L_0x142132910, 74, 5;
L_0x1421324c0 .part L_0x142132910, 69, 5;
L_0x1421325c0 .part L_0x142132910, 64, 5;
L_0x142132660 .part L_0x142132910, 32, 32;
L_0x142132770 .part L_0x142132910, 0, 32;
LS_0x142132980_0_0 .concat [ 1 4 1 1], v0x14211ff70_0, v0x14211f1d0_0, v0x142120000_0, v0x142120120_0;
LS_0x142132980_0_4 .concat [ 1 2 1 0], v0x1421201c0_0, v0x142120300_0, v0x142120260_0;
L_0x142132980 .concat [ 7 4 0 0], LS_0x142132980_0_0, LS_0x142132980_0_4;
L_0x142132a20 .part L_0x142132700, 10, 1;
L_0x142132ac0 .part L_0x142132700, 8, 2;
L_0x142132bf0 .part L_0x142132700, 7, 1;
L_0x142132c90 .part L_0x142132700, 6, 1;
L_0x142132dd0 .part L_0x142132700, 5, 1;
L_0x142132e70 .part L_0x142132700, 1, 4;
L_0x142132d30 .part L_0x142132700, 0, 1;
L_0x1421330c0 .concat [ 32 5 32 32], L_0x142132770, L_0x1421325c0, L_0x1421317a0, L_0x1421372a0;
L_0x1421332a0 .part L_0x1421336f0, 69, 32;
L_0x142132f10 .part L_0x1421336f0, 37, 32;
L_0x1421334d0 .part L_0x1421336f0, 32, 5;
L_0x142133570 .part L_0x1421336f0, 0, 32;
L_0x1421333c0 .concat [ 1 2 1 0], L_0x142132bf0, L_0x142132ac0, L_0x142132a20;
L_0x1421337a0 .part L_0x142133b10, 3, 1;
L_0x142133930 .part L_0x142133b10, 1, 2;
L_0x142133650 .part L_0x142133b10, 0, 1;
L_0x142133840 .concat [ 32 5 32 32], L_0x142133570, L_0x1421334d0, L_0x142138010, L_0x1421332a0;
L_0x142133c80 .part L_0x142133e00, 69, 32;
L_0x142133a10 .part L_0x142133e00, 37, 32;
L_0x142133eb0 .part L_0x142133e00, 32, 5;
L_0x142133d60 .part L_0x142133e00, 0, 32;
L_0x142134170 .concat [ 2 1 0 0], L_0x142133930, L_0x1421337a0;
L_0x142133fd0 .part L_0x142134290, 2, 1;
L_0x1421343c0 .part L_0x142134290, 0, 2;
L_0x1421345a0 .part L_0x142131ac0, 15, 5;
L_0x142134640 .part L_0x142131ac0, 20, 5;
L_0x142135780 .part L_0x142131ac0, 0, 7;
L_0x142135820 .part L_0x142131ac0, 12, 3;
L_0x142134760 .part L_0x142131ac0, 30, 1;
L_0x142136570 .part L_0x142131ac0, 15, 5;
L_0x142135900 .part L_0x142131ac0, 20, 5;
L_0x142136980 .part L_0x142131ac0, 7, 25;
L_0x142136710 .concat [ 175 11 0 0], L_0x142131e40, L_0x142132980;
L_0x1421367b0 .part v0x142122ba0_0, 175, 11;
L_0x142136bb0 .part v0x142122ba0_0, 0, 175;
L_0x1421373b0 .concat [ 101 4 0 0], L_0x1421330c0, L_0x1421333c0;
L_0x142136a20 .part v0x142126d70_0, 101, 4;
L_0x142136ac0 .part v0x142126d70_0, 0, 101;
L_0x142138130 .concat [ 101 3 0 0], L_0x142133840, L_0x142134170;
L_0x142138250 .part v0x14212aa60_0, 101, 3;
L_0x142137450 .part v0x14212aa60_0, 0, 101;
S_0x142108770 .scope module, "ALU" "ALU" 3 268, 4 1 0, S_0x14210ba60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "SrcA";
    .port_info 1 /INPUT 32 "SrcB";
    .port_info 2 /INPUT 4 "ALUCtl";
    .port_info 3 /OUTPUT 32 "ALUResult";
    .port_info 4 /OUTPUT 1 "Zero";
P_0x142808200 .param/l "ADD" 1 4 12, +C4<00000000000000000000000000000000>;
P_0x142808240 .param/l "AND" 1 4 21, +C4<00000000000000000000000000001001>;
P_0x142808280 .param/l "BGE" 1 4 26, +C4<00000000000000000000000000001100>;
P_0x1428082c0 .param/l "BGEU" 1 4 28, +C4<00000000000000000000000000001110>;
P_0x142808300 .param/l "BLT" 1 4 25, +C4<00000000000000000000000000001011>;
P_0x142808340 .param/l "BLTU" 1 4 27, +C4<00000000000000000000000000001101>;
P_0x142808380 .param/l "BNE" 1 4 24, +C4<00000000000000000000000000001010>;
P_0x1428083c0 .param/l "OR" 1 4 20, +C4<00000000000000000000000000001000>;
P_0x142808400 .param/l "SLL" 1 4 14, +C4<00000000000000000000000000000010>;
P_0x142808440 .param/l "SLT" 1 4 15, +C4<00000000000000000000000000000011>;
P_0x142808480 .param/l "SLTU" 1 4 16, +C4<00000000000000000000000000000100>;
P_0x1428084c0 .param/l "SRA" 1 4 19, +C4<00000000000000000000000000000111>;
P_0x142808500 .param/l "SRL" 1 4 18, +C4<00000000000000000000000000000110>;
P_0x142808540 .param/l "SUB" 1 4 13, +C4<00000000000000000000000000000001>;
P_0x142808580 .param/l "WIDTH" 0 4 1, +C4<00000000000000000000000000100000>;
P_0x1428085c0 .param/l "XOR" 1 4 17, +C4<00000000000000000000000000000101>;
L_0x1421372a0 .functor BUFZ 32, v0x14211d5f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x142109df0_0 .net "ALUCtl", 3 0, L_0x142132e70;  alias, 1 drivers
v0x14211d2f0_0 .net "ALUResult", 31 0, L_0x1421372a0;  alias, 1 drivers
v0x14211d3a0_0 .net8 "SrcA", 31 0, RS_0x138008070;  alias, 2 drivers
v0x14211d460_0 .net8 "SrcB", 31 0, RS_0x1380080a0;  alias, 2 drivers
v0x14211d510_0 .net "Zero", 0 0, L_0x142137310;  alias, 1 drivers
v0x14211d5f0_0 .var "temp", 31 0;
E_0x142106e20 .event anyedge, v0x142109df0_0, v0x14211d3a0_0, v0x14211d460_0;
L_0x142137310 .reduce/nor v0x14211d5f0_0;
S_0x14211d720 .scope module, "Adder_PCPlus4" "Adder" 3 162, 5 1 0, S_0x14210ba60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "SrcA";
    .port_info 1 /INPUT 32 "SrcB";
    .port_info 2 /OUTPUT 32 "Result";
P_0x14211d8e0 .param/l "WIDTH" 0 5 1, +C4<00000000000000000000000000100000>;
v0x14211da50_0 .net "Result", 31 0, L_0x1421354f0;  alias, 1 drivers
v0x14211dae0_0 .net "SrcA", 31 0, v0x142128950_0;  alias, 1 drivers
L_0x138040178 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x14211db80_0 .net "SrcB", 31 0, L_0x138040178;  1 drivers
L_0x1421354f0 .arith/sum 32, v0x142128950_0, L_0x138040178;
S_0x14211dc20 .scope module, "Adder_PCPlus4E" "Adder" 3 258, 5 1 0, S_0x14210ba60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "SrcA";
    .port_info 1 /INPUT 32 "SrcB";
    .port_info 2 /OUTPUT 32 "Result";
P_0x14211dde0 .param/l "WIDTH" 0 5 1, +C4<00000000000000000000000000100000>;
v0x14211df70_0 .net "Result", 31 0, L_0x142137120;  alias, 1 drivers
v0x14211e020_0 .net "SrcA", 31 0, L_0x142132270;  alias, 1 drivers
v0x14211e0c0_0 .net "SrcB", 31 0, L_0x142132660;  alias, 1 drivers
L_0x142137120 .arith/sum 32, L_0x142132270, L_0x142132660;
S_0x14211e160 .scope module, "ControlUnit" "ControlUnit" 3 182, 6 1 0, S_0x14210ba60;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 3 "func3";
    .port_info 2 /INPUT 1 "func7_5";
    .port_info 3 /OUTPUT 4 "ALUCtl";
    .port_info 4 /OUTPUT 2 "ResultSrc";
    .port_info 5 /OUTPUT 2 "ImmSrc";
    .port_info 6 /OUTPUT 1 "Branch";
    .port_info 7 /OUTPUT 1 "Jump";
    .port_info 8 /OUTPUT 1 "MemWrite";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "RegWrite";
v0x1421205a0_0 .net "ALUCtl", 3 0, v0x14211f1d0_0;  alias, 1 drivers
v0x142120630_0 .net "ALUOp", 1 0, v0x14211feb0_0;  1 drivers
v0x1421206c0_0 .net "ALUSrc", 0 0, v0x14211ff70_0;  alias, 1 drivers
v0x142120770_0 .net "Branch", 0 0, v0x142120000_0;  alias, 1 drivers
v0x142120820_0 .net "ImmSrc", 1 0, v0x142120090_0;  alias, 1 drivers
v0x1421208f0_0 .net "Jump", 0 0, v0x142120120_0;  alias, 1 drivers
v0x1421209a0_0 .net "MemWrite", 0 0, v0x1421201c0_0;  alias, 1 drivers
v0x142120a50_0 .net "RegWrite", 0 0, v0x142120260_0;  alias, 1 drivers
v0x142120b00_0 .net "ResultSrc", 1 0, v0x142120300_0;  alias, 1 drivers
v0x142120c30_0 .net "func3", 2 0, L_0x142135820;  1 drivers
v0x142120cc0_0 .net "func7_5", 0 0, L_0x142134760;  1 drivers
v0x142120d50_0 .net "opcode", 6 0, L_0x142135780;  1 drivers
L_0x1421356e0 .part L_0x142135780, 5, 1;
S_0x14211e490 .scope module, "ALUDecoder" "ALUDecoder" 6 28, 7 1 0, S_0x14211e160;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALUOp";
    .port_info 1 /INPUT 3 "func3";
    .port_info 2 /INPUT 1 "func7_5";
    .port_info 3 /INPUT 1 "opcode_5";
    .port_info 4 /OUTPUT 4 "ALUCtl";
P_0x142808600 .param/l "ADD" 0 7 17, +C4<00000000000000000000000000000000>;
P_0x142808640 .param/l "AND" 0 7 26, +C4<00000000000000000000000000001001>;
P_0x142808680 .param/l "BGE" 0 7 32, +C4<00000000000000000000000000001100>;
P_0x1428086c0 .param/l "BGEU" 0 7 34, +C4<00000000000000000000000000001110>;
P_0x142808700 .param/l "BLT" 0 7 31, +C4<00000000000000000000000000001011>;
P_0x142808740 .param/l "BLTU" 0 7 33, +C4<00000000000000000000000000001101>;
P_0x142808780 .param/l "BNE" 0 7 30, +C4<00000000000000000000000000001010>;
P_0x1428087c0 .param/l "Branch_Type" 0 7 13, +C4<00000000000000000000000000000001>;
P_0x142808800 .param/l "IR_Type" 0 7 14, +C4<00000000000000000000000000000010>;
P_0x142808840 .param/l "Load_Store_Type" 0 7 12, +C4<00000000000000000000000000000000>;
P_0x142808880 .param/l "OR" 0 7 25, +C4<00000000000000000000000000001000>;
P_0x1428088c0 .param/l "SLL" 0 7 19, +C4<00000000000000000000000000000010>;
P_0x142808900 .param/l "SLT" 0 7 20, +C4<00000000000000000000000000000011>;
P_0x142808940 .param/l "SLTU" 0 7 21, +C4<00000000000000000000000000000100>;
P_0x142808980 .param/l "SRA" 0 7 24, +C4<00000000000000000000000000000111>;
P_0x1428089c0 .param/l "SRL" 0 7 23, +C4<00000000000000000000000000000110>;
P_0x142808a00 .param/l "SUB" 0 7 18, +C4<00000000000000000000000000000001>;
P_0x142808a40 .param/l "XOR" 0 7 22, +C4<00000000000000000000000000000101>;
v0x14211ee20_0 .net "ALUCtl", 3 0, v0x14211f1d0_0;  alias, 1 drivers
v0x14211eee0_0 .net "ALUOp", 1 0, v0x14211feb0_0;  alias, 1 drivers
v0x14211ef90_0 .net "func3", 2 0, L_0x142135820;  alias, 1 drivers
v0x14211f050_0 .net "func7_5", 0 0, L_0x142134760;  alias, 1 drivers
v0x14211f0f0_0 .net "opcode_5", 0 0, L_0x1421356e0;  1 drivers
v0x14211f1d0_0 .var "temp", 3 0;
E_0x14211edb0 .event anyedge, v0x14211eee0_0, v0x14211ef90_0, v0x14211f0f0_0, v0x14211f050_0;
S_0x14211f300 .scope module, "MainDecoder" "MainDecoder" 6 16, 8 1 0, S_0x14211e160;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 2 "ResultSrc";
    .port_info 2 /OUTPUT 2 "ImmSrc";
    .port_info 3 /OUTPUT 2 "ALUOp";
    .port_info 4 /OUTPUT 1 "Branch";
    .port_info 5 /OUTPUT 1 "Jump";
    .port_info 6 /OUTPUT 1 "MemWrite";
    .port_info 7 /OUTPUT 1 "ALUSrc";
    .port_info 8 /OUTPUT 1 "RegWrite";
P_0x14211f4c0 .param/l "B_Type" 0 8 16, +C4<00000000000000000000000000000010>;
P_0x14211f500 .param/l "BranchInst" 0 8 23, +C4<00000000000000000000000001100011>;
P_0x14211f540 .param/l "Branch_Type" 0 8 9, +C4<00000000000000000000000000000001>;
P_0x14211f580 .param/l "IR_Type" 0 8 10, +C4<00000000000000000000000000000010>;
P_0x14211f5c0 .param/l "I_Type" 0 8 14, +C4<00000000000000000000000000000000>;
P_0x14211f600 .param/l "I_TypeInst" 0 8 24, +C4<00000000000000000000000000010011>;
P_0x14211f640 .param/l "J_Type" 0 8 17, +C4<00000000000000000000000000000011>;
P_0x14211f680 .param/l "J_TypeInst" 0 8 26, +C4<00000000000000000000000001101111>;
P_0x14211f6c0 .param/l "LoadInst" 0 8 21, +C4<00000000000000000000000000000011>;
P_0x14211f700 .param/l "Load_Store_Type" 0 8 8, +C4<00000000000000000000000000000000>;
P_0x14211f740 .param/l "R_TypeInst" 0 8 25, +C4<00000000000000000000000000110011>;
P_0x14211f780 .param/l "S_Type" 0 8 15, +C4<00000000000000000000000000000001>;
P_0x14211f7c0 .param/l "StoreInst" 0 8 22, +C4<00000000000000000000000000100011>;
v0x14211feb0_0 .var "ALUOp", 1 0;
v0x14211ff70_0 .var "ALUSrc", 0 0;
v0x142120000_0 .var "Branch", 0 0;
v0x142120090_0 .var "ImmSrc", 1 0;
v0x142120120_0 .var "Jump", 0 0;
v0x1421201c0_0 .var "MemWrite", 0 0;
v0x142120260_0 .var "RegWrite", 0 0;
v0x142120300_0 .var "ResultSrc", 1 0;
v0x1421203b0_0 .net "opcode", 6 0, L_0x142135780;  alias, 1 drivers
E_0x14211fe70 .event anyedge, v0x1421203b0_0;
S_0x142120e90 .scope module, "DataMemory" "DataMemory" 3 288, 9 2 0, S_0x14210ba60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "WD";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "WE";
    .port_info 4 /OUTPUT 32 "RD";
P_0x14211e320 .param/l "Width" 0 9 3, +C4<00000000000000000000000000100000>;
v0x1421211c0_0 .net "A", 31 0, L_0x1421332a0;  alias, 1 drivers
v0x142121280_0 .net "CLK", 0 0, v0x14212ed40_0;  alias, 1 drivers
v0x142121320_0 .net "RD", 31 0, L_0x142138010;  alias, 1 drivers
v0x1421213e0_0 .net "WD", 31 0, L_0x142132f10;  alias, 1 drivers
v0x142121490_0 .net "WE", 0 0, L_0x142133650;  alias, 1 drivers
L_0x138040400 .functor BUFT 1, C4<00000000000000000000000011111111>, C4<0>, C4<0>, C4<0>;
v0x142121570_0 .net/2u *"_ivl_0", 31 0, L_0x138040400;  1 drivers
v0x142121620_0 .net *"_ivl_10", 31 0, L_0x142137880;  1 drivers
v0x1421216d0_0 .net *"_ivl_12", 7 0, L_0x142137980;  1 drivers
L_0x1380404d8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x142121780_0 .net/2u *"_ivl_14", 31 0, L_0x1380404d8;  1 drivers
v0x142121890_0 .net *"_ivl_16", 31 0, L_0x142137a20;  1 drivers
v0x142121940_0 .net *"_ivl_18", 7 0, L_0x142137c00;  1 drivers
v0x1421219f0_0 .net *"_ivl_2", 0 0, L_0x142137600;  1 drivers
L_0x138040520 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x142121a90_0 .net/2u *"_ivl_20", 31 0, L_0x138040520;  1 drivers
v0x142121b40_0 .net *"_ivl_22", 31 0, L_0x142137ca0;  1 drivers
v0x142121bf0_0 .net *"_ivl_24", 7 0, L_0x142137d80;  1 drivers
v0x142121ca0_0 .net *"_ivl_26", 31 0, L_0x142137e20;  1 drivers
L_0x138040448 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x142121d50_0 .net/2u *"_ivl_4", 31 0, L_0x138040448;  1 drivers
v0x142121ee0_0 .net *"_ivl_6", 7 0, L_0x1421376e0;  1 drivers
L_0x138040490 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x142121f70_0 .net/2u *"_ivl_8", 31 0, L_0x138040490;  1 drivers
v0x142122020 .array "mem", 0 255, 7 0;
E_0x142121180 .event posedge, v0x142121280_0;
L_0x142137600 .cmp/gt 32, L_0x1421332a0, L_0x138040400;
L_0x1421376e0 .array/port v0x142122020, L_0x142137880;
L_0x142137880 .arith/sum 32, L_0x1421332a0, L_0x138040490;
L_0x142137980 .array/port v0x142122020, L_0x142137a20;
L_0x142137a20 .arith/sum 32, L_0x1421332a0, L_0x1380404d8;
L_0x142137c00 .array/port v0x142122020, L_0x142137ca0;
L_0x142137ca0 .arith/sum 32, L_0x1421332a0, L_0x138040520;
L_0x142137d80 .array/port v0x142122020, L_0x1421332a0;
L_0x142137e20 .concat [ 8 8 8 8], L_0x142137d80, L_0x142137c00, L_0x142137980, L_0x1421376e0;
L_0x142138010 .functor MUXZ 32, L_0x142137e20, L_0x138040448, L_0x142137600, C4<>;
S_0x142122140 .scope module, "Decode" "PipelineReg" 3 171, 10 1 0, S_0x14210ba60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 96 "d";
    .port_info 3 /OUTPUT 96 "q";
P_0x1421222b0 .param/l "WIDTH" 0 10 2, +C4<00000000000000000000000001100000>;
v0x142122450_0 .net "clk", 0 0, v0x14212ed40_0;  alias, 1 drivers
v0x142122510_0 .net "d", 95 0, L_0x142131960;  alias, 1 drivers
v0x1421225a0_0 .var "q", 95 0;
v0x142122630_0 .net "rst", 0 0, v0x14212ef30_0;  alias, 1 drivers
E_0x142122410 .event posedge, v0x142122630_0, v0x142121280_0;
S_0x1421226f0 .scope module, "Execute" "PipelineReg" 3 215, 10 1 0, S_0x14210ba60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 186 "d";
    .port_info 3 /OUTPUT 186 "q";
P_0x1421228b0 .param/l "WIDTH" 0 10 2, +C4<00000000000000000000000010111010>;
v0x142122a30_0 .net "clk", 0 0, v0x14212ed40_0;  alias, 1 drivers
v0x142122b10_0 .net "d", 185 0, L_0x142136710;  1 drivers
v0x142122ba0_0 .var "q", 185 0;
v0x142122c30_0 .net "rst", 0 0, v0x14212ef30_0;  alias, 1 drivers
S_0x142122ce0 .scope module, "FA" "Mux3x1" 3 231, 11 1 0, S_0x14210ba60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 32 "C";
    .port_info 3 /INPUT 2 "S";
    .port_info 4 /OUTPUT 32 "Y";
P_0x142122ea0 .param/l "WIDTH" 0 11 1, +C4<00000000000000000000000000100000>;
v0x142123040_0 .net "A", 31 0, L_0x1421320b0;  alias, 1 drivers
v0x142123100_0 .net "B", 31 0, L_0x142137570;  alias, 1 drivers
v0x1421231b0_0 .net "C", 31 0, L_0x1421332a0;  alias, 1 drivers
v0x142123280_0 .net "S", 1 0, L_0x1421384f0;  alias, 1 drivers
v0x142123320_0 .net "Y", 31 0, v0x142123410_0;  alias, 1 drivers
v0x142123410_0 .var "temp", 31 0;
E_0x142122fd0 .event anyedge, v0x142123280_0, v0x142123040_0, v0x142123100_0, v0x1421211c0_0;
S_0x142123540 .scope module, "FB" "Mux3x1" 3 238, 11 1 0, S_0x14210ba60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 32 "C";
    .port_info 3 /INPUT 2 "S";
    .port_info 4 /OUTPUT 32 "Y";
P_0x142121050 .param/l "WIDTH" 0 11 1, +C4<00000000000000000000000000100000>;
v0x1421238b0_0 .net "A", 31 0, L_0x142132190;  alias, 1 drivers
v0x142123970_0 .net "B", 31 0, L_0x142137570;  alias, 1 drivers
v0x142123a30_0 .net "C", 31 0, L_0x1421332a0;  alias, 1 drivers
v0x142123b20_0 .net "S", 1 0, L_0x1421385e0;  alias, 1 drivers
v0x142123bc0_0 .net "Y", 31 0, v0x142123c90_0;  alias, 1 drivers
v0x142123c90_0 .var "temp", 31 0;
E_0x142123840 .event anyedge, v0x142123b20_0, v0x1421238b0_0, v0x142123100_0, v0x1421211c0_0;
S_0x142123dc0 .scope module, "HazardUnit" "HazardUnit" 3 320, 12 3 0, S_0x14210ba60;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Rs1E";
    .port_info 1 /INPUT 5 "Rs2E";
    .port_info 2 /INPUT 5 "RdM";
    .port_info 3 /INPUT 5 "RdW";
    .port_info 4 /INPUT 1 "RegWriteM";
    .port_info 5 /INPUT 1 "RegWriteW";
    .port_info 6 /OUTPUT 2 "ForwardAE";
    .port_info 7 /OUTPUT 2 "ForwardBE";
v0x142124bf0_0 .net "ForwardAE", 1 0, L_0x1421384f0;  alias, 1 drivers
v0x142124ca0_0 .net "ForwardBE", 1 0, L_0x1421385e0;  alias, 1 drivers
v0x142124d80_0 .net "RdM", 4 0, L_0x1421334d0;  alias, 1 drivers
v0x142124e10_0 .net "RdW", 4 0, L_0x142133eb0;  alias, 1 drivers
v0x142124ec0_0 .net "RegWriteM", 0 0, L_0x1421337a0;  alias, 1 drivers
v0x142124f90_0 .net "RegWriteW", 0 0, L_0x142133fd0;  alias, 1 drivers
v0x142125040_0 .net "Rs1E", 4 0, L_0x1421323a0;  alias, 1 drivers
v0x1421250f0_0 .net "Rs2E", 4 0, L_0x1421324c0;  alias, 1 drivers
S_0x142124080 .scope module, "ForwardingLogic" "ForwardingLogic" 12 14, 12 30 0, S_0x142123dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Rs1E";
    .port_info 1 /INPUT 5 "Rs2E";
    .port_info 2 /INPUT 5 "RdM";
    .port_info 3 /INPUT 5 "RdW";
    .port_info 4 /INPUT 1 "RegWriteM";
    .port_info 5 /INPUT 1 "RegWriteW";
    .port_info 6 /OUTPUT 2 "ForwardAE";
    .port_info 7 /OUTPUT 2 "ForwardBE";
L_0x1421384f0 .functor BUFZ 2, v0x1421249b0_0, C4<00>, C4<00>, C4<00>;
L_0x1421385e0 .functor BUFZ 2, v0x142124ac0_0, C4<00>, C4<00>, C4<00>;
v0x1421243f0_0 .net "ForwardAE", 1 0, L_0x1421384f0;  alias, 1 drivers
v0x1421244c0_0 .net "ForwardBE", 1 0, L_0x1421385e0;  alias, 1 drivers
v0x142124570_0 .net "RdM", 4 0, L_0x1421334d0;  alias, 1 drivers
v0x142124620_0 .net "RdW", 4 0, L_0x142133eb0;  alias, 1 drivers
v0x1421246d0_0 .net "RegWriteM", 0 0, L_0x1421337a0;  alias, 1 drivers
v0x1421247b0_0 .net "RegWriteW", 0 0, L_0x142133fd0;  alias, 1 drivers
v0x142124850_0 .net "Rs1E", 4 0, L_0x1421323a0;  alias, 1 drivers
v0x142124900_0 .net "Rs2E", 4 0, L_0x1421324c0;  alias, 1 drivers
v0x1421249b0_0 .var "tempA", 1 0;
v0x142124ac0_0 .var "tempB", 1 0;
E_0x142124340/0 .event anyedge, v0x142124900_0, v0x142124570_0, v0x1421246d0_0, v0x142124620_0;
E_0x142124340/1 .event anyedge, v0x1421247b0_0;
E_0x142124340 .event/or E_0x142124340/0, E_0x142124340/1;
E_0x142124380/0 .event anyedge, v0x142124850_0, v0x142124570_0, v0x1421246d0_0, v0x142124620_0;
E_0x142124380/1 .event anyedge, v0x1421247b0_0;
E_0x142124380 .event/or E_0x142124380/0, E_0x142124380/1;
S_0x142125230 .scope module, "ImmExtnd" "ImmExtnd" 3 206, 13 1 0, S_0x14210ba60;
 .timescale 0 0;
    .port_info 0 /INPUT 25 "Instr";
    .port_info 1 /INPUT 2 "InstType";
    .port_info 2 /OUTPUT 32 "ImmExt";
P_0x1421253f0 .param/l "B_Type" 0 13 9, +C4<00000000000000000000000000000010>;
P_0x142125430 .param/l "I_Type" 0 13 7, +C4<00000000000000000000000000000000>;
P_0x142125470 .param/l "J_Type" 0 13 10, +C4<00000000000000000000000000000011>;
P_0x1421254b0 .param/l "S_Type" 0 13 8, +C4<00000000000000000000000000000001>;
v0x142125780_0 .var "ImmExt", 31 0;
v0x142125840_0 .net "InstType", 1 0, v0x142120090_0;  alias, 1 drivers
v0x1421258e0_0 .net "Instr", 31 7, L_0x142136980;  1 drivers
E_0x142125720 .event anyedge, v0x142120090_0, v0x1421258e0_0;
S_0x142125990 .scope module, "InstructionMemory" "InstructionMemory" 3 155, 14 1 0, S_0x14210ba60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "readAddr";
    .port_info 1 /OUTPUT 32 "inst";
L_0x138040010 .functor BUFT 1, C4<00000000000000000000000011111111>, C4<0>, C4<0>, C4<0>;
v0x142125b90_0 .net/2u *"_ivl_0", 31 0, L_0x138040010;  1 drivers
v0x142125c50_0 .net *"_ivl_10", 31 0, L_0x142134b80;  1 drivers
v0x142125cf0_0 .net *"_ivl_12", 7 0, L_0x142134c80;  1 drivers
L_0x1380400e8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x142125da0_0 .net/2u *"_ivl_14", 31 0, L_0x1380400e8;  1 drivers
v0x142125e50_0 .net *"_ivl_16", 31 0, L_0x142134d20;  1 drivers
v0x142125f40_0 .net *"_ivl_18", 7 0, L_0x142134f60;  1 drivers
v0x142125ff0_0 .net *"_ivl_2", 0 0, L_0x142134a40;  1 drivers
L_0x138040130 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x142126090_0 .net/2u *"_ivl_20", 31 0, L_0x138040130;  1 drivers
v0x142126140_0 .net *"_ivl_22", 31 0, L_0x142135000;  1 drivers
v0x142126250_0 .net *"_ivl_24", 7 0, L_0x142135140;  1 drivers
v0x142126300_0 .net *"_ivl_26", 31 0, L_0x1421351e0;  1 drivers
L_0x138040058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1421263b0_0 .net/2u *"_ivl_4", 31 0, L_0x138040058;  1 drivers
v0x142126460_0 .net *"_ivl_6", 7 0, L_0x142134ae0;  1 drivers
L_0x1380400a0 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x142126510_0 .net/2u *"_ivl_8", 31 0, L_0x1380400a0;  1 drivers
v0x1421265c0_0 .var/i "i", 31 0;
v0x142126670_0 .net "inst", 31 0, L_0x1421353d0;  alias, 1 drivers
v0x142126720 .array "insts", 0 255, 7 0;
v0x1421268b0_0 .net "readAddr", 31 0, v0x142128950_0;  alias, 1 drivers
L_0x142134a40 .cmp/gt 32, v0x142128950_0, L_0x138040010;
L_0x142134ae0 .array/port v0x142126720, L_0x142134b80;
L_0x142134b80 .arith/sum 32, v0x142128950_0, L_0x1380400a0;
L_0x142134c80 .array/port v0x142126720, L_0x142134d20;
L_0x142134d20 .arith/sum 32, v0x142128950_0, L_0x1380400e8;
L_0x142134f60 .array/port v0x142126720, L_0x142135000;
L_0x142135000 .arith/sum 32, v0x142128950_0, L_0x138040130;
L_0x142135140 .array/port v0x142126720, v0x142128950_0;
L_0x1421351e0 .concat [ 8 8 8 8], L_0x142135140, L_0x142134f60, L_0x142134c80, L_0x142134ae0;
L_0x1421353d0 .functor MUXZ 32, L_0x1421351e0, L_0x138040058, L_0x142134a40, C4<>;
S_0x142126940 .scope module, "Memory" "PipelineReg" 3 278, 10 1 0, S_0x14210ba60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 105 "d";
    .port_info 3 /OUTPUT 105 "q";
P_0x142126ab0 .param/l "WIDTH" 0 10 2, +C4<00000000000000000000000001101001>;
v0x142126c50_0 .net "clk", 0 0, v0x14212ed40_0;  alias, 1 drivers
v0x142126ce0_0 .net "d", 104 0, L_0x1421373b0;  1 drivers
v0x142126d70_0 .var "q", 104 0;
v0x142126e00_0 .net "rst", 0 0, v0x14212ef30_0;  alias, 1 drivers
S_0x142126ed0 .scope module, "Mux2x1_ALUSrc" "Mux2x1" 3 249, 15 1 0, S_0x14210ba60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "S";
    .port_info 3 /OUTPUT 32 "Y";
P_0x142127090 .param/l "WIDTH" 0 15 1, +C4<00000000000000000000000000100000>;
v0x142127210_0 .net "A", 31 0, v0x142123c90_0;  alias, 1 drivers
v0x1421272e0_0 .net "B", 31 0, L_0x142132660;  alias, 1 drivers
v0x142127370_0 .net "S", 0 0, L_0x142132d30;  alias, 1 drivers
v0x142127400_0 .net8 "Y", 31 0, RS_0x1380080a0;  alias, 2 drivers
L_0x142136f80 .functor MUXZ 32, v0x142123c90_0, L_0x142132660, L_0x142132d30, C4<>;
S_0x1421274c0 .scope module, "Mux2x1_PC" "Mux2x1" 3 141, 15 1 0, S_0x14210ba60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "S";
    .port_info 3 /OUTPUT 32 "Y";
P_0x142127680 .param/l "WIDTH" 0 15 1, +C4<00000000000000000000000000100000>;
v0x142127800_0 .net "A", 31 0, L_0x1421354f0;  alias, 1 drivers
v0x1421278d0_0 .net "B", 31 0, L_0x142137120;  alias, 1 drivers
v0x142127960_0 .net "S", 0 0, L_0x142136db0;  alias, 1 drivers
v0x1421279f0_0 .net "Y", 31 0, L_0x1421348b0;  alias, 1 drivers
L_0x1421348b0 .functor MUXZ 32, L_0x1421354f0, L_0x142137120, L_0x142136db0, C4<>;
S_0x142127ab0 .scope module, "Mux3x1_ResultSrc" "Mux3x1" 3 309, 11 1 0, S_0x14210ba60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 32 "C";
    .port_info 3 /INPUT 2 "S";
    .port_info 4 /OUTPUT 32 "Y";
P_0x142127c70 .param/l "WIDTH" 0 11 1, +C4<00000000000000000000000000100000>;
L_0x142137570 .functor BUFZ 32, v0x142128210_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x142127e10_0 .net "A", 31 0, L_0x142133c80;  alias, 1 drivers
v0x142127ed0_0 .net "B", 31 0, L_0x142133a10;  alias, 1 drivers
v0x142127f80_0 .net "C", 31 0, L_0x142133d60;  alias, 1 drivers
v0x142128040_0 .net "S", 1 0, L_0x1421343c0;  alias, 1 drivers
v0x1421280f0_0 .net "Y", 31 0, L_0x142137570;  alias, 1 drivers
v0x142128210_0 .var "temp", 31 0;
E_0x142127da0 .event anyedge, v0x142128040_0, v0x142127e10_0, v0x142127ed0_0, v0x142127f80_0;
S_0x142128320 .scope module, "ProgramCounter" "ProgramCounter" 3 148, 16 2 0, S_0x14210ba60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /OUTPUT 32 "pc_out";
P_0x1421285e0 .param/l "WIDTH" 0 16 3, +C4<00000000000000000000000000100000>;
v0x1421286c0_0 .net "clk", 0 0, v0x14212ed40_0;  alias, 1 drivers
v0x142128750_0 .net "pc_in", 31 0, L_0x1421348b0;  alias, 1 drivers
v0x1421287f0_0 .net "pc_out", 31 0, v0x142128950_0;  alias, 1 drivers
v0x1421288c0_0 .net "reset", 0 0, v0x14212ef30_0;  alias, 1 drivers
v0x142128950_0 .var "temp", 31 0;
S_0x142128a50 .scope module, "RegisterFile" "RegisterFile" 3 196, 17 1 0, S_0x14210ba60;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "A1";
    .port_info 1 /INPUT 5 "A2";
    .port_info 2 /INPUT 5 "A3";
    .port_info 3 /INPUT 32 "WD3";
    .port_info 4 /INPUT 1 "CLK";
    .port_info 5 /INPUT 1 "reset";
    .port_info 6 /INPUT 1 "WE3";
    .port_info 7 /OUTPUT 32 "RD1";
    .port_info 8 /OUTPUT 32 "RD2";
P_0x142128c10 .param/l "ADDR_WIDTH" 0 17 2, +C4<00000000000000000000000000000101>;
P_0x142128c50 .param/l "DATA_WIDTH" 0 17 2, +C4<00000000000000000000000000100000>;
v0x142128f40_0 .net "A1", 4 0, L_0x142136570;  1 drivers
v0x142129000_0 .net "A2", 4 0, L_0x142135900;  1 drivers
v0x1421290a0_0 .net "A3", 4 0, L_0x142133eb0;  alias, 1 drivers
v0x142129130_0 .net "CLK", 0 0, L_0x1421359a0;  1 drivers
v0x1421291c0_0 .net "RD1", 31 0, L_0x142135e60;  alias, 1 drivers
v0x142129290_0 .net "RD2", 31 0, L_0x142136410;  alias, 1 drivers
v0x142129340_0 .net "WD3", 31 0, L_0x142137570;  alias, 1 drivers
v0x1421293e0_0 .net "WE3", 0 0, L_0x142133fd0;  alias, 1 drivers
v0x1421294b0_0 .net *"_ivl_0", 31 0, L_0x142135a60;  1 drivers
v0x1421295c0_0 .net *"_ivl_10", 31 0, L_0x142135ca0;  1 drivers
v0x142129650_0 .net *"_ivl_12", 6 0, L_0x142135d40;  1 drivers
L_0x138040298 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x142129700_0 .net *"_ivl_15", 1 0, L_0x138040298;  1 drivers
v0x1421297b0_0 .net *"_ivl_18", 31 0, L_0x142135fc0;  1 drivers
L_0x1380402e0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x142129860_0 .net *"_ivl_21", 26 0, L_0x1380402e0;  1 drivers
L_0x138040328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x142129910_0 .net/2u *"_ivl_22", 31 0, L_0x138040328;  1 drivers
v0x1421299c0_0 .net *"_ivl_24", 0 0, L_0x1421360a0;  1 drivers
L_0x138040370 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x142129a60_0 .net/2u *"_ivl_26", 31 0, L_0x138040370;  1 drivers
v0x142129bf0_0 .net *"_ivl_28", 31 0, L_0x142136200;  1 drivers
L_0x1380401c0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x142129c80_0 .net *"_ivl_3", 26 0, L_0x1380401c0;  1 drivers
v0x142129d30_0 .net *"_ivl_30", 6 0, L_0x1421362a0;  1 drivers
L_0x1380403b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x142129de0_0 .net *"_ivl_33", 1 0, L_0x1380403b8;  1 drivers
L_0x138040208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x142129e90_0 .net/2u *"_ivl_4", 31 0, L_0x138040208;  1 drivers
v0x142129f40_0 .net *"_ivl_6", 0 0, L_0x142135b00;  1 drivers
L_0x138040250 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x142129fe0_0 .net/2u *"_ivl_8", 31 0, L_0x138040250;  1 drivers
v0x14212a090_0 .var/i "i", 31 0;
v0x14212a140 .array "regfile", 0 31, 31 0;
v0x14212a4e0_0 .net "reset", 0 0, v0x14212ef30_0;  alias, 1 drivers
E_0x142128ee0 .event posedge, v0x142129130_0;
L_0x142135a60 .concat [ 5 27 0 0], L_0x142136570, L_0x1380401c0;
L_0x142135b00 .cmp/eq 32, L_0x142135a60, L_0x138040208;
L_0x142135ca0 .array/port v0x14212a140, L_0x142135d40;
L_0x142135d40 .concat [ 5 2 0 0], L_0x142136570, L_0x138040298;
L_0x142135e60 .functor MUXZ 32, L_0x142135ca0, L_0x138040250, L_0x142135b00, C4<>;
L_0x142135fc0 .concat [ 5 27 0 0], L_0x142135900, L_0x1380402e0;
L_0x1421360a0 .cmp/eq 32, L_0x142135fc0, L_0x138040328;
L_0x142136200 .array/port v0x14212a140, L_0x1421362a0;
L_0x1421362a0 .concat [ 5 2 0 0], L_0x142135900, L_0x1380403b8;
L_0x142136410 .functor MUXZ 32, L_0x142136200, L_0x138040370, L_0x1421360a0, C4<>;
S_0x14212a650 .scope module, "WriteBack" "PipelineReg" 3 300, 10 1 0, S_0x14210ba60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 104 "d";
    .port_info 3 /OUTPUT 104 "q";
P_0x142126b70 .param/l "WIDTH" 0 10 2, +C4<00000000000000000000000001101000>;
v0x14212a920_0 .net "clk", 0 0, v0x14212ed40_0;  alias, 1 drivers
v0x14212a9c0_0 .net "d", 103 0, L_0x142138130;  1 drivers
v0x14212aa60_0 .var "q", 103 0;
v0x14212aaf0_0 .net "rst", 0 0, v0x14212ef30_0;  alias, 1 drivers
    .scope S_0x142128320;
T_0 ;
    %wait E_0x142121180;
    %load/vec4 v0x1421288c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %load/vec4 v0x142128750_0;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %store/vec4 v0x142128950_0, 0, 32;
    %jmp T_0;
    .thread T_0;
    .scope S_0x142125990;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1421265c0_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x1421265c0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x1421265c0_0;
    %store/vec4a v0x142126720, 4, 0;
    %load/vec4 v0x1421265c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1421265c0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %vpi_call 14 19 "$readmemb", "instructions.txt", v0x142126720 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x142122140;
T_2 ;
    %wait E_0x142122410;
    %load/vec4 v0x142122630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 96;
    %assign/vec4 v0x1421225a0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x142122510_0;
    %assign/vec4 v0x1421225a0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x14211f300;
T_3 ;
    %wait E_0x14211fe70;
    %load/vec4 v0x1421203b0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0x142120260_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x14211ff70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x1421201c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x142120120_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x142120000_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v0x14211feb0_0, 0, 2;
    %split/vec4 2;
    %store/vec4 v0x142120090_0, 0, 2;
    %store/vec4 v0x142120300_0, 0, 2;
    %jmp T_3.7;
T_3.0 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x142120300_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x142120090_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x14211feb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142120000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142120120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1421201c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14211ff70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142120260_0, 0, 1;
    %jmp T_3.7;
T_3.1 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x142120300_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x142120090_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x14211feb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142120000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142120120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1421201c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14211ff70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142120260_0, 0, 1;
    %jmp T_3.7;
T_3.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x142120300_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x142120090_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x14211feb0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142120000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142120120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1421201c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14211ff70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142120260_0, 0, 1;
    %jmp T_3.7;
T_3.3 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x142120300_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x142120090_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x14211feb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142120000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142120120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1421201c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14211ff70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142120260_0, 0, 1;
    %jmp T_3.7;
T_3.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x142120300_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x142120090_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x14211feb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142120000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142120120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1421201c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14211ff70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142120260_0, 0, 1;
    %jmp T_3.7;
T_3.5 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x142120300_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x142120090_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x14211feb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142120000_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142120120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1421201c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14211ff70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142120260_0, 0, 1;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x14211e490;
T_4 ;
    %wait E_0x14211edb0;
    %load/vec4 v0x14211eee0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x14211f1d0_0, 0, 4;
    %jmp T_4.4;
T_4.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x14211f1d0_0, 0, 4;
    %jmp T_4.4;
T_4.1 ;
    %load/vec4 v0x14211ef90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x14211f1d0_0, 0, 4;
    %jmp T_4.12;
T_4.5 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x14211f1d0_0, 0, 4;
    %jmp T_4.12;
T_4.6 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x14211f1d0_0, 0, 4;
    %jmp T_4.12;
T_4.7 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x14211f1d0_0, 0, 4;
    %jmp T_4.12;
T_4.8 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x14211f1d0_0, 0, 4;
    %jmp T_4.12;
T_4.9 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x14211f1d0_0, 0, 4;
    %jmp T_4.12;
T_4.10 ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x14211f1d0_0, 0, 4;
    %jmp T_4.12;
T_4.12 ;
    %pop/vec4 1;
    %jmp T_4.4;
T_4.2 ;
    %load/vec4 v0x14211ef90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x14211f1d0_0, 0, 4;
    %jmp T_4.22;
T_4.13 ;
    %load/vec4 v0x14211f0f0_0;
    %load/vec4 v0x14211f050_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_4.23, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x14211f1d0_0, 0, 4;
    %jmp T_4.24;
T_4.23 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x14211f1d0_0, 0, 4;
T_4.24 ;
    %jmp T_4.22;
T_4.14 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x14211f1d0_0, 0, 4;
    %jmp T_4.22;
T_4.15 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x14211f1d0_0, 0, 4;
    %jmp T_4.22;
T_4.16 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x14211f1d0_0, 0, 4;
    %jmp T_4.22;
T_4.17 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x14211f1d0_0, 0, 4;
    %jmp T_4.22;
T_4.18 ;
    %load/vec4 v0x14211f050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.25, 8;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x14211f1d0_0, 0, 4;
    %jmp T_4.26;
T_4.25 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x14211f1d0_0, 0, 4;
T_4.26 ;
    %jmp T_4.22;
T_4.19 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x14211f1d0_0, 0, 4;
    %jmp T_4.22;
T_4.20 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x14211f1d0_0, 0, 4;
    %jmp T_4.22;
T_4.22 ;
    %pop/vec4 1;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x142128a50;
T_5 ;
    %wait E_0x142128ee0;
    %load/vec4 v0x14212a4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14212a090_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x14212a090_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x14212a090_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14212a140, 0, 4;
    %load/vec4 v0x14212a090_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14212a090_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x1421293e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x142129340_0;
    %load/vec4 v0x1421290a0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14212a140, 0, 4;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x142125230;
T_6 ;
    %wait E_0x142125720;
    %load/vec4 v0x142125840_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x142125780_0, 0, 32;
    %jmp T_6.5;
T_6.0 ;
    %load/vec4 v0x1421258e0_0;
    %parti/s 3, 5, 4;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_6.6, 4;
    %pushi/vec4 0, 0, 27;
    %load/vec4 v0x1421258e0_0;
    %parti/s 5, 13, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x142125780_0, 0, 32;
    %jmp T_6.7;
T_6.6 ;
    %load/vec4 v0x1421258e0_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x1421258e0_0;
    %parti/s 12, 13, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x142125780_0, 0, 32;
T_6.7 ;
    %jmp T_6.5;
T_6.1 ;
    %load/vec4 v0x1421258e0_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x1421258e0_0;
    %parti/s 7, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1421258e0_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x142125780_0, 0, 32;
    %jmp T_6.5;
T_6.2 ;
    %load/vec4 v0x1421258e0_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x1421258e0_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1421258e0_0;
    %parti/s 6, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1421258e0_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x142125780_0, 0, 32;
    %jmp T_6.5;
T_6.3 ;
    %load/vec4 v0x1421258e0_0;
    %parti/s 1, 24, 6;
    %replicate 12;
    %load/vec4 v0x1421258e0_0;
    %parti/s 8, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1421258e0_0;
    %parti/s 1, 13, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1421258e0_0;
    %parti/s 10, 14, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x142125780_0, 0, 32;
    %jmp T_6.5;
T_6.5 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x1421226f0;
T_7 ;
    %wait E_0x142122410;
    %load/vec4 v0x142122c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 186;
    %assign/vec4 v0x142122ba0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x142122b10_0;
    %assign/vec4 v0x142122ba0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x142122ce0;
T_8 ;
    %wait E_0x142122fd0;
    %load/vec4 v0x142123280_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x142123410_0, 0, 32;
    %jmp T_8.4;
T_8.0 ;
    %load/vec4 v0x142123040_0;
    %store/vec4 v0x142123410_0, 0, 32;
    %jmp T_8.4;
T_8.1 ;
    %load/vec4 v0x142123100_0;
    %store/vec4 v0x142123410_0, 0, 32;
    %jmp T_8.4;
T_8.2 ;
    %load/vec4 v0x1421231b0_0;
    %store/vec4 v0x142123410_0, 0, 32;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x142123540;
T_9 ;
    %wait E_0x142123840;
    %load/vec4 v0x142123b20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x142123c90_0, 0, 32;
    %jmp T_9.4;
T_9.0 ;
    %load/vec4 v0x1421238b0_0;
    %store/vec4 v0x142123c90_0, 0, 32;
    %jmp T_9.4;
T_9.1 ;
    %load/vec4 v0x142123970_0;
    %store/vec4 v0x142123c90_0, 0, 32;
    %jmp T_9.4;
T_9.2 ;
    %load/vec4 v0x142123a30_0;
    %store/vec4 v0x142123c90_0, 0, 32;
    %jmp T_9.4;
T_9.4 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x142108770;
T_10 ;
    %wait E_0x142106e20;
    %load/vec4 v0x142109df0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_10.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_10.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_10.14, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14211d5f0_0, 0, 32;
    %jmp T_10.16;
T_10.0 ;
    %load/vec4 v0x14211d3a0_0;
    %load/vec4 v0x14211d460_0;
    %add;
    %store/vec4 v0x14211d5f0_0, 0, 32;
    %jmp T_10.16;
T_10.1 ;
    %load/vec4 v0x14211d3a0_0;
    %load/vec4 v0x14211d460_0;
    %sub;
    %store/vec4 v0x14211d5f0_0, 0, 32;
    %jmp T_10.16;
T_10.2 ;
    %load/vec4 v0x14211d3a0_0;
    %ix/getv 4, v0x14211d460_0;
    %shiftl 4;
    %store/vec4 v0x14211d5f0_0, 0, 32;
    %jmp T_10.16;
T_10.3 ;
    %load/vec4 v0x14211d3a0_0;
    %load/vec4 v0x14211d460_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x14211d5f0_0, 0, 32;
    %jmp T_10.16;
T_10.4 ;
    %load/vec4 v0x14211d3a0_0;
    %load/vec4 v0x14211d460_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x14211d5f0_0, 0, 32;
    %jmp T_10.16;
T_10.5 ;
    %load/vec4 v0x14211d3a0_0;
    %load/vec4 v0x14211d460_0;
    %xor;
    %store/vec4 v0x14211d5f0_0, 0, 32;
    %jmp T_10.16;
T_10.6 ;
    %load/vec4 v0x14211d3a0_0;
    %ix/getv 4, v0x14211d460_0;
    %shiftr 4;
    %store/vec4 v0x14211d5f0_0, 0, 32;
    %jmp T_10.16;
T_10.7 ;
    %load/vec4 v0x14211d3a0_0;
    %ix/getv 4, v0x14211d460_0;
    %shiftr/s 4;
    %store/vec4 v0x14211d5f0_0, 0, 32;
    %jmp T_10.16;
T_10.8 ;
    %load/vec4 v0x14211d3a0_0;
    %load/vec4 v0x14211d460_0;
    %or;
    %store/vec4 v0x14211d5f0_0, 0, 32;
    %jmp T_10.16;
T_10.9 ;
    %load/vec4 v0x14211d3a0_0;
    %load/vec4 v0x14211d460_0;
    %and;
    %store/vec4 v0x14211d5f0_0, 0, 32;
    %jmp T_10.16;
T_10.10 ;
    %load/vec4 v0x14211d3a0_0;
    %load/vec4 v0x14211d460_0;
    %cmp/e;
    %flag_get/vec4 4;
    %pad/u 32;
    %store/vec4 v0x14211d5f0_0, 0, 32;
    %jmp T_10.16;
T_10.11 ;
    %load/vec4 v0x14211d3a0_0;
    %load/vec4 v0x14211d460_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_10.17, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_10.18, 8;
T_10.17 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_10.18, 8;
 ; End of false expr.
    %blend;
T_10.18;
    %store/vec4 v0x14211d5f0_0, 0, 32;
    %jmp T_10.16;
T_10.12 ;
    %load/vec4 v0x14211d460_0;
    %load/vec4 v0x14211d3a0_0;
    %cmp/s;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_10.19, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_10.20, 8;
T_10.19 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_10.20, 8;
 ; End of false expr.
    %blend;
T_10.20;
    %store/vec4 v0x14211d5f0_0, 0, 32;
    %jmp T_10.16;
T_10.13 ;
    %load/vec4 v0x14211d3a0_0;
    %load/vec4 v0x14211d460_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_10.21, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_10.22, 8;
T_10.21 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_10.22, 8;
 ; End of false expr.
    %blend;
T_10.22;
    %store/vec4 v0x14211d5f0_0, 0, 32;
    %jmp T_10.16;
T_10.14 ;
    %load/vec4 v0x14211d460_0;
    %load/vec4 v0x14211d3a0_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_10.23, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_10.24, 8;
T_10.23 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_10.24, 8;
 ; End of false expr.
    %blend;
T_10.24;
    %store/vec4 v0x14211d5f0_0, 0, 32;
    %jmp T_10.16;
T_10.16 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x142126940;
T_11 ;
    %wait E_0x142122410;
    %load/vec4 v0x142126e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 105;
    %assign/vec4 v0x142126d70_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x142126ce0_0;
    %assign/vec4 v0x142126d70_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x142120e90;
T_12 ;
    %wait E_0x142121180;
    %load/vec4 v0x142121490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x1421213e0_0;
    %split/vec4 8;
    %ix/getv 3, v0x1421211c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142122020, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x1421211c0_0;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142122020, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x1421211c0_0;
    %addi 2, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142122020, 0, 4;
    %load/vec4 v0x1421211c0_0;
    %addi 3, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142122020, 0, 4;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x14212a650;
T_13 ;
    %wait E_0x142122410;
    %load/vec4 v0x14212aaf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 104;
    %assign/vec4 v0x14212aa60_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x14212a9c0_0;
    %assign/vec4 v0x14212aa60_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x142127ab0;
T_14 ;
    %wait E_0x142127da0;
    %load/vec4 v0x142128040_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x142128210_0, 0, 32;
    %jmp T_14.4;
T_14.0 ;
    %load/vec4 v0x142127e10_0;
    %store/vec4 v0x142128210_0, 0, 32;
    %jmp T_14.4;
T_14.1 ;
    %load/vec4 v0x142127ed0_0;
    %store/vec4 v0x142128210_0, 0, 32;
    %jmp T_14.4;
T_14.2 ;
    %load/vec4 v0x142127f80_0;
    %store/vec4 v0x142128210_0, 0, 32;
    %jmp T_14.4;
T_14.4 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x142124080;
T_15 ;
    %wait E_0x142124380;
    %load/vec4 v0x142124850_0;
    %load/vec4 v0x142124570_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1421246d0_0;
    %and;
    %load/vec4 v0x142124850_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x1421249b0_0, 0, 2;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x142124850_0;
    %load/vec4 v0x142124620_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1421247b0_0;
    %and;
    %load/vec4 v0x142124850_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1421249b0_0, 0, 2;
    %jmp T_15.3;
T_15.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1421249b0_0, 0, 2;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x142124080;
T_16 ;
    %wait E_0x142124340;
    %load/vec4 v0x142124900_0;
    %load/vec4 v0x142124570_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1421246d0_0;
    %and;
    %load/vec4 v0x142124900_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x142124ac0_0, 0, 2;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x142124900_0;
    %load/vec4 v0x142124620_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1421247b0_0;
    %and;
    %load/vec4 v0x142124900_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x142124ac0_0, 0, 2;
    %jmp T_16.3;
T_16.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x142124ac0_0, 0, 2;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x14210ad00;
T_17 ;
    %vpi_call 2 58 "$dumpfile", "tb.vcd" {0 0 0};
    %vpi_call 2 59 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x14210ad00 {0 0 0};
    %delay 500000, 0;
    %vpi_call 2 60 "$finish" {0 0 0};
    %end;
    .thread T_17;
    .scope S_0x14210ad00;
T_18 ;
    %delay 1000, 0;
    %load/vec4 v0x14212ed40_0;
    %inv;
    %store/vec4 v0x14212ed40_0, 0, 1;
    %jmp T_18;
    .thread T_18;
    .scope S_0x14210ad00;
T_19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14212ed40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14212ef30_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14212ef30_0, 0, 1;
    %end;
    .thread T_19;
# The file index is used to find the file name in the following table.
:file_names 18;
    "N/A";
    "<interactive>";
    "tb.v";
    "./PipelineRISCV.v";
    "./ALU.v";
    "./Adder.v";
    "./ControlUnit.v";
    "./ALUDecoder.v";
    "./MainDecoder.v";
    "./DataMemory.v";
    "./PipelineReg.v";
    "./Mux3x1.v";
    "./HazardUnit.v";
    "./ImmExtnd.v";
    "./InstructionMemory.v";
    "./Mux2x1.v";
    "./ProgramCounter.v";
    "./RegisterFile.v";
