{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [],
   "source": [
    "import json\n",
    "import pandas as pd\n",
    "import numpy as np\n",
    "import seaborn as sns\n",
    "import matplotlib.pyplot as plt\n",
    "from openai_client import OpenAIClient\n",
    "from IPython.core.interactiveshell import InteractiveShell"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [],
   "source": [
    "sns.set()\n",
    "%matplotlib inline\n",
    "pd.set_option('display.max_columns', None)\n",
    "pd.set_option('display.max_colwidth', None)\n",
    "pd.set_option(\"expand_frame_repr\", False)\n",
    "pd.set_option('display.float_format', '{:.2f}'.format)\n",
    "InteractiveShell.ast_node_interactivity = 'all'"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [],
   "source": [
    "products_json = json.load(open('data/final_products_data.json'))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [],
   "source": [
    "products_df = pd.DataFrame(products_json[\"products\"][0].items(), columns=[\"id\", \"raw_data\"])\n",
    "products_df[\"raw_length\"] = products_df[\"raw_data\"].apply(lambda x: len(x.split()))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div>\n",
       "<style scoped>\n",
       "    .dataframe tbody tr th:only-of-type {\n",
       "        vertical-align: middle;\n",
       "    }\n",
       "\n",
       "    .dataframe tbody tr th {\n",
       "        vertical-align: top;\n",
       "    }\n",
       "\n",
       "    .dataframe thead th {\n",
       "        text-align: right;\n",
       "    }\n",
       "</style>\n",
       "<table border=\"1\" class=\"dataframe\">\n",
       "  <thead>\n",
       "    <tr style=\"text-align: right;\">\n",
       "      <th></th>\n",
       "      <th>id</th>\n",
       "      <th>raw_data</th>\n",
       "      <th>raw_length</th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <th>4124</th>\n",
       "      <td>WAFER-ULT5-i3-R10</td>\n",
       "      <td>w w w e w r l c Single Board Computer Embedded Board SBC supports Intel th Generation Whiskey Lake processor DDR SODIMM Triple display dual HDMI LVDS Triple GbE USB Gen M A key mPCIe mSATA support SATA Gbs COM RoHS SoC th generation Intel mobile ULT Processor Intel Core iUE GHz GHz Quadcore MB cache TDPW Intel Core iUE GHz GHz Quadcore MB cache TDPW Intel Core iUE GHz GHz Dualcore MB cache TDPW Intel Celeron processor UE GHz Dualcore MB cache TDPW Intel Celeron processor U GHz Dualcore MB cache TDPW BIOS AMI UEFI BIOS Memory x DDR MHz SODIMM support GB Graphics Engine Intel UHD Graphics Display Output Triple Independent Displays x HDMI xHz x LVDS bit dualchannel LVDS CHB DP LVDS converter xHz Ethernet x Intel IAT colay I x PCIe GbE LAN Intel Controller Embedded Controller ITE ITVGFX External IO Interface x USB Gen Internal IO Interface x RS x pin P x RS x pin P Support Auto Flow Control RS x SATA Gs V SATA power connector x USB x pin P IC x IC x pin Audio x HD audio x pin support channel HD audio ACKITHDR Front Panel x Power LED HDD LED x pin x Power button x pin x Reset button x pin LAN LED x LAN LED x pin Expansion x Fullsize PCIe Mini slot w SATA signal support mSATA x M slot A Key Digital IO x bit digital IO x pin Fan Connector x Smart fan connector x pin Power Supply V DC input x Internal power connector x pin Support ATATX mode Watchdog Timer Software programmable support sec system reset Power Consumption VA Intel Core iUE GHz CPU GB MHz DDR memory Operating Temperature C C Storage Temperature C C Operating Humidity noncondensing Dimensions mm x mm Weight GW g NW g Specifications Ordering Information Part No Description WAFERULTiR SBC supports Intel th Generation Core iUE DDR SODIMM triple display dual HDMI LVDS Triple GbE USB M A key mPCIe mSATA support SATA Gbs COM RoHS WAFERULTiR SBC supports Intel th Generation Core iUE DDR SODIMM triple display dual HDMI LVDS Triple GbE USB M A key mPCIe mSATA support SATA Gbs COM RoHS WAFERULTiR SBC supports Intel th Generation Core iUE DDR SODIMM triple display dual HDMI LVDS Triple GbE USB M A key mPCIe mSATA support SATA Gbs COM RoHS WAFERULTCR SBC supports Intel th Generation Celeron UE DDR SODIMM triple display dual HDMI LVDS Triple GbE USB M A key mPCIe support SATA Gbs COM RoHS WAFERULTCER SBC supports Intel th Generation Celeron U DDR SODIMM triple display dual HDMI LVDS Triple GbE USB M A key mPCIe support SATA Gbs COM RoHS RS Round cable RS RS cable mm AWG A DSUB P MALEHEXAGONAL screw B MOLEX P Wins Precision RoHS RS SATA cable mm AWG SATA P female SATA P female LOCK JST PHR P one pcs PKG w label Wins Precision RoHS By order production MOQ Packing List x WAFERULT single board computer Heatspreader x Power cable x SATA power cable kit x RS cable x QIG Quick Installation Guide WAFERULT WAFERULTV SBC supports Intel th generation Whiskey Lake processor DDR SODIMMs Triple display dual HDMI LVDS selection M A Key PCIe Mini slot mSATA spport COM USB Gen SATA Gbs support Support temperature operation C C Support Auto Flow Control RS Features USB USBUSB SATA Gbs DDR PCIe GbEJumperless x USB Gen HDMI x LAN DDR MHz M A Key RS DIO SATAPCIe MiniUSB Audio RS Dimensions Unit mm LVDS Smart Home Fanless heatsink module Optional PN RS Mouser Electronics Authorized Distributor Click View Pricing Inventory Delivery Lifecycle Information IEI WAFERULTCER WAFERULTiR WAFERULTiR WAFERULTiR httpswwwmousercomiei httpswwwmousercomaccesspnWAFERULTCER httpswwwmousercomaccesspnWAFERULTiR httpswwwmousercomaccesspnWAFERULTiR httpswwwmousercomaccesspnWAFERULTiR</td>\n",
       "      <td>622</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>4125</th>\n",
       "      <td>WAFER-ULT5-i7-R10</td>\n",
       "      <td>w w w e w r l c Single Board Computer Embedded Board SBC supports Intel th Generation Whiskey Lake processor DDR SODIMM Triple display dual HDMI LVDS Triple GbE USB Gen M A key mPCIe mSATA support SATA Gbs COM RoHS SoC th generation Intel mobile ULT Processor Intel Core iUE GHz GHz Quadcore MB cache TDPW Intel Core iUE GHz GHz Quadcore MB cache TDPW Intel Core iUE GHz GHz Dualcore MB cache TDPW Intel Celeron processor UE GHz Dualcore MB cache TDPW Intel Celeron processor U GHz Dualcore MB cache TDPW BIOS AMI UEFI BIOS Memory x DDR MHz SODIMM support GB Graphics Engine Intel UHD Graphics Display Output Triple Independent Displays x HDMI xHz x LVDS bit dualchannel LVDS CHB DP LVDS converter xHz Ethernet x Intel IAT colay I x PCIe GbE LAN Intel Controller Embedded Controller ITE ITVGFX External IO Interface x USB Gen Internal IO Interface x RS x pin P x RS x pin P Support Auto Flow Control RS x SATA Gs V SATA power connector x USB x pin P IC x IC x pin Audio x HD audio x pin support channel HD audio ACKITHDR Front Panel x Power LED HDD LED x pin x Power button x pin x Reset button x pin LAN LED x LAN LED x pin Expansion x Fullsize PCIe Mini slot w SATA signal support mSATA x M slot A Key Digital IO x bit digital IO x pin Fan Connector x Smart fan connector x pin Power Supply V DC input x Internal power connector x pin Support ATATX mode Watchdog Timer Software programmable support sec system reset Power Consumption VA Intel Core iUE GHz CPU GB MHz DDR memory Operating Temperature C C Storage Temperature C C Operating Humidity noncondensing Dimensions mm x mm Weight GW g NW g Specifications Ordering Information Part No Description WAFERULTiR SBC supports Intel th Generation Core iUE DDR SODIMM triple display dual HDMI LVDS Triple GbE USB M A key mPCIe mSATA support SATA Gbs COM RoHS WAFERULTiR SBC supports Intel th Generation Core iUE DDR SODIMM triple display dual HDMI LVDS Triple GbE USB M A key mPCIe mSATA support SATA Gbs COM RoHS WAFERULTiR SBC supports Intel th Generation Core iUE DDR SODIMM triple display dual HDMI LVDS Triple GbE USB M A key mPCIe mSATA support SATA Gbs COM RoHS WAFERULTCR SBC supports Intel th Generation Celeron UE DDR SODIMM triple display dual HDMI LVDS Triple GbE USB M A key mPCIe support SATA Gbs COM RoHS WAFERULTCER SBC supports Intel th Generation Celeron U DDR SODIMM triple display dual HDMI LVDS Triple GbE USB M A key mPCIe support SATA Gbs COM RoHS RS Round cable RS RS cable mm AWG A DSUB P MALEHEXAGONAL screw B MOLEX P Wins Precision RoHS RS SATA cable mm AWG SATA P female SATA P female LOCK JST PHR P one pcs PKG w label Wins Precision RoHS By order production MOQ Packing List x WAFERULT single board computer Heatspreader x Power cable x SATA power cable kit x RS cable x QIG Quick Installation Guide WAFERULT WAFERULTV SBC supports Intel th generation Whiskey Lake processor DDR SODIMMs Triple display dual HDMI LVDS selection M A Key PCIe Mini slot mSATA spport COM USB Gen SATA Gbs support Support temperature operation C C Support Auto Flow Control RS Features USB USBUSB SATA Gbs DDR PCIe GbEJumperless x USB Gen HDMI x LAN DDR MHz M A Key RS DIO SATAPCIe MiniUSB Audio RS Dimensions Unit mm LVDS Smart Home Fanless heatsink module Optional PN RS Mouser Electronics Authorized Distributor Click View Pricing Inventory Delivery Lifecycle Information IEI WAFERULTCER WAFERULTiR WAFERULTiR WAFERULTiR httpswwwmousercomiei httpswwwmousercomaccesspnWAFERULTCER httpswwwmousercomaccesspnWAFERULTiR httpswwwmousercomaccesspnWAFERULTiR httpswwwmousercomaccesspnWAFERULTiR</td>\n",
       "      <td>622</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>4126</th>\n",
       "      <td>WSB-H810-R10</td>\n",
       "      <td>w w w e w r l c Single Board Computer Fullsize Fullsize PICMG LGA Intel CPU Two MHz DDR SDRAM DIMM slots support GB memory Dual Intel Gigabit Ethernet LAN controller SATA Gbs USB supported IEI One Key Recovery solution rapid OS backup recovery TPM v hardware security function supported TPM module Stiffener bars IEI jumperless function Features Fullsize PICMG CPU card supports LGA Intel Core iii Pentium Celeron CPU per Intel H DDR VGAiDP Dual Intel GbE USB SATA Gbs PCIe Mini mSATA RS HD Audio RoHSWSBH Packing List x WSBH single board computer x SATA cable x QIG Quick Installation Guide x One Key Recovery CD x Utility CD Ordering Information Part No Description WSBHR Fullsize PICMG CPU card supports LGA Intel Core iii Pentium Celeron CPU per Intel H DDR VGAiDP Dual Intel GbE USB SATA Gbs PCIe Mini mSATA RS HD Audio RoHS RS Dual RS cable mm P RS PS KBMS Ycable bracket mm RS USB cable mm P RS USB cable bracket mm RS SATA power cable MOLEX P SATAP RS LPT flat cable mm RS RS cable mm P ACKITHDR channel HD Audio kit Realtek ALC supports dual audio streams CFSBR Special cooler kit LGA highperformance compatible W CFSCR Special cooler kit LGA U chassis compatible W CFSER Special cooler kit LGA highperformance compatible W CFSFR Special cooler kit LGA highperformance compatible W DPDPR DisplayPort DisplayPort converter board IEI iDP connector DPDVIR DisplayPort DVID converter board IEI iDP connector DPHDMIR DisplayPort HDMI converter board IEI iDP connector DPLVDSR DisplayPort LVDS converter board IEI iDP connector DPVGAR DisplayPort VGA converter board IEI iDP connector TPMINR pin Infineon TPM module software management tool firmware V Enhance stability Strengthen mechanism Prevent PCB bending PCIe Mini mSATA connector Support PCIe Mini mSATA Topside PCIe Mini connector supports PCIe signal halfsize fullsize PCIe device Solderside PCIe Mini connector supports SATA Gbs signal fullsize mSATA mSATA PCIe Mini Specifications CPU th generation LGA Intel Core iii Pentium Celeron processor supported Chipset Intel H Memory Twp pin MHz dualchannel DDR DDRL SDRAM unbuffered DIMMs support GB BIOS UEFI Graphics Intel HD Graphics Gen supports DX OpenCL OpenGL Full MPEG VC AVC Decode Display Output Dual independent display VGA x Hz iDP interface HDMI LVDS VGA DVI DP x Hz Ethernet LAN Intel ILM Ethernet Controller LAN Intel IAT Ethernet Controller Audio channel HD Audio supported IEI ACKITHD kit External IO Interface x RJ x USB x VGA Internal IO Interface x IR x pin x USB degree type A x KBMS x pin x USB x pin P x LPTx pin x USB x pin x RS x pin P x RS x pin P x SATA Gbs x SATA Gbs Intel H supports AHCI RAID Front Panel x Front panel x pin Power LED HDD LED Speaker Power Button Reset Button LAN LED x LAN LED x pin Digital IO x bit digital IO x pin TPM x TPM x pin SMBus x SMBus x pin IC x IC x pin Expansion x mSATA SATA Gbs x PCIe Mini slot PCI ISA signal via golden finger Watchdog Timer Software programmable supports sec system reset Fan Connector x CPU smart fan x pin x System smart fan x pin Power Supply VV ATATX support Power Consumption VA VA VcoreVA VA VSBA Intel Core iK GHz CPU GB two GB MHz DDR memory Operating Temperature C C Storage Temperature C C Operating Humidity noncondensing Dimensions mm x mm Weight GW g NW g DDR mSATA iDP DPDP USB USB SATA Gbs PCIe Mini Expansion Stiffener WSBHV Intel H LGA x USB TPM PCIe MiniDIOiDP LAN x RS USB VGA DualChannel DDR MHz x USB x SATA Gbs LPT Front Panel KBMS x SATA Gbs USB Type A Mouser Electronics Authorized Distributor Click View Pricing Inventory Delivery Lifecycle Information IEI WSBHR httpwwwmousercomiei httpwwwmousercomaccesspnWSBHR</td>\n",
       "      <td>642</td>\n",
       "    </tr>\n",
       "  </tbody>\n",
       "</table>\n",
       "</div>"
      ],
      "text/plain": [
       "                     id                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      raw_data  raw_length\n",
       "4124  WAFER-ULT5-i3-R10                                                                                  w w w e w r l c Single Board Computer Embedded Board SBC supports Intel th Generation Whiskey Lake processor DDR SODIMM Triple display dual HDMI LVDS Triple GbE USB Gen M A key mPCIe mSATA support SATA Gbs COM RoHS SoC th generation Intel mobile ULT Processor Intel Core iUE GHz GHz Quadcore MB cache TDPW Intel Core iUE GHz GHz Quadcore MB cache TDPW Intel Core iUE GHz GHz Dualcore MB cache TDPW Intel Celeron processor UE GHz Dualcore MB cache TDPW Intel Celeron processor U GHz Dualcore MB cache TDPW BIOS AMI UEFI BIOS Memory x DDR MHz SODIMM support GB Graphics Engine Intel UHD Graphics Display Output Triple Independent Displays x HDMI xHz x LVDS bit dualchannel LVDS CHB DP LVDS converter xHz Ethernet x Intel IAT colay I x PCIe GbE LAN Intel Controller Embedded Controller ITE ITVGFX External IO Interface x USB Gen Internal IO Interface x RS x pin P x RS x pin P Support Auto Flow Control RS x SATA Gs V SATA power connector x USB x pin P IC x IC x pin Audio x HD audio x pin support channel HD audio ACKITHDR Front Panel x Power LED HDD LED x pin x Power button x pin x Reset button x pin LAN LED x LAN LED x pin Expansion x Fullsize PCIe Mini slot w SATA signal support mSATA x M slot A Key Digital IO x bit digital IO x pin Fan Connector x Smart fan connector x pin Power Supply V DC input x Internal power connector x pin Support ATATX mode Watchdog Timer Software programmable support sec system reset Power Consumption VA Intel Core iUE GHz CPU GB MHz DDR memory Operating Temperature C C Storage Temperature C C Operating Humidity noncondensing Dimensions mm x mm Weight GW g NW g Specifications Ordering Information Part No Description WAFERULTiR SBC supports Intel th Generation Core iUE DDR SODIMM triple display dual HDMI LVDS Triple GbE USB M A key mPCIe mSATA support SATA Gbs COM RoHS WAFERULTiR SBC supports Intel th Generation Core iUE DDR SODIMM triple display dual HDMI LVDS Triple GbE USB M A key mPCIe mSATA support SATA Gbs COM RoHS WAFERULTiR SBC supports Intel th Generation Core iUE DDR SODIMM triple display dual HDMI LVDS Triple GbE USB M A key mPCIe mSATA support SATA Gbs COM RoHS WAFERULTCR SBC supports Intel th Generation Celeron UE DDR SODIMM triple display dual HDMI LVDS Triple GbE USB M A key mPCIe support SATA Gbs COM RoHS WAFERULTCER SBC supports Intel th Generation Celeron U DDR SODIMM triple display dual HDMI LVDS Triple GbE USB M A key mPCIe support SATA Gbs COM RoHS RS Round cable RS RS cable mm AWG A DSUB P MALEHEXAGONAL screw B MOLEX P Wins Precision RoHS RS SATA cable mm AWG SATA P female SATA P female LOCK JST PHR P one pcs PKG w label Wins Precision RoHS By order production MOQ Packing List x WAFERULT single board computer Heatspreader x Power cable x SATA power cable kit x RS cable x QIG Quick Installation Guide WAFERULT WAFERULTV SBC supports Intel th generation Whiskey Lake processor DDR SODIMMs Triple display dual HDMI LVDS selection M A Key PCIe Mini slot mSATA spport COM USB Gen SATA Gbs support Support temperature operation C C Support Auto Flow Control RS Features USB USBUSB SATA Gbs DDR PCIe GbEJumperless x USB Gen HDMI x LAN DDR MHz M A Key RS DIO SATAPCIe MiniUSB Audio RS Dimensions Unit mm LVDS Smart Home Fanless heatsink module Optional PN RS Mouser Electronics Authorized Distributor Click View Pricing Inventory Delivery Lifecycle Information IEI WAFERULTCER WAFERULTiR WAFERULTiR WAFERULTiR httpswwwmousercomiei httpswwwmousercomaccesspnWAFERULTCER httpswwwmousercomaccesspnWAFERULTiR httpswwwmousercomaccesspnWAFERULTiR httpswwwmousercomaccesspnWAFERULTiR         622\n",
       "4125  WAFER-ULT5-i7-R10                                                                                  w w w e w r l c Single Board Computer Embedded Board SBC supports Intel th Generation Whiskey Lake processor DDR SODIMM Triple display dual HDMI LVDS Triple GbE USB Gen M A key mPCIe mSATA support SATA Gbs COM RoHS SoC th generation Intel mobile ULT Processor Intel Core iUE GHz GHz Quadcore MB cache TDPW Intel Core iUE GHz GHz Quadcore MB cache TDPW Intel Core iUE GHz GHz Dualcore MB cache TDPW Intel Celeron processor UE GHz Dualcore MB cache TDPW Intel Celeron processor U GHz Dualcore MB cache TDPW BIOS AMI UEFI BIOS Memory x DDR MHz SODIMM support GB Graphics Engine Intel UHD Graphics Display Output Triple Independent Displays x HDMI xHz x LVDS bit dualchannel LVDS CHB DP LVDS converter xHz Ethernet x Intel IAT colay I x PCIe GbE LAN Intel Controller Embedded Controller ITE ITVGFX External IO Interface x USB Gen Internal IO Interface x RS x pin P x RS x pin P Support Auto Flow Control RS x SATA Gs V SATA power connector x USB x pin P IC x IC x pin Audio x HD audio x pin support channel HD audio ACKITHDR Front Panel x Power LED HDD LED x pin x Power button x pin x Reset button x pin LAN LED x LAN LED x pin Expansion x Fullsize PCIe Mini slot w SATA signal support mSATA x M slot A Key Digital IO x bit digital IO x pin Fan Connector x Smart fan connector x pin Power Supply V DC input x Internal power connector x pin Support ATATX mode Watchdog Timer Software programmable support sec system reset Power Consumption VA Intel Core iUE GHz CPU GB MHz DDR memory Operating Temperature C C Storage Temperature C C Operating Humidity noncondensing Dimensions mm x mm Weight GW g NW g Specifications Ordering Information Part No Description WAFERULTiR SBC supports Intel th Generation Core iUE DDR SODIMM triple display dual HDMI LVDS Triple GbE USB M A key mPCIe mSATA support SATA Gbs COM RoHS WAFERULTiR SBC supports Intel th Generation Core iUE DDR SODIMM triple display dual HDMI LVDS Triple GbE USB M A key mPCIe mSATA support SATA Gbs COM RoHS WAFERULTiR SBC supports Intel th Generation Core iUE DDR SODIMM triple display dual HDMI LVDS Triple GbE USB M A key mPCIe mSATA support SATA Gbs COM RoHS WAFERULTCR SBC supports Intel th Generation Celeron UE DDR SODIMM triple display dual HDMI LVDS Triple GbE USB M A key mPCIe support SATA Gbs COM RoHS WAFERULTCER SBC supports Intel th Generation Celeron U DDR SODIMM triple display dual HDMI LVDS Triple GbE USB M A key mPCIe support SATA Gbs COM RoHS RS Round cable RS RS cable mm AWG A DSUB P MALEHEXAGONAL screw B MOLEX P Wins Precision RoHS RS SATA cable mm AWG SATA P female SATA P female LOCK JST PHR P one pcs PKG w label Wins Precision RoHS By order production MOQ Packing List x WAFERULT single board computer Heatspreader x Power cable x SATA power cable kit x RS cable x QIG Quick Installation Guide WAFERULT WAFERULTV SBC supports Intel th generation Whiskey Lake processor DDR SODIMMs Triple display dual HDMI LVDS selection M A Key PCIe Mini slot mSATA spport COM USB Gen SATA Gbs support Support temperature operation C C Support Auto Flow Control RS Features USB USBUSB SATA Gbs DDR PCIe GbEJumperless x USB Gen HDMI x LAN DDR MHz M A Key RS DIO SATAPCIe MiniUSB Audio RS Dimensions Unit mm LVDS Smart Home Fanless heatsink module Optional PN RS Mouser Electronics Authorized Distributor Click View Pricing Inventory Delivery Lifecycle Information IEI WAFERULTCER WAFERULTiR WAFERULTiR WAFERULTiR httpswwwmousercomiei httpswwwmousercomaccesspnWAFERULTCER httpswwwmousercomaccesspnWAFERULTiR httpswwwmousercomaccesspnWAFERULTiR httpswwwmousercomaccesspnWAFERULTiR         622\n",
       "4126       WSB-H810-R10  w w w e w r l c Single Board Computer Fullsize Fullsize PICMG LGA Intel CPU Two MHz DDR SDRAM DIMM slots support GB memory Dual Intel Gigabit Ethernet LAN controller SATA Gbs USB supported IEI One Key Recovery solution rapid OS backup recovery TPM v hardware security function supported TPM module Stiffener bars IEI jumperless function Features Fullsize PICMG CPU card supports LGA Intel Core iii Pentium Celeron CPU per Intel H DDR VGAiDP Dual Intel GbE USB SATA Gbs PCIe Mini mSATA RS HD Audio RoHSWSBH Packing List x WSBH single board computer x SATA cable x QIG Quick Installation Guide x One Key Recovery CD x Utility CD Ordering Information Part No Description WSBHR Fullsize PICMG CPU card supports LGA Intel Core iii Pentium Celeron CPU per Intel H DDR VGAiDP Dual Intel GbE USB SATA Gbs PCIe Mini mSATA RS HD Audio RoHS RS Dual RS cable mm P RS PS KBMS Ycable bracket mm RS USB cable mm P RS USB cable bracket mm RS SATA power cable MOLEX P SATAP RS LPT flat cable mm RS RS cable mm P ACKITHDR channel HD Audio kit Realtek ALC supports dual audio streams CFSBR Special cooler kit LGA highperformance compatible W CFSCR Special cooler kit LGA U chassis compatible W CFSER Special cooler kit LGA highperformance compatible W CFSFR Special cooler kit LGA highperformance compatible W DPDPR DisplayPort DisplayPort converter board IEI iDP connector DPDVIR DisplayPort DVID converter board IEI iDP connector DPHDMIR DisplayPort HDMI converter board IEI iDP connector DPLVDSR DisplayPort LVDS converter board IEI iDP connector DPVGAR DisplayPort VGA converter board IEI iDP connector TPMINR pin Infineon TPM module software management tool firmware V Enhance stability Strengthen mechanism Prevent PCB bending PCIe Mini mSATA connector Support PCIe Mini mSATA Topside PCIe Mini connector supports PCIe signal halfsize fullsize PCIe device Solderside PCIe Mini connector supports SATA Gbs signal fullsize mSATA mSATA PCIe Mini Specifications CPU th generation LGA Intel Core iii Pentium Celeron processor supported Chipset Intel H Memory Twp pin MHz dualchannel DDR DDRL SDRAM unbuffered DIMMs support GB BIOS UEFI Graphics Intel HD Graphics Gen supports DX OpenCL OpenGL Full MPEG VC AVC Decode Display Output Dual independent display VGA x Hz iDP interface HDMI LVDS VGA DVI DP x Hz Ethernet LAN Intel ILM Ethernet Controller LAN Intel IAT Ethernet Controller Audio channel HD Audio supported IEI ACKITHD kit External IO Interface x RJ x USB x VGA Internal IO Interface x IR x pin x USB degree type A x KBMS x pin x USB x pin P x LPTx pin x USB x pin x RS x pin P x RS x pin P x SATA Gbs x SATA Gbs Intel H supports AHCI RAID Front Panel x Front panel x pin Power LED HDD LED Speaker Power Button Reset Button LAN LED x LAN LED x pin Digital IO x bit digital IO x pin TPM x TPM x pin SMBus x SMBus x pin IC x IC x pin Expansion x mSATA SATA Gbs x PCIe Mini slot PCI ISA signal via golden finger Watchdog Timer Software programmable supports sec system reset Fan Connector x CPU smart fan x pin x System smart fan x pin Power Supply VV ATATX support Power Consumption VA VA VcoreVA VA VSBA Intel Core iK GHz CPU GB two GB MHz DDR memory Operating Temperature C C Storage Temperature C C Operating Humidity noncondensing Dimensions mm x mm Weight GW g NW g DDR mSATA iDP DPDP USB USB SATA Gbs PCIe Mini Expansion Stiffener WSBHV Intel H LGA x USB TPM PCIe MiniDIOiDP LAN x RS USB VGA DualChannel DDR MHz x USB x SATA Gbs LPT Front Panel KBMS x SATA Gbs USB Type A Mouser Electronics Authorized Distributor Click View Pricing Inventory Delivery Lifecycle Information IEI WSBHR httpwwwmousercomiei httpwwwmousercomaccesspnWSBHR         642"
      ]
     },
     "execution_count": 5,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "products_df.tail(3)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "count     4127.00\n",
       "mean      2543.96\n",
       "std      16013.38\n",
       "min          0.00\n",
       "25%        558.00\n",
       "50%        756.00\n",
       "75%       1153.00\n",
       "max     493591.00\n",
       "Name: raw_length, dtype: float64"
      ]
     },
     "execution_count": 6,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# create a distribution of the raw data length\n",
    "products_df[\"raw_length\"].describe()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "<Figure size 1800x600 with 0 Axes>"
      ]
     },
     "execution_count": 7,
     "metadata": {},
     "output_type": "execute_result"
    },
    {
     "data": {
      "text/plain": [
       "Text(0.5, 1.0, 'Distribution of Raw Data Length')"
      ]
     },
     "execution_count": 7,
     "metadata": {},
     "output_type": "execute_result"
    },
    {
     "data": {
      "text/plain": [
       "<Axes: title={'center': 'Distribution of Raw Data Length'}, xlabel='raw_length', ylabel='Count'>"
      ]
     },
     "execution_count": 7,
     "metadata": {},
     "output_type": "execute_result"
    },
    {
     "data": {
      "text/plain": [
       "Text(0.5, 0, 'Raw Data Length')"
      ]
     },
     "execution_count": 7,
     "metadata": {},
     "output_type": "execute_result"
    },
    {
     "data": {
      "text/plain": [
       "Text(0, 0.5, 'Count')"
      ]
     },
     "execution_count": 7,
     "metadata": {},
     "output_type": "execute_result"
    },
    {
     "data": {
      "image/png": "iVBORw0KGgoAAAANSUhEUgAABcIAAAImCAYAAABw/PnOAAAAOXRFWHRTb2Z0d2FyZQBNYXRwbG90bGliIHZlcnNpb24zLjkuMCwgaHR0cHM6Ly9tYXRwbG90bGliLm9yZy80BEi2AAAACXBIWXMAAA9hAAAPYQGoP6dpAABhA0lEQVR4nO3de5zWZZ0//tcMw0lwFA+AHSwVUVEQUBBKFPkWunnYVWtbFUzNQ57TDI9pHlAzPKSuKYqaqWkrppXtarpbnhAB0yxFxXO/DQhBpwAZZu7P7w/iXidQcUAG7vv5fDzuB3Nfn8P9/tz3XBfDay6uT01RFEUAAAAAAKBC1bZ1AQAAAAAA8HEShAMAAAAAUNEE4QAAAAAAVDRBOAAAAAAAFU0QDgAAAABARROEAwAAAABQ0QThAAAAAABUNEE4AAAAAAAVTRAOAECbKYqirUtYI2rgo6nkz6ySrw0AoC0JwgEAWK7Ro0dnq622Kj+23nrrDBgwIPvtt19uueWWNDU1tdh/xIgROe2001b4/A899FBOPfXUD93vtNNOy4gRI1r9Ou+noaEhY8aMydSpU8tto0ePzujRo1f63KtKU1NTTjvttAwYMCADBw7ME088scw+kydPbvE5LX1st9122WWXXTJmzJj85S9/We21X3XVVcvU1K9fv+y+++753ve+l7fffvsjn3N5n1lrrWmfdbJsn1j62U6ePLkNqwIAqAx1bV0AAABrrj59+uScc85JkjQ3N+edd97Jww8/nIsuuihTp07NFVdckdraJXMrrr766nTt2nWFz33zzTev0H7HHHNMDj744I9c+4d5/vnnc++992b//fcvty291jXFI488kp/97Gc55phj8rnPfS59+vR5333PPvvsbLvttuXn8+fPz7Rp0zJ+/Pi8+uqr+Y//+I/VUfIy7rzzziRLZjovWLAgzz77bK6//vr893//d37yk59kgw02WOFzLe8zqyQr2icAAPjoBOEAALyvrl27pn///i3aRowYkc033zxjx47NL3/5y+yzzz5J8oEh7crYdNNNP5bzLk+vXr1W22utiKWzpvfbb798+tOf/sB9e/Xqtcxn9fnPfz6NjY25/vrrM2PGjDa5vuXV9LnPfS4HHnhgLrvsslxwwQWrvSYAAKqPpVEAAPjIRo0alR49euSOO+4ot/3jkiVLQ/J+/fplyJAhOeWUUzJr1qwkS5alePLJJ/Pkk0+Wl35YugzEHXfckd122y0DBw7MY489tszSKEmyePHiXHDBBRk0aFB23HHHnHrqqZk7d255+/KWvXjvMhOTJ08uzzI/+OCDy/v+43GLFi3Kv//7v2ePPfZI3759M3LkyIwfPz6lUqnFa5155pkZP358hg8fnr59++bf/u3f8vvf//4D38Pm5ubcdttt2XvvvdOvX78MHz4848aNy6JFi5IsWRJm6fv5hS98odXLeNTX1ydJampqym0PPvhgDjzwwAwYMCDbbbdd9thjj9x2221JkunTp2errbbKr3/96/L+U6dOzVZbbZUrrrii3DZv3rxss802+eUvf/mRa+rXr19GjhyZe+65JwsXLiy3/8d//Ef222+/9O/fP/369cs///M/5z//8z+T5H0/s+bm5owfPz577bVX+vXrl/79++ff/u3flruMTGtMnTo1o0aNyvbbb5/Bgwcv87129913p0+fPnnmmWfy1a9+NX379s1uu+2WCRMmtDjP7Nmzc9JJJ2Xw4MEZNGhQzj777Fx++eXl7+3l9YmlXnnllXz961/P9ttvn89//vMZN27cMksTAQDwwQThAAB8ZLW1tRk6dGh+//vfLzeQmzZtWsaMGZORI0fm+uuvz+mnn54nnngi3/rWt5IsWYKkT58+6dOnT+68884WS3pcffXVOfXUU3P22WdnwIABy339//zP/8wf//jHXHzxxTn11FPzm9/8JkcccUSam5tXqP5tt902Z599dpIlS4osb0mUoijyjW98IzfccEO+8pWv5Nprr80ee+yRK664Ypn977///jz00EM566yzctlll2XOnDk5/vjjP7Ces88+OxdddFG+8IUv5Ic//GEOOuig3HrrrTnmmGNSFEWOOeaYHH300eX35MOWbSmVSmlqaio/3n777TzwwAOZMGFC+vXrl8022yxJ8pvf/CbHHntstt1221xzzTW56qqr8ulPfzrnnXdennnmmWy99dbZZJNN8vjjj5fPPWnSpCRpsTb3Y489ltra2gwbNuwD63o/n//857N48eI8++yzSZLbbrstZ599dr7whS/kuuuuy7hx49KhQ4eccsopmTlz5vt+ZuPGjcs111yTr371q7nhhhty/vnn5+23386JJ57YImRvjSlTpuSQQw5Jp06dcsUVV+SMM87Ik08+mYMPPjjvvvtueb9SqZRvfvOb+dKXvpTx48dn4MCBueSSS/LII48kSRobG/O1r30tTz31VM4444xcdNFFmT59em688cbyOT6oT1x00UXZYYcdcu211+af/umfcv3117f4JRQAAB/O0igAALTKRhttlMWLF+ftt9/ORhtt1GLbtGnT0qlTpxx55JHp0KFDkmT99dfPs88+m6Io0qtXr/J64v+4dMaBBx6YPfbY4wNfu1u3bpkwYULWWWed8vNjjz02Dz/8cHbbbbcPrb1r167lZUJ69eq13CVDHn744Tz++OO57LLLsueeeyZZEt526tQpP/jBD3LwwQdnyy23TLLkppYTJkwoX9P8+fNz6qmn5vnnn8922223zLlnzJiRu+66K9/61rdy5JFHls/dvXv3jBkzJg8//HB23XXX8rIw22yzTT71qU994DUdcsghy7Stt956+X//7//l29/+dnkt9xkzZmTffffNmWeeWd5vwIAB2WmnnTJ58uRsv/322WWXXZYJwrfddts888wzWbRoUTp27JhHHnkkAwcOzHrrrfeBdb2fpd8zc+bMSZK8+eab+frXv55jjjmmvM8nP/nJ7Lfffpk2bVr23HPP5X5mS2dav3fGfMeOHXP88cfnhRdeWOb766O49NJLs9lmm+W6665Lu3btkiTbb7999txzz0ycODEHHXRQkpR/cfGVr3wlSbLDDjvk17/+dX7zm99k2LBh+fnPf55XXnklEydOLH8/DBkyJF/4whfKr/VBfeLggw8uvy9DhgzJgw8+mCeeeCKjRo1q9bUBAFQbM8IBAGiVoiiStFxyY6lBgwZl4cKF2WuvvXLppZdm6tSp2XnnnXPcccctd//32mabbT70tXfddddyCJ4sWZalrq4uU6ZM+YhX8f6efPLJ1NXVLRPKL10T/cknnyy3vTfETJIePXokyfvOSF567NKAfak999wz7dq1a7Esxoo699xzc9ddd+WnP/1pjjrqqLRr1y6jR4/ORRdd1OKGlIcffnguvvjizJ8/P3/4wx/yq1/9Ktddd12SJTOXk2T48OF57bXX8uc//zkLFizI73//+3zjG99IY2NjnnnmmRRFkUcffTTDhw//yHW+n9NOOy2nnHJKGhoa8vTTT+fee+8tL9eytK7lufTSS/O1r30tc+fOzdSpUzNx4sT8/Oc//9DjPszChQvzzDPPZNddd01RFOWZ9p/+9KezxRZb5LHHHmux/3v/90KHDh2ywQYbZMGCBUmSJ554Ip/+9Kdb/FKka9euK/RLmyTZcccdy1/X1NTkk5/8ZBoaGlp9bQAA1ciMcAAAWmXWrFnp1KlT1l9//WW2DRgwIOPHj8/NN9+cm266KePHj89GG22Ub3zjGx+61vV7A+73s/HGG7d4Xltbm27duq3ScPCdd95Jt27dyjOB//G1//rXv5bbOnfuvEw9SVqsJf6P537vuZaqq6tLt27dWpx7RW222Wbp27dvkiWzltu3b5+rr746HTt2LM86T5K5c+fmnHPOyYMPPpiampp85jOfKQetS3+5MXTo0HTs2DGPP/54Ntpoo7Rv3z4jRozIZz/72Tz55JPp0qVL5syZs8JB7vLMnDkzSdKzZ88kyRtvvJGzzz47kyZNSvv27bP55ptn6623blHX8jz77LM599xz8+yzz6Zz587p1atXPvGJT3zocR+moaEhpVIp119/fa6//vpltnfs2LHF806dOrV4XltbW379efPmZcMNN1zmHMtrW57lfX+tzLUBAFQjQTgAAB9ZU1NTJk+enIEDBy4TFC81bNiwDBs2LAsXLswTTzyRW265JRdccEG233779OvXb6Ve/+23327xvLm5eZmw8R/X5146O3dFrbfeepk3b16am5tbXOPs2bOTLFmOpbWWLifyl7/8JZ/85CfL7YsXL868efNW6txLHX300XnwwQdz5ZVXZvjw4endu3eS5JRTTskrr7ySm2++OQMGDEiHDh2ycOHC/PSnPy0f27lz5wwePDiTJk3KxhtvnIEDB6auri477bRTnnzyybRr1y6f+cxnsvnmm7e6vscffzzrrLNOtt1225RKpRx55JFp37597rrrrmyzzTapq6vLjBkzcu+9977vOf72t7/l8MMPz1ZbbZX77rsvm2++eWpra/Pb3/42999/f6trS5IuXbqkpqYmhxxyyDIz95Nlw+kP0qNHj7z22mvLtL/11lsrUyIAAB+BpVEAAPjI7rzzzvzlL3/JAQccsNzt3/ve97L//vunKIp07tw5u+22W0499dQkyf/+7/8m+b9Z063x2GOPtbhJ5/3335+mpqbstNNOSZYsO7F0xvFS06ZNa/H8/QL8pQYPHpympqb813/9V4v2pctu7LDDDq2uf/DgwUmS++67r0X7fffdl+bm5pU691J1dXX57ne/m6amplxwwQXl9mnTpmXkyJHZaaedyuu3P/zww0lazmAfPnx4Jk+enKlTp5bf1yFDhuTpp5/Ogw8+uFKzwZ9//vk89NBD2X///dOxY8fMmzcvr776ar785S+nb9++qaurW25d//iZvfLKK3n77bdz8MEHp1evXuXvqeVdz0fVtWvX9OnTJ6+88kr69u1bfmy55Za56qqrPtLyNYMHD86f/vSnPP/88+W2d999t3wzzaVWpk8AAPDBzAgHAOB9/e1vf8vTTz+dZEmoOG/evDz66KO58847s88++2TkyJHLPW7IkCG56aabctppp2WfffbJ4sWLc8MNN2T99dfPkCFDkiT19fX53e9+l0mTJqVPnz4fqa6//OUvOf744zN69Oi89tprueyyy/L5z38+Q4cOTZLstttu+e///u9cdNFFGTFiRKZOnZp77rmnxTnWXXfdJMlvfvObrLfeeuVlOJbaZZddstNOO+Wss87KrFmzsvXWW+fJJ5/M9ddfn3333Xe5N9hcUb169cq+++6bK6+8MgsXLsygQYPy/PPP5+qrr85OO+2UYcOGtfrc7zVgwIDss88+uffee/Of//mf+ad/+qf069cvv/jFL7LtttumZ8+eeeqppzJ+/PjU1NS0WNN81113zfnnn5/Zs2eXb6w5ePDgLFq0KH/4wx9yyimnrFANS79/iqLI/Pnz8+yzz+bmm2/OZz/72Zx44olJliwR8slPfjK33XZbevbsmfr6+jzyyCO55ZZbkvzfWuv/+Jltttlm6dq1a6699trU1dWlrq4u999/f+66664Wx72fmTNn5uabb16mvXfv3vnc5z6Xk08+OUceeWS+9a1vZZ999klzc3NuvPHGPPPMMy1u6vlh9tprr4wfPz7HHntsTjzxxNTX1+emm27KW2+9VV7GJVm5PgEAwAcThAMA8L6ee+65fPWrX02y5CZ9Xbp0Se/evfPd7343X/nKV973uF133TXjxo3LjTfeWL5B5g477JBbbrmlvKb4QQcdlD/84Q854ogjctFFF6V79+4rXNeBBx6Yv/71rzn22GPToUOH7L333vn2t79dvhHn/vvvnzfeeCM/+9nPcscdd2TQoEG58sorW8xg33LLLbPXXnvltttuyyOPPJJf/vKXLV6jpqYm1113Xa688srcfPPNmTt3bj71qU/l5JNPzqGHHrrCtb6fsWPH5jOf+UwmTpyY66+/Pt27d8/BBx+cY445ZpXODD7llFPy4IMP5pJLLsnw4cNz8cUX5/zzz8/555+fJPnsZz+bc889Nz//+c8zderU8nFLbwr55z//uXyTx4022ii9evXKrFmzWtzA8YMs/f5Jlqyj/elPfzoHHHBADj/88BY3GL3mmmsyduzYnHbaaenQoUN69eqVH/7wh7nwwgszderUjB49ermf2TXXXJNLLrkkJ554Yrp06ZJtttkmt956a4444ohMnTo1I0aMeN/a3njjjVx00UXLtH/5y1/O5z73uey8886ZMGFCrr766pxwwglp3759tt1229x0003p37//Cl1/smR2/oQJEzJ27Nh897vfTV1dXfbZZ5+sv/76efXVV8v7rUyfAADgg9UU7rICAADwsXnppZfyyiuvZOTIkeVf1iRLAveePXvm6quvbsPqAACqgxnhAAAAH6MFCxbkxBNPzIEHHpgvfvGLaW5uzq9+9auPtMQMAAArx4xwAACAj9l//dd/ZcKECXn55ZdTFEX69OmTo48+OjvvvHNblwYAUBUE4QAAAAAAVLRVdxceAAAAAABYAwnCAQAAAACoaIJwAAAAAAAqmiAcAAAAAICKVtfWBayJiqJIqVS99xCtra2p6uuHamcMgOpmDIDqpf9DdTMGQHVbW8eA2tqa1NTUrNC+gvDlKJWKzJ07v63LaBN1dbXp1q1LGhoWpKmp1NblAKuZMQCqmzEAqpf+D9XNGADVbW0eAzbYoEvatVuxINzSKAAAAAAAVDRBOAAAAAAAFU0QDgAAAABARROEAwAAAABQ0QThAAAAAABUNEE4AAAAAAAVTRAOAAAAAEBFE4QDAAAAAFDRBOEAAAAAAFQ0QTgAAAAAABVNEA4AAAAAQEUThAMAAAAAUNEE4QAAAAAAVDRBOAAAAAAAFU0QDgAAAABARROEAwAAAABQ0QThAAAAAABUNEE4AAAAAAAVTRAOAAAAAEBFE4SzjKIoUiqVUhRFW5cCAAAAALDSBOEsoyiKXPijJwXhAAAAAEBFEISzXDU1NW1dAgAAAADAKiEIBwAAAACgognCAQAAAACoaIJwAAAAAAAqmiAcAAAAAICKJggHAAAAAKCiCcIBAAAAAKhognAAAAAAACraGhWEv/rqqxkwYEDuvvvuctvzzz+fUaNGpX///hkxYkRuueWWFseUSqVceeWVGTZsWPr3758jjjgib7755uouHQAAAACANdQaE4QvXrw4p5xyShYsWFBumzdvXg499NBsuummmThxYo499tiMGzcuEydOLO9zzTXX5Pbbb8/555+fO+64I6VSKYcffngaGxvb4jIAAAAAAFjDrDFB+FVXXZWuXbu2aPvpT3+a9u3b57zzzssWW2yR/fffP4ccckjGjx+fJGlsbMyNN96YE044IcOHD8/WW2+dyy+/PDNnzswDDzzQFpcBAAAAAMAaZo0IwqdMmZI777wzF198cYv2qVOnZvDgwamrqyu3DRkyJK+99lrmzJmT6dOnZ/78+Rk6dGh5e319ffr06ZMpU6astvoBAAAAAFhz1X34Lh+vhoaGjBkzJmeddVY22WSTFttmzpyZ3r17t2jr3r17kuTPf/5zZs6cmSTLHNe9e/fyttaqq1sjfkew2rVrV5tSqZRkyXtQW1ud7wNUq3btalv8CVQXYwBUL/0fqpsxAKpbtYwBbR6Ef/e7382AAQOy9957L7Pt3XffTYcOHVq0dezYMUmyaNGiLFy4MEmWu88777zT6ppqa2vSrVuXVh+/tmtqakq7utp069ZFEA5Vqr6+c1uXALQhYwBUL/0fqpsxAKpbpY8BbRqE33PPPZk6dWp+8YtfLHd7p06dlrnp5aJFi5Ik66yzTjp16pRkyVrhS79euk/nzq3/4EqlIg0NCz58xwrUrl1t1lmnfZqbSpk3b74gHKpMu3a1qa/vnIaGhWluLrV1OcBqZgyA6qX/Q3UzBkB1W5vHgPr6zis8k71Ng/CJEyfmrbfeyvDhw1u0n3POOfnVr36Vnj17Zvbs2S22LX3eo0ePNDU1lds23XTTFvtstdVWK1VbU9Pa9aGvakVRpKmpFDk4VKfm5lLVj4NQzYwBUL30f6huxgCobpU+BrRpED5u3Li8++67LdpGjhyZE044Ifvss0/uvffe3HHHHWlubk67du2SJE888UQ222yzbLjhhll33XXTtWvXTJ48uRyENzQ05LnnnsuoUaNW+/UAAAAAALDmadMgvEePHstt33DDDdOjR4/sv//+ueGGG3LmmWfm8MMPz+9///vcfPPNOffcc5MsWRt81KhRGTduXDbYYIN88pOfzPe///307NkzI0eOXJ2XAgAAAADAGqrNb5b5QTbccMPccMMNGTt2bPbdd99svPHGGTNmTPbdd9/yPieccEKamppy1lln5d13382gQYMyYcKEtG/fvg0rBwAAAABgTbHGBeEvvPBCi+f9+vXLnXfe+b77t2vXLt/+9rfz7W9/++MuDQAAAACAtZBbIQIAAAAAUNEE4QAAAAAAVDRBOAAAAAAAFU0QDgAAAABARROEAwAAAABQ0QThAAAAAABUNEE4AAAAAAAVTRAOAAAAAEBFE4QDAAAAAFDRBOEAAAAAAFQ0QTgAAAAAABVNEA4AAAAAQEUThAMAAAAAUNEE4QAAAAAAVDRBOAAAAAAAFU0QDgAAAABARROEAwAAAABQ0QThAAAAAABUNEE4AAAAAAAVTRAOAAAAAEBFE4QDAAAAAFDRBOEAAAAAAFQ0QTgAAAAAABVNEA4AAAAAQEUThAMAAAAAUNEE4QAAAAAAVDRBOAAAAAAAFU0QDgAAAABARROEAwAAAABQ0QThAAAAAABUNEE4AAAAAAAVTRAOAAAAAEBFE4SzjFKp1NYlAAAAAACsMoJwAAAAAAAqmiAcAAAAAICKJggHAAAAAKCiCcIBAAAAAKhognAAAAAAACqaIBwAAAAAgIomCAcAAAAAoKIJwgEAAAAAqGhtHoS/9dZb+fa3v50hQ4ZkwIABOfLII/Pyyy+Xt5911lnZaqutWjxGjBhR3l4qlXLllVdm2LBh6d+/f4444oi8+eabbXEpAAAAAACsgdo8CD/22GPz+uuvZ/z48bnrrrvSqVOnHHLIIVm4cGGS5IUXXsg3vvGNPProo+XHXXfdVT7+mmuuye23357zzz8/d9xxR0qlUg4//PA0Nja21SUBAAAAALAGadMg/J133sknP/nJXHDBBenXr1+22GKLHHPMMZk9e3ZeeumlFEWRGTNmZLvttsvGG29cfmywwQZJksbGxtx444054YQTMnz48Gy99da5/PLLM3PmzDzwwANteWkAAAAAAKwh2jQIX2+99XLppZemd+/eSZK5c+fm5ptvTs+ePdOrV6+88cYbWbBgQTbffPPlHj99+vTMnz8/Q4cOLbfV19enT58+mTJlymq5BgAAAAAA1mx1bV3AUt/5znfy05/+NB06dMgPf/jDrLPOOnnxxReTJD/+8Y/z8MMPp7a2NrvssktOOumkrLvuupk5c2aSZJNNNmlxru7du5e3tVZdXZuvGtMm2rX7+3XXLHkPamur832AarV0DCiPBUBVMQZA9dL/oboZA6C6VcsYsMYE4V/72tfy1a9+NbfddluOPfbY3H777XnxxRdTW1ub7t2759prr80bb7yRSy65JC+99FJ+9KMfldcR79ChQ4tzdezYMe+8806ra6mtrUm3bl1W6nrWZo2NjalrV5tu3boIwqFK1dd3busSgDZkDIDqpf9DdTMGQHWr9DFgjQnCe/XqlSQZO3Zsnnnmmdx6660ZO3ZsDjzwwHTr1i1J0rt372y88cb513/91zz77LPp1KlTkiXB7dKvk2TRokXp3Ln1H1ypVKShYcFKXM3aq1272nTq1C5NzaXMmzdfEA5Vpl272tTXd05Dw8I0N5fauhxgNTMGQPXS/6G6GQOguq3NY0B9fecVnsnepkH43LlzM2nSpOy+++6pq1tSSm1tbXr16pXZs2entra2HIIvteWWWyZJZs6cWV4SZfbs2dl0003L+8yePTtbbbXVStXW1LR2feirVrukWPIeyMGhOjU3l6p8HITqZgyA6qX/Q3UzBkB1q/QxoE1jzjlz5uTkk0/OpEmTym2LFy/Oc889ly222CJjxozJIYcc0uKYZ599NsmSGeRbb711unbtmsmTJ5e3NzQ05LnnnsugQYNWyzUAAAAAALBma9MgvHfv3tlll11ywQUXZMqUKXnxxRdz2mmnpaGhIYccckh23333TJo0KVdffXXeeOON/Pa3v80ZZ5yRvfbaK1tssUU6dOiQUaNGZdy4cXnooYcyffr0nHTSSenZs2dGjhzZlpcGAAAAAMAaos3XCL/sssty6aWX5qSTTspf//rX7LjjjrntttvyiU98Ip/4xCdyxRVXZPz48bn++uuz7rrrZu+99843v/nN8vEnnHBCmpqactZZZ+Xdd9/NoEGDMmHChLRv377tLgoAAAAAgDVGTVEURVsXsaZpbi5l7tz5bV1Gm6irq02XLu1z+tWPZMxBO7pZJlSZurradOvWJfPmza/odcGA5TMGQPXS/6G6GQOguq3NY8AGG3RZ4ZtlSjkBAAAAAKhognAAAAAAACqaIBwAAAAAgIomCAcAAAAAoKIJwgEAAAAAqGiCcAAAAAAAKpogHAAAAACAiiYIBwAAAACgognCAQAAAACoaIJwAAAAAAAqmiAcAAAAAICKJggHAAAAAKCiCcIBAAAAAKhognAAAAAAACqaIBwAAAAAgIomCAcAAAAAoKIJwgEAAAAAqGiCcAAAAAAAKpogHAAAAACAiiYIBwAAAACgognCAQAAAACoaIJwAAAAAAAqmiAcAAAAAICKJggHAAAAAKCiCcIBAAAAAKhognAAAAAAACqaIBwAAAAAgIomCAcAAAAAoKIJwgEAAAAAqGiCcAAAAAAAKpogHAAAAACAiiYIBwAAAACgognCAQAAAACoaIJwAAAAAAAqmiAcAAAAAICKJggHAAAAAKCiCcIBAAAAAKhognAAAAAAACqaIBwAAAAAgIomCAcAAAAAoKIJwgEAAAAAqGhtHoS/9dZb+fa3v50hQ4ZkwIABOfLII/Pyyy+Xtz///PMZNWpU+vfvnxEjRuSWW25pcXypVMqVV16ZYcOGpX///jniiCPy5ptvru7LAAAAAABgDdXmQfixxx6b119/PePHj89dd92VTp065ZBDDsnChQszb968HHroodl0000zceLEHHvssRk3blwmTpxYPv6aa67J7bffnvPPPz933HFHSqVSDj/88DQ2NrbhVQEAAAAAsKaoa8sXf+edd/LJT34yRx11VHr37p0kOeaYY/LP//zPeemllzJp0qS0b98+5513Xurq6rLFFluUQ/P9998/jY2NufHGG3PKKadk+PDhSZLLL788w4YNywMPPJC99tqrDa8OAAAAAIA1QZvOCF9vvfVy6aWXlkPwuXPn5uabb07Pnj3Tq1evTJ06NYMHD05d3f/l9UOGDMlrr72WOXPmZPr06Zk/f36GDh1a3l5fX58+ffpkypQpq/16AAAAAABY87TpjPD3+s53vpOf/vSn6dChQ374wx9mnXXWycyZM8sh+VLdu3dPkvz5z3/OzJkzkySbbLLJMvss3QYAAAAAQHVbY4Lwr33ta/nqV7+a2267Lccee2xuv/32vPvuu+nQoUOL/Tp27JgkWbRoURYuXJgky93nnXfeWal66urafPn0NtGu3d+vu2bJe1BbW53vA1SrpWNAeSwAqooxAKqX/g/VzRgA1a1axoA1Jgjv1atXkmTs2LF55plncuutt6ZTp07L3PRy0aJFSZJ11lknnTp1SpI0NjaWv166T+fOnVtdS21tTbp169Lq49d2jY2NqWtXm27dugjCoUrV17d+DAXWfsYAqF76P1Q3YwBUt0ofA9o0CJ87d24mTZqU3XffvbwOeG1tbXr16pXZs2enZ8+emT17dotjlj7v0aNHmpqaym2bbrppi3222mqrVtdVKhVpaFjQ6uPXZu3a1aZTp3Zpai5l3rz5gnCoMu3a1aa+vnMaGhamubnU1uUAq5kxAKqX/g/VzRgA1W1tHgPq6zuv8Ez2Ng3C58yZk5NPPjk33HBDhg0bliRZvHhxnnvuuYwYMSIbbbRR7rjjjjQ3N6ddu3ZJkieeeCKbbbZZNtxww6y77rrp2rVrJk+eXA7CGxoa8txzz2XUqFErVVtT09r1oa9a7ZJiyXsgB4fq1NxcqvJxEKqbMQCql/4P1c0YANWt0seANo05e/funV122SUXXHBBpkyZkhdffDGnnXZaGhoacsghh2T//ffP3/72t5x55pmZMWNG7r777tx888056qijkixZG3zUqFEZN25cHnrooUyfPj0nnXRSevbsmZEjR7blpQEAAAAAsIZo8zXCL7vsslx66aU56aST8te//jU77rhjbrvttnziE59Iktxwww0ZO3Zs9t1332y88cYZM2ZM9t133/LxJ5xwQpqamnLWWWfl3XffzaBBgzJhwoS0b9++rS4JAAAAAIA1SE1RFEVbF7GmaW4uZe7c+W1dRpuoq6tNly7tc/rVj2TMQTtaIxyqTF3dkhvlzps3v6L/OxSwfMYAqF76P1Q3YwBUt7V5DNhggy4rvEa4lBMAAAAAgIomCAcAAAAAoKIJwgEAAAAAqGiCcAAAAAAAKpogHAAAAACAiiYIBwAAAACgognCAQAAAACoaIJwAAAAAAAqmiAcAAAAAICKJggHAAAAAKCiCcIBAAAAAKhognAAAAAAACqaIBwAAAAAgIomCAcAAAAAoKIJwgEAAAAAqGiCcAAAAAAAKpogHAAAAACAiiYIBwAAAACgognCAQAAAACoaIJwAAAAAAAqmiAcAAAAAICKJggHAAAAAKCiCcIBAAAAAKhognAAAAAAACqaIBwAAAAAgIomCAcAAAAAoKIJwgEAAAAAqGiCcAAAAAAAKpogHAAAAACAiiYIBwAAAACgognCAQAAAACoaIJwlqsolVIqldq6DAAAAACAlSYIBwAAAACgognCAQAAAACoaIJwAAAAAAAqmiAcAAAAAICKJggHAAAAAKCiCcIBAAAAAKhognAAAAAAACqaIBwAAAAAgIomCAcAAAAAoKIJwgEAAAAAqGhtHoS//fbbOfvss7PLLrtk4MCBOeCAAzJ16tTy9kMPPTRbbbVVi8fo0aPL2xctWpRzzz03Q4cOzYABA/Ktb30rc+fObYtLAQAAAABgDVTX1gWcfPLJ+ctf/pLLLrssG264YX784x/n61//en72s59l8803zwsvvJDvfve7+cIXvlA+pn379uWvv/vd72bq1Km56qqr0qFDh5xzzjk54YQTcuutt7bF5QAAAAAAsIZp0yD89ddfz2OPPZbbb789O+ywQ5LkO9/5Th555JH84he/yKhRo/LWW29l++23z8Ybb7zM8bNmzco999yTa6+9NjvuuGOS5LLLLssee+yR3/3udxkwYMBqvR4AAAAAANY8bbo0Srdu3TJ+/Pj07du33FZTU5Oampo0NDTkhRdeSE1NTTbbbLPlHj9t2rQkyZAhQ8ptm222WXr06JEpU6Z8vMUDAAAAALBWaNMZ4fX19dl1111btN1///15/fXXc8YZZ+TFF1/Muuuum/POOy+PPfZY1llnneyxxx455phj0qFDh8yaNSvdunVLx44dW5yje/fumTlz5krVVlfX5sunt4l27f5+3TVL3oNqfR+gWi0dA8pjAVBVjAFQvfR/qG7GAKhu1TIGtPka4e/11FNP5fTTT8/IkSMzfPjwnHHGGVm0aFH69euXQw89NM8//3wuueSS/O///m8uueSSLFy4MB06dFjmPB07dsyiRYtaXUdtbU26deuyMpeyVmtsbExdu9p069YldXVr1LcIsJrU13du6xKANmQMgOql/0N1MwZAdav0MWCNSTkffPDBnHLKKRk4cGDGjRuXJDnvvPNy6qmnZr311kuS9O7dO+3bt89JJ52UMWPGpFOnTmlsbFzmXIsWLUrnzq3/4EqlIg0NC1p9/NqsXbvadOrULk3NpcybN18QDlWmXbva1Nd3TkPDwjQ3l9q6HGA1MwZA9dL/oboZA6C6rc1jQH195xWeyb5GpJy33nprxo4dmz322CPf+973yrO86+rqyiH4UltuuWWSZObMmenZs2fefvvtNDY2tpgZPnv27PTo0WOlampqWrs+9FWpVKpJUVr6HlTv+wDVrLm5VNXjIFQ7YwBUL/0fqpsxAKpbpY8Bbb7wy+23357zzz8/Bx10UC677LIWgfbo0aNz+umnt9j/2WefTfv27fPZz342O+ywQ0qlUvmmmUny6quvZtasWRk0aNBquwYAAAAAANZcbToj/NVXX82FF16YL37xiznqqKMyZ86c8rZOnTpl9913z4UXXph+/fpl5513zrPPPptLLrkkX//619O1a9d07do1e+65Z84666xceOGF6dy5c84555wMHjw4/fv3b7sLAwAAAABgjdGmQfj999+fxYsX59e//nV+/etft9i277775uKLL05NTU1+/OMf58ILL8zGG2+cQw45JEceeWR5v/PPPz8XXnhhjjvuuCTJLrvskrPOOmu1XgcAAAAAAGuumqIoirYuYk3T3FzK3Lnz27qMNlFXV5vOndvl9KseyZhRO7pZJlSZurradOvWJfPmza/odcGA5TMGQPXS/6G6GQOguq3NY8AGG3RZ4Ztltvka4QAAAAAA8HEShAMAAAAAUNEE4QAAAAAAVDRBOMsolUqxcDwAAAAAUCkE4QAAAAAAVDRBOMtVlEopldauu8QCAAAAACyPIBwAAAAAgIomCAcAAAAAoKJ9LEH4zJkzP47TAgAAAADAR9aqIHybbbbJ73//++Vumzp1av7pn/5ppYoCAAAAAIBVpW5Fd7zxxhuzYMGCJElRFPmP//iPPPzww8vs97vf/S4dOnRYdRUCAAAAAMBKWOEgfNGiRbn66quTJDU1NfmP//iPZfapra3Nuuuum6OPPnrVVQgAAAAAACthhYPwo48+uhxwb7311vnpT3+afv36fWyFAQAAAADAqrDCQfh7TZ8+fVXXAQAAAAAAH4tWBeFJ8thjj+V//ud/snDhwpRKpRbbampqcuGFF650cQAAAAAAsLJaFYTfeOONueSSS9KxY8dssMEGqampabH9H58DAAAAAEBbaVUQfuutt2bvvffO2LFj06FDh1VdEwAAAAAArDK1rTlozpw5+fKXvywEBwAAAABgjdeqILxPnz556aWXVnUtAAAAAACwyrVqaZQzzjgj3/zmN7POOutk++23T+fOnZfZ5xOf+MRKFwcAAAAAACurVUH4AQcckFKplDPOOON9b4z5/PPPr1RhAAAAAACwKrQqCD///PPfNwAHAAAAAIA1SauC8P32229V1wEAAAAAAB+LVgXhU6ZM+dB9Bg0a1JpTAwAAAADAKtWqIHz06NGpqalJURTltn9cKsUa4QAAAAAArAlaFYTfcssty7QtWLAgU6dOzb333purrrpqpQsDAAAAAIBVoVVB+ODBg5fbPnz48Kyzzjr54Q9/mOuuu26lCgMAAAAAgFWhdlWfcMcdd8yTTz65qk8LAAAAAACtssqD8P/+7/9Oly5dVvVpAQAAAACgVVq1NMrBBx+8TFupVMrMmTPz//1//1+OOOKIlS4MAAAAAABWhVYF4UVRLNNWW1ub3r1756ijjsr++++/0oUBAAAAAMCq0Kog/Mc//vGqrgMAAAAAAD4WrQrCl3r44Yfz5JNPpqGhIRtssEF22GGHDBs2bFXVBgAAAAAAK61VQXhjY2OOOeaYPProo2nXrl26deuWefPm5brrrsuQIUNy3XXXpUOHDqu6VgAAAAAA+MhqW3PQVVddlWnTpuWSSy7J73//+zz66KN55plnctFFF+Xpp5/OD3/4w1VdJwAAAAAAtEqrgvBf/vKXOe6447LPPvukXbt2SZK6urr8y7/8S4477rj84he/WKVFAgAAAABAa7UqCJ87d2769Omz3G19+vTJrFmzVqooAAAAAABYVVoVhG+66aaZNm3acrdNmTIlm2yyyUoVBQAAAAAAq0qrbpb5b//2b7n44ovTqVOn7Lnnntloo40yZ86c/PKXv8z111+f4447blXXCQAAAAAArdKqIPyAAw7Ic889l3HjxuXSSy8ttxdFkX333TdHHnnkKisQAAAAAABWRquC8MbGxowdOzaHHXZYnnzyybzzzjupqanJF77whWyxxRarukYAAAAAAGi1j7RG+AsvvJD9998/N910U5Jkiy22yAEHHJADDzwwP/jBD3LyySfn1Vdf/UgFvP322zn77LOzyy67ZODAgTnggAMyderU8vZJkyZlv/32y/bbb5899tgj9913X4vjFy1alHPPPTdDhw7NgAED8q1vfStz5879SDUAAAAAAFC5VjgI/9Of/pSDDz44c+bMyWabbdZiW/v27TNmzJi8/fbbOfDAAzNr1qwVLuDkk0/O7373u1x22WWZOHFittlmm3z961/PK6+8kpdffjlHHXVUhg0blrvvvjtf+cpXMmbMmEyaNKl8/He/+908+uijueqqq/KjH/0or7zySk444YQVfn0AAAAAACrbCi+NMn78+Ky//vr5yU9+kg022KDFts6dO+eQQw7Jnnvuma985Su57rrrcvbZZ3/oOV9//fU89thjuf3227PDDjskSb7zne/kkUceyS9+8Yu89dZb2WqrrXLSSSclWTID/bnnnssNN9yQoUOHZtasWbnnnnty7bXXZscdd0ySXHbZZdljjz3yu9/9LgMGDFjhNwIAAAAAgMq0wjPCJ02alMMPP3yZEPy9Nt544xx22GF57LHHVuic3bp1y/jx49O3b99yW01NTWpqatLQ0JCpU6dm6NChLY4ZMmRIpk2blqIoMm3atHLbUptttll69OiRKVOmrOilAQAAAABQwVZ4Rvjs2bPz2c9+9kP36927d2bOnLlC56yvr8+uu+7aou3+++/P66+/njPOOCM/+9nP0rNnzxbbu3fvnoULF2bevHmZNWtWunXrlo4dOy6zz4rW8H7q6j7S8ukVo1272iRFamqWvAfV+j5AtVoyBvzfn0B1MQZA9dL/oboZA6C6VcsYsMJB+AYbbJDZs2d/6H7z5s3Leuut16pinnrqqZx++ukZOXJkhg8fnnfffTcdOnRosc/S542NjVm4cOEy25OkY8eOWbRoUatqSJLa2pp069al1cev7RYsWJC6dkveg+W9v0Dlq6/v3NYlAG3IGADVS/+H6mYMgOpW6WPACgfhgwYNyt13350999zzA/e755570qdPn49cyIMPPphTTjklAwcOzLhx45IsCbQbGxtb7Lf0eefOndOpU6dltifJokWL0rlz6z+4UqlIQ8OCVh+/NmvXrjZ1dUlTc5F58+anQ4fFbV0SsBq1a1eb+vrOaWhYmObmUluXA6xmxgCoXvo/VDdjAFS3tXkMqK/vvMIz2Vc4CB89enQOOOCAXHzxxTnppJOWWY6ksbExV1xxRR5++OGMHz/+IxV86623ZuzYsdljjz3yve99rzwLeZNNNllmFvrs2bOzzjrrZN11103Pnj3z9ttvp7GxscXM5dmzZ6dHjx4fqYZ/1NS0dn3oq1JdXU2KYsl7UFtbve8DVLPm5lJVj4NQ7YwBUL30f6huxgCobpU+BqxwEN63b9+cfvrpufDCC3Pvvfdm6NCh+dSnPpXm5ub87//+byZPnpx58+blxBNPzLBhw1a4gNtvvz3nn39+Ro8enTPPPDM1NTXlbTvuuGOefPLJFvs/8cQTGThwYGpra7PDDjukVCpl2rRp5Ztqvvrqq5k1a1YGDRq0wjUAAAAAAFC5VjgIT5KDDjooW2+9dSZMmJCHHnqovA53ly5dsvPOO+ewww7L9ttvv8Lne/XVV3PhhRfmi1/8Yo466qjMmTOnvK1Tp04ZPXp09t1334wbNy777rtvfvvb3+a//uu/csMNNyRJevTokT333DNnnXVWLrzwwnTu3DnnnHNOBg8enP79+3+USwMAAAAAoEJ9pCA8SXbYYYfssMMOSZK5c+emrq4u9fX1rXrx+++/P4sXL86vf/3r/PrXv26xbd99983FF1+ca665Jt///vfzox/9KJ/61Kfy/e9/vzz7O0nOP//8XHjhhTnuuOOSJLvsskvOOuusVtXD/ylKpZRKlftfIQAAAACA6lFTFEXR1kWsaZqbS5k7d35bl9Em6upq07FjTU77wW/z7VE7plOnTm1dErAa1dXVplu3Lpk3b35FrwsGLJ8xAKqX/g/VzRgA1W1tHgM22KDLCt8sc8X2AgAAAACAtZQgHAAAAACAiiYIBwAAAACgognCAQAAAACoaIJwAAAAAAAqmiAcAAAAAICKJggHAAAAAKCiCcIBAAAAAKhognAAAAAAACqaIBwAAAAAgIomCAcAAAAAoKIJwgEAAAAAqGiCcAAAAAAAKpogHAAAAACAiiYIBwAAAACgognCAQAAAACoaIJwAAAAAAAqmiAcAAAAAICKJggHAAAAAKCiCcJZrqJUSqlUausyAAAAAABWmiAcAAAAAICKJggHAAAAAKCiCcIBAAAAAKhognAAAAAAACqaIBwAAAAAgIomCAcAAAAAoKIJwgEAAAAAqGiCcAAAAAAAKpogHAAAAACAiiYIBwAAAACgognCAQAAAACoaIJwAAAAAAAqmiAcAAAAAICKJggHAAAAAKCiCcIBAAAAAKhognAAAAAAACqaIBwAAAAAgIomCAcAAAAAoKIJwgEAAAAAqGiCcAAAAAAAKpogHAAAAACAirZGBeHXXXddRo8e3aLtrLPOylZbbdXiMWLEiPL2UqmUK6+8MsOGDUv//v1zxBFH5M0331zdpQMAAAAAsIZaY4Lw2267LVdcccUy7S+88EK+8Y1v5NFHHy0/7rrrrvL2a665JrfffnvOP//83HHHHSmVSjn88MPT2Ni4GqsHAAAAAGBN1eZB+KxZs/KNb3wj48aNy2c/+9kW24qiyIwZM7Lddttl4403Lj822GCDJEljY2NuvPHGnHDCCRk+fHi23nrrXH755Zk5c2YeeOCBNriaylEURUqlUoqiaOtSAAAAAABWSpsH4X/84x/Tvn37/PznP8/222/fYtsbb7yRBQsWZPPNN1/usdOnT8/8+fMzdOjQclt9fX369OmTKVOmfKx1V7yiyBX/8awgHAAAAABY69W1dQEjRoxoseb3e7344otJkh//+Md5+OGHU1tbm1122SUnnXRS1l133cycOTNJsskmm7Q4rnv37uVtrVVX1+a/I2gT7drVJilSU5PU1tamrq42tbXV+V5ANVoyBvzfn0B1MQZA9dL/oboZA6C6VcsY0OZB+Ad58cUXU1tbm+7du+faa6/NG2+8kUsuuSQvvfRSfvSjH2XhwoVJkg4dOrQ4rmPHjnnnnXda/bq1tTXp1q3LStW+NluwYEHq2tWkrn1tunXrIgiHKlRf37mtSwDakDEAqpf+D9XNGADVrdLHgDU6CD/66KNz4IEHplu3bkmS3r17Z+ONN86//uu/5tlnn02nTp2SLFkrfOnXSbJo0aJ07tz6D65UKtLQsGDlil9LtWtXm7q6pKm5SBaXMm/efEE4VJF27WpTX985DQ0L09xcautygNXMGADVS/+H6mYMgOq2No8B9fWdV3gm+xodhNfW1pZD8KW23HLLJMnMmTPLS6LMnj07m266aXmf2bNnZ6uttlqp125qWrs+9FWprq4mRZEUxZL3QQ4O1ae5uVTV4yBUO2MAVC/9H6qbMQCqW6WPAWt0xDlmzJgccsghLdqeffbZJEmvXr2y9dZbp2vXrpk8eXJ5e0NDQ5577rkMGjRodZYKAAAAAMAaao0OwnffffdMmjQpV199dd5444389re/zRlnnJG99torW2yxRTp06JBRo0Zl3LhxeeihhzJ9+vScdNJJ6dmzZ0aOHNnW5QMAAAAAsAZYo5dG+X//7//liiuuyPjx43P99ddn3XXXzd57751vfvOb5X1OOOGENDU15ayzzsq7776bQYMGZcKECWnfvn3bFQ4AAAAAwBqjpiiKoq2LWNM0N5cyd+78ti6jTdTV1aZjx5qMufSh1HXqnNMPHuRmmVBF6upq061bl8ybN7+i1wUDls8YANVL/4fqZgyA6rY2jwEbbNBlhW+WKeEEAAAAAKCiCcIBAAAAAKhognAAAAAAACqaIBwAAAAAgIomCAcAAAAAoKIJwgEAAAAAqGiCcAAAAAAAKpogHAAAAACAiiYIBwAAAACgognCAQAAAACoaIJwAAAAAAAqmiAcAAAAAICKJggHAAAAAKCiCcIBAAAAAKhognAAAAAAACqaIBwAAAAAgIomCAcAAAAAoKIJwgEAAAAAqGiCcAAAAAAAKpogHAAAAACAiiYIBwAAAACgognCAQAAAACoaIJwAAAAAAAqmiAcAAAAAICKVtfWBbBmKYoipVKRpGjrUgAAAAAAVglBOC0URZGzr35EDg4AAAAAVAxLo7CMmpqati4BAAAAAGCVEYQDAAAAAFDRBOEAAAAAAFQ0QTgAAAAAABVNEA4AAAAAQEUThAMAAAAAUNEE4QAAAAAAVDRBOAAAAAAAFU0QDgAAAABARROEAwAAAABQ0QThAAAAAABUNEE4AAAAAAAVTRAOAAAAAEBFE4QDAAAAAFDRBOEAAAAAAFS0NSoIv+666zJ69OgWbc8//3xGjRqV/v37Z8SIEbnllltabC+VSrnyyiszbNiw9O/fP0cccUTefPPN1Vk2AAAAAABrsDUmCL/ttttyxRVXtGibN29eDj300Gy66aaZOHFijj322IwbNy4TJ04s73PNNdfk9ttvz/nnn5877rgjpVIphx9+eBobG1fzFQAAAAAAsCaqa+sCZs2alXPOOSeTJ0/OZz/72RbbfvrTn6Z9+/Y577zzUldXly222CKvv/56xo8fn/333z+NjY258cYbc8opp2T48OFJkssvvzzDhg3LAw88kL322mv1XxAAAAAAAGuUNp8R/sc//jHt27fPz3/+82y//fYttk2dOjWDBw9OXd3/5fVDhgzJa6+9ljlz5mT69OmZP39+hg4dWt5eX1+fPn36ZMqUKavtGgAAAAAAWHO1+YzwESNGZMSIEcvdNnPmzPTu3btFW/fu3ZMkf/7znzNz5swkySabbLLMPku3AQAAAABQ3do8CP8g7777bjp06NCirWPHjkmSRYsWZeHChUmy3H3eeeedlXrturo2nyzfJmpqlv5Zk5qaJe9DbW11vhdQjdq1q23xJ1BdjAFQvfR/qG7GAKhu1TIGrNFBeKdOnZa56eWiRYuSJOuss046deqUJGlsbCx/vXSfzp07t/p1a2tr0q1bl1YfvzYrlUpJknZ1NalrX5tu3boIwqEK1de3fgwF1n7GAKhe+j9UN2MAVLdKHwPW6CC8Z8+emT17dou2pc979OiRpqamctumm27aYp+tttqq1a9bKhVpaFjQ6uPXZktnhDc3FalZXMq8efMF4VBF2rWrTX195zQ0LExzc6mtywFWM2MAVC/9H6qbMQCq29o8BtTXd17hmexrdBA+aNCg3HHHHWlubk67du2SJE888UQ222yzbLjhhll33XXTtWvXTJ48uRyENzQ05LnnnsuoUaNW6rWbmtauD31VWZp5F0WRolj6PpT+vk0gDtWiublUteMgYAyAaqb/Q3UzBkB1q/QxYI1ONvfff//87W9/y5lnnpkZM2bk7rvvzs0335yjjjoqyZK1wUeNGpVx48bloYceyvTp03PSSSelZ8+eGTlyZBtXDwAAAADAmmCNnhG+4YYb5oYbbsjYsWOz7777ZuONN86YMWOy7777lvc54YQT0tTUlLPOOivvvvtuBg0alAkTJqR9+/ZtWDkAAAAAAGuKmqIoirYuYk3T3FzK3Lnz27qMNlFbm1x4w6NZtGhx6jqvk9MPHvSebWv0fyAAVoG6uiU3yZ03b35F/3coYPmMAVC99H+obsYAqG5r8xiwwQZdVniNcMkmAAAAAAAVTRAOAAAAAEBFE4QDAAAAAFDRBOG0UCqVUsSy8QAAAABA5RCEAwAAAABQ0QThAAAAAABUNEE4AAAAAAAVTRAOAAAAAEBFE4QDAAAAAFDRBOEAAAAAAFQ0QTgAAAAAABVNEA4AAAAAQEUThAMAAAAAUNEE4QAAAAAAVDRBOAAAAAAAFU0QDgAAAABARROEAwAAAABQ0QThAAAAAABUNEE4AAAAAAAVTRAOAAAAAEBFE4QDAAAAAFDRBOEAAAAAAFQ0QTgAAAAAABVNEA4AAAAAQEUThAMAAAAAUNEE4QAAAAAAVDRBOAAAAAAAFU0QDgAAAABARROEAwAAAABQ0QThAAAAAABUNEE4LZRKpaQo2roMAAAAAIBVRhDO+ypKpSXB+HuUltMGAAAAALAmE4QDAAAAAFDRBOEAAAAAAFQ0QTgtlEqlLF0hfHlLowAAAAAArG0E4QAAAAAAVDRBOAAAAAAAFU0QDgAAAABARROEAwAAAABQ0QThAAAAAABUNEE4AAAAAAAVTRAOAAAAAEBFWyuC8FmzZmWrrbZa5nH33XcnSZ5//vmMGjUq/fv3z4gRI3LLLbe0ccUAAAAAAKwp6tq6gBUxffr0dOzYMQ8++GBqamrK7euuu27mzZuXQw89NCNGjMi5556bp59+Oueee266dOmS/fffvw2rrgylUimlUim1tWvF70wAAAAAAJaxVgThL774Yj772c+me/fuy2z70Y9+lPbt2+e8885LXV1dtthii7z++usZP368IHwlFX8PwQEAAAAA1mZrxTTfF154IVtsscVyt02dOjWDBw9OXd3/ZfpDhgzJa6+9ljlz5qyuEgEAAAAAWEOtNTPCu3XrloMOOiivvvpqPvOZz+Too4/OLrvskpkzZ6Z3794t9l86c/zPf/5zNtpoo1a9Zl3dWvE7glWuKJZcd01NTWpqlrwPdXW1qa1d8lg6QdxSKVCZ2rWrbfEnUF2MAVC99H+obsYAqG7VMgas8UF4U1NTXnnllfTq1SunnXZaunbtmvvuuy9HHnlkbrrpprz77rvp0KFDi2M6duyYJFm0aFGrXrO2tibdunVZ6drXRu++2y5J0q6uJrV1tenWrUs6dOjwniB8SRIuCIfKVl/fua1LANqQMQCql/4P1c0YANWt0seANT4Ir6ury+TJk9OuXbt06tQpSbLddtvlpZdeyoQJE9KpU6c0Nja2OGZpAL7OOuu06jVLpSINDQtWrvC11OLFS97L5qYipaKUefPmp0OHxYJwqBLt2tWmvr5zGhoWprnZPQKg2hgDoHrp/1DdjAFQ3dbmMaC+vvMKz2Rf44PwJOnSZdnZ2VtuuWUeffTR9OzZM7Nnz26xbenzHj16tPo1m5rWrg99VVn6zV4URYrmUhobm1JbW5fa2qS2Nu8JwtuySuDj1txcqtpxEDAGQDXT/6G6GQOgulX6GLDGx5kvvfRSBg4cmMmTJ7do/8Mf/pBevXpl0KBBmTZtWpqbm8vbnnjiiWy22WbZcMMNV3e5AAAAAACsYdb4IHyLLbbI5ptvnvPOOy9Tp07Nyy+/nIsuuihPP/10jj766Oy///7529/+ljPPPDMzZszI3XffnZtvvjlHHXVUW5cOAAAAAMAaYI1fGqW2tjbXXnttLr300nzzm99MQ0ND+vTpk5tuuim9e/dOktxwww0ZO3Zs9t1332y88cYZM2ZM9t133zauHAAAAACANcEaH4QnyUYbbZSLLrrofbf369cvd95552qsCAAAAACAtcUavzQKAAAAAACsDEE4AAAAAAAVTRAOAAAAAEBFE4QDAAAAAFDRBOEAAAAAAFQ0QTgAAAAAABVNEA4AAAAAQEUThAMAAAAAUNEE4QAAAAAAVDRBOAAAAAAAFU0QzipTKpVSKpXaugwAAAAAgBYE4Xwg4TYAAAAAsLYThAMAAAAAUNEE4QAAAAAAVDRBOAAAAAAAFU0QDgAAAABARROE84HcLBMAAAAAWNsJwgEAAAAAqGiCcAAAAAAAKpogHAAAAACAiiYIBwAAAACgognCAQAAAACoaIJwWiiVSklRtHUZAAAAAACrjCAcAAAAAICKVtfWBbB2K4oiRVGkpqamrUsBAAAAAFguM8JZKUVR5Hu3TklhORUAAAAAYA0lCOdDlUqlJWuHvw+zwQEAAACANZkgHAAAAACAiiYIBwAAAACgognCWeU+bCkVAAAAAIDVqa6tC2DNVXxAoF0URfnxj5YeU1vr9ywAAAAAQNuTVPK+iqJIqVRabthdFEW+d+uU5W4DAAAAAFiTCMJ5f0WRqyf+YZmwe2lAnpqaNioMAAAAAGDFCcL5QDU1y36LFEWRS26dkpgMDgAAAACsBQThtEqN2eAAAAAAwFpCEM4q90FriwMAAAAArG6CcFa5oijy/Z88tUqDcOE6AAAAANBagnA+VKlUWnJzzPc8f788emlgvby1xT/q6/zjeb936xRBOAAAAADwkQnCWWnvna1dFEW+f8vkDwysPyjw/iDWJQcAAAAAWkMQzkoplUopSkUuuW1aORBPWh9Yr6olUFobtgMAAAAAlUcQzgcqiiLNzc1ZvHhxGhsbs3jx4jQ3N6colfLeqLqmpialUimNjY3vu2xKsmxA/Y/BtyVQAAAAAIBVrSKC8FKplCuvvDLDhg1L//79c8QRR+TNN99s67IqQtHcnCtufyqX3v5Umpqa8v1bp2bc7dNSJCneE2oXpVKampo+8izs9wbfS0PyD1oCxUxv4L3cSBcAAABYERURhF9zzTW5/fbbc/755+eOO+5IqVTK4YcfnsbGxrYurSLU1NSmpqa2HDbV/P3bpiiKNDU15R/jp6JUyj82Lp1V3tzcnObm5hZh9j8G30sDdqE38GH8LxIqgb/vAAAAPn5rfRDe2NiYG2+8MSeccEKGDx+erbfeOpdffnlmzpyZBx54oK3Lqxil5uY0NTUl+b+gu2huzqW3Tl1yk8x/XPLk7zPEly6p0tjYmItvmZyLb5lcDsPLy6zk/UOAFQkH1uYZocIPWHlupAsAAAB8mLU+CJ8+fXrmz5+foUOHltvq6+vTp0+fTJkypQ0rqyxFc3Ou+MnvUmpuTqnUnOamxUtmh9fUptTUlFKpyOLFi7No0aIUKdK0aFEWLFiQpqamXPLjKVm8ePHfZ5LXlMPfi258PBf96ImUmlduBvjaOiNUCA5rtw/rw/o4ALCUnwsA+Dj5e2bF1BRrW3r4Dx544IEcf/zxeeaZZ9KpU6dy+4knnph3330311133Uc+55IZxmv129JqRVHk7b+++/cnSVZoomXN0oP/Yf+arNe1Q97526LUd+mQhvn/t1TNel075p2/LUpqapIiWX/dDn8/T5F3/taY9bp2/L+z/H2259t/XZT1unZo0ba05iXHtNz23m/t95sxuiTMb7vZpG39+rA8tbU1a9UY+PZfF2X9dTt++I7AClnbxgBg1dH/oboZA6B61dQktbVLl0Vu62o+mtramhXO1uo+5lo+dgsXLkySdOjQoUV7x44d884777TqnDU1NWnXrnrDyY26dVnF51vybbZRh/bLbf9HG67/fu2d3/c1Pmgb8NGtTWOg/g+r3to0BgCrlv4P1c0YANWttnatXzzkA631V7d0Fvg/3hhz0aJF6dxZOAIAAAAAUO3W+iB8k002SZLMnj27Rfvs2bPTo0ePtigJAAAAAIA1yFofhG+99dbp2rVrJk+eXG5raGjIc889l0GDBrVhZQAAAAAArAnW+jXCO3TokFGjRmXcuHHZYIMN8slPfjLf//7307Nnz4wcObKtywMAAAAAoI2t9UF4kpxwwglpamrKWWedlXfffTeDBg3KhAkT0r59+w8/GAAAAACAilZTFEXR1kUAAAAAAMDHZa1fIxwAAAAAAD6IIBwAAAAAgIomCAcAAAAAoKIJwgEAAAAAqGiCcAAAAAAAKpogHAAAAACAiiYIBwAAAACgognCSZKUSqVceeWVGTZsWPr3758jjjgib775ZluXBXyI6667LqNHj27R9vzzz2fUqFHp379/RowYkVtuuaXF9hXp76vjHEDrvP322zn77LOzyy67ZODAgTnggAMyderU8vZJkyZlv/32y/bbb5899tgj9913X4vjFy1alHPPPTdDhw7NgAED8q1vfStz585tsc/qOAfQOm+99Va+/e1vZ8iQIRkwYECOPPLIvPzyy+Xtfg6A6vDqq69mwIABufvuu8tt+j9UtlmzZmWrrbZa5rF0HDAGrIACiqK46qqrip122qn4n//5n+L5558vDjvssGLkyJHFokWL2ro04H3ceuutxdZbb12MGjWq3DZ37txip512Kk4//fRixowZxV133VX07du3uOuuu8r7fFh/X13nAFrn0EMPLfbaa69iypQpxSuvvFKce+65Rb9+/YqXX365mDFjRtG3b9/isssuK2bMmFHccMMNRZ8+fYrHH3+8fPxpp51WfOELXyimTJlSPPPMM8W//Mu/FAcddFB5++o6B9A6X/3qV4uvfOUrxTPPPFPMmDGjOP7444udd965WLBggZ8DoEo0NjYW++23X9G7d+9i4sSJRVH4dwBUg9/85jdF3759i1mzZhWzZ88uPxYuXGgMWEGCcIpFixYVAwYMKG677bZy2zvvvFP069ev+MUvftGGlQHLM3PmzOKoo44q+vfvX+yxxx4tgvBrr7222HnnnYvFixeX2y699NJi5MiRRVGsWH9fHecAWue1114revfuXUydOrXcViqVii984QvFFVdcUXznO98pvvzlL7c45uSTTy4OO+ywoiiWjB9bb7118Zvf/Ka8/ZVXXil69+5dPPXUU0VRFKvlHEDrvP3228XJJ59cvPDCC+W2559/vujdu3fxzDPP+DkAqsSll15aHHzwwS2CcP0fKt/48eOLvffee7nbjAErxtIoZPr06Zk/f36GDh1abquvr0+fPn0yZcqUNqwMWJ4//vGPad++fX7+859n++23b7Ft6tSpGTx4cOrq6sptQ4YMyWuvvZY5c+asUH9fHecAWqdbt24ZP358+vbtW26rqalJTU1NGhoaMnXq1BZ9M1nS96ZNm5aiKDJt2rRy21KbbbZZevTo0aL/ftznAFpnvfXWy6WXXprevXsnSebOnZubb745PXv2TK9evfwcAFVgypQpufPOO3PxxRe3aNf/ofK98MIL2WKLLZa7zRiwYgThZObMmUmSTTbZpEV79+7dy9uANceIESNy1VVX5dOf/vQy22bOnJmePXu2aOvevXuS5M9//vMK9ffVcQ6gderr67PrrrumQ4cO5bb7778/r7/+eoYNG/a+fW/hwoWZN29eZs2alW7duqVjx47L7PNh/XdVngNYed/5zncydOjQ3HfffRk7dmzWWWcdPwdAhWtoaMiYMWNy1llnLdMH9X+ofC+++GLmzp2bgw46KJ/73OdywAEH5OGHH05iDFhRgnCycOHCJGnxj+ok6dixYxYtWtQWJQGt9O677y63LydLbm63Iv19dZwDWDWeeuqpnH766Rk5cmSGDx++3L639HljY2MWLly4zPbkw/vvqj4HsPK+9rWvZeLEidlrr71y7LHH5o9//KOfA6DCffe7382AAQOy9957L7NN/4fK1tTUlFdeeSXvvPNOjj/++IwfPz79+/fPkUcemUmTJhkDVlDdh+9CpevUqVOSJf8wXfp1suQbtHPnzm1VFtAKnTp1WiZkWvqXzTrrrLNC/X11nANYeQ8++GBOOeWUDBw4MOPGjUuy5IfMf+x7S5937tx5uX0zadl/V8c5gJXXq1evJMnYsWPzzDPP5NZbb/VzAFSwe+65J1OnTs0vfvGL5W7X/6Gy1dXVZfLkyWnXrl25/2233XZ56aWXMmHCBGPACjIjnPJ/aZg9e3aL9tmzZ6dHjx5tURLQSj179lxuX06SHj16rFB/Xx3nAFbOrbfemuOPPz677bZbrr322vIsi0022WS5fW+dddbJuuuum549e+btt99e5ofT9/bf1XEOoHXmzp2b++67L01NTeW22tra9OrVK7Nnz/ZzAFSwiRMn5q233srw4cMzYMCADBgwIElyzjnn5PDDD9f/oQp06dKlRQCdJFtuuWVmzZplDFhBgnCy9dZbp2vXrpk8eXK5raGhIc8991wGDRrUhpUBH9WgQYMybdq0NDc3l9ueeOKJbLbZZtlwww1XqL+vjnMArXf77bfn/PPPz0EHHZTLLrusxX893HHHHfPkk0+22P+JJ57IwIEDU1tbmx122CGlUql8w8skefXVVzNr1qxy/10d5wBaZ86cOTn55JMzadKkctvixYvz3HPPZYsttvBzAFSwcePG5Ve/+lXuueee8iNJTjjhhIwdO1b/hwr30ksvZeDAgS36X5L84Q9/SK9evYwBK6qAoiguu+yyYvDgwcWDDz5YPP/888Vhhx1WjBw5smhsbGzr0oAPcOqppxajRo0qP58zZ04xaNCg4tRTTy1eeumlYuLEiUXfvn2Lu+++u7zPh/X31XUO4KN75ZVXim233bY49thji9mzZ7d4NDQ0FC+++GKx7bbbFt///veLGTNmFBMmTCj69OlTPP744+VznHzyycWIESOKJ554onjmmWeKf/mXf2kxjqyucwCtc/jhhxcjR44snnzyyeKFF14oTj755GLQoEHF//f//X9+DoAq07t372LixIlFUfh3AFS65ubmYv/99y++9KUvFVOmTClmzJhRXHjhhcV2221XvPDCC8aAFSQIpyiKomhqaiouueSSYsiQIUX//v2LI444onjzzTfbuizgQ/xjEF4URfHMM88U//qv/1pst912xW677Vb8+Mc/brF9Rfr76jgH8NH98Ic/LHr37r3cx6mnnloURVH89re/Lfbaa69iu+22K/bYY4/ivvvua3GO+fPnF2eeeWax4447FjvuuGNx8sknF3Pnzm2xz+o4B9A6DQ0NxTnnnFN8/vOfL/r161ccdthhxYsvvlje7ucAqB7vDcKLQv+HSveXv/ylOO2004rPf/7zRd++fYuvfvWrxZQpU8rbjQEfrqYoiqKtZ6UDAAAAAMDHxSKNAAAAAABUNEE4AAAAAAAVTRAOAAAAAEBFE4QDAAAAAFDRBOEAAAAAAFQ0QTgAAAAAABVNEA4AABWsKIq2LuFjVenXBwDAqiEIBwCgqowePTpbbbVVi8fWW2+dgQMHZr/99su9997bJnX9Y019+vTJTjvtlMMOOyz/8z//06pzPvTQQzn11FNXurbJkydnq622yuTJk1f6XKtKQ0NDxowZk6lTp5bbRo8endGjR7dhVQAArKnq2roAAABY3fr06ZNzzjmn/Ly5uTkzZ87MzTffnDFjxmT99dfPrrvuutrr+vKXv5yvfOUrSZLFixfnL3/5SyZOnJhvfOMbOfPMM3PwwQd/pPPdfPPNH0OVa4bnn38+9957b/bff/+2LgUAgLWAIBwAgKrTtWvX9O/ff5n2XXbZJUOHDs3dd9/dJkF4z549l6nrS1/6Uo4//vhccsklGTFiRD71qU+t9roAAGBtZ2kUAAD4u44dO6ZDhw6pqakpt82dOzfnnntudtttt2y33XYZPHhwjj322PzpT39Kkhx33HHZZ599Wpzna1/7Wrbbbru8++675baxY8dm9913b1VdJ510UhYvXpy77rqr3PanP/0pY8aMyc4775xtt902Q4cOzZgxYzJv3rwkS5YJefLJJ/Pkk0+2WNZk+vTpOe644zJkyJBsu+22GTZsWC644IIWtbbWokWLcskll2TXXXfNdtttl7333ju/+tWvWuwzYsSIXHnllfne976Xz33uc+nXr1++/vWv57XXXmux389+9rN86UtfSt++fbPPPvtk0qRJ6dOnT+6+++5Mnjy5PDv+4IMPbrEcSlEUuf766zN8+PD069cvX/3qV/P73/9+pa8NAIC1myAcAICqUxRFmpqayo9FixbllVdeyemnn5758+fnn//5n8v7HXXUUXnsscdyyimnZMKECTnuuOMyadKk8tIqu+66a1588cW89dZbSZaEwb/73e+yePHiPP300+XXfPjhh7Pbbru1qt7NN988n/jEJzJt2rQkycKFC3PwwQfn5ZdfzjnnnJMJEybk4IMPzn333ZfLL788SXLOOeekT58+6dOnT+68885su+22mT17dg466KAsXLgwF198ca6//vrsueee+fGPf5xbbrmltW9nkiXv1bHHHps77rgjhx56aH74wx9mwIABOemkk3LPPfe02PeWW27JK6+8kosuuigXXHBB/vCHP7RYy/yee+7JaaedloEDB+aaa67J7rvvnmOOOSbNzc1Jkm233TZnn312kuTss89usczNtGnT8utf/zrf+c538v3vfz+zZ8/O0UcfnaamppW6PgAA1m6WRgEAoOpMmTIl2267bYu2mpqa9O7dOz/4wQ/KgfXs2bPTuXPnnHrqqdlxxx2TJDvttFPeeOON3HnnnUlSXkJl0qRJ2WuvvfLUU0+lXbt22WyzzTJlypQMGTIkb775Zl577bVWB+FJstFGG2XOnDlJktdeey09e/bM9773vXz6059OkgwZMiTPPPNMnnzyySRJr1690rVr1yQpL7fy9NNPZ5tttskPfvCD8rbPfe5zeeyxxzJ58uQceeSRra7v8ccfzyOPPJLLL788X/rSl5Ikw4YNy8KFCzNu3Ljstddeqatb8s+P+vr6XHPNNWnXrl2S5I033shVV12VefPmpVu3buXP4IILLiifp3379rn00kuTLFnaplevXuXrXPp1knTo0CHjx4/P+uuvn2TJTTXPOuuszJgxI1tvvXWrrw8AgLWbIBwAgKqz7bbb5txzz02yJOy+4oorsnjx4lxxxRXZfPPNy/v16NEjt9xyS4qiyJ/+9Ke8/vrreeWVV/LUU0+lsbExSdK9e/f06dMnjz/+ePbaa69MmjQpAwcOzCc+8YlyKP3www+nvr4+O+ywQ6trLoqivGTLNttsk9tvvz2lUimvvfZaXn/99cyYMSOvvPLKB8583nnnnbPzzjtn8eLFmTFjRl5//fW8+OKLmTt3bjk4bq1JkyalpqYmu+66a4saRowYkZ///Od56aWXss022yRJ+vbtWw7BkyVroydLZro3NDTkf//3f3PiiSe2OP+ee+5ZDsI/SK9evVpcy9I11f/617+2+toAAFj7CcIBAKg6Xbp0Sd++fcvPt99+++yzzz457LDDcvfdd2eDDTYob/v5z3+eyy67LH/+85+z/vrrZ5tttkmnTp1anG/XXXfNvffem2RJIPzFL34xm2yySe699940NjbmkUceybBhw8ozoltj5syZ6d27d/n5TTfdlGuvvTZvv/12Ntpoo2y33Xbp3LnzBwa+pVIpl112WW677bYsWLAgm2yySfr165eOHTu2uq6l3n777RRFkYEDBy53++zZs8tBeOfOnVtsq62tLdc3d+7cJMmGG27YYp+NNtpohepYZ5113vfcAABUL0E4AABVb6ONNsrZZ5+dE088MWPHji3PPJ46dWpOPfXUjB49Ol//+tfTo0ePJMkll1xSXq87SYYPH55rrrkmf/zjH/PHP/4xZ555Zj7xiU9k0aJFmTp1aiZPnlyegd4aM2bMyF/+8pccdNBBSZJf/OIXufjii/Ptb387++23Xzm4P/HEE/Pss8++73nGjx+fm2++Oeeee25GjhyZddddN0ny5S9/udW1LbXuuutmnXXWed+1xj/zmc+s0HmWzg5fuub6Uv/4HAAAPgo3ywQAgCR77LFHhg0bll/+8pflJU1+97vfpVQq5fjjjy+H4M3NzXn88ceT/N8s4759+2aDDTbINddck44dO2a77bZL9+7ds/nmm+fqq6/OokWLsssuu7S6tiuvvDKdOnXKvvvum2TJDSHr6+tz+OGHl0Pw+fPnZ9q0aS1mPi+dDb3UtGnT0qtXr+y///7lEHzWrFl58cUXV3rG9ODBg7NgwYIURZG+ffuWHy+++GL+/d//fYVvVtmzZ89suumm+fWvf92i/YEHHmjx/L1LqwAAwIcxIxwAAP7ujDPOyD777JMLLrggP/vZz9KvX78kyXnnnZf9998/77zzTm677bZMnz49SbJgwYJ07do1tbW12WWXXXLPPfdk5513Li+BstNOO+UnP/lJdtxxxxVag3vmzJl5+umnkyRNTU2ZNWtWfvazn+XRRx/NeeedV54t3a9fv/zkJz/JxRdfnN122y2zZ8/OhAkTMmfOnKy33nrl89XX1+d3v/tdJk2alD59+qRfv3655pprMn78+PTv3z+vv/56rrvuujQ2NmbhwoUfWt/999+f559/fpn2r3zlK9l1110zaNCgHHPMMTnmmGOyxRZb5Pe//32uvPLKDBs2rMVyMx+kpqYmJ5xwQk455ZScc845+eIXv5jp06fn3//935P8X7i/NMj/zW9+k/XWW8+NMAEA+ECCcAAA+LvNN988o0ePzo033pif/OQnGTVqVM4+++zcdNNN+a//+q9stNFG2WmnnXL11Vfn2GOPzbRp07LrrrsmWbJO+D333JOddtqpfL6lQfjw4cNX6PXvuuuu3HXXXUmWBL7rr79+tt9++9x0000ZOnRoeb999903f/rTnzJx4sTcfvvt6dGjR3bdddcceOCB+c53vpOXX345W2yxRQ466KD84Q9/yBFHHJGLLrooRx11VObNm5dbbrkl//7v/55NNtkk//zP/5yamppcd911aWhoSH19/fvWd9ttty23fY899kiXLl0yfvz4/OAHP8h1112Xt956Kz169Mihhx6aY489doWuf6m99947CxYsyIQJEzJx4sRsueWWOfPMM3PmmWeW1wDfcssts9dee+W2227LI488kl/+8pcf6TUAAKguNUVRFG1dBAAAwFK//OUv06dPn2y++ebltt/85jc56qijcu+995r9DQDARyYIBwAA1ihHHnlkXn755Xzzm9/MJptsktdffz1XXnllNt100/z4xz9u6/IAAFgLCcIBAIA1yrx583LppZfm4Ycfzty5c7PRRhtl9913zwknnJAuXbq0dXkAAKyFBOEAAAAAAFS02rYuAAAAAAAAPk6CcAAAAAAAKpogHAAAAACAiiYIBwAAAACgognCAQAAAACoaIJwAAAAAAAqmiAcAAAAAICKJggHAAAAAKCiCcIBAAAAAKho/z9xKZgFPtFi+AAAAABJRU5ErkJggg==",
      "text/plain": [
       "<Figure size 1800x600 with 1 Axes>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "plt.figure(figsize=(18, 6))  # Increase width and height\n",
    "plt.title(\"Distribution of Raw Data Length\")  # Add a title\n",
    "sns.histplot(products_df[\"raw_length\"], edgecolor='black')  # Use histplot instead of displot\n",
    "plt.xlabel(\"Raw Data Length\")  # Add x-axis label\n",
    "plt.ylabel(\"Count\")  # Add y-axis label\n",
    "plt.show()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "(172, 3)"
      ]
     },
     "execution_count": 8,
     "metadata": {},
     "output_type": "execute_result"
    },
    {
     "data": {
      "text/html": [
       "<div>\n",
       "<style scoped>\n",
       "    .dataframe tbody tr th:only-of-type {\n",
       "        vertical-align: middle;\n",
       "    }\n",
       "\n",
       "    .dataframe tbody tr th {\n",
       "        vertical-align: top;\n",
       "    }\n",
       "\n",
       "    .dataframe thead th {\n",
       "        text-align: right;\n",
       "    }\n",
       "</style>\n",
       "<table border=\"1\" class=\"dataframe\">\n",
       "  <thead>\n",
       "    <tr style=\"text-align: right;\">\n",
       "      <th></th>\n",
       "      <th>id</th>\n",
       "      <th>raw_data</th>\n",
       "      <th>raw_length</th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <th>4028</th>\n",
       "      <td>SB02-4940-0000-C1</td>\n",
       "      <td>DatasheetUDOO XII Main cloud services UDOO BRICKS UDOO BLU Arduino Leonardocompatible II II LEONARDO BIT Optional Depends version Development platform ARDUINO LEONARDOCOMPATIBLEII GB DDRL DUAL CHANNEL Gigabit Ethernet LAN interface M Key E slot optional Wireless modules x HDMI x mini DP RC IR interface mm x mm inch x inch Intel HD Graphics Up MHz execution units NETWORKING USB SATA connector M Key B SSD Slot Micro SD card slot VIDEO INTERFACE GRAPHICS MULTIMEDIA AUDIO IR OTHER INTERFACES OPERATING SYSTEM DIMENSIONS PROCESSOR CORES MEMORY FEATURES Arduino Leonardo Microcontroller GHZ INTEL PENTIUM N UDOO X UDOO X GHZ INTEL CELERON N GB DDRL DUAL CHANNEL GB GB MASS STORAGE Intel HD Graphics Up MHz execution units HD audio codec ALC CG MicrophoneHeadphone combo connector Preamplified speaker output SPDIF output HW Video decode HHEVC H MPEG MVC VC WMV JPEG VP VP HW Video encode H MVC JPEG Up GPIOs x IC x UART LPC SDIO Touch Screen signals external pin headers The communication Braswell SoC ATmegaU Microcontroller goes internal USB interface like Arduino Leonardo boards connect external PCs V compliant x USB typeA sockets ATmegaU UART x iC x SPI Arduino Leonardocompatible Up x digital IO PWM x Analog input Microcontroller Mouser Electronics Authorized Distributor Click View Pricing Inventory Delivery Lifecycle Information UDOO SBC SBC SBC SBC httpswwwmousercomudoo httpswwwmousercomaccesspnSBC httpswwwmousercomaccesspnSBC httpswwwmousercomaccesspnSBC httpswwwmousercomaccesspnSBC</td>\n",
       "      <td>222</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>4035</th>\n",
       "      <td>SC0563</td>\n",
       "      <td>Allegro ZHeight ZHeight ZHeight ZHeight ZHeight Z He ig ht Z He ig ht Z He ig ht Mouser Electronics Authorized Distributor Click View Pricing Inventory Delivery Lifecycle Information Raspberry Pi SC httpswwwmousercomraspberrypi httpswwwmousercomaccesspnSC</td>\n",
       "      <td>34</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>4062</th>\n",
       "      <td>uATX-RYZEN</td>\n",
       "      <td>uATXSeriesDatasheetindd Mouser Electronics Authorized Distributor Click View Pricing Inventory Delivery Lifecycle Information GIGAIPC uATXRYZEN httpswwwmousercomgigaipc httpswwwmousercomaccesspnuATXRYZEN</td>\n",
       "      <td>16</td>\n",
       "    </tr>\n",
       "  </tbody>\n",
       "</table>\n",
       "</div>"
      ],
      "text/plain": [
       "                     id                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   raw_data  raw_length\n",
       "4028  SB02-4940-0000-C1  DatasheetUDOO XII Main cloud services UDOO BRICKS UDOO BLU Arduino Leonardocompatible II II LEONARDO BIT Optional Depends version Development platform ARDUINO LEONARDOCOMPATIBLEII GB DDRL DUAL CHANNEL Gigabit Ethernet LAN interface M Key E slot optional Wireless modules x HDMI x mini DP RC IR interface mm x mm inch x inch Intel HD Graphics Up MHz execution units NETWORKING USB SATA connector M Key B SSD Slot Micro SD card slot VIDEO INTERFACE GRAPHICS MULTIMEDIA AUDIO IR OTHER INTERFACES OPERATING SYSTEM DIMENSIONS PROCESSOR CORES MEMORY FEATURES Arduino Leonardo Microcontroller GHZ INTEL PENTIUM N UDOO X UDOO X GHZ INTEL CELERON N GB DDRL DUAL CHANNEL GB GB MASS STORAGE Intel HD Graphics Up MHz execution units HD audio codec ALC CG MicrophoneHeadphone combo connector Preamplified speaker output SPDIF output HW Video decode HHEVC H MPEG MVC VC WMV JPEG VP VP HW Video encode H MVC JPEG Up GPIOs x IC x UART LPC SDIO Touch Screen signals external pin headers The communication Braswell SoC ATmegaU Microcontroller goes internal USB interface like Arduino Leonardo boards connect external PCs V compliant x USB typeA sockets ATmegaU UART x iC x SPI Arduino Leonardocompatible Up x digital IO PWM x Analog input Microcontroller Mouser Electronics Authorized Distributor Click View Pricing Inventory Delivery Lifecycle Information UDOO SBC SBC SBC SBC httpswwwmousercomudoo httpswwwmousercomaccesspnSBC httpswwwmousercomaccesspnSBC httpswwwmousercomaccesspnSBC httpswwwmousercomaccesspnSBC         222\n",
       "4035             SC0563                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            Allegro ZHeight ZHeight ZHeight ZHeight ZHeight Z He ig ht Z He ig ht Z He ig ht Mouser Electronics Authorized Distributor Click View Pricing Inventory Delivery Lifecycle Information Raspberry Pi SC httpswwwmousercomraspberrypi httpswwwmousercomaccesspnSC          34\n",
       "4062         uATX-RYZEN                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                uATXSeriesDatasheetindd Mouser Electronics Authorized Distributor Click View Pricing Inventory Delivery Lifecycle Information GIGAIPC uATXRYZEN httpswwwmousercomgigaipc httpswwwmousercomaccesspnuATXRYZEN          16"
      ]
     },
     "execution_count": 8,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "x = products_df[products_df[\"raw_length\"] < 250]\n",
    "x.shape\n",
    "x.tail(3)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "metadata": {},
   "outputs": [],
   "source": [
    "x.to_csv(\"data/less_than_250.csv\", index=False)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "(18, 3)"
      ]
     },
     "execution_count": 10,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "products_df[products_df[\"raw_length\"] > 50000].shape"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {},
   "outputs": [],
   "source": [
    "products_df = products_df[products_df[\"raw_length\"] > 250]\n",
    "products_df = products_df[products_df[\"raw_length\"] < 50000]"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "<seaborn.axisgrid.FacetGrid at 0x144bd2ec0>"
      ]
     },
     "execution_count": 9,
     "metadata": {},
     "output_type": "execute_result"
    },
    {
     "data": {
      "image/png": "iVBORw0KGgoAAAANSUhEUgAAAeQAAAHjCAYAAADyq2xBAAAAOXRFWHRTb2Z0d2FyZQBNYXRwbG90bGliIHZlcnNpb24zLjkuMCwgaHR0cHM6Ly9tYXRwbG90bGliLm9yZy80BEi2AAAACXBIWXMAAA9hAAAPYQGoP6dpAAA32ElEQVR4nO3de3hU1b3/8c9cciUJBoQELyiFRowGEyRcrBHkWEortkXs6bGAVYryVJRWqqgFRYtYjgSsUlEQOBaBY1UoXn9HlFPrLYQkteARUAG5CSGGJAzkMmFm9u+PMANDgobJJLOSeb+eJ89k1t6z5zsrA59Za+/Z22ZZliUAABBR9kgXAAAACGQAAIxAIAMAYAACGQAAAxDIAAAYgEAGAMAABDIAAAYgkAEAMIAz0gWYyOv1qaKiOqTH2u02denSSRUV1fL5OOdKuNCvrYN+DT/6tHW0537t1i25WesxQg4zu90mm80mu90W6VI6FPq1ddCv4Uefto5o6FcCGQAAAxDIAAAYgEAGAMAABDIAAAYgkAEAMACBDACAAQhkAAAMQCADAGAAAhkAAAMQyAAAGIBABgDAAAQyAAAGIJABADAAgQwAgAEIZAAADEAgAwBgAAIZAAADEMgAABiAQG5D64r2RLoEAIChCOQ25PVakS4BAGAoAhkAAAMQyAAAGIBABgDAAAQyAAAGIJABADAAgQwAgAEIZAAADEAgAwBgAAIZAAADEMgAABiAQAYAwAAEMgAABiCQAQAwAIEMAIABCGQAAAxAIAMAYAACGQAAAxDIAAAYgEAGAMAABDIAAAYgkAEAMACBDACAAQhkAAAMQCADAGAAAhkAAAMQyAAAGIBABgDAAAQyAAAGIJABADAAgQwAgAEIZAAADEAgAwBgAAIZAAADEMgAABiAQAYAwAAEMgAABiCQAQAwAIEMAIABCGQAAAxAIAMAYAACGQAAAxDIAAAYgEAGAMAABDIAAAYgkAEAMACBDACAAQhkAAAMQCC3kfUleyNdAgDAYARyG/F6rUiXAAAwGIEMAIABCGQAAAxAIAMAYACjAvnLL79UTk6O1qxZE2jbunWrxo0bp+zsbA0fPlzLly8PeozP59OTTz6pvLw8ZWdn69Zbb9XevRxABQBoX4wJ5GPHjunuu+9WTU1NoK2yslK33HKLevbsqdWrV2vy5MnKz8/X6tWrA+ssXLhQq1at0qxZs/TCCy/I5/Np4sSJqq+vj8TLAAAgJMYE8oIFC5SUlBTU9uKLLyomJkZ/+MMf1Lt3b40ZM0Y333yzFi9eLEmqr6/XsmXLNGXKFA0bNkx9+/bV448/rtLSUq1bty4SLwMAgJA4I12AJBUVFemvf/2r1q5dq2HDhgXai4uLNXDgQDmdJ8ocPHiwFi1apPLycu3fv1/V1dUaMmRIYHlKSooyMzNVVFSkUaNGhVyT0xnaZxWHwx5062ez22RrwXaj3en6FS1Dv4Yffdo6oqFfIx7ILpdL06ZN04wZM9SjR4+gZaWlpcrIyAhq6969uyTpwIEDKi0tlaRGj+vevXtgWSjsdptSUzuF/HhJSklJCLofnxAjn89q8Xaj3an9ivCgX8OPPm0dHblfIx7IDz30kHJycnTdddc1WlZXV6fY2Nigtri4OEmS2+1WbW2tJDW5zuHDh0Ouyeez5HLVfPuKTXA47EpJSZDLVSuv1xdor6s9Jq/PUmVldch1RbPT9Stahn4NP/q0dbTnfm3uQCyigbx27VoVFxfrtddea3J5fHx8o4Oz3G63JCkxMVHx8fGSGvYl+3/3r5OQ0LJPUR5Py/7gXq8vaBuWz5Lls1q83Wh3ar8iPOjX8KNPW0dH7teIBvLq1at16NChoP3GkjRz5ky9+eabSk9PV1lZWdAy//20tDR5PJ5AW8+ePYPWueiii1q3eAAAwiiigZyfn6+6urqgthEjRmjKlCn68Y9/rFdeeUUvvPCCvF6vHA6HJGnDhg3q1auXunbtquTkZCUlJamwsDAQyC6XS1u2bNG4cePa/PUAABCqiAZyWlpak+1du3ZVWlqaxowZoyVLlmj69OmaOHGiNm/erOeee04PP/ywpIZ9x+PGjVN+fr66dOmic889V3PnzlV6erpGjBjRli8FAIAWifhBXd+ka9euWrJkiWbPnq3Ro0erW7dumjZtmkaPHh1YZ8qUKfJ4PJoxY4bq6uqUm5urpUuXKiYmJoKVAwBwZmyWZXFdwFN4vT5VVIR2NLTTaVdqaidVVlYHHXiwbuMeeX2Wfjj4gnCVGVVO169oGfo1/OjT1tGe+7Vbt+Rmrddxv2ENAEA7QiADAGAAAhkAAAMQyAAAGIBABgDAAAQyAAAGIJABADAAgQwAgAEIZAAADEAgAwBgAAIZAAADEMgAABiAQAYAwAAEMgAABiCQAQAwAIEMAIABCGQAAAxAIAMAYAACGQAAAxDIAAAYgEAGAMAABDIAAAYgkAEAMACBDACAAQhkAAAMQCADAGAAAhkAAAMQyAAAGIBABgDAAAQyAAAGIJABADAAgQwAgAEIZAAADEAgAwBgAAIZAAADEMgAABiAQAYAwAAEMgAABiCQAQAwAIEMAIABCGQAAAxAIAMAYAACGQAAAxDIAAAYgEAGAMAABDIAAAYgkAEAMACBDACAAQhkAAAMQCADAGAAAhkAAAMQyAAAGIBABgDAAAQyAAAGIJABADAAgQwAgAEIZAAADEAgAwBgAAIZAAADEMgAABiAQAYAwAAEMgAABiCQAQAwAIEMAIABCGQAAAxAIAMAYAACGQAAAxDIAAAYgEAGAMAABDIAAAYgkAEAMACBDACAASIeyIcOHdI999yjwYMHKycnR7fddpt27NgRWL5161aNGzdO2dnZGj58uJYvXx70eJ/PpyeffFJ5eXnKzs7Wrbfeqr1797b1ywAAoEUiHsiTJ0/W7t27tXjxYr388suKj4/XzTffrNraWlVWVuqWW25Rz549tXr1ak2ePFn5+flavXp14PELFy7UqlWrNGvWLL3wwgvy+XyaOHGi6uvrI/iqAAA4M85IPvnhw4d17rnnatKkScrIyJAk3X777frJT36iL774QgUFBYqJidEf/vAHOZ1O9e7dOxDeY8aMUX19vZYtW6a7775bw4YNkyQ9/vjjysvL07p16zRq1KgIvjoAAJovoiPkzp07a968eYEwrqio0HPPPaf09HT16dNHxcXFGjhwoJzOE58bBg8erF27dqm8vFzbtm1TdXW1hgwZEliekpKizMxMFRUVtfnrAQAgVBEdIZ/sgQce0IsvvqjY2Fg9/fTTSkxMVGlpaSCs/bp37y5JOnDggEpLSyVJPXr0aLSOf1monM7QPqs4HPagWz+b3SZbC7Yb7U7Xr2gZ+jX86NPWEQ39akwg//KXv9TPf/5zrVy5UpMnT9aqVatUV1en2NjYoPXi4uIkSW63W7W1tZLU5DqHDx8OuRa73abU1E4hP16SUlISgu7HJ8TI57NavN1od2q/Ijzo1/CjT1tHR+5XYwK5T58+kqTZs2dr06ZNWrFiheLj4xsdnOV2uyVJiYmJio+PlyTV19cHfvevk5AQ+h/N57PkctWE9FiHw66UlAS5XLXyen2B9rraY/L6LFVWVodcVzQ7Xb+iZejX8KNPW0d77tfmDsQiGsgVFRUqKCjQD37wg8B+Yrvdrj59+qisrEzp6ekqKysLeoz/flpamjweT6CtZ8+eQetcdNFFLarN42nZH9zr9QVtw/JZsnxWi7cb7U7tV4QH/Rp+9Gnr6Mj9GtHJ+PLyck2dOlUFBQWBtmPHjmnLli3q3bu3cnNzVVJSIq/XG1i+YcMG9erVS127dlXfvn2VlJSkwsLCwHKXy6UtW7YoNze3TV8LAAAtEdFAzsjI0FVXXaVHHnlERUVF+vzzz3XffffJ5XLp5ptv1pgxY3T06FFNnz5d27dv15o1a/Tcc89p0qRJkhr2HY8bN075+flav369tm3bprvuukvp6ekaMWJEJF8aAABnJOL7kOfPn6958+bprrvu0pEjRzRgwACtXLlS55xzjiRpyZIlmj17tkaPHq1u3bpp2rRpGj16dODxU6ZMkcfj0YwZM1RXV6fc3FwtXbpUMTExkXpJAACcMZtlWVakizCN1+tTRUVoB185nXalpnZSZWV10H6OdRv3yOuz9MPBF4SrzKhyun5Fy9Cv4Uefto723K/duiU3a72O+4UuAADaEQIZAAADEMgAABiAQAYAwAAEMgAABiCQAQAwAIEMAIABCGQAAAxAIAMAYAACuQ057LZIlwAAMBSBDACAAQhkAAAMQCADAGAAAhkAAAMQyAAAGIBABgDAAAQyAAAGIJABADBAqwRyaWlpa2wWAIAOK6RAvvjii7V58+YmlxUXF+uHP/xhi4oCACDaOJu74rJly1RTUyNJsixLL730kt57771G63388ceKjY0NX4UAAESBZgey2+3Wn//8Z0mSzWbTSy+91Ggdu92u5ORk/frXvw5fhQAARIFmB/Kvf/3rQND27dtXL774ovr169dqhQEAEE2aHcgn27ZtW7jrAAAgqoUUyJL04Ycf6u9//7tqa2vl8/mCltlsNj366KMtLg4AgGgRUiAvW7ZMjz32mOLi4tSlSxfZbMHX+T31PgAA+GYhBfKKFSt03XXXafbs2RxRDQBAGIT0PeTy8nLdcMMNhDEAAGESUiBnZmbqiy++CHctAABErZCmrH//+9/rt7/9rRITE3XZZZcpISGh0TrnnHNOi4sDACBahBTIN954o3w+n37/+9+f9gCurVu3tqgwAACiSUiBPGvWLI6kBgAgjEIK5Ouvvz7cdQAAENVCCuSioqJvXSc3NzeUTQMAEJVCCuTx48fLZrPJsqxA26lT2OxDBgCg+UIK5OXLlzdqq6mpUXFxsV555RUtWLCgxYUBABBNQgrkgQMHNtk+bNgwJSYm6umnn9aiRYtaVBgAANEkpBODfJMBAwZo48aN4d4sAAAdWtgD+X//93/VqVOncG8WAIAOLaQp65tuuqlRm8/nU2lpqb766ivdeuutLS6sI1tXtEcjcntGugwAgEFCCuSTj672s9vtysjI0KRJkzRmzJgWF9aRvPvxvqD7Xm/j/gMARLeQAvn5558Pdx0dGgEMAPg2IQWy33vvvaeNGzfK5XKpS5cuuvzyy5WXlxeu2gAAiBohBXJ9fb1uv/12ffDBB3I4HEpNTVVlZaUWLVqkwYMHa9GiRVwruQkOu03rS/ZGugwAgIFCOsp6wYIFKikp0WOPPabNmzfrgw8+0KZNm/THP/5R//rXv/T000+Hu84Og+lrAEBTQgrk119/XXfccYd+/OMfy+FwSJKcTqd++tOf6o477tBrr70W1iIBAOjoQgrkiooKZWZmNrksMzNTBw8ebFFRAABEm5ACuWfPniopKWlyWVFRkXr06NGiogAAiDYhHdT1H//xH5ozZ47i4+N17bXX6uyzz1Z5eblef/11Pfvss7rjjjvCXScAAB1aSIF84403asuWLcrPz9e8efMC7ZZlafTo0brtttvCViAAANEg5K89zZ49WxMmTNDGjRt1+PBh2Ww2XXPNNerdu3e4awQAoMM7o33In332mcaMGaP/+q//kiT17t1bN954o37xi1/oiSee0NSpU/Xll1+2SqEAAHRkzQ7kffv26aabblJ5ebl69eoVtCwmJkbTpk1TVVWVfvGLX3CUNQAAZ6jZgbx48WKdddZZ+tvf/qaRI0cGLUtISNDNN9+sl19+WXFxcVq0aFHYCwUAoCNrdiAXFBRo4sSJ6tKly2nX6datmyZMmKAPP/wwLMUBABAtmh3IZWVluvDCC791vYyMDJWWlrakJgAAok6zA7lLly4qKyv71vUqKyvVuXPnFhUFAEC0aXYg5+bmas2aNd+63tq1a097Wk0AANC0Zgfy+PHjVVhYqDlz5sjtdjdaXl9fr8cee0zvvfeexo4dG9YiAQDo6Jp9YpCsrCzdf//9evTRR/XKK69oyJAhOu+88+T1erV//34VFhaqsrJSv/nNb5SXl9eaNQMA0OGc0Zm6xo4dq759+2rp0qVav359YKTcqVMnXXnllZowYYIuu+yyVikUAICO7IxPnXn55Zfr8ssvl9RwGUan06mUlJSwFwYAQDQJ6VzWft/0nWQAANB8IV0PGQAAhBeBDACAAQhkAAAMQCADAGAAAhkAAAMQyAAAGIBABgDAAAQyAAAGIJABADAAgQwAgAEiHshVVVV68MEHddVVV6l///668cYbVVxcHFheUFCg66+/XpdddplGjhypN954I+jxbrdbDz/8sIYMGaKcnBz97ne/U0VFRVu/DAAAWiTigTx16lR9/PHHmj9/vlavXq2LL75Yv/rVr7Rz507t2LFDkyZNUl5entasWaOf/exnmjZtmgoKCgKPf+ihh/TBBx9owYIF+stf/qKdO3dqypQpEXxFAACcuRZdXKKldu/erQ8//FCrVq0KXEHqgQce0Pvvv6/XXntNhw4d0kUXXaS77rpLktS7d29t2bJFS5Ys0ZAhQ3Tw4EGtXbtWzzzzjAYMGCBJmj9/vkaOHKmPP/5YOTk5EXttAACciYgGcmpqqhYvXqysrKxAm81mk81mk8vlUnFxsa655pqgxwwePFizZ8+WZVkqKSkJtPn16tVLaWlpKioqalEgO52hTR44HPag27eL9shmt8kmnbhtwfaj1an9ivCgX8OPPm0d0dCvEQ3klJQUDR06NKjtrbfe0u7du/X73/9ef/vb35Senh60vHv37qqtrVVlZaUOHjyo1NRUxcXFNVqntLQ05LrsdptSUzuF/HhJSklJkCQ5Y52y223y+azArc9ntXj70crfrwgv+jX86NPW0ZH7NaKBfKp//vOfuv/++zVixAgNGzZMdXV1io2NDVrHf7++vl61tbWNlktSXFyc3G53yHX4fJZcrpqQHutw2JWSkiCXq1Zer091tcfksNvk9VmBW6/PUmVldcj1RaNT+xXhQb+GH33aOtpzvzZ3AGZMIL/zzju6++671b9/f+Xn50tqCNb6+vqg9fz3ExISFB8f32i51HDkdUJCyz5FeTwt+4N7vT55PD5ZPkuWFHzrs1q8/Wjl71eEF/0afvRp6+jI/WrEZPyKFSt055136uqrr9YzzzwTmILu0aOHysrKgtYtKytTYmKikpOTlZ6erqqqqkahXFZWprS0tDar/0w57LZIlwAAMEzEA3nVqlWaNWuWxo4dq/nz5wdNQQ8YMEAbN24MWn/Dhg3q37+/7Ha7Lr/8cvl8vsDBXZL05Zdf6uDBg8rNzW2z1wAAQEtFNJC//PJLPfroo/r+97+vSZMmqby8XF9//bW+/vprHTlyROPHj9fmzZuVn5+vHTt2aNmyZfqf//kfTZw4UZKUlpama6+9VjNmzFBhYaE2b96sqVOnauDAgcrOzo7kSwMA4IxEdB/yW2+9pWPHjuntt9/W22+/HbRs9OjRmjNnjhYuXKi5c+fqL3/5i8477zzNnTtXQ4YMCaw3a9YsPfroo7rjjjskSVdddZVmzJjRpq8DAICWslmWZUW6CNN4vT5VVIR2FLTTaVdqaidVVlbL4/Fp3cY9jY6ylqQRA3uGs+QO79R+RXjQr+FHn7aO9tyv3bolN2u9iO9DBgAABDIAAEYgkAEAMACBDACAAQhkAAAMQCADAGAAAhkAAAMQyAAAGIBABgDAAAQyAAAGIJABADAAgQwAgAEIZAAADEAgAwBgAAIZAAADEMgAABiAQAYAwAAEMgAABiCQAQAwAIEMAIABCGQAAAxAIAMAYAACGQAAAxDIAAAYgEAGAMAABDIAAAYgkAEAMACBDACAAQhkAAAMQCC3kR1fHdarH+1S1VF3pEsBABiIQG4j2/e7dKTmmDbvPBTpUgAABiKQ24DPZ+lwdb0kaX95jQ4zSgYAnIJAbgOumnr5fFbg/tY9VZErBgBgJAK5DVQeHxHHxzokSbsPHlHlEUbJAIATCOQ2UHWkYbr6/O5J6twpVpbVEMoAAPgRyG3AP0JOTYpTUkJMQ5urLpIlAQAMQyC3Af/0dGpyrBLjnZKk4s/KIlkSAMAwBHIrq6v3qK7eK0k6KylOiXENgVxd64lkWQAAwxDIrazy+P7j5MQYOR12dTo+Qq5xE8gAgBMI5FbmPzPXWUlxkhSYsq6pI5ABACcQyK2suu6YpIYRsiQlxjfc1ro9Qd9NBgBENwK5lfn3Hycc/w5yfKxDNptkSZzXGgAQQCC3Mn8gx8U2TFXbbbbAgV0VnBwEAHAcgdzK3McaAjk+xhFo8+9HruC7yACA4wjkVnZihHwikDsd3498iEAGABxHILeiYx6fjnl8kk6cx1o6eYTMlDUAoAGB3IqO1DR8B9lmk2KdJ7q6E1PWAIBTEMit6EhNw1ee4mMcstlsgXb/QV1MWQMA/AjkVuQ6PkI+ebpaOrEPmSlrAIAfgdyKXNUNgez/ypOff8r6aO2xwFHYAIDoRiC3osCU9Skj5BinXXZ7wxS2P7QBANGNQG5Fp5uyttlsijv+vWR/aAMAohuB3Ir8o99TA1mS4mIaut5/JDYAILoRyK3odCNkSYER8tFaRsgAAAK5VR2p9u9DdjZaxpQ1AOBkBHIr+sYRcqw/kJmyBgAQyK3GsqxA2H7TlDUjZACARCC3mlq3Vx6vJelE+J6MfcgAgJMRyK3EP13tdNjkdDTuZo6yBgCcjEBuJYeP+qerGx/QJTFlDQAIRiC3km86oEuSYv2BzJQ1AEAEcqvzn7f6VP6jrGvdHnm8vrYsCQBgoKbTAi2W3eds/erai/V1ZW2Ty2OddtlskmU1TFunJse1cYUAAJMwQm4lMU67vpfVQ4mnGSHbbDYlJTRchpEDuwAABHIEJSfGSuKrTwAAAjmikgMjZAIZAKIdgRxBSYlMWQMAGhDIEcSUNQDAj0COIKasAQB+BHIEJTNlDQA4jkCOIP8+ZKasAQAEcgT59yEzZQ0AMCqQFy1apPHjxwe1bd26VePGjVN2draGDx+u5cuXBy33+Xx68sknlZeXp+zsbN16663au3dvW5YdsmRODAIAOM6YQF65cqX+9Kc/BbVVVlbqlltuUc+ePbV69WpNnjxZ+fn5Wr16dWCdhQsXatWqVZo1a5ZeeOEF+Xw+TZw4UfX15ofciaOsPfJZVoSrAQBEUsTPZX3w4EHNnDlThYWFuvDCC4OWvfjii4qJidEf/vAHOZ1O9e7dW7t379bixYs1ZswY1dfXa9myZbr77rs1bNgwSdLjjz+uvLw8rVu3TqNGjWr7F3QG/KfO9FmWauo8gfsAgOgT8UD+9NNPFRMTo1dffVVPPfWUvvrqq8Cy4uJiDRw4UE7niTIHDx6sRYsWqby8XPv371d1dbWGDBkSWJ6SkqLMzEwVFRW1KJCdztAmDxwOe9CtzW5r+PH/flJbQrxTCXEO1bq9qq336CwuMHFap/YrwoN+DT/6tHVEQ79GPJCHDx+u4cOHN7mstLRUGRkZQW3du3eXJB04cEClpaWSpB49ejRax78sFHa7TampnUJ+vCSlpCRIkuITYmS32+TzWUG3Do9Pqamd1DkpTrXuGll2R4ufMxr4+xXhRb+GH33aOjpyv0Y8kL9JXV2dYmNjg9ri4hpGkW63W7W1DZc2bGqdw4cPh/y8Pp8ll6smpMc6HHalpCTI5aqV1+tTXe0xOew2eX1W0G29x6fKyurA9ZIPlLl0Tmp8yDV3dKf2K8KDfg0/+rR1tOd+be5gy+hAjo+Pb3RwltvtliQlJiYqPr4hwOrr6wO/+9dJSGjZpyiPp2V/cK/XJ4/HJ8tnyZKavPV4fEqKb9hvXHXE3eLnjAb+fkV40a/hR5+2jo7cr0ZPxqenp6usrCyozX8/LS0tMFXd1DppaWltU2QLnbjABN9FBoBoZnQg5+bmqqSkRF6vN9C2YcMG9erVS127dlXfvn2VlJSkwsLCwHKXy6UtW7YoNzc3EiWfMS4wAQCQDA/kMWPG6OjRo5o+fbq2b9+uNWvW6LnnntOkSZMkNew7HjdunPLz87V+/Xpt27ZNd911l9LT0zVixIgIV988nM8aACAZvg+5a9euWrJkiWbPnq3Ro0erW7dumjZtmkaPHh1YZ8qUKfJ4PJoxY4bq6uqUm5urpUuXKiamfXynNzmB02cCAAwL5Dlz5jRq69evn/7617+e9jEOh0P33HOP7rnnntYsrdWwDxkAIBk+ZR0NkgNXfGLKGgCiGYEcYVzxCQAgEcgR57/iU73HJ3e991vWBgB0VARyhMXHOuR02CRJR5i2BoCoRSBHmM1mY9oaAEAgm8B/2UUCGQCiF4FsAI60BgAQyAZgyhoAQCAbgClrAACBbADOZw0AIJANwBWfAAAEsgGSmbIGgKhHIBsgpVPDCNlVzZQ1AEQrAtkAnZMaAvkwgQwAUYtANkDn4yNk9zGv6uo9Ea4GABAJBLIB4mOdiotxSJIOH2WUDADRiECOEIfdpnVFewL3/aNkpq0BIDoRyJFkKRDKKexHBoCoRiBHmNdrSZLO8o+Qj7ojWQ4AIEIIZEN07hQniREyAEQrAtkQTFkDQHQjkA3RmZODAEBUI5ANETjKmq89AUBUIpANceJsXRzUBQDRiEA2hP+gLlf1MfksK8LVAADaGoFsiOTEGNkk+SyLyzACQBQikA3hdNiVlNhwGUb2IwNA9CGQDXLi9JnsRwaAaEMgG4QjrQEgehHIBkkJHNjV/EA++QIVAID2i0A2SOcQztblPxc2AKB9I5AN4r/AROUR9iEDQLQhkA3StXOCJKn8cF2EKwEAtDUC2SDdzoqXJJUfro1wJQCAtkYgR5DDbgu6f3bnhkA+UnNMdfWeSJQEAIgQAtkgifExinE2/EkOMW0NAFGFQDZMp3inJOlrAhkAogqBbJhO8Q2nzyyvYj8yAEQTAtkw/hEyR1oDQHQhkA0TGCETyAAQVQjkCHPYbUGnv+yUcHyEzJQ1AEQVAtkAJ5/+MvH4CJmDugAguhDIhvHvQ651e1RTdyzC1QAA2gqBbBinw66UxOOj5CpGyQAQLQhkA504pzX7kQEgWhDIBvKf05oRMgBEDwLZQD26dpIkffX10QhX0uDko8ABAK2DQDZQz+5JkqTdB80I5JOPAgcAtA4C2UA905IlSQcOVeuYxxfhagAAbYFANsj6kr2SpC4pceoU75TXZ2l/eXWEqwIAtAUC2SD+qWGbzRYYJe85eCSSJQEA2giBbKjzj+9H3mPIfmQAQOsikA11gX+EXMYIGQCiAYFsqPPTjo+Qy47KZ3GUMwB0dASyoXp0TVSM0y53vVdfc+UnAOjwCGSDOOy2k36367xuDScI2bnfFamSAABthEA2WN8LUiVJn+w4FOFKAACtjUA2WHafsyVJn+w8JK+PE4QAQEdGIBus9zmd1Sneqeo6j7bvOxzpchrhHNcAED4EssHsdpv69e4qSdpk4LQ157gGgPAhkA132fFp603by1tl+4xyAcAMBLLhLu3VRQ67TQcO1WhfK1yOkVEuAJiBQDaUf+SaGB8TGCX/vw27I1kSAKAVEciGOnnkOuqKCyRJhVvKVFZZE6mSAACtiEBuBy5MT1HWd7rKZ1l6cwP7fAGgIyKQ24nrrrhQkvTB5gPatrvyjB7LgVsAYD4C2QAnnzLzdPqc11lDLkmXz7K0cO3/qfwMzm/NgVsAYD4C2QAOu03rS/Z+63q/HHmRLkhP1tHaY8p/4V/aXRp8acaTR8KMigGgfSGQDXHqKLapkI6NcejO67PUNSVOZVW1mv18sT79skI1dccabYNRMQC0LwSywZoK1S4p8Zp5y0Bl9zlbHq+lLbsrdc/TBVr59ueqOuKOQJVt438Kw/+Vr9acRWCGAsCZcka6AJy5pIQY3TkmS0XbyrTq7c/lqjmm9SX7JEmf7a3S97J6BEbNZ2Jd0R6NyO0ZuG9Zlg4cqtHO/S799ztfqOJInew2mxLinLowPVmu6vomH9caPK0w4m/NWQRmKACcKQLZMA67Te9+vK9R+6mhZ7PZNPDiNJVX1er8tGR9sPmASj4r056yo9qz/gtJ0ic7K5T93bN1pKZe7mNexcU4vvG5PR6fyqpqtW13pbbtrtTWPZU6fLS+yXXf29Rwu21vlbomx2lo9rnfun0AwOl1iED2+Xz685//rJdeeklHjhxRbm6uHnzwQZ1//vmRLi0kTY2u/G3rS/bK67M0Iren3v14n2w2m7K+01VZ3+mqV97fqaTEWBVtPajP9x1uCOeyhtNt/uNfB9S1c5zO7pyg5MQYJcQ5ZbfZtKvUpV2lR1R11K09B4/o5X/sDHpeu92ms1Pilf3ds3V253jZbDZVHXVr536Xtu2p1O7SI9pdekR3P/Whru5/rob3P09nJcWFpR/aYuQNAKboEIG8cOFCrVq1SnPmzFF6errmzp2riRMn6rXXXlNsbGykywuZw24LhJL/IC+v15LX1xDOXq8VtE5sjEP/dvl5+rfLz9Pa93aqW2qC/vVFuT7dVaG6eq++rqrT11V1jZ7nywNHgp6z1zkp6tszVRf3PEu7Drgkm00/HHyB1pfs1b9dfp7Wl+zVPTfmaO17O5WYEKPXPvxS1XUevf7Rbv1P4R5lf7ebhmSmqe8FqUqIC/0tFuq077cFeSSDng8ZAE6n3QdyfX29li1bprvvvlvDhg2TJD3++OPKy8vTunXrNGrUqMgW2FKWAlPYpwuoptrjYh36XlYPfS+rh94q3K2Bmen6f4W7daSmXt/p0Vm1bo++2FclqeGKUimdYrV932GNGdpb/9j0VSA09h4fYfs/DJz8fInxTo3IPV8+n0/dzkrQWxv3avtXh1W8rUzF28pkt9mU0ilGvc/trLM6xWlf+VF955wUOew2WZbk8frk8VraVepSepdEeb2W9pdXy2dZOispTgcra/Tx9nLZbTYdqanXwco62W2WDpRX6+ILUhUf51RCrFMJcQ7FxzmVGOdUjNOuSpdbBw5Vy378ebw+Sz6fpQ8/2a9Bmekqq6jV53urVFZZq093Vchhs+mTneWKcdplt9v0w0EXyOmwy2b79u+Hn6lI71vmAwGai/dK22v3gbxt2zZVV1dryJAhgbaUlBRlZmaqqKio/QeymveVKEmKddqDRtTvfrxPXp8lm82m1OQ4nZ0Sr9SkOH0/93ytL9mrrO90lddn6ZoBDffP7hyvuFhH0PS4//n8o/GTn9d/P8ZhV9VRtwZldtfY72dow5ZSlXz2tcoP16nqaL1KPvs68JjP9lQ1+Rp3fOUKur/v62pJChrRHzh04jze206zHb+3ipr+Xve6ooYPN//78VeSpH9s2t9onbXv75LD3nDwWkKcQwmxzuPh71BCXMPvTodNNp0I7FOze9cBlw5X1zda/uV+l2rcHsU67YqNcTT8HP89xmlXnNOumBhH4EOLZVmydPzWOnFbtO2gLr+ouyxL8lnW8ZkTn7y+hhmUU+/7jv9s3V2pOrdXlhp2R8Q47UrqFCe3+5hkNfxNHXab7N90a/Pftwe1B/0uSU18nrGd0ngmn3ma+wHpdKs12dzEyqd9liZfT2NOp132GKdc1fXyeH3S8X++gX/F1ol/z1bjpuP3G39wswLbOXWDJ23nlJWDtnLKwyzLks9S4L0ReJ9YDb/v/7pam3cckt3W8F6x2075G9safrcFtSnwvjj1fEdNfhQ99XU3uU5Dq8NplxwOVR1xN/TrKf3yTZrqz9M8TYDTaVfnTm07w2qzmlOpwdatW6c777xTmzZtUnx8fKD9N7/5jerq6rRo0aIz3qZlNbwxQ2GzSXa7XT6fT5Yl1bo9sqnhjdbS20bPdVJ7QpxTdW6PrOO/n/y8OqnNX+PJf/WT12/UF6ep4+TnO7Xdr6bumLw+S06HXT7LksfjC3odMQ57wz+s4/8pxjrtOubxSbbg/+hiYxxyH/Mq1umQz2ep3uOVLAWCyn78A4O/EH+INWz2RAQE2k4qwm63yec7EXoA4JeUENOi3W5+DkfzvmHc7kfItbUNp5A8dV9xXFycDh8+HNI2bTabHI6WTVfa7Q1/gKTEtvuE1emk52rqeb+pllDq7PQtj0nuFJ6Du6SGy1ACQEfW7k8M4h8V19cHfz3H7XYrISEhEiUBAHDG2n0g9+jRQ5JUVlYW1F5WVqa0tLRIlAQAwBlr94Hct29fJSUlqbCwMNDmcrm0ZcsW5ebmRrAyAACar93vQ46NjdW4ceOUn5+vLl266Nxzz9XcuXOVnp6uESNGRLo8AACapd0HsiRNmTJFHo9HM2bMUF1dnXJzc7V06VLFxHAgEACgfWj3X3sCAKAjaPf7kAEA6AgIZAAADEAgAwBgAAIZAAADEMgAABiAQAYAwAAEMgAABiCQw8jn8+nJJ59UXl6esrOzdeutt2rv3qavyxuNFi1apPHjxwe1bd26VePGjVN2draGDx+u5cuXBy1vTp+GYxvtSVVVlR588EFdddVV6t+/v2688UYVFxcHlhcUFOj666/XZZddppEjR+qNN94Ierzb7dbDDz+sIUOGKCcnR7/73e9UUVERtE44ttHeHDp0SPfcc48GDx6snJwc3XbbbdqxY0dgOe/Vlvnyyy+Vk5OjNWvWBNro01NYCJsFCxZYgwYNsv7+979bW7dutSZMmGCNGDHCcrvdkS4t4lasWGH17dvXGjduXKCtoqLCGjRokHX//fdb27dvt15++WUrKyvLevnllwPrfFufhmMb7c0tt9xijRo1yioqKrJ27txpPfzww1a/fv2sHTt2WNu3b7eysrKs+fPnW9u3b7eWLFliZWZmWh999FHg8ffdd591zTXXWEVFRdamTZusn/70p9bYsWMDy8Oxjfbo5z//ufWzn/3M2rRpk7V9+3brzjvvtK688kqrpqaG92oL1dfXW9dff72VkZFhrV692rIs/v03hUAOE7fbbeXk5FgrV64MtB0+fNjq16+f9dprr0WwssgqLS21Jk2aZGVnZ1sjR44MCuRnnnnGuvLKK61jx44F2ubNm2eNGDHCsqzm9Wk4ttGe7Nq1y8rIyLCKi4sDbT6fz7rmmmusP/3pT9YDDzxg3XDDDUGPmTp1qjVhwgTLshr+Hn379rXefffdwPKdO3daGRkZ1j//+U/LsqywbKO9qaqqsqZOnWp99tlngbatW7daGRkZ1qZNm3ivttC8efOsm266KSiQ6dPGmLIOk23btqm6ulpDhgwJtKWkpCgzM1NFRUURrCyyPv30U8XExOjVV1/VZZddFrSsuLhYAwcOlNN54pTqgwcP1q5du1ReXt6sPg3HNtqT1NRULV68WFlZWYE2m80mm80ml8ul4uLioNcqNfRHSUmJLMtSSUlJoM2vV69eSktLC+rTlm6jvencubPmzZunjIwMSVJFRYWee+45paenq0+fPrxXW6CoqEh//etfNWfOnKB2+rQxAjlMSktLJZ24PrNf9+7dA8ui0fDhw7VgwQKdf/75jZaVlpYqPT09qK179+6SpAMHDjSrT8OxjfYkJSVFQ4cOVWxsbKDtrbfe0u7du5WXl3fa/qitrVVlZaUOHjyo1NRUxcXFNVrn2/r0TLbRnj3wwAMaMmSI3njjDc2ePVuJiYm8V0Pkcrk0bdo0zZgxo9Hrok8bI5DDpLa2VpKC/qOUpLi4OLnd7kiUZLy6urom+0tqOGioOX0ajm20Z//85z91//33a8SIERo2bFiT/eG/X19fr9ra2kbLpW/v0zPdRnv2y1/+UqtXr9aoUaM0efJkffrpp7xXQ/TQQw8pJydH1113XaNl9GljBHKYxMfHS2r4D+tkbrdbCQkJkSjJePHx8U32lyQlJiY2q0/DsY326p133tGECROUnZ2t/Px8SQ3/0Zz6Wv33ExISmuwvKbg/wrGN9qxPnz669NJLNXv2bJ177rlasWIF79UQrF27VsXFxZo5c2aTy+nTxgjkMPFPiZSVlQW1l5WVKS0tLRIlGS89Pb3J/pKktLS0ZvVpOLbRHq1YsUJ33nmnrr76aj3zzDOBUUGPHj2afK2JiYlKTk5Wenq6qqqqGv0HdXJ/hGMb7U1FRYXeeOMNeTyeQJvdblefPn1UVlbGezUEq1ev1qFDhzRs2DDl5OQoJydHkjRz5kxNnDiRPm0CgRwmffv2VVJSkgoLCwNtLpdLW7ZsUW5ubgQrM1dubq5KSkrk9XoDbRs2bFCvXr3UtWvXZvVpOLbR3qxatUqzZs3S2LFjNX/+/KDpuAEDBmjjxo1B62/YsEH9+/eX3W7X5ZdfLp/PFzgwS2r4fujBgwcD/RGObbQ35eXlmjp1qgoKCgJtx44d05YtW9S7d2/eqyHIz8/Xm2++qbVr1wZ+JGnKlCmaPXs2fdqUSB/m3ZHMnz/fGjhwoPXOO+8Efd+tvr4+0qUZ4d577w362lN5ebmVm5tr3XvvvdYXX3xhrV692srKyrLWrFkTWOfb+jQc22hPdu7caV1yySXW5MmTrbKysqAfl8tlff7559Yll1xizZ0719q+fbu1dOnSRt8hnjp1qjV8+HBrw4YNge8Qn/x3Ccc22qOJEydaI0aMsDZu3Gh99tln1tSpU63c3Fzrq6++4r0aJid/7Yk+bYxADiOPx2M99thj1uDBg63s7Gzr1ltvtfbu3RvpsoxxaiBblmVt2rTJ+vd//3fr0ksvta6++mrr+eefD1renD4Nxzbai6efftrKyMho8ufee++1LMuy/vGPf1ijRo2yLr30UmvkyJHWG2+8EbSN6upqa/r06daAAQOsAQMGWFOnTrUqKiqC1gnHNtobl8tlzZw50/re975n9evXz5owYYL1+eefB5bzXm25kwPZsujTU9ksy7IiPUoHACDasQ8ZAAADEMgAABiAQAYAwAAEMgAABiCQAQAwAIEMAIABCGQAAAxAIANoNzhtAjoyAhlAswwfPlz33XdfRJ7bf13d4uLiQNv48eM1fvz4iNQDtAYCGYDxtm7dqldeeUU+ny/SpQCthkAGAMAABDJgsOHDh+vRRx/VL3/5S/Xr10/Tp0/Xtm3bdMcdd2jw4MG65JJLlJeXp0ceeUR1dXXy+XwaPHiwHnnkkcA26uvrddlll+kXv/hF0LZ/8pOf6MEHHwy5Nrfbrccee0xDhw7VpZdequuuu05vvvlmo/qffPJJ/ed//qeuuOIK9evXT7/61a+0a9euoPX+9re/6Uc/+pGysrL04x//WAUFBcrMzNSaNWtUWFiom266SZJ00003BU1TW5alZ599VsOGDVO/fv3085//XJs3bw75NQGRRCADhlu5cqWysrK0cOFC3XDDDRo7dqxqa2s1Z84cPfvss7r22mv1/PPPa/ny5bLb7crLywu6ru/HH3+suro6ffLJJ3K73ZIaLtC+bds2DRs2LKSaLMvS5MmT9cILL+iWW27R008/rZycHN11112B6976LV++XDt37tQf//hHPfLII/q///s/3XvvvYHla9eu1X333af+/ftr4cKF+sEPfqDbb789cI3bSy65JPDB4cEHH9TMmTMDjy0pKdHbb7+tBx54QHPnzlVZWZl+/etfy+PxhPS6gEhyRroAAN/snHPO0d133y1J+uCDD3TxxRfriSeeUFJSkiTpiiuu0IcffqjCwkLddtttGjZsmF599VWVlZWpe/fuKigo0CWXXKJPP/1U//rXvzRo0CC9//77io+P1xVXXBFSTR999JHef/99Pf744/rRj34kScrLy1Ntba3y8/M1atQoOZ0N/72kpKRo4cKFcjgckqQ9e/ZowYIFqqysVGpqqp544gldffXVgVF9Xl6eYmJiNG/ePElSUlKS+vTpI0nq06dP4HdJio2N1eLFi3XWWWdJajj4a8aMGdq+fbv69u0b0msDIoURMmC4iy++OPD7lVdeqRUrViguLk7bt2/X+vXr9fTTT6uiokL19fWBdRwOhz766CNJ0oYNGzRy5EhdeOGFKioqkiS99957Gjx4sOLj40OqqaCgQDabTUOHDpXH4wn8DB8+XF9//bW++OKLwLpZWVmBMJak9PR0SVJtba12796t/fv3a+TIkUHbv/baa5tVR58+fQJhLEnnnXeeJOnIkSMhvS4gkhghA4ZLTEwM/O7z+TR//nytXLlSNTU16tGjh/r166e4uLjAOp07d1ZOTo4KCgp0zTXX6JNPPtF9992nvXv3auPGjfJ6vSooKNDUqVNDrqmqqkqWZal///5NLi8rKwt8kEhISAhaZrfbA6+loqJCktS1a9egdc4+++xm1XFy35y6baC9IZCBdmTx4sV67rnn9PDDD2vEiBFKTk6WJN1www1B6w0dOlQrVqxQcXGxYmNjdemll2rfvn169dVXtXHjRh0+fFhXX311yHUkJycrMTFRy5cvb3L5BRdc0Kzt+EfLhw4dCmo/9T4QDZiyBtqRkpIS9enTR2PGjAmE8cGDB/X5558HjQqHDRumgwcP6qWXXlL//v3ldDo1aNAg1dXVacGCBcrMzFRaWlrIdQwcOFA1NTWyLEtZWVmBn88//1xPPfVUsw+qSk9PV8+ePfX2228Hta9bty7o/slT3kBHRSAD7Ui/fv302WefafHixdq4caNeeukljR07VvX19aqtrQ2sl5GRoXPOOUfvvPOOBg0aJEnq1q2bevfurZKSkpCPrvYbOnSocnNzdfvtt2vVqlUqLCzUs88+q4ceekh2u11dunRp1nZsNpumTJmid955RzNnztQHH3ygJUuW6IknnpB0Ygra/+Hj3Xff1bZt21pUO2AqpqyBdmTSpEmqrKzU8uXL9dRTT6lHjx76yU9+IpvNpkWLFsnlciklJUVSQ2j+93//twYOHBh4/KBBg7Rjx44WTVdLDUG5ePFiPfHEE1q0aJEOHTqktLQ03XLLLZo8efIZbeu6665TTU2Nli5dqtWrV+u73/2upk+frunTpwf2EX/3u9/VqFGjtHLlSr3//vt6/fXXW1Q/YCKbxdnaAUTQ66+/rszMTH3nO98JtL377ruaNGmSXnnlFb6+hKhBIANRzLKswAk4vonD4ZDNZmuVGm677Tbt2LFDv/3tb9WjRw/t3r1bTz75pHr27Knnn3++VZ4TMBGBDESxNWvW6P777//W9ZYvXx7YFx1ulZWVmjdvnt577z1VVFTo7LPP1g9+8ANNmTJFnTp1apXnBExEIANRrLKyUvv27fvW9Xr16hU4MxiA1kEgAwBgAL72BACAAQhkAAAMQCADAGAAAhkAAAMQyAAAGIBABgDAAAQyAAAG+P+y4ZlAR0mGjgAAAABJRU5ErkJggg==",
      "text/plain": [
       "<Figure size 500x500 with 1 Axes>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "sns.displot(products_df[\"raw_length\"], kde=True)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "<class 'pandas.core.frame.DataFrame'>\n",
      "Index: 3937 entries, 0 to 4126\n",
      "Data columns (total 3 columns):\n",
      " #   Column      Non-Null Count  Dtype \n",
      "---  ------      --------------  ----- \n",
      " 0   id          3937 non-null   object\n",
      " 1   raw_data    3937 non-null   object\n",
      " 2   raw_length  3937 non-null   int64 \n",
      "dtypes: int64(1), object(2)\n",
      "memory usage: 123.0+ KB\n"
     ]
    }
   ],
   "source": [
    "products_df.info()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "metadata": {},
   "outputs": [],
   "source": [
    "# sort products by raw data length\n",
    "products_df = products_df.sort_values(by=\"raw_length\", ascending=False)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 12,
   "metadata": {},
   "outputs": [],
   "source": [
    "client = OpenAIClient()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 13,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Stratix Device Handbook Volume Innovation Drive San Jose CA httpwwwalteracom Stratix Device Handbook Volume SV httpwwwalteracom Copyright Altera Corporation All rights reserved Altera The Programmable Solutions Company stylized Altera logo specific device des ignations words logos identified trademarks andor service marks unless noted otherwise trademarks service marks Altera Corporation US countries All product service names property respective holders Al tera products protected numerous US foreign patents pending applications maskwork rights copyrights Altera warrants performance semiconductor products current specifications accordance Alteras standard warranty reserves right make changes products services time without notice Altera assumes responsibility liability arising ap plication use information product service described herein except expressly agreed writing Altera Corporation Altera customers advised obtain latest version device specifications relying published formation placing orders products services ii Altera Corporation Altera Corporation iii Contents Chapter Revision Dates vii About This Handbook ix How Find Information ix How Contact Altera ix Typographic Conventions x Section I Stratix Device Family Data Sheet Revision History Part I Chapter Introduction Introduction Features Chapter Stratix Architecture Functional Description Logic Array Blocks LAB Interconnects LAB Control Signals Logic Elements LUT Chain Register Chain addnsub Signal LE Operating Modes Clear Preset Logic Control MultiTrack Interconnect TriMatrix Memory Memory Modes Clear Signals Parity Bit Support Shift Register Support Memory Block Size Independent Clock Mode InputOutput Clock Mode ReadWrite Clock Mode SinglePort Mode Multiplier Block AdderOutput Blocks Modes Operation iv Altera Corporation Contents Stratix Device Handbook Volume DSP Block Interface PLLs Clock Networks Global Hierarchical Clocking Enhanced Fast PLLs Enhanced PLLs Fast PLLs IO Structure DoubleData Rate IO Pins External RAM Interfacing Programmable Drive Strength OpenDrain Output SlewRate Control Bus Hold Programmable PullUp Resistor Advanced IO Standard Support Differential OnChip Termination MultiVolt IO Interface HighSpeed Differential IO Support Dedicated Circuitry Byte Alignment Power Sequencing Hot Socketing Chapter Configuration Testing IEEE Std JTAG BoundaryScan Support SignalTap II Embedded Logic Analyzer Configuration Operating Modes Configuring Stratix FPGAs JRunner Configuration Schemes Partial Reconfiguration Remote Update Configuration Modes Stratix Automated Single Event Upset SEU Detection CustomBuilt Circuitry Software Interface Temperature Sensing Diode Chapter DC Switching Characteristics Operating Conditions Power Consumption Timing Model Preliminary Final Timing Performance Internal Timing Parameters External Timing Parameters Stratix External IO Timing IO Timing Measurement Methodology External IO Delay Parameters Altera Corporation v Contents Contents Maximum Input Output Clock Rates HighSpeed IO Specification PLL Specifications DLL Specifications Chapter Reference Ordering Information Software Device PinOuts Ordering Information Index vi Altera Corporation Contents Stratix Device Handbook Volume Altera Corporation vii Chapter Revision Dates The chapters book Stratix Device Handbook Volume revised following dates Where chapters groups chapters available separately part numbers listed Chapter Introduction Revised July Part number S Chapter Stratix Architecture Revised July Part number S Chapter Configuration Testing Revised July Part number S Chapter DC Switching Characteristics Revised January Part number S Chapter Reference Ordering Information Revised September Part number S viii Altera Corporation Chapter Revision Dates Stratix Device Handbook Volume Altera Corporation ix About This Handbook This handbook provides comprehensive information Altera Stratix family devices How Find Information You find information following ways The Adobe Acrobat Find feature searches text PDF document Click binoculars toolbar icon open Find dialog box Acrobat bookmarks serve additional table contents PDF documents Thumbnail icons provide miniature previews page provide link pages Numerous links shown green text allow jump related information How Contact Altera For uptodate information Altera products go Altera worldwide web site wwwalteracom For technical support product go wwwalteracommysupport For additional information Altera products consult sources shown Information Type USA Canada All Other Locations Technical support wwwalteracommysupport wwwalteracommysupport EPLD pm Pacific Time pm GMT Pacific Time Product literature wwwalteracom wwwalteracom Altera literature services literaturealteracom literaturealteracom Nontechnical customer service pm GMT Pacific Time FTP site ftpalteracom ftpalteracom wwwalteracom httpwwwalteracommysupport httpwwwalteracommysupport httpwwwalteracom httpwwwalteracom mailtoliteraturealteracom mailtoliteraturealteracom ftpftpalteracom ftpftpalteracom httpwwwalteracommysupport x Altera Corporation Typographic Conventions Stratix Device Handbook Volume Typographic Conventions This document uses typographic conventions shown Visual Cue Meaning Bold Type Initial Capital Letters Command names dialog box titles checkbox options dialog box options shown bold initial capital letters Example Save As dialog box bold type External timing parameters directory names project names disk drive names filenames filename extensions software utility names shown bold type Examples fMAX qdesigns directory drive chiptripgdf file Italic Type Initial Capital Letters Document titles shown italic type initial capital letters Example AN HighSpeed Board Designs Italic type Internal timing parameters variables shown italic type Examples tPIA n Variable names enclosed angle brackets shown italic type Example file name project namepof file Initial Capital Letters Keyboard keys menu names shown initial capital letters Examples Delete key Options menu Subheading Title References sections within document titles online help topics shown quotation marks Example Typographic Conventions Courier type Signal port names shown lowercase Courier type Examples data tdi input Activelow signals denoted suffix n eg resetn Anything must typed exactly appears shown Courier type For example cqdesignstutorialchiptripgdf Also sections actual file Report File references parts files eg AHDL keyword SUBDESIGN well logic function names eg TRI shown Courier b c etc Numbered steps used list items sequence items important steps listed procedure Bullets used list items sequence items important v The checkmark indicates procedure consists one step The hand points information requires special attention r The angled arrow indicates press Enter key f The feet direct information particular topic Altera Corporation Section I Section I Stratix Device Family Data Sheet This section provides data sheet specifications Stratix devices They contain feature definitions internal architecture configuration JTAG boundaryscan testing information DC operating conditions AC timing parameters reference power consumption ordering information Stratix devices This section contains following chapters Chapter Introduction Chapter Stratix Architecture Chapter Configuration Testing Chapter DC Switching Characteristics Chapter Reference Ordering Information Revision History The table shows revision history Chapters Chapter DateVersion Changes Made July v Minor content changes September v Updated Table page April v Main section page numbers changed first page Changed PCIX PCIX Features page Global change SignalTap SignalTap II The DSP blocks Features page provide dedicated implementation multipliers faster MHz January v Updated speed grade device information Table October v Add speed grade device information July v Format changes throughout chapter Section I Altera Corporation Stratix Device Family Data Sheet Stratix Device Handbook Volume July v Added Clear Signals section Updated Power Sequencing Hot Socketing section Format changes September v Updated fast regional clock networks description page Deleted word preliminary specification maximum time relock page Added information differential SSTL HSTL outputs External Clock Outputs page Updated notes Figure page Added information counter Clock Multiplication Division page Updated Note Table page Updated description Clock Multiplication Division page Updated Table page Added references AN AN External RAM Interfacing page Table page updated table updated Notes Notes Notes respectively Updated Table page Added information PCI Compliance page Table page updated table deleted Note Updated reference device pinouts available web page Added Notes Table page Updated Note Table page Updated Note Table page April v Added note rows Table Deleted Stratix Stratix GX Device PLL Availability table Added IO standards row Table support max min strength Row clk removed Table Added checkmarks Enhanced column LVPECL V PCML LVDS HyperTransport technology rows Table Removed Left Right IO Banks row Table Changed RCLK values Figures External RAM Interfacing section replaced November v Added pin BGA package information Table Removed support series parallel onchip termination Termination Technology renamed differential onchip termination Updated number channels per PLL Tables Updated Figures October v Updated DDR I information Updated Table Added Tables Updated Figures Updated Lock Detect section Chapter DateVersion Changes Made Altera Corporation Section I Stratix Device Family Data Sheet July v Added reference page Figures RCLK connections Updated ranges EPLL postscale prescale dividers page Updated PLL Reconfiguration frequency MHz page New requirement assert set signal PLL acquire lock either new clock loss lock page Updated max input frequency CLK Table Renamed impedance matching series termination throughout Updated naming convention DQS pins page match pin tables Added DDR SDRAM Performance Specification page Added external reference resistor values terminator technology page Added Terminator Technology Specification pages Updated Tables reflect PLL crossbank support high speed differential channels full speed Wire bond package performance specification high speed channels increased Mbps Mbps throughout chapter July v Updated Operating Modes section Updated Temperature Sensing Diode section Updated IEEE Std JTAG BoundaryScan Support section Updated Configuration section January v Updated limits JTAG chain devices September v Added new section Stratix Automated Single Event Upset SEU Detection page Updated description CustomBuilt Circuitry page April v No new changes Stratix Device Handbook v January v Added Table July v Updated Tables Updated Tables Updated Tables Updated Table Added Table Chapter DateVersion Changes Made Section I Altera Corporation Stratix Device Family Data Sheet Stratix Device Handbook Volume January Updated rise fall input values September v Updated Note Table page Updated Table page Updated Table page Table page Added rows VILAC VIHAC table Updated Table page Table page Updated Table page Updated description External Timing Parameters page Updated Table page Added signals tOUTCO TXZ TZX Figure page Added rows tMCLKENSU tMCLKENH Table page Added rows tMCLKENSU tMCLKENH Table page Updated Note Table page Added rows tMRAMCLKENSU tMRAMCLKENH Table page Updated Table page Updated Table page Chapter DateVersion Changes Made Altera Corporation Section I Stratix Device Family Data Sheet Table page added rows tMCLKSENSU tMCLKENH updated symbol names Updated powerup current ICCINT required power Stratix device page Updated Table page Table page Table page added rows tMKCLKENSU tMKCLKENH tMKBESU tMKBEH deleted rows tMKRADDRASU tMKRADDRH updated symbol names Table page added rows tMRAMCLKENSU tMRAMCLKENH tMRAMBESU tMRAMBEH deleted rows tMRAMADDRASU tMRAMRADDRH updated symbol names Table page updated table deleted Conditions column added rows tXZ tZX Table page updated table deleted Conditions column added rows tXZ tZX Table page updated table added rows tXZPLL tZXPLL Updated Note Table page Table page updated table deleted Conditions column added rows tXZPLL tZXPLL Updated Note Table page Deleted Note Table page Table page Updated Table page Table page Added rows TXZ TZX TXZPLL TZXPLL Added Note Table page Deleted Note Table page Table page Added new section IO Timing Measurement Methodology page Deleted Note Table page Table page Deleted Note Table page Table page Added Note Table page Table page updated table added Note Updated description External IO Delay Parameters page Added Note Table page Table page Updated Table page Table page Deleted Note Table page Table page Added new paragraph output adder delays page Updated Table page Added Note Table Table page Chapter DateVersion Changes Made Section I Altera Corporation Stratix Device Family Data Sheet Stratix Device Handbook Volume Updated Table page Table page Updated Note Table page Table page moved correct order chapter updated table Updated Table page Updated Table page Updated Table page April v Table page updated table added Note Updated Table Table page Updated Table page Updated Table page Updated Table page Table page Added Note Table page Moved Table page correct order chapter Updated Table page Table page Deleted tXZ tZX Figure Waveform added Figure The minimum maximum duty cycle values Note Table moved new Table Changes made values SSTL Class I II rows Table Note added Table Added tSUR tSUC rows Table Changed Table title EPS Column Pin Fast Regional Clock External IO Timing Parameters EPS External IO Timing Column Pins Using Fast Regional Clock Networks Changed values Tables Added tARESET row Tables Deleted Speed Grade column Tables Fixed differential waveform Figure Added Definition IO Skew section Added tSU tCOC rows made changes values tPRE tCLKHL rows Table Values changed tSU tH rows Table Values changed tMKCLKHL row Table Values changed tMRAMCLKHL row Table Added Table Internal Timing Parameters section The timing information preliminary Tables Table separated tables Tables November v Updated Tables Chapter DateVersion Changes Made Altera Corporation Section I Stratix Device Family Data Sheet October v Added speed grade information Updated performance information Table Updated timing information Tables Updated delay information Tables Updated programmable delay information Tables July v Updated clock rates Tables Updated speed grade information introduction page Corrected figures Table reflect VID VOD specified Added note Table Updated Stratix Performance Table Updated EPS EPS timing parameters Tables The Stratix timing models final devices Updated Stratix IOE programmable delay chains Tables Added singleended IO standard output pin delay adders loading Table Added spec FPLLCLK pins Tables Updated highspeed IO specification J Tables Updated EPLL specification fast PLL specification Tables September v Updated reference device pinouts page indicate device pinouts longer included manual available Altera web site April v No new changes Stratix Device Handbook v Chapter DateVersion Changes Made Section I Altera Corporation Stratix Device Family Data Sheet Stratix Device Handbook Volume Altera Corporation July Introduction Introduction The Stratix family FPGAs based V alllayer copper SRAM process densities logic elements LEs Mbits RAM Stratix devices offer digital signal processing DSP blocks bit bit embedded multipliers optimized DSP applications enable efficient implementation highperformance filters multipliers Stratix devices support various IO standards also offer complete clock management solution hierarchical clock structure MHz performance phaselocked loops PLLs The following shows main sections Stratix Device Family Data Sheet Section Page Features Functional Description Logic Array Blocks Logic Elements MultiTrack Interconnect TriMatrix Memory Digital Signal Processing Block PLLs Clock Networks IO Structure HighSpeed Differential IO Support Power Sequencing Hot Socketing IEEE Std JTAG BoundaryScan Support SignalTap II Embedded Logic Analyzer Configuration Temperature Sensing Diode Operating Conditions Power Consumption Timing Model Software Device PinOuts Ordering Information S Altera Corporation Stratix Device Handbook Volume July Features Features The Stratix family offers following features LEs see Table Up RAM bits bytes available without reducing logic resources TriMatrixTM memory consisting three RAM block sizes implement true dualport memory firstin firstout FIFO buffers Highspeed DSP blocks provide dedicated implementation multipliers faster MHz multiplyaccumulate functions finite impulse response FIR filters Up global clocks clocking resources per device region Up PLLs four enhanced PLLs eight fast PLLs per device provide spread spectrum programmable bandwidth clock switch realtime PLL reconfiguration advanced multiplication phase shifting Support numerous singleended differential IO standards Highspeed differential IO support channels channels optimized megabits per second Mbps Support highspeed networking communications bus standards including RapidIO UTOPIA IV CSIX HyperTransportTM technology G Ethernet XSBI SPI Phase POSPHY Level SFI Differential onchip termination support LVDS Support highspeed external memory including zero bus turnaround ZBT SRAM quad data rate QDR QDRII SRAM double data rate DDR SDRAM DDR fast cycle RAM FCRAM single data rate SDR SDRAM Support MHz PCI bit faster speedgrade devices support MHz PCI bit faster speedgrade devices Support MHz PCIX speedgrade devices Support MHz PCIX faster speedgrade devices Support MHz PCIX speedgrade devices Support multiple intellectual property megafunctions Altera MegaCore functions Altera Megafunction Partners Program AMPPSM megafunctions Support remote configuration updates Altera Corporation July Stratix Device Handbook Volume Introduction Table Stratix Device Features EPS EPS EPS EPS Feature EPS EPS EPS EPS LEs M RAM blocks bits MK RAM blocks bits MRAM blocks K bits Total RAM bits DSP blocks Embedded multipliers PLLs Maximum user IO pins Table Stratix Device Features EPS EPS EPS Feature EPS EPS EPS LEs M RAM blocks bits MK RAM blocks bits MRAM blocks K bits Total RAM bits DSP blocks Embedded multipliers PLLs Maximum user IO pins Note Tables This parameter lists total number bit multipliers device For total number bit multipliers per device divide total number bit multipliers For total number bit multipliers per device divide total number bit multipliers Altera Corporation Stratix Device Handbook Volume July Features Stratix devices available spacesaving FineLine BGA ballgrid array BGA packages see Tables All Stratix devices support vertical migration within package example migrate EPS EPS EPS devices pin BGA package Vertical migration means migrate devices whose dedicated pins configuration pins power pins given package across device densities For IO pin migration across densities must crossreference available IO pins using device pinouts planned densities given package type identify IO pins migrational The Quartus II software automatically cross reference place pins except differential pins migration given device migration list You must use pin outs device verify differential placement migration A future version Quartus II software support differential pin migration Table Stratix Package Options IO Pin Counts Device Pin BGA Pin BGA Pin FineLine BGA Pin FineLine BGA Pin FineLine BGA Pin FineLine BGA Pin FineLine BGA EPS EPS EPS EPS EPS EPS EPS Note Table All IO pin counts include dedicated clock input pins clkp clkn clkn clkn clkn used data inputs Table Stratix BGA Package Sizes Dimension Pin Pin Pitch mm Area mm Length width mm mm Altera Corporation July Stratix Device Handbook Volume Introduction Stratix devices available four speed grades fastest Table shows Stratix device speedgrade offerings Table Stratix FineLine BGA Package Sizes Dimension Pin Pin Pin Pin Pin Pitch mm Area mm Length width mm mm Table Stratix Device Speed Grades Device Pin BGA Pin BGA Pin FineLine BGA Pin FineLine BGA Pin FineLine BGA Pin FineLine BGA Pin FineLine BGA EPS EPS EPS EPS EPS EPS EPS Altera Corporation Stratix Device Handbook Volume July Features Altera Corporation July Stratix Architecture Functional Description Stratix devices contain twodimensional row columnbased architecture implement custom logic A series column row interconnects varying length speed provide signal interconnects logic array blocks LABs memory block structures DSP blocks The logic array consists LABs logic elements LEs LAB An LE small unit logic providing efficient implementation user logic functions LABs grouped rows columns across device M RAM blocks simple dualport memory blocks bits plus parity bits These blocks provide dedicated simple dualport singleport memory bits wide MHz M blocks grouped columns across device certain LABs MK RAM blocks true dualport memory blocks K bits plus parity bits These blocks provide dedicated true dualport simple dualport singleport memory bits wide MHz These blocks grouped columns across device certain LABs MRAM blocks true dualport memory blocks K bits plus parity bits These blocks provide dedicated true dualport simple dualport singleport memory bits wide MHz Several MRAM blocks located individually pairs within devices logic array Digital signal processing DSP blocks implement either eight fullprecision bit multipliers four fullprecision bit multipliers one fullprecision bit multiplier add subtract features These blocks also contain bit input shift registers digital signal processing applications including FIR infinite impulse response IIR filters DSP blocks grouped two columns device Each Stratix device IO pin fed IO element IOE located end LAB rows columns around periphery device IO pins support numerous singleended differential IO standards Each IOE contains bidirectional IO buffer six registers registering input output outputenable signals When used S Altera Corporation Stratix Device Handbook Volume July Functional Description dedicated clocks registers provide exceptional performance interface support external memory devices DDR SDRAM FCRAM ZBT QDR SRAM devices Highspeed serial interface channels support transfers Mbps using LVDS LVPECL V PCML HyperTransport technology IO standards Figure shows overview Stratix device Figure Stratix Block Diagram M RAM Blocks DualPort Memory Shift Registers FIFO Buffers DSP Blocks Multiplication Full Implementation FIR Filters MK RAM Blocks True DualPort Memory Other Embedded Memory Functions IOEs Support DDR PCI GTL SSTL SSTL HSTL LVDS LVPECL PCML HyperTransport IO Standards IOEs IOEs IOEs IOEs IOEs IOEs IOEs IOEs IOEs IOEs IOEs IOEs IOEs IOEs IOEs IOEs IOEs LABs LABs IOEs LABs LABs LABs LABs LABs LABs LABs LABs LABs LABs LABs LABs LABs LABs LABs LABs LABs IOEs LABs LABs LABs LABs LABs LABs LABs LABs LABs LABs LABs LABs LABs LABs LABs LABs LABs LABs IOEs IOEs LABs LABs LABs LABs LABs LABs LABs LABs LABs LABs LABs LABs LABs LABs LABs LABs LABs LABs LABs LABs LABs LABs LABs LABs LABs LABs LABs LABs LABs LABs LABs LABs LABs LABs LABs LABs LABs LABs LABs LABs LABs DSP Block MRAM Block Altera Corporation July Stratix Device Handbook Volume Stratix Architecture The number M RAM MK RAM DSP blocks varies device along row column numbers MRAM blocks Table lists resources available Stratix devices Logic Array Blocks Each LAB consists LEs LE carry chains LAB control signals local interconnect LUT chain register chain connection lines The local interconnect transfers signals LEs LAB LUT chain connections transfer output one LEs LUT adjacent LE fast sequential LUT connections within LAB Register chain connections transfer output one LEs register adjacent LEs register within LAB The Quartus II Compiler places associated logic within LAB adjacent LABs allowing use local LUT chain register chain connections performance area efficiency Figure shows Stratix LAB Table Stratix Device Resources Device M RAM ColumnsBlocks MK RAM ColumnsBlocks MRAM Blocks DSP Block ColumnsBlocks LAB Columns LAB Rows EPS EPS EPS EPS EPS EPS EPS Altera Corporation Stratix Device Handbook Volume July Logic Array Blocks Figure Stratix LAB Structure LAB Interconnects The LAB local interconnect drive LEs within LAB The LAB local interconnect driven column row interconnects LE outputs within LAB Neighboring LABs M RAM blocks MK RAM blocks DSP blocks left right also drive LABs local interconnect direct link connection The direct link connection feature minimizes use row column interconnects providing higher performance flexibility Each LE drive LEs fast local direct link interconnects Figure shows direct link connection Direct link interconnect adjacent block Direct link interconnect adjacent block Row Interconnects Variable Speed Length Column Interconnects Variable Speed Length ThreeSided ArchitectureLocal Interconnect Driven Either Side Columns LABs Above Rows Local Interconnect LAB Direct link interconnect adjacent block Direct link interconnect adjacent block Altera Corporation July Stratix Device Handbook Volume Stratix Architecture Figure Direct Link Connection LAB Control Signals Each LAB contains dedicated logic driving control signals LEs The control signals include two clocks two clock enables two asynchronous clears synchronous clear asynchronous presetload synchronous load addsubtract control signals This gives maximum control signals time Although synchronous load clear signals generally used implementing counters also used functions Each LAB use two clocks two clock enable signals Each LABs clock clock enable signals linked For example LE particular LAB using labclk signal also use labclkena If LAB uses rising falling edges clock also uses LABwide clock signals Deasserting clock enable signal turn LABwide clock Each LAB use two asynchronous clear signals asynchronous loadpreset signal The asynchronous load acts preset asynchronous load data input tied high LAB Direct link interconnect right Direct link interconnect right LAB TriMatrix memory block DSP block IOE output Direct link interconnect left LAB TriMatrix memory block DSP block IOE output Local Interconnect Direct link interconnect left Altera Corporation Stratix Device Handbook Volume July Logic Elements With LABwide addnsub control signal single LE implement onebit adder subtractor This saves LE resources improves performance logic functions DSP correlators signed multipliers alternate addition subtraction depending data The LAB row clocks LAB local interconnect generate LAB wide control signals The MultiTrackTM interconnects inherent low skew allows clock control signal distribution addition data Figure shows LAB control signal generation circuit Figure LABWide Control Signals Logic Elements The smallest unit logic Stratix architecture LE compact provides advanced features efficient logic utilization Each LE contains fourinput LUT function generator implement function four variables In addition LE contains programmable register carry chain carry select capability A single LE also supports dynamic single bit addition subtraction mode selectable LABwide control signal Each LE drives types interconnects local row column LUT chain register chain direct link interconnects See Figure labclkena labclklabclk labclkena asyncload labpre syncload Dedicated Row LAB Clocks Local Interconnect Local Interconnect Local Interconnect Local Interconnect Local Interconnect Local Interconnect labclr labclr synclr addnsub Altera Corporation July Stratix Device Handbook Volume Stratix Architecture Figure Stratix LE Each LEs programmable register configured D T JK SR operation Each register data true asynchronous load data clock clock enable clear asynchronous loadpreset inputs Global signals generalpurpose IO pins internal logic drive registers clock clear control signals Either generalpurpose IO pins internal logic drive clock enable preset asynchronous load asynchronous data The asynchronous load data input comes data input LE For combinatorial functions register bypassed output LUT drives directly outputs LE Each LE three outputs drive local row column routing resources The LUT register output drive three outputs independently Two LE outputs drive column row direct link routing connections one drives local interconnect resources This allows LUT drive one output register drives another output This feature called register packing improves device utilization device use register LUT unrelated labclk labclk labclr labpreaload CarryIn CarryIn LAB CarryIn Clock Clock Enable Select LAB CarryOut CarryOut CarryOut LookUp Table LUT Carry Chain Row column direct link routing Row column direct link routing Programmable Register PRNALD CLRN D Q ENA Register Bypass Packed Register Select ChipWide Reset labclkena labclkena Synchronous Load Clear Logic LABwide Synchronous Load LABwide Synchronous Clear Asynchronous ClearPreset Load Logic data data data data LUT chain routing next LE labclr Local Routing Register chain output ADATA addnsub Register Feedback Register chain routing previous LE Altera Corporation Stratix Device Handbook Volume July Logic Elements functions Another special packing mode allows register output feed back LUT LE register packed fanout LUT This provides another mechanism improved fitting The LE also drive registered unregistered versions LUT output LUT Chain Register Chain In addition three general routing outputs LEs within LAB LUT chain register chain outputs LUT chain connections allow LUTs within LAB cascade together wide input functions Register chain outputs allow registers within LAB cascade together The register chain output allows LAB use LUTs single combinatorial function registers used unrelated shift register implementation These resources speed connections LABs saving local interconnect resources See MultiTrack Interconnect page information LUT chain register chain connections addnsub Signal The LEs dynamic addersubtractor feature saves logic resources using one set LEs implement adder subtractor This feature controlled LABwide control signal addnsub The addnsub signal sets LAB perform either A B A B The LUT computes addition subtraction computed adding twos complement intended subtractor The LABwide signal converts twos complement inverting B bits within LAB setting carryin add one least significant bit LSB The LSB addersubtractor must placed first LE LAB LABwide addnsub signal automatically sets carryin The Quartus II Compiler automatically places uses addersubtractor feature using addersubtractor parameterized functions LE Operating Modes The Stratix LE operate one following modes Normal mode Dynamic arithmetic mode Each mode uses LE resources differently In mode eight available inputs LEthe four data inputs LAB local interconnect carryin carryin previous LE LAB carryin previous carrychain LAB register chain connection directed different destinations implement desired logic function LABwide signals provide clock asynchronous clear Altera Corporation July Stratix Device Handbook Volume Stratix Architecture asynchronous preset load synchronous clear synchronous load clock enable control register These LABwide signals available LE modes The addnsub control signal allowed arithmetic mode The Quartus II software conjunction parameterized functions library parameterized modules LPM functions automatically chooses appropriate mode common functions counters adders subtractors arithmetic functions If required also create specialpurpose functions specify LE operating mode use optimal performance Normal Mode The normal mode suitable general logic applications combinatorial functions In normal mode four data inputs LAB local interconnect inputs fourinput LUT see Figure The Quartus II Compiler automatically selects carryin data signal one inputs LUT Each LE use LUT chain connections drive combinatorial output directly next LE LAB Asynchronous load data register comes data input LE LEs normal mode support packed registers Figure LE Normal Mode Note Figure This signal allowed normal mode LE end addersubtractor chain data Input LUT data data cin cout previous LE data addnsub LAB Wide clock LAB Wide ena LAB Wide aclr LAB Wide aload LAB Wide ALDPRE CLRN D Q ENA ADATA sclear LAB Wide sload LAB Wide Register chain connection LUT chain connection Register chain output Row column direct link routing Row column direct link routing Local routing Register Feedback Altera Corporation Stratix Device Handbook Volume July Logic Elements Dynamic Arithmetic Mode The dynamic arithmetic mode ideal implementing adders counters accumulators wide parity functions comparators An LE dynamic arithmetic mode uses four input LUTs configurable dynamic addersubtractor The first two input LUTs compute two summations based possible carryin two LUTs generate carry outputs two chains carry select circuitry As shown Figure LAB carryin signal selects either carryin carryin chain The selected chains logic level turn determines parallel sum generated combinatorial registered output For example implementing adder sum output selection two possible calculated sums data data carryin data data carryin The two LUTs use data data signals generate two possible carryout signalsone carry carry The carryin signal acts carry select carryout output carryin acts carry select carryout output LEs arithmetic mode drive registered unregistered versions LUT output The dynamic arithmetic mode also offers clock enable counter enable synchronous updown control synchronous clear synchronous load dynamic addersubtractor options The LAB local interconnect data inputs generate counter enable synchronous updown control signals The synchronous clear synchronous load options LAB wide signals affect registers LAB The Quartus II software automatically places registers used counter LABs The addnsub LABwide signal controls whether LE acts adder subtractor Altera Corporation July Stratix Device Handbook Volume Stratix Architecture Figure LE Dynamic Arithmetic Mode Note Figure The addnsub signal tied carry input first LE carry chain CarrySelect Chain The carryselect chain provides fast carryselect function LEs arithmetic mode The carryselect chain uses redundant carry calculation increase speed carry functions The LE configured calculate outputs possible carryin carryin parallel The carryin carryin signals lowerorder bit feed forward higherorder bit via parallel carry chain feed LUT next portion carry chain Carryselect chains begin LE within LAB The speed advantage carryselect chain parallel pre computation carry chains Since LAB carryin selects precomputed carry chain every LE critical path Only propagation delay LAB carryin generation LE LE part critical path This feature allows Stratix architecture implement highspeed counters adders multipliers parity functions comparators arbitrary width data LUT data data addnsub LAB Wide clock LAB Wide ena LAB Wide aclr LAB Wide ALDPRE CLRN D Q ENA ADATA Register chain connection LUT LUT LUT CarryOutCarryOut LAB CarryIn CarryIn CarryIn sclear LAB Wide sload LAB Wide LUT chain connection Register chain output Row column direct link routing Row column direct link routing Local routing aload LAB Wide Register Feedback Altera Corporation Stratix Device Handbook Volume July Logic Elements Figure shows carryselect circuitry LAB bit full adder One portion LUT generates sum two bits using input signals appropriate carryin bit sum routed output LE The register bypassed simple adders used accumulator functions Another portion LUT generates carry bits An LABwide carry bit selects chain used addition given inputs The carryin signal chain carryin carryin selects carryout carry forward carryin signal nexthigherorder bit The final carryout signal routed LE fed local row column interconnects The Quartus II Compiler automatically creates carry chain logic design processing create manually design entry Parameterized functions LPM functions automatically take advantage carry chains appropriate functions The Quartus II Compiler creates carry chains longer LEs linking LABs together automatically For enhanced fitting long carry chain runs vertically allowing fast horizontal connections TriMatrix memory DSP blocks A carry chain continue far full column Altera Corporation July Stratix Device Handbook Volume Stratix Architecture Figure Carry Select Chain Clear Preset Logic Control LABwide signals control logic registers clear preset signals The LE directly supports asynchronous clear preset function The register preset achieved asynchronous load logic high The direct asynchronous preset require NOT gate pushback technique Stratix devices support simultaneous preset LE LE LE LEA B A B A B A B Sum Sum Sum Sum LE LE LE LEA B A B A B A B Sum LEA B Sum LEA B Sum Sum Sum Sum LAB CarryIn LAB CarryOut LUT LUT LUT LUT data LAB CarryIn data CarryIn CarryIn CarryOut CarryOut Sum Altera Corporation Stratix Device Handbook Volume July MultiTrack Interconnect asynchronous load clear signals An asynchronous clear signal takes precedence signals asserted simultaneously Each LAB supports two clears one preset signal In addition clear preset ports Stratix devices provide chip wide reset pin DEVCLRn resets registers device An option set compilation Quartus II software controls pin This chipwide reset overrides control signals MultiTrack Interconnect In Stratix architecture connections LEs TriMatrix memory DSP blocks device IO pins provided MultiTrack interconnect structure DirectDriveTM technology The MultiTrack interconnect consists continuous performanceoptimized routing lines different lengths speeds used inter intradesign block connectivity The Quartus II Compiler automatically places critical design paths faster interconnects improve design performance DirectDrive technology deterministic routing technology ensures identical routing resource usage function regardless placement within device The MultiTrack interconnect DirectDrive technology simplify integration stage blockbased designing eliminating reoptimization cycles typically follow design changes additions The MultiTrack interconnect consists row column interconnects span fixed distances A routing structure fixed length resources devices allows predictable repeatable performance migrating different device densities Dedicated row interconnects route signals LABs DSP blocks TriMatrix memory within row These row resources include Direct link interconnects LABs adjacent blocks R interconnects traversing four blocks right left R interconnects traversing eight blocks right left R row interconnects highspeed access across length device The direct link interconnect allows LAB DSP block TriMatrix memory block drive local interconnect left right neighbors back Only one side MRAM block interfaces direct link row interconnects This provides fast communication adjacent LABs andor blocks without using row interconnect resources The R interconnects span four LABs three LABs one M RAM block two LABs one MK RAM block two LABs one DSP block right left source LAB These resources used fast Altera Corporation July Stratix Device Handbook Volume Stratix Architecture row connections fourLAB region Every LAB set R interconnects drive either left right Figure shows R interconnect connections LAB R interconnects drive driven DSP blocks RAM blocks horizontal IOEs For LAB interfacing primary LAB LAB neighbor drive given R interconnect For R interconnects drive right primary LAB right neighbor drive interconnect For R interconnects drive left primary LAB left neighbor drive interconnect R interconnects drive R interconnects extend range LABs drive R interconnects also drive C C interconnects connections one row another Additionally R interconnects drive R interconnects Figure R Interconnect Connections Notes Figure C interconnects drive R interconnects This pattern repeated every LAB LAB row The R interconnects span eight LABs M MK RAM blocks DSP blocks right left source LAB These resources used fast row connections eightLAB region Every LAB set R interconnects drive either left right R interconnect connections LABs row similar R connections shown Figure exception connect eight LABs right left four Like R interconnects R interconnects drive driven types architecture blocks R interconnects Primary LAB R Interconnect Driving Left Adjacent LAB Drive onto Another LABs R Interconnect C C C Column Interconnects R Interconnect Driving Right LAB Neighbor LAB Neighbor Altera Corporation Stratix Device Handbook Volume July MultiTrack Interconnect drive R interconnects extend range well C interconnects rowtorow connections One R interconnect faster two R interconnects connected together R row interconnects span LABs provide fastest resource long row connections LABs TriMatrix memory DSP blocks IOEs The R row interconnects cross MRAM blocks R row interconnects drive row column interconnects every fourth LAB drive directly LAB local interconnects R row interconnects drive LAB local interconnects via R C interconnects R interconnects drive R R C C interconnects The column interconnect operates similarly row interconnect vertically routes signals LABs TriMatrix memory DSP blocks IOEs Each column LABs served dedicated column interconnect vertically routes signals LABs TriMatrix memory DSP blocks horizontal IOEs These column resources include LUT chain interconnects within LAB Register chain interconnects within LAB C interconnects traversing distance four blocks direction C interconnects traversing distance eight blocks direction C column interconnects highspeed vertical routing device Stratix devices include enhanced interconnect structure within LABs routing LE output LE input connections faster using LUT chain connections register chain connections The LUT chain connection allows combinatorial output LE directly drive fast input LE right bypassing local interconnect These resources used highspeed connection wide fanin functions LE LE LAB The register chain connection allows register output one LE connect directly register input next LE LAB fast shift registers The Quartus II Compiler automatically takes advantage resources improve utilization performance Figure shows LUT chain register chain interconnects Altera Corporation July Stratix Device Handbook Volume Stratix Architecture Figure LUT Chain Register Chain Interconnects The C interconnects span four LABs M MK blocks source LAB Every LAB set C interconnects drive either Figure shows C interconnect connections LAB column The C interconnects drive driven types architecture blocks including DSP blocks TriMatrix memory blocks vertical IOEs For LAB interconnection primary LAB LAB neighbor drive given C interconnect C interconnects drive extend range well drive row interconnects columntocolumn connections LE LE LE LE LE LE LE LE LE LE LUT Chain Routing Adjacent LE Local Interconnect Register Chain Routing Adjacent LEs Register Input Local Interconnect Routing Among LEs LAB Altera Corporation Stratix Device Handbook Volume July MultiTrack Interconnect Figure C Interconnect Connections Note Note Figure Each C interconnect drive either four rows C Interconnect Drives Local R Interconnects Four Rows Adjacent LAB drive onto neighboring LABs C interconnect C Interconnect Driving Up C Interconnect Driving Down LAB Row Interconnect Local Interconnect Altera Corporation July Stratix Device Handbook Volume Stratix Architecture C interconnects span eight LABs M MK blocks source LAB Every LAB set C interconnects drive either C interconnect connections LABs column similar C connections shown Figure exception connect eight LABs The C interconnects drive driven types architecture blocks similar C interconnects C interconnects drive extend range well R interconnects columntocolumn connections C interconnects faster two C interconnects C column interconnects span length LABs provide fastest resource long column connections LABs TriMatrix memory blocks DSP blocks IOEs C interconnects cross M RAM blocks also drive row column interconnects every fourth LAB C interconnects drive LAB local interconnects via C R interconnects drive LAB local interconnects directly All embedded blocks communicate logic array similar LAB toLAB interfaces Each block ie TriMatrix memory DSP blocks connects row column interconnects local interconnect regions driven row column interconnects These blocks also direct link interconnects fast connections neighboring LAB All blocks fed row LAB clocks labclk Altera Corporation Stratix Device Handbook Volume July MultiTrack Interconnect Table shows Stratix devices routing scheme Table Stratix Device Routing Scheme Source Destination LU T Ch ai n Re gi st er C ha Lo ca l I nt er co nn ec Di ct L k In te rc ne ct R In te rc ne ct R In te rc ne ct R In te rc ne ct C In te rc ne ct C In te rc ne ct C In te rc ne ct LE M RA M B lo ck M K R AM B lo ck M R AM B lo ck DS P Bl oc ks Co lu n IO E Ro w IO E LUT Chain v Register Chain v Local Interconnect v v v v v v v Direct Link Interconnect v R Interconnect v v v v v R Interconnect v v v R Interconnect v v v v C Interconnect v v v C Interconnect v v v C Interconnect v v v v LE v v v v v v v v M RAM Block v v v v v v MK RAM Block v v v v v v MRAM Block v v DSP Blocks v v v v v v Column IOE v v v v Row IOE v v v v v v Altera Corporation July Stratix Device Handbook Volume Stratix Architecture TriMatrix Memory TriMatrix memory consists three types RAM blocks M MK MRAM blocks Although memory blocks different implement various types memory without parity including true dualport simple dualport singleport RAM ROM FIFO buffers Table shows size features different RAM blocks Table TriMatrix Memory Features Part Memory Feature M RAM Block Bits MK RAM Block Bits MRAM Block K Bits Maximum performance True dualport memory v v Simple dualport memory v v v Singleport memory v v v Shift register v v ROM v v FIFO buffer v v v Byte enable v v Parity bits v v v Mixed clock mode v v v Memory initialization v v Simple dualport memory mixed width support v v v True dualport memory mixed width support v v Powerup conditions Outputs cleared Outputs cleared Outputs unknown Register clears Input output registers Input output registers Output registers Mixedport read duringwrite Unknown outputold data Unknown outputold data Unknown output Altera Corporation Stratix Device Handbook Volume July TriMatrix Memory Violating setup hold time address registers could corrupt memory contents This applies read write operations Memory Modes TriMatrix memory blocks include input registers synchronize writes output registers pipeline designs improve system performance MK MRAM memory blocks offer true dualport mode support combination twoport operations two reads two writes one read one write two different clock frequencies Figure shows true dualport memory Figure True DualPort Memory Configuration Configurations K K K K K K K K K K K K K Notes Table See Table maximum performance information The MRAM block support memory initializations However MRAM block emulate ROM function using dualport RAM bock The Stratix device must write dualport memory disable writeenable ports afterwards Table TriMatrix Memory Features Part Memory Feature M RAM Block Bits MK RAM Block Bits MRAM Block K Bits dataA addressA wrenA clockA clockenA qA aclrA dataB addressB wrenB clockB clockenB qB aclrB A B Altera Corporation July Stratix Device Handbook Volume Stratix Architecture In addition true dualport memory memory blocks support simple dualport singleport RAM Simple dualport memory supports simultaneous read write either read old data write occurs read dont care bits Singleport memory supports non simultaneous reads writes q port output data written memory outputs registered next rising edge clock outputs registered For information see Chapter TriMatrix Embedded Memory Blocks Stratix Stratix GX Devices Stratix Device Handbook Volume Figure shows different RAM memory port configurations TriMatrix memory Figure Simple DualPort SinglePort Memory Configurations Note Figure Two singleport memory blocks implemented single MK block long two independent block sizes equal less half MK block size The memory blocks also enable mixedwidth data ports reading writing RAM ports dualport RAM configuration For example memory block written mode port A read mode port B data wraddress wren inclock inclocken inaclr rdaddress rden q outclock outclocken outaclr data address wren inclock inclocken inaclr q outclock outclocken outaclr SinglePort Memory Simple DualPort Memory Altera Corporation Stratix Device Handbook Volume July TriMatrix Memory TriMatrix memory architecture implement pipelined RAM registering input output signals RAM block All TriMatrix memory block inputs registered providing synchronous write cycles In synchronous operation memory block generates selftimed strobe write enable WREN signal derived global regional clock In contrast circuit using asynchronous RAM must generate RAM WREN signal ensuring data address signals meet setup hold time specifications relative WREN signal The output registers bypassed Flowthrough reading possible simple dualport mode M MK RAM blocks clocking read enable read address registers negative clock edge bypassing output registers Two singleport memory blocks implemented single MK block long two independent block sizes equal less half MK block size The Quartus II software automatically implements larger memory combining multiple TriMatrix memory blocks For example two bit RAM blocks combined form bit RAM block Memory performance degrade memory blocks using maximum number words available one memory block Logical memory blocks using less maximum number words use physical blocks parallel eliminating external control logic would increase delays To create larger highspeed memory block Quartus II software automatically combines memory blocks LE control logic Clear Signals When applied input registers asynchronous clear signal TriMatrix embedded memory immediately clears input registers However output memory block show effects next clock edge When applied output registers asynchronous clear signal clears output registers effects seen immediately Parity Bit Support The memory blocks support parity bit byte The parity bit along internal LE logic implement parity checking error detection ensure data integrity You also use paritysize data words store userspecified control bits In MK MRAM blocks byte enables also available data input masking write operations Altera Corporation July Stratix Device Handbook Volume Stratix Architecture Shift Register Support You configure embedded memory blocks implement shift registers DSP applications pseudorandom number generators multi channel filtering autocorrelation crosscorrelation functions These DSP applications require local data storage traditionally implemented standard flipflops quickly consume many logic cells routing resources large shift registers A efficient alternative use embedded memory shift register block saves logic cell routing resources provides efficient implementation dedicated circuitry The size w n shift register determined input data width w length taps number taps n The size w n shift register must less equal maximum number memory bits respective block bits M RAM block bits MK RAM block The total number shift register outputs number taps n width w must less maximum data width RAM block M blocks MK blocks To create larger shift registers memory blocks cascaded together Data written address location falling edge clock read address rising edge clock The shift register mode logic automatically controls positive negative edge clocking shift data one clock cycle Figure shows TriMatrix memory block shift register mode Altera Corporation Stratix Device Handbook Volume July TriMatrix Memory Figure Shift Register Memory Configuration Memory Block Size TriMatrix memory provides three different memory sizes efficient application support The large number M blocks ideal designs many shallow firstin firstout FIFO buffers MK blocks provide additional resources channelized functions require large amounts storage The MRAM blocks provide large single block RAM ideal data packet storage The differentsized blocks allow Stratix devices efficiently support variablesized memory designs The Quartus II software automatically partitions userdefined memory embedded memory blocks using efficient size combinations You also manually assign memory specific block size mixture block sizes mBit Shift Register w w mBit Shift Register mBit Shift Register mBit Shift Register w w w w w w w n Shift Register n Number Taps Altera Corporation July Stratix Device Handbook Volume Stratix Architecture M RAM Block The M RAM block simple dualport memory block useful implementing small FIFO buffers DSP clock domain transfer applications Each block contains RAM bits including parity bits M RAM blocks configured following modes Simple dualport RAM Singleport RAM FIFO ROM Shift register When configured RAM ROM use initialization file preload memory contents The memory address depths output widths configured bits parity bits parity Mixedwidth configurations also possible allowing different read write widths Table summarizes possible M RAM block configurations When M RAM block configured shift register block shift register size bits possible The M RAM block also configured support serializer deserializer applications By using mixedwidth support combination DDR IO standards block function SERDES support lowspeed serial IO standards using global regional clocks See IO Structure page details dedicated SERDES Stratix devices Table M RAM Block Configurations Simple DualPort RAM Read Port Write Port v v v v v v v v v v v v v v v v v v v v v v v Altera Corporation Stratix Device Handbook Volume July TriMatrix Memory M RAM blocks different clocks inputs outputs The wren datain write address registers clocked together one two clocks feeding block The read address rden output registers clocked either two clocks driving block This allows RAM block operate readwrite inputoutput clock modes Only output register bypassed The eight labclk signals local interconnect drive inclock outclock wren rden inclr outclr signals Because advanced interconnect LAB M RAM blocks LEs also control wren rden signals RAM clock clock enable asynchronous clear signals Figure shows M RAM block control signal generation logic The RAM blocks within Stratix devices local interconnects allow LEs interconnects drive RAM blocks The M RAM block local interconnect driven R R C C direct link interconnects adjacent LABs The M RAM blocks communicate LABs either left right side row interconnects LAB columns left right side column interconnects Up direct link input connections M RAM block possible left adjacent LABs another possible right adjacent LAB M RAM outputs also connect left right LABs direct link interconnects The M RAM block equal opportunity access performance LABs either left right side Figure shows M RAM block logic array interface Altera Corporation July Stratix Device Handbook Volume Stratix Architecture Figure M RAM Block Control Signals inclocken outclockinclock outclocken rden wren Dedicated Row LAB Clocks Local Interconnect Local Interconnect Local Interconnect Local Interconnect Local Interconnect Local Interconnect inclr outclr Local Interconnect Local Interconnect Altera Corporation Stratix Device Handbook Volume July TriMatrix Memory Figure M RAM Block LAB Row Interface MK RAM Blocks The MK RAM block includes support true dualport RAM The MK RAM block used implement buffers wide variety applications storing processor code implementing lookup schemes implementing larger memory applications Each block contains RAM bits including parity bits MK RAM blocks configured following modes True dualport RAM Simple dualport RAM Singleport RAM FIFO ROM Shift register When configured RAM ROM use initialization file preload memory contents dataout M RAM Block datain Clocks Direct link interconnect adjacent LAB Direct link interconnect adjacent LAB Direct link interconnect adjacent LAB Direct link interconnect adjacent LAB Small RAM Block Local Interconnect Region C C Interconnects R R Interconnects Control Signals address LAB Row Clocks Altera Corporation July Stratix Device Handbook Volume Stratix Architecture The memory address depths output widths configured bits bits bits The bit configuration available true dualport mode Mixedwidth configurations also possible allowing different read write widths Tables summarize possible MK RAM block configurations When MK RAM block configured shift register block create shift register bits w n Table MK RAM Block Configurations Simple DualPort Read Port Write Port K K K K v v v v v v K v v v v v v K v v v v v v v v v v v v v v v v v v v v v v v v v v v v v v v v v Table MK RAM Block Configurations True DualPort Port A Port B K K K K v v v v v K v v v v v K v v v v v v v v v v v v v v v v v v v Altera Corporation Stratix Device Handbook Volume July TriMatrix Memory MK RAM blocks support byte writes write port data width bits The byte enables allow input data masked device write specific bytes The unwritten bytes retain previous written value Table summarizes byte selection The MK RAM blocks allow different clocks inputs outputs Either two clocks feeding block clock MK RAM block registers renwe address byte enable datain output registers Only output register bypassed The eight labclk signals local interconnects drive control signals A B ports MK RAM block LEs also control clocka clockb renwea renweb clra clrb clockena clockenb signals shown Figure The R R C C direct link interconnects adjacent LABs drive MK RAM block local interconnect The MK RAM blocks communicate LABs either left right side row resources LAB columns either right left column resources Up direct link input connections MK RAM Block possible left adjacent LABs another possible right adjacent LAB MK RAM block outputs also connect left right LABs direct link interconnects Figure shows MK RAM block logic array interface Table Byte Enable MK Blocks Notes byteena datain datain Notes Table Any combination byte enables possible Byte enables used manner bit words ie modes Altera Corporation July Stratix Device Handbook Volume Stratix Architecture Figure MK RAM Block Control Signals Figure MK RAM Block LAB Row Interface clockena renweaclocka alcra alcrb renweb Dedicated Row LAB Clocks Local Interconnect Local Interconnect Local Interconnect Local Interconnect Local Interconnect clockenb clockb Local Interconnect Local Interconnect Local Interconnect Local Interconnect Local Interconnect dataout MK RAM Block datainaddress Direct link interconnect adjacent LAB Direct link interconnect adjacent LAB Direct link interconnect adjacent LAB Direct link interconnect adjacent LAB MK RAM Block Local Interconnect Region C C Interconnects R R Interconnects LAB Row Clocks Clocks Byte enable Control Signals Altera Corporation Stratix Device Handbook Volume July TriMatrix Memory MRAM Block The largest TriMatrix memory block MRAM block useful applications large volume data must stored onchip Each block contains RAM bits including parity bits The MRAM block configured following modes True dualport RAM Simple dualport RAM Singleport RAM FIFO RAM You use initialization file initialize contents MRAM block All MRAM block contents power undefined value Only synchronous operation supported MRAM block inputs registered Output registers bypassed The memory address output width configured K K bits K K bits K K bits K K bits K K bits The K configuration unavailable true dualport mode total data output drivers block Mixedwidth configurations also possible allowing different read write widths Tables summarize possible MRAM block configurations Table MRAM Block Configurations Simple DualPort Read Port Write Port K K K K K K v v v v K v v v v K v v v v K v v v v K v Altera Corporation July Stratix Device Handbook Volume Stratix Architecture The read write operation memory controlled WREN signal sets ports either read write modes There separate read enable RE signal Writing RAM controlled WREN byte enable byteena signals port The default value byteena signal high case writing controlled WREN signal The byte enables available modes In simple dualport mode two sets byteena signals byteenaa byteenab combined form necessary byte enables Tables summarize byte selection Table MRAM Block Configurations True DualPort Port A Port B K K K K K v v v v K v v v v K v v v v K v v v v Table Byte Enable MRAM Blocks Notes byteena datain datain datain Altera Corporation Stratix Device Handbook Volume July TriMatrix Memory Similar RAM blocks MRAM blocks different clocks inputs outputs All input registersrenwe datain address byte enable registersare clocked together either two clocks feeding block The output register bypassed The eight labclk signals local interconnect drive control signals A B ports MRAM block LEs also control clocka clockb renwea renweb clra clrb clockena clockenb signals shown Figure Table MRAM Combined Byte Selection Mode Notes byteena datain Notes Tables Any combination byte enables possible Byte enables used manner bit words ie modes Altera Corporation July Stratix Device Handbook Volume Stratix Architecture Figure MRAM Block Control Signals One MRAM blocks horizontal sides drive address control signal clock renwe byteena etc inputs Typically horizontal side closest device perimeter contains interfaces The one exception two MRAM blocks paired next In case side MRAM block opposite common side two blocks contains input interface The top bottom sides MRAM block contain data input output interfaces logic array The top side data inputs data outputs port B bottom side another data inputs data outputs port A Figure shows example floorplan EPS device location MRAM interfaces clockena clockbclocka clockenb aclra aclrb Dedicated Row LAB Clocks Local Interconnect Local Interconnect Local Interconnect Local Interconnect renwea renweb Local Interconnect Local Interconnect Local Interconnect Local Interconnect Altera Corporation Stratix Device Handbook Volume July TriMatrix Memory Figure EPS Device MRAM Interface Locations Note Note Figure Device shown EPS device The number position MRAM blocks varies devices The MRAM block local interconnect driven R R C C direct link interconnects adjacent LABs For independent MRAM blocks direct link address control signal input connections MRAM block possible left adjacent LABs MRAM MRAM Block MRAM Block DSP Blocks DSP Blocks MK Blocks M Blocks LABs MRAM Block MRAM Block MRAM Block MRAM Block MRAM pairs interface top bottom side opposite blocktoblock border Independent MRAM blocks interface top bottom side facing device perimeter easy access horizontal IO pins Altera Corporation July Stratix Device Handbook Volume Stratix Architecture blocks facing left another possible right adjacent LABs MRAM blocks facing right For column interfacing every MRAM column unit connects right left column lines allowing MRAM column unit communicate directly three columns LABs Figures show interface MRAM block logic array Altera Corporation Stratix Device Handbook Volume July TriMatrix Memory Figure LeftFacing MRAM Interconnect Interface Notes Notes Figure Only R C interconnects cross MRAM block boundaries The rightfacing MRAM block interface blocks right side none left B B A A orientation clipped across vertical axis rightfacing MRAM blocks MRAM Block Port B Port A Row Unit Interface Allows LAB Rows Drive Address Control Signals MRAM Block Column Interface Block Allows LAB Columns Drive datain dataout MRAM Block LABs Row MRAM Boundary LABs Column MRAM Boundary M RAM Block Columns Column Interface Block Drives C C Interconnects LAB Interface Blocks R R R R R R R R R R R A A A A A A B B B B B B Altera Corporation July Stratix Device Handbook Volume Stratix Architecture Figure MRAM Row Unit Interface Interconnect LAB Row Interface Block MRAM Block Up addressa addressb renwea renweb byteenaA byteenaB clockena clockenb clocka clockb aclra aclrb MRAM Block LAB Row Interface Block Interconnect Region R R InterconnectsC C Interconnects Direct Link Interconnects Altera Corporation Stratix Device Handbook Volume July TriMatrix Memory Figure MRAM Column Unit Interface Interconnect Column Interface Block MRAM Block LAB Row Interface Block Interconnect Region datain dataout LAB LABLAB C C Interconnects MRAM Block Altera Corporation July Stratix Device Handbook Volume Stratix Architecture Table shows input output data signal connections column units B B A A It also shows address control signal input connections row units R R Table MRAM Row Column Interface Unit Signals Unit Interface Block Input SIgnals Output Signals R addressa R addressa R byteenablea renwea R R R clocka clockena clockb clockenb R R R byteenableb renweb R addressb R addressb B datainb dataoutb B datainb dataoutb B datainb dataoutb B datainb dataoutb B datainb dataoutb B datainb dataoutb A dataina dataouta A dataina dataouta A dataina dataouta A dataina dataouta A dataina dataouta A dataina dataouta Altera Corporation Stratix Device Handbook Volume July TriMatrix Memory Independent Clock Mode The memory blocks implement independent clock mode true dual port memory In mode separate clock available port ports A B Clock A controls registers port A side clock B controls registers port B side Each port A B also supports independent clock enables asynchronous clear signals port A B registers Figure shows TriMatrix memory block independent clock mode Altera Corporation July Stratix Device Handbook Volume Stratix Architecture Figure Independent Clock Mode Notes Notes Figure All registers shown asynchronous clear ports Violating setup hold time address registers could corrupt memory contents This applies read write operations D E N A Q D E N A Q D E N A Q da ta A ad dr es A M em B lo ck D In A dd ss A W rit e R ea E na bl e D O ut D In A dd ss B W rit e R ea E na bl e D O ut cl ke n A cl oc k A D E N A Q w n A LA B R ow C lo ck q A da ta B ad dr es B cl ke n B cl oc k B w n B q B E N A A B E N AD Q D E N A Q te en A B yt e E na bl e A B yt e E na bl e B te en B E N AD Q E N AD Q E N AD Q D Q W rit e P ul se G en er W rit e P ul se G en er Altera Corporation Stratix Device Handbook Volume July TriMatrix Memory InputOutput Clock Mode Inputoutput clock mode implemented true simple dualport memory modes On two ports A B one clock controls registers inputs memory block data input wren address The clock controls blocks data output registers Each memory block port A B also supports independent clock enables asynchronous clear signals input output registers Figures show memory block inputoutput clock mode Altera Corporation July Stratix Device Handbook Volume Stratix Architecture Figure InputOutput Clock Mode True DualPort Mode Notes Notes Figure All registers shown asynchronous clear ports Violating setup hold time address registers could corrupt memory contents This applies read write operations D E N A Q D E N A Q D E N A Q da ta A ad dr es A M em B lo ck D In A dd ss A W rit e R ea E na bl e D O ut D In A dd ss B W rit e R ea E na bl e D O ut cl ke n A cl oc k A D E N A Q w n A LA B R ow C lo ck q A da ta B ad dr es B cl ke n B cl oc k B w n B q B E N A A B E N AD Q E N AD Q E N AD Q D Q D E N A Q te en A B yt e E na bl e A B yt e E na bl e B te en B E N AD Q W rit e P ul se G en er W rit e P ul se G en er Altera Corporation Stratix Device Handbook Volume July TriMatrix Memory Figure InputOutput Clock Mode Simple DualPort Mode Notes Notes Figure All registers shown except rden register asynchronous clear ports Violating setup hold time address registers could corrupt memory contents This applies read write operations D ENA Q D ENA Q D ENA Q D ENA Q D ENA Q data D ENA Qwraddress address Memory Block Data In Read Address Write Address Write Enable Read Enable Data Out outclken inclken wrclock rdclock wren rden LAB Row Clocks To MultiTrack Interconnect D ENA Qbyteena Byte Enable Write Pulse Generator Altera Corporation July Stratix Device Handbook Volume Stratix Architecture ReadWrite Clock Mode The memory blocks implement readwrite clock mode simple dual port memory You use two clocks mode The write clock controls blocks data inputs wraddress wren The read clock controls data output rdaddress rden The memory blocks support independent clock enables clock asynchronous clear signals read writeside registers Figure shows memory block readwrite clock mode Altera Corporation Stratix Device Handbook Volume July TriMatrix Memory Figure ReadWrite Clock Mode Simple DualPort Mode Notes Notes Figure All registers shown except rden register asynchronous clear ports Violating setup hold time address registers could corrupt memory contents This applies read write operations D ENA Q D ENA Q D ENA Q D ENA Q D ENA Q data D ENA Qwraddress address Memory Block Data In Read Address Write Address Write Enable Read Enable Data Out outclken inclken wrclock rdclock wren rden LAB Row Clocks To MultiTrack Interconnect D ENA Qbyteena Byte Enable Write Pulse Generator Altera Corporation July Stratix Device Handbook Volume Stratix Architecture SinglePort Mode The memory blocks also support singleport mode used simultaneous reads writes required See Figure A single block memory block support two singleport mode RAM blocks MK RAM blocks RAM block less equal K bits size Figure SinglePort Mode Note Note Figure Violating setup hold time address registers could corrupt memory contents This applies read write operations D ENA Q D ENA Q D ENA Q D ENA Q data address RAMROM Data In Address Write Enable Data Out outclken inclken inclock outclock Write Pulse Generator wren LAB Row Clocks To MultiTrack Interconnect Altera Corporation Stratix Device Handbook Volume July Digital Signal Processing Block Digital Signal Processing Block The commonly used DSP functions finite impulse response FIR filters complex FIR filters infinite impulse response IIR filters fast Fourier transform FFT functions direct cosine transform DCT functions correlators All blocks fundamental building block multiplier Additionally applications need specialized operations multiplyadd multiplyaccumulate operations Stratix devices provide DSP blocks meet arithmetic requirements functions Each Stratix device two columns DSP blocks efficiently implement DSP functions faster LEbased implementations Larger Stratix devices DSP blocks per column see Table Each DSP block configured support Eight bit multipliers Four bit multipliers One bit multiplier As indicated Stratix DSP block support one bit multiplier single DSP block This true matched sign multiplications either unsigned unsigned signed signed capabilities dynamic mixed sign multiplications handled differently The following list provides largest functions fit single DSP block bit unsigned unsigned multiplication bit signed signed multiplication bit unsigned signed multiplication bit signed unsigned multiplication bit signed dynamic sign multiplication bit dynamic sign signed multiplication bit unsigned dynamic sign multiplication bit dynamic sign unsigned multiplication bit dynamic sign multiplication sign controls operand different bit dynamic sign multiplication sign control used operands This list shows functions fit single DSP block Multiple DSP blocks support larger multiplication functions Figure shows one columns surrounding LAB rows Altera Corporation July Stratix Device Handbook Volume Stratix Architecture Figure DSP Blocks Arranged Columns DSP Block Column LAB Rows DSP Block Altera Corporation Stratix Device Handbook Volume July Digital Signal Processing Block Table shows number DSP blocks Stratix device DSP block multipliers optionally feed addersubtractor accumulator within block depending configuration This makes routing LEs easier saves LE routing resources increases performance connections blocks within DSP block Additionally DSP block input registers efficiently implement shift registers FIR filter applications Figure shows toplevel diagram DSP block configured bit multiplier mode Figure shows bit multiplier configuration DSP block Table DSP Blocks Stratix Devices Notes Device DSP Blocks Total Multipliers Total Multipliers Total Multipliers EPS EPS EPS EPS EPS EPS EPS Notes Table Each device either number bit multipliers shown The total number multipliers device sum multipliers The number supported multiply functions shown based signedsigned unsignedunsigned implementations Altera Corporation July Stratix Device Handbook Volume Stratix Architecture Figure DSP Block Diagram Bit Configuration Adder Subtractor Accumulator Adder Subtractor Accumulator Summation Optional Pipeline Register Stage Multiplier Stage Output Selection Multiplexer Optional Output Register Stage CLRN D Q ENA CLRN D Q ENA CLRN D Q ENA CLRN D Q ENA CLRN D Q ENA CLRN D Q ENA CLRN D Q ENA CLRN D Q ENA CLRN D Q ENA CLRN D Q ENA CLRN D Q ENA CLRN D Q ENA Optional Serial Shift Register Inputs Previous DSP Block Optional Stage Configurable Accumulator Dynamic AdderSubtractor Summation Stage Adding Four Multipliers Together Optional Input Register Stage Parallel Input Shift Register Configuration Optional Serial Shift Register Outputs Next DSP Block Column MultiTrack Interconnect Altera Corporation Stratix Device Handbook Volume July Digital Signal Processing Block Figure DSP Block Diagram Bit Configuration CLRN D Q ENA CLRN D Q ENA CLRN D Q ENA Adder Subtractor Summation Summation CLRN D Q ENA CLRN D Q ENA CLRN D Q ENA CLRN D Q ENA CLRN D Q ENA CLRN D Q ENA CLRN D Q ENA Adder Subtractor b CLRN D Q ENA CLRN D Q ENA CLRN D Q ENA CLRN D Q ENA CLRN D Q ENA CLRN D Q ENA Adder Subtractor CLRN D Q ENA CLRN D Q ENA CLRN D Q ENA CLRN D Q ENA CLRN D Q ENA CLRN D Q ENA Adder Subtractor b CLRN D Q ENA CLRN D Q ENA CLRN D Q ENA Output Selection Multiplexer To MultiTrack Interconnect Altera Corporation July Stratix Device Handbook Volume Stratix Architecture The DSP block consists following elements Multiplier block Adderoutput block Multiplier Block The DSP block multiplier block consists input registers multiplier pipeline register pipelining multiplyaccumulate multiplyaddsubtract functions shown Figure Figure Multiplier SubBlock within Stratix DSP Block Note Figure These signals unregistered registered match data path pipelines required CLRN D Q ENA Data A Data B Result Adder blocks shiftout B shiftout A shiftin Ashiftin B aclr clock ena Optional MultiplyAccumulate MultiplyAdd Pipeline signa signb CLRN D Q ENA CLRN D Q ENA Altera Corporation Stratix Device Handbook Volume July Digital Signal Processing Block Input Registers A bank optional input registers located input multiplier multiplicand inputs multiplier When registers configured parallel data inputs driven regular routing resources You use clock signal asynchronous clear signal clock enable signal independently control set A B inputs multiplier DSP block You select control signals set four different clock aclr ena signals drive entire DSP block You also configure input registers shift register application In case input registers feed multiplier drive two dedicated shift output lines shiftoutA shiftoutB The shift outputs one multiplier block directly feed adjacent multiplier block DSP block next DSP block shown Figure form shift register chain This chain terminate block create length shift register chain registers You use input shift registers FIR filter applications One set shift inputs provide data filter coefficients optionally loaded serial parallel When implementing bit multipliers need implement external shift registers LAB LEs You implement filter circuitry within DSP block routing resources saving LE general routing resources general logic External registers needed shift register inputs using bit multipliers Altera Corporation July Stratix Device Handbook Volume Stratix Architecture Figure Multiplier SubBlocks Using Input Shift Register Connections Note Note Figure Either Data A Data B input set parallel input constant coefficient multiplication CLRN D Q ENA Data A Data B An Bn CLRN D Q ENA CLRN D Q ENA CLRN D Q ENA Data AData B An Bn CLRN D Q ENA CLRN D Q ENA CLRN D Q ENA Data AData B An Bn CLRN D Q ENA CLRN D Q ENA Altera Corporation Stratix Device Handbook Volume July Digital Signal Processing Block Table shows summary input register modes DSP block Multiplier The multiplier supports bit multiplication Each DSP block supports eight possible bit smaller multipliers There four multiplier blocks available multipliers larger bits smaller bits There one multiplier block available multipliers larger bits smaller equal bits The ability several small multipliers useful applications video processing Large multipliers greater bits useful applications mantissa multiplication single precision floatingpoint number The multiplier operands signed unsigned numbers result signed either input signed shown Table The signa signb signals provide dynamic control operands representation logic indicates operand signed number logic indicates operand unsigned number These sign signals affect multipliers adders within single DSP block register match data path pipeline The multipliers full precision bits bit multiply bits bit multiply regardless whether signa signb set operands signed unsigned numbers Table Input Register Modes Register Input Mode Parallel input v v v Shift register input v v Table Multiplier Signed Representation Data A Data B Result Unsigned Unsigned Unsigned Unsigned Signed Signed Signed Unsigned Signed Signed Signed Signed Altera Corporation July Stratix Device Handbook Volume Stratix Architecture PipelinePost Multiply Register The output bit multipliers optionally feed register pipeline multiplyaccumulate multiplyaddsubtract functions For bit multipliers register pipeline multiplier function AdderOutput Blocks The result multiplier subblocks sent adderoutput block consist addersubtractoraccumulator unit summation unit output select multiplexer output registers The results used configure adderoutput block pure output accumulator simple twomultiplier adder fourmultiplier adder final stage bit multiplier You configure adderoutput block use output registers mode must use output registers accumulator The system use adderoutput blocks independently multiplier Figure shows adder output stages Altera Corporation Stratix Device Handbook Volume July Digital Signal Processing Block Figure AdderOutput Blocks Note Notes Figure Adderoutput block shown Figure bit mode In bit mode four addersubtractor blocks two summation blocks These signals either registered registered registered twice match data path pipeline Adder Subtractor Accumulator Summation Result A Result B Result C Result D addnsub accumsload addnsub signa signb accumsload Accumulator Feedback Accumulator Feedback overflow Adder Subtractor Accumulator Output Selection Multiplexer Output Register Block overflow Altera Corporation July Stratix Device Handbook Volume Stratix Architecture AdderSubtractorAccumulator The addersubtractoraccumulator first level adderoutput block used accumulator addersubtractor AdderSubtractor Each addersubtractoraccumulator block perform addition subtraction using addnsub independent control signal first level adder bit mode There two addnsub signals available DSP block configuration For bit mode one addnsub signal controls top two onelevel adders another addnsub signal controls bottom two onelevel adders A high addnsub signal indicates addition low signal indicates subtraction The addnsub control signal unregistered registered twice feeding adder blocks match data path pipelines The signa signb signals serve function multiplier block signa signb signals The difference signals registered two times These signals tied signa signb signals multiplier must connected clocks control signals Accumulator When configured accumulation adderoutput block output feeds back accumulator shown Figure The accumsload signal synchronously loads multiplier result accumulator output This signal unregistered registered twice Additionally overflow signal indicates accumulator overflowed underflowed accumulation mode This signal always registered must externally latched LEs design requires latched overflow signal Summation The output addersubtractoraccumulator block feeds optional summation block This block sums outputs DSP block multipliers In bit mode two summation blocks providing sums two sets four bit multipliers In bit mode one summation providing sum one set four bit multipliers Altera Corporation Stratix Device Handbook Volume July Digital Signal Processing Block Output Selection Multiplexer The outputs various elements adderoutput block routed output selection multiplexer Based DSP block operational mode user settings multiplexer selects whether output multiplier addersubtractoraccumulator summation block feeds output Output Registers Optional output registers DSP block outputs controlled four sets control signals clock aclr ena Output registers used mode Modes Operation The adder subtractor accumulate functions DSP block four modes operation Simple multiplier Multiplyaccumulator Twomultipliers adder Fourmultipliers adder Each DSP block support one mode Mixed modes DSP block supported Simple Multiplier Mode In simple multiplier mode DSP block drives multiplier subblock result directly output without output register Up four bit multipliers eight bit multipliers drive results directly one DSP block See Figure Altera Corporation July Stratix Device Handbook Volume Stratix Architecture Figure Simple Multiplier Mode Note Figure These signals registered registered match data path pipeline DSP blocks also implement one bit multiplier multiplier mode DSP blocks use four bit multipliers combined dedicated adder internal shift circuitry achieve bit multiplication The input shift register feature available bit multiplier In bit mode device use register normally multiplierresultoutput register pipeline stage bit multiplier Figure shows bit multiply mode CLRN D Q ENA Data A Data B Data Out shiftout B shiftout A shiftin Ashiftin B aclr clock ena signa signb CLRN D Q ENA CLRN D Q ENA CLRN D Q ENA Altera Corporation Stratix Device Handbook Volume July Digital Signal Processing Block Figure Multiply Mode Notes Figure These signals registered registered match pipeline These signals registered registered registered twice latency match pipeline CLRN D Q ENA A A B B A A B B aclr clock ena signa signb CLRN D Q ENA CLRN D Q ENA CLRN D Q ENA CLRN D Q ENA CLRN D Q ENA CLRN D Q ENA CLRN D Q ENA CLRN D Q ENA CLRN D Q ENA CLRN D Q ENA CLRN D Q ENA CLRN D Q ENA Data Out Multiplier Adder signa signb Altera Corporation July Stratix Device Handbook Volume Stratix Architecture MultiplyAccumulator Mode In multiplyaccumulator mode see Figure DSP block drives multiplied results addersubtractoraccumulator block configured accumulator You implement one two multiplyaccumulators bits one DSP block The first third multiplier sub blocks unused mode one multiplier feed one two accumulators The multiplyaccumulator output bitsa maximum bit result bits accumulation The accumsload overflow signals available mode The addnsub signal set accumulator decimation overflow signal indicates underflow condition Figure MultiplyAccumulate Mode Notes Figure These signals registered registered match data path pipeline These signals registered registered registered twice latency match data path pipeline TwoMultipliers Adder Mode The twomultipliers adder mode uses addersubtractoraccumulator block add subtract outputs multiplier block useful applications FFT functions complex FIR filters A CLRN D Q ENA CLRN D Q ENA Data A Data B Data Out overflow Shiftout B Shiftout A Shiftin AShiftin B aclr clock ena signa signb CLRN D Q ENA CLRN D Q ENA Accumulator addnsub signa signb accumsload Altera Corporation Stratix Device Handbook Volume July Digital Signal Processing Block single DSP block implement two sums differences two bit multipliers four sums differences two bit multipliers You use twomultipliers adder mode complex multiplications written jb c jd c b j b c The twomultipliers adder mode allows single DSP block calculate real part c b using one subtractor imaginary part b c using one adder data widths bits Two complex multiplications possible data widths bits using four addersubtractoraccumulator blocks Figure shows bit twomultipliers adder Figure TwoMultipliers Adder Mode Implementing Complex Multiply FourMultipliers Adder Mode In fourmultipliers adder mode DSP block adds results two first stage addersubtractor blocks One sum four bit multipliers two different sums two sets four bit multipliers implemented single DSP block The product width multiplier must size The fourmultipliers adder mode useful FIR filter applications Figure shows four multipliers adder mode Subtractor A A C B D Real Part Adder A A D B C Imaginary Part DSP Block C B D D B C Altera Corporation July Stratix Device Handbook Volume Stratix Architecture Figure FourMultipliers Adder Mode Notes Figure These signals registered registered match data path pipeline These signals registered registered registered twice latency match data path pipeline CLRN D Q ENA Data A Data B shiftin Ashiftin B aclr clock ena signa signb CLRN D Q ENA CLRN D Q ENA CLRN D Q ENA Data A Data B CLRN D Q ENA CLRN D Q ENA AdderSubtractor CLRN D Q ENA Data A Data B CLRN D Q ENA CLRN D Q ENA CLRN D Q ENA Data A Data B shiftout B shiftout A CLRN D Q ENA CLRN D Q ENA AdderSubtractor addnsub signa signb CLRN D Q ENA Data Out addnsub Summation Altera Corporation Stratix Device Handbook Volume July Digital Signal Processing Block For FIR filters DSP block combines fourmultipliers adder mode shift register inputs One set shift inputs contains filter data holds coefficients loaded serial parallel The input shift register eliminates need shift registers external DSP block ie implemented LEs This architecture simplifies filter design since DSP block implements filter circuitry One DSP block implement entire bit FIR filter four taps For FIR filters larger four taps DSP blocks cascaded additional adder stages implemented LEs Table shows different number multipliers possible DSP block mode according size These modes allow DSP blocks implement numerous applications DSP including FFTs complex FIR FIR D FIR filters equalizers IIR correlators matrix multiplication many functions DSP Block Interface Stratix device DSP block outputs cascade within DSP block column Dedicated connections DSP blocks provide fast connections shift register inputs cascade shift register chains You cascade DSP blocks bit FIR filters larger four taps additional adder stages implemented LEs If DSP block configured bits adder subtractor accumulator stages implemented LEs Each DSP block route shift register chain block cascade two full columns DSP blocks Table Multiplier Size Configurations per DSP block DSP Block Mode Multiplier Eight multipliers eight product outputs Four multipliers four product outputs One multiplier one product output Multiplyaccumulator Two multiply accumulate bits Two multiply accumulate bits Twomultipliers adder Four sums two multiplier products Two sums two multiplier products Fourmultipliers adder Two sums four multiplier products One sum four multiplier products Note Table The number supported multiply functions shown based signedsigned unsignedunsigned implementations Altera Corporation July Stratix Device Handbook Volume Stratix Architecture The DSP block divided eight block units interface eight LAB rows left right Each block unit considered half bit multiplier subblock inputs outputs A local interconnect region associated DSP block Like LAB interconnect region fed direct link interconnects LAB left right DSP block row All row column routing resources access DSP blocks local interconnect region The outputs also work similarly LAB outputs well Nine outputs DSP block drive left LAB direct link interconnects nine drive right LAB though direct link interconnects All outputs drive types row column routing Outputs drive right leftcolumn routing Figures show DSP block interfaces LAB rows Figure DSP Block Interconnect Interface A B A B A B A B OA OB OC OD OE OF OG OH DSP Block MultiTrack Interconnect MultiTrack Interconnect Altera Corporation Stratix Device Handbook Volume July Digital Signal Processing Block Figure DSP Block Interface Interconnect A bus control signals feeds entire DSP block These signals include clock clocks aclr asynchronous clears ena clock enables signa signb signedunsigned control signals addnsub addnsub addition subtraction control signals accumsload accumulator synchronous loads The LAB LAB Row Interface Block DSP Block Row Structure DSP Block LAB Row Interface Block Interconnect Region Inputs per Row Outputs per Row R R Interconnects C C Interconnects Direct Link Interconnect Adjacent LAB Nine Direct Link Outputs Adjacent LABs Direct Link Interconnect Adjacent LAB Control Altera Corporation July Stratix Device Handbook Volume Stratix Architecture clock signals routed LAB row clocks generated specific LAB rows DSP block interface The LAB row source control signals data inputs outputs shown Table PLLs Clock Networks Stratix devices provide hierarchical clock structure multiple PLLs advanced features The large number clocking resources combination clock synthesis precision provided enhanced fast PLLs provides complete clock management solution Global Hierarchical Clocking Stratix devices provide dedicated global clock networks regional clock networks four per device quadrant dedicated fast regional clock networks EPS EPS EPS devices dedicated fast regional clock networks EPS EPS EPS EPS devices These clocks organized hierarchical clock structure allows clocks per device region low skew delay This hierarchical clocking scheme provides unique clock domains within Stratix devices Table DSP Block Signal Sources Destinations LAB Row Interface Control Signals Generated Data Inputs Data Outputs signa A OA aclr accumsload B OB addnsub clock ena A OC aclr clock ena B OD aclr clock ena A OE signb clock ena B OF clear accumsload A OG addnsub B OH Altera Corporation Stratix Device Handbook Volume July PLLs Clock Networks There dedicated clock pins CLK drive either global regional clock networks Four clock pins drive side device shown Figure Enhanced fast PLL outputs also drive global regional clock networks Global Clock Network These clocks drive throughout entire device feeding device quadrants The global clock networks used clock sources resources within deviceIOEs LEs DSP blocks memory blocks These resources also used control signals clock enables synchronous asynchronous clears fed external pin The global clock networks also driven internal logic internally generated global clocks asynchronous clears clock enables control signals large fanout Figure shows dedicated CLK pins driving global clock networks Altera Corporation July Stratix Device Handbook Volume Stratix Architecture Figure Global Clocking Note Note Figure The corner fast PLLs also driven global regional clock networks The global regional clock input fast PLL driven output another PLL pindriven global regional clock internally generated global signals Regional Clock Network There four regional clock networks within quadrant Stratix device driven dedicated CLK input pins PLL outputs From top view silicon RCLK top left quadrant RCLK topright quadrant RCLK bottomleft quadrant RCLK bottomright quadrant The regional clock networks pertain quadrant drive The regional clock networks provide lowest clock delay skew logic contained within single quadrant RCLK driven internal logic The CLK clock pins symmetrically drive RCLK networks within particular quadrant shown Figure See Figures RCLK connections PLLs CLK pins Global Clock CLK CLK CLK CLK Global Clock Altera Corporation Stratix Device Handbook Volume July PLLs Clock Networks Figure Regional Clocks Fast Regional Clock Network In EPS EPS EPS devices two fast regional clock networks FCLK within quadrant fed input pins connect fast regional clock networks see Figure In EPS larger devices two fast regional clock networks within halfquadrant see Figure Dualpurpose FCLK pins drive fast clock networks All devices eight FCLK pins drive fast regional clock networks Any IO pin drive clock control signal onto fast regional clock network addition delay This signal driven via IO interconnect The fast regional clock networks also driven internal logic elements RCLK RCLK RCLK RCLK RCLK RCLK RCLK RCLK CLK CLK CLK CLK Regional Clocks Only Drive Device Quadrant Specified CLK Pins PLLs within Quadrant Altera Corporation July Stratix Device Handbook Volume Stratix Architecture Figure EPS EPS EPS Device Fast Clock Pin Connections Fast Regional Clocks Notes Figure This set two multiplexers In addition FCLK pin inputs also input IO interconnect FCLK FCLK FCLK FCLK FCLK FCLK FCLKFCLK Altera Corporation Stratix Device Handbook Volume July PLLs Clock Networks Figure EPS Device Fast Regional Clock Pin Connections Fast Regional Clocks Notes Figure This set two multiplexers In addition FCLK pin inputs also input IO interconnect Combined Resources Within region distinct dedicated clocking resources consisting global clock lines four regional clock lines two fast regional clock lines Multiplexers used clocks form eight bit busses drive LAB row clocks column IOE clocks row IOE clocks Another multiplexer used LAB level select two eight row clocks feed LE registers within LAB See Figure fclk FCLKFCLKFCLKFCLK FCLKFCLKFCLKFCLK Altera Corporation July Stratix Device Handbook Volume Stratix Architecture Figure Regional Clock Bus IOE clocks horizontal vertical block regions clocked eight IO clock signals chosen quadrant halfquadrant clock resources Figures show quadrant half quadrant relationship IO clock regions respectively The vertical regions column pins less clock delay horizontal regions row pins Clock Vertical IO Cell IOCLK Lab Row Clock Horizontal IO Cell IOCLK Global Clock Network Fast Regional Clock Network Regional Clock Network Clocks Available Quadrant HalfQuadrant Altera Corporation Stratix Device Handbook Volume July PLLs Clock Networks Figure EPS EPS EPS Device IO Clock Groups IOCLKC IOCLKF IOCLKE IOCLKA IOCLKB IOCLKD IOCLKH IOCLKG Clocks Quadrant Clocks Quadrant Clocks Quadrant Clocks Quadrant IO Clock Regions Altera Corporation July Stratix Device Handbook Volume Stratix Architecture Figure EPS EPS EPS EPS Device IO Clock Groups You use Quartus II software control whether clock input pin either global regional fast regional The Quartus II software automatically selects clocking resources specified Enhanced Fast PLLs Stratix devices provide robust clock management synthesis using four enhanced PLLs eight fast PLLs These PLLs increase performance provide advanced clock interfacing clock frequency synthesis With features clock switchover spread spectrum clocking programmable bandwidth phase delay control PLL reconfiguration Stratix devices enhanced PLLs provide complete control clocks system timing The fast PLLs IOCLKJ IOCLKI IOCLKA IOCLKB Clocks HalfQuadrant Clocks HalfQuadrant Clocks HalfQuadrant Clocks HalfQuadrant Clocks HalfQuadrant Clocks HalfQuadrant Clocks HalfQuadrant Clocks HalfQuadrant IO Clock Regions IOCLKL IOCLKK IOCLKC IOCLKD IOCLKE IOCLKF IOCLKG IOCLKH IOCLKN IOCLKM IOCLKP IOCLKO Altera Corporation Stratix Device Handbook Volume July PLLs Clock Networks provide general purpose clocking multiplication phase shifting well highspeed outputs highspeed differential IO support Enhanced fast PLLs work together Stratix highspeed IO advanced clock architecture provide significant improvements system performance bandwidth The Quartus II software enables PLLs features without requiring external devices Table shows PLLs available Stratix device Table Stratix Device PLL Availability Device Fast PLLs Enhanced PLLs EPS v v v v v v EPS v v v v v v EPS v v v v v v EPS v v v v v v v v v v EPS v v v v v v v v v v v v EPS v v v v v v v v v v v v EPS v v v v v v v v v v v v Notes Table PLLs eight singleended outputs four differential outputs PLLs one singleended output EPS EPS devices support PLLs pin FineLine BGA package Altera Corporation July Stratix Device Handbook Volume Stratix Architecture Table shows enhanced PLL fast PLL features Stratix devices Table Stratix PLL Features Feature Enhanced PLL Fast PLL Clock multiplication division mn postscale counter mpostscale counter Phase shift Down ps increments Down ps increments Delay shift ps increments ns Clock switchover v PLL reconfiguration v Programmable bandwidth v Spread spectrum clocking v Programmable duty cycle v v Number internal clock outputs Number external clock outputs Four differentialeight singledended one singleended Number feedback clock inputs Notes Table For enhanced PLLs n range postscale counters g l e range duty cycle With non duty cycle postscale counters g l e range For fast PLLs postscale counters range The smallest phase shift determined voltage controlled oscillator VCO period divided For degree increments Stratix devices shift output frequencies increments least Smaller degree increments possible depending frequency divide parameters PLLs two output ports per PLL PLLs three output ports per PLL Every Stratix device two enhanced PLLs PLLs either eight singleended outputs four differential outputs Two additional enhanced PLLs PLLs EPS EPS EPS devices one singleended output Devices pin FineLine BGA packages support PLLs Fast PLLs drive IO pin external clock For highspeed differential IO pins device uses data channel generate txclkout Every Stratix device two enhanced PLLs one singleended differential external feedback input per PLL Altera Corporation Stratix Device Handbook Volume July PLLs Clock Networks Figure shows toplevel diagram Stratix device PLL floorplan Figure PLL Locations FPLLCLK FPLLCLK FPLLCLK CLK FPLLCLK CLK CLK CLK PLLs Altera Corporation July Stratix Device Handbook Volume Stratix Architecture Figure shows global regional clocking PLL outputs CLK pins Figure Global Regional Clock Connections Side Pins Fast PLL Outputs Note Notes Figure PLLs fast PLLs PLLs enhanced PLLs The global regional clocks fast PLLs quadrant drive fast PLL input A pin PLL must drive global regional source The source driven internally generated logic driving fast PLL Figure shows global regional clocking enhanced PLL outputs top CLK pins CLK CLK CLK CLK G FPLLCLK G G G RCLK RCLK RCLK RCLK G G G G RCLK RCLK RCLK RCLK Global Clocks Regional Clocks PLL l l g PLL PLL FPLLCLK PLL CLK CLK CLK CLK FPLLCLK PLL PLL PLL FPLLCLK PLL Regional Clocks l l g l l g l l g l l g l l g l l g l l g Altera Corporation Stratix Device Handbook Volume July PLLs Clock Networks Figure Global Regional Clock Connections Top Clock Pins Enhanced PLL Outputs Note Notes Figure PLLs fast PLLs PLLs enhanced PLLs CLK CLK CLK CLK feed corresponding PLLs inclk port CLK CLK CLK CLK feed corresponding PLLs inclk port The EPS device pin FineLine BGA package support PLLs G G G G RCLK RCLK RCLK RCLK G G G G RCLK RCLK RCLK RCLK PLL L L G G G G CLKCLK CLKCLK PLL G G G G L L PLL L L G G G G CLKCLK CLK CLK PLL G G G G L L E PLLOUT PLLOUT PLLOUT PLLOUT PLLFB PLLFB Global Clocks Regional Clocks Regional Clocks Altera Corporation July Stratix Device Handbook Volume Stratix Architecture Enhanced PLLs Stratix devices contain four enhanced PLLs advanced clock management features Figure shows diagram enhanced PLL Figure Stratix Enhanced PLL Notes Figure External feedback available PLLs This singleended external output available g counter PLLs These four counters external outputs available PLLs This connection available EPS larger Stratix devices For example PLLs adjacent PLLs adjacent The EPS device pin FineLine BGA package support PLLs n Charge Pump VCO g g g e Global Clocks e e IO Buffers e Lock Detect To IO buffers general routing INCLK INCLK FBIN PFD g l l From Adjacent PLL Spread Spectrum IO buffers Loop Filter Filter Programmable Time Delay Each PLL Port PostScale Counters Clock SwitchOver Circuitry Phase Frequency Detector VCO Phase Selection Selectable Each PLL Output Port VCO Phase Selection Affecting All Outputs Regional Clocks Altera Corporation Stratix Device Handbook Volume July PLLs Clock Networks Clock Multiplication Division Each Stratix device enhanced PLL provides clock synthesis PLL output ports using mn postscale counter scaling factors The input clock divided prescale divider n multiplied feedback factor The control loop drives VCO match fIN mn Each output port unique postscale counter divides highfrequency VCO For multiple PLL outputs different frequencies VCO set least common multiple output frequencies meets frequency specifications Then postscale dividers scale output frequency output port For example output frequencies required one PLL MHz set VCO MHz least common multiple VCOs range There one prescale counter n one multiply counter per PLL range There two postscale counters l regional clock output ports four counters g global clock output ports four counters e external clock outputs ranging duty cycle setting The postscale counters range non duty cycle setting The Quartus II software automatically chooses appropriate scaling factors according input frequency multiplication division values entered Clock Switchover To effectively develop highreliability network systems clocking schemes must support multiple clocks provide redundancy For reason Stratix device enhanced PLLs support flexible clock switchover capability Figure shows block diagram switchover circuitThe switchover circuit configurable define implement Clocksense circuitry automatically switches primary secondary clock PLL reference primary clock signal present Altera Corporation July Stratix Device Handbook Volume Stratix Architecture Figure Clock Switchover Circuitry There two possible ways use clock switchover feature Use automatic switchover circuitry switching inputs frequency For example applications require redundant clock frequency primary clock switchover state machine generates signal controls multiplexer select input bottom Figure In case secondary clock becomes reference clock PLL Use clkswitch input user systemcontrolled switch conditions This possible samefrequency switchover switch inputs different frequencies For example inclk MHz inclk MHz must control switchover automatic clocksense circuitry monitor primary secondary clock frequencies frequency difference This feature useful clock sources originate multiple cards backplane requiring systemcontrolled switchover frequencies operation You use clkswitch together lock signal trigger switch clock running becomes unstable locked onto n Counter CLKLOSS INCLK INCLK CLKBAD CLKBAD CLKSWITCH PFD FBCLK Clock Sense SMCLKSW Enhanced PLL Active Clock SwitchOver State Machine MUXOUT Altera Corporation Stratix Device Handbook Volume July PLLs Clock Networks During switchover PLL VCO continues run either slow speed generating frequency drift PLL outputs The clock switchover transitions without glitches After switch finite resynchronization period lock onto new clock VCO ramps The exact amount time takes PLL relock relates PLL configuration may adjusted using programmable bandwidth feature PLL The specification maximum time relock f For information clock switchover see AN Implementing Clock Switchover Stratix Stratix GX Devices PLL Reconfiguration The PLL reconfiguration feature enables system logic change Stratix device enhanced PLL counters delay elements without reloading Programmer Object File pof This provides considerable flexibility frequency synthesis allowing realtime PLL frequency output clock delay variation You sweep PLL output frequencies clock delay prototype environments The PLL reconfiguration feature also dynamically intelligently control system clock speeds tCO delays end systems Clock delay elements PLL output port implement variable delay Figure shows diagram overall dynamic PLL control feature counters clock delay elements The configuration time less enhanced PLL using input shift clock rate MHz The charge pump loop filter components phase shifting using VCO phase taps dynamically adjusted Altera Corporation July Stratix Device Handbook Volume Stratix Architecture Figure Dynamically Programmable Counters Delays Stratix Device Enhanced PLLs PLL reconfiguration data shifted serial registers logic array external devices The PLL input shift data uses reference input shift clock Once last bit serial chain clocked register chain synchronously loaded PLL configuration bits The shift circuitry also provides asynchronous clear serial registers f For information PLL reconfiguration see AN Implementing PLL Reconfiguration Stratix Stratix GX Devices Programmable Bandwidth You advanced control PLL bandwidth using programmable control PLL loop characteristics including loop filter charge pump The PLLs bandwidth measure ability track input clock jitter A highbandwidth PLL quickly lock onto reference clock react changes clock It also allow wide band input jitter spectrum pass output A low bandwidth PLL take longer lock attenuate high frequency jitter components The Quartus II software adjust PLL characteristics achieve desired bandwidth The programmable n tm g l e PFD VCOCharge Pump Loop Filter fREF scandata scanclk scanaclr Counters Clock Delay Settings Programmable All Output Counters Clock Delay Settings Programmed Dynamically Altera Corporation Stratix Device Handbook Volume July PLLs Clock Networks bandwidth tuned varying charge pump current loop filter resistor value high frequency capacitor value counter value You manually adjust values desired Bandwidth programmable kHz MHz External Clock Outputs Enhanced PLLs support eight singleended clock outputs four differential pairs Differential SSTL HSTL outputs implemented using singleended output buffers programmed opposite polarity In Quartus II software simply assign appropriate differential IO standard software implement inversion See Figure Altera Corporation July Stratix Device Handbook Volume Stratix Architecture Figure External Clock Outputs PLLs Notes Figure The design use external clock output pin generalpurpose output pin logic array These pins multiplexed IOE outputs Two singleended outputs possible per output countereither two outputs frequency phase one shifted EPS EPS EPS devices pin BGA pin FineLine BGA packages two pairs external clocks ie plloutp plloutn plloutp plloutn Differential SSTL HSTL outputs implemented using two singleended output buffers programmed opposite polarity e Counter plloutp plloutn plloutp plloutn plloutp plloutn plloutp plloutn e Counter e Counter e Counter From IOE From IOE From IOE From IOE From IOE From IOE From IOE From IOE Altera Corporation Stratix Device Handbook Volume July PLLs Clock Networks Any four external output counters drive singleended differential clock outputs PLLs This means one counter frequency drive output pins available PLL PLL Each pair output pins four pins total dedicated VCC GND pins reduce output clocks overall jitter providing improved isolation switching IO pins For PLLs pin singleended output pair either phase phase The clock output pin pairs support IO standards standard output pins top bottom banks well LVDS LVPECL V PCML HyperTransport technology differential HSTL differential SSTL Table shows IO standards enhanced PLL clock pins support When singleended differential mode two outputs operate power supply Both outputs use standards singleended mode maintain performance You also use external clock output pins user output pins external enhanced PLL clocking needed Table IO Standards Supported Enhanced PLL Pins Part IO Standard Input Output INCLK FBIN PLLENABLE EXTCLK LVTTL v v v v LVCMOS v v v v V v v v V v v v V v v v V PCI v v v V PCIX v v v LVPECL v v v V PCML v v v LVDS v v v HyperTransport technology v v v Differential HSTL v v Differential SSTL v V GTL v v v V GTL v v v V HSTL Class I v v v Altera Corporation July Stratix Device Handbook Volume Stratix Architecture Enhanced PLLs support one singleended output see Figure These outputs VCC GND signals Therefore minimize jitter place switching IO pins next output pin Figure External Clock Outputs Enhanced PLLs Note Figure For PLL pin CLKn PLL pin CLKn Stratix devices drive enhanced PLL driven global clock regional clock network general IO pin external output clock The jitter output clock guaranteed cases V HSTL Class II v v v V HSTL Class I v v v V HSTL Class II v v v SSTL Class I v v v SSTL Class II v v v SSTL Class I v v v SSTL Class II v v v SSTL Class I v v v SSTL Class II v v v AGP v v v CTT v v v Table IO Standards Supported Enhanced PLL Pins Part IO Standard Input Output INCLK FBIN PLLENABLE EXTCLK CLKn IO PLLOUT CLKn IO PLLOUT From Internal Logic IOE g Counter Altera Corporation Stratix Device Handbook Volume July PLLs Clock Networks Clock Feedback The following four feedback modes Stratix device enhanced PLLs allow multiplication andor phase delay shifting Zero delay buffer The external clock output pin phasealigned clock input pin zero delay Altera recommends using IO standard input clock output clocks optimum performance External feedback The external feedback input pin FBIN phase aligned clock input CLK pin Aligning clocks allows remove clock delay skew devices This mode possible PLLs PLLs support feedback one dedicated external outputs either one singleended one differential pair In mode one e counter feeds back PLL FBIN input becoming part feedback loop Altera recommends using IO standard input clock FBIN pin output clocks optimum performance Normal mode If internal clock used mode phase aligned input clock pin The external clock output pin phase delay relative clock input pin connected mode You define internal clock output PLL phasealigned internal clock pin No compensation In mode PLL compensate clock networks external clock outputs Phase Delay Shifting Stratix device enhanced PLLs provide advanced programmable phase clock delay shifting These parameters set Quartus II software Phase Delay The Quartus II software automatically sets phase taps counter settings according phase shift entry You enter desired phase shift Quartus II software automatically sets closest setting achievable This type phase shift reconfigurable system operation For phase shifting enter phase shift degrees time units PLL clock output port outputs together one shift You select phaseshifting values time units resolution ps This resolution function frequency input multiplication division factors function VCO period finest step equal eighth VCO period Each clock output counter choose different phase Altera Corporation July Stratix Device Handbook Volume Stratix Architecture VCO period eight taps individual fine step selection Also clock output counter use unique initial count setting achieve individual coarse shift selection steps one VCO period The combination coarse fine shifts allows phase shifting entire input clock period The equation determine precision phase shifting degrees postscale counter value Therefore maximum step size smaller steps possible depending multiplication division ratio necessary output counter port This type phase shift provides highest precision since least sensitive process supply temperature variation Clock Delay In addition phase shift feature ability fine tune clock delay provides advanced time delay shift control four PLL outputs There time delays postscale counter e g l PLL n counter counter Each shift ps increments range ns The delay shifts outputs earlier time n delay shifts outputs later time Individual delays postscale counters e g l provide positive delay output Table shows combined delay output normal zero delay buffer mode te tg tl unique PLL output The tOUTPUT single output range ns ns The total delay shift difference two PLL outputs however must less ns For example shifts two outputs ns allowed ns shifts would result difference ns If design uses external feedback te delay remove delay outputs represented negative sign see Table This effect occurs te delay part feedback loop Table Output Clock Delay Enhanced PLLs Normal Zero Delay Buffer Mode External Feedback Mode teOUTPUT tn tm te tgOUTPUT tn tm tg tlOUTPUT tn tm tl teOUTPUT tn tm te tgOUTPUT tn tm tg tlOUTPUT tn tm tl Note Table te removes delay outputs external feedback mode Altera Corporation Stratix Device Handbook Volume July PLLs Clock Networks The variation due process voltage temperature delay settings PLL reconfiguration control clock delay shift elements VCO phase shift multiplexers system operation SpreadSpectrum Clocking Stratix device enhanced PLLs use spreadspectrum technology reduce electromagnetic interference generation system distributing energy broader frequency range The enhanced PLL typically provides spread modulation using triangular profile The modulation frequency programmable Enabling spreadspectrum PLL affects outputs Lock Detect The lock output indicates stable clock output signal phase reference clock Without additional circuitry lock signal may toggle PLL begins tracking reference clock You may need gate lock signal use system control The lock signal locked port drive logic array output pin Whenever PLL loses lock example inclk jitter clock switchover PLL reconfiguration power supply noise PLL must reset areset signal guarantee correct phase relationship PLL output clocks If phase relationship input clock versus output clock different output clocks PLL important design PLL need reset f See Stratix FPGA Errata Sheet information implementing gated lock signal design Programmable Duty Cycle The programmable duty cycle allows enhanced PLLs generate clock outputs variable duty cycle This feature supported enhanced PLL postscale counter gg ee The duty cycle setting achieved low high time count setting postscale dividers The Quartus II software uses frequency input required multiply divide rate determine duty cycle choices Advanced Clear Enable Control There several control signals clearing enabling PLLs outputs You use signals control PLL resynchronization gate PLL output clocks lowpower applications Altera Corporation July Stratix Device Handbook Volume Stratix Architecture The pllenable pin dedicated pin enablesdisables PLLs When pllenable pin low clock output ports driven GND PLLs go lock When pllenable pin goes high PLLs relock resynchronize input clocks You choose PLLs controlled pllenable signal connecting pllenable input port altpll megafunction common pllenable input pin The areset signals resetresynchronization inputs PLL The areset signal asserted every time PLL loses lock guarantee correct phase relationship PLL output clocks Users include areset signal designs following conditions true PLL Reconfiguration Clock switchover enables design Phase relationships output clocks need maintained loss lock condition The device input pins logic elements LEs drive input signals When driven high PLL counters reset clearing PLL output placing PLL lock The VCO set back nominal setting MHz When driven low PLL resynchronize input relocks If target VCO frequency nominal frequency output frequency start higher value desired PLL locks If system tolerate clkena signal disable output clocks PLL locks The pfdena signals control phase frequency detector PFD output programmable gate If disable PFD VCO operates last set value control voltage frequency longterm drift lower frequency The system continues running PLL goes lock input clock disabled By maintaining last locked frequency system time store current settings shutting You either use control signal clkloss status signal trigger pfdena The clkena signals control enhanced PLL regional global outputs Each regional global output port clkena signal The clkena signals synchronously disable enable clock PLL output port gating outputs g l counters The clkena signals registered falling edge counter output clock enable disable clock without glitches Figure shows waveform example PLL clock port enable The PLL remain locked independent clkena signals since looprelated counters affected This feature useful applications require low power sleep mode Upon reenabling PLL need Altera Corporation Stratix Device Handbook Volume July PLLs Clock Networks resynchronization relock period The clkena signal also disable clock outputs system tolerant frequency overshoot resynchronization The extclkena signals work way clkena signals control external clock output counters e e e e Upon reenabling PLL need resynchronization relock period unless PLL using external feedback mode In order lock external feedback mode external output must drive board trace back FBIN pin Figure extclkena Signals Fast PLLs Stratix devices contain eight fast PLLs highspeed serial interfacing ability along generalpurpose features Figure shows diagram fast PLL COUNTER OUTPUT CLKENA CLKOUT Altera Corporation July Stratix Device Handbook Volume Stratix Architecture Figure Stratix Device Fast PLL Notes Figure The global regional clock input driven output another PLL dedicated CLK FCLK pin It driven internallygenerated global signals In highspeed differential IO support mode highspeed PLL clock feeds SERDES Stratix devices support one rate data transfer per fast PLL highspeed differential IO support mode This signal highspeed differential IO support SERDES control signal Clock Multiplication Division Stratix device fast PLLs provide clock synthesis PLL output ports using mpost scaler scaling factors The input clock multiplied feedback factor Each output port unique post scale counter divide highfrequency VCO There one multiply divider per fast PLL range There two post scale L dividers regional andor LVDS interface clocks g counter global clock output port range In case highspeed differential interface set output counter allow highspeed VCO frequency drive SERDES When used clocking SERDES counter range The VCO frequency equal fINm VCO frequency must MHz Charge Pump VCO g Clock Input PFD l l Loop Filter Phase Frequency Detector VCO Phase Selection Selectable PLL Output Port PostScale Counters Global regional clock Global regional clock Global regional clock diffioclk diffioclk txloaden rxloaden Global regional clock Altera Corporation Stratix Device Handbook Volume July PLLs Clock Networks External Clock Inputs Each fast PLL supports singleended differential inputs source synchronous transmitters generalpurpose use Source synchronous receivers support differential clock inputs The fast PLL inputs fed CLK CLK FPLLCLK pins shown Figure page Table shows IO standards supported fast PLL input pins Table Fast PLL Port IO Standards Part IO Standard Input INCLK PLLENABLE LVTTL v v LVCMOS v v V v V v V v V PCI V PCIX LVPECL v V PCML v LVDS v HyperTransport technology v Differential HSTL v Differential SSTL V GTL V GTL v V HSTL Class I v V HSTL Class II V HSTL Class I v V HSTL Class II SSTL Class I v SSTL Class II SSTL Class I v Altera Corporation July Stratix Device Handbook Volume Stratix Architecture Table shows performance fast PLL clock inputs using LVDS LVPECL V PCML HyperTransport technology External Clock Outputs Each fast PLL supports differential singleended outputs source synchronous transmitters generalpurpose external clocks There dedicated external clock output pins Any IO pin driven fast PLL global regional outputs external output pin The IO standards supported particular bank determines standards possible external clock output driven fast PLL bank Phase Shifting Stratix device fast PLLs advanced clock shift capability enables programmable phase shifts You enter phase shift degrees time units PLL clock output port outputs together one shift You perform phase shifting time units resolution range ps This resolution function VCO period finest step equal eighth VCO period SSTL Class II v SSTL Class I v SSTL Class II v AGP CTT v Table LVDS Performance Fast PLL Input Fast PLL Clock Input Maximum Input Frequency MHz CLK CLK CLK CLK FPLLCLK FPLLCLK FPLLCLK FPLLCLK CLK CLK CLK CLK Note Table See chapter DC Switching Characteristics Stratix Device Handbook Volume information Table Fast PLL Port IO Standards Part IO Standard Input INCLK PLLENABLE Altera Corporation Stratix Device Handbook Volume July IO Structure Control Signals The fast PLL lock output pllenable input areset input control signals enhanced PLL If input clock stops causes PLL lose lock PLL must reset correct phase shift operation For information highspeed differential IO support see High Speed Differential IO Support page IO Structure IOEs provide many features including Dedicated differential singleended IO buffers V bit MHz PCI compliance V bit MHz PCIX compliance Joint Test Action Group JTAG boundaryscan test BST support Differential onchip termination LVDS IO standard Programmable pullup configuration Output drive strength control Slewrate control Tristate buffers Bushold circuitry Programmable pullup resistors Programmable input output delays Opendrain outputs DQ DQS IO pins Doubledata rate DDR Registers The IOE Stratix devices contains bidirectional IO buffer six registers latch complete embedded bidirectional single data rate DDR transfer Figure shows Stratix IOE structure The IOE contains two input registers plus latch two output registers two output enable registers The design use input registers latch capture DDR input output registers drive DDR outputs Additionally design use output enable OE register fast clocktooutput enable timing The negative edgeclocked OE register used DDR SDRAM interfacing The Quartus II software automatically duplicates single OE register controls multiple output bidirectional pins Altera Corporation July Stratix Device Handbook Volume Stratix Architecture Figure Stratix IOE Structure The IOEs located IO blocks around periphery Stratix device There four IOEs per row IO block six IOEs per column IO block The row IO blocks drive row column direct link interconnects The column IO blocks drive column interconnects Figure shows row IO block connects logic array Figure shows column IO block connects logic array D Q Output Register Output A D Q Output Register Output B Input A Input B D Q OE Register OE D Q OE Register D Q Input Register D Q Input Register D Q Input Latch Logic Array CLK ENA Altera Corporation Stratix Device Handbook Volume July IO Structure Figure Row IO Block Connection Interconnect Notes Figure The control signals composed four output enables ioboe four clock enables iobce four clocks ioclk four clear signals iobclr The data control signals consist eight data lines four lines DDR applications iodataouta iodataoutb four output enables iocoe four input clock enables ioccein four output clock enables iocceout four clocks iocclk four clear signals iocclr R R R Interconnects C C C Interconnects IO Block Local Interconnect Control Signals IO Interconnect IO Interconnect Data Control Signals Logic Array iodataouta iodataoutb ioclk Horizontal IO Block Contains Four IOEs Direct Link Interconnect Adjacent LAB Direct Link Interconnect Adjacent LAB LAB Local Interconnect LAB Horizontal IO Block Altera Corporation July Stratix Device Handbook Volume Stratix Architecture Figure Column IO Block Connection Interconnect Notes Figure The control signals composed four output enables ioboe four clock enables iobce four clocks iobclk four clear signals iobclr The data control signals consist data lines six lines DDR applications iodataouta iodataoutb six output enables iocoe six input clock enables ioccein six output clock enables iocceout six clocks iocclk six clear signals iocclr Control Signals IO Interconnect Data Control Signals Logic Array Vertical IO Block Contains Six IOEs IO Block Local Interconnect IO Interconnect IOdatain R R R Interconnects LAB Local Interconnect C C C Interconnects LAB LAB LAB ioclk Vertical IO Block Altera Corporation Stratix Device Handbook Volume July IO Structure Stratix devices IO interconnect similar R C interconnect drive highfanout signals IO blocks There signals drive IO blocks composed four output enables ioboe four clock enables iobce four clocks iobclk four clear signals iobclr The pins datain signals drive IO interconnect turn drives logic array IO blocks In addition control data signals driven logic array providing slower flexible routing resource The row column IOE clocks ioclk provide dedicated routing resource lowskew highspeed clocks IO clocks generated regional global fast regional clocks see PLLs Clock Networks page Figure illustrates signal paths IO block Figure Signal Path IO Block Row Column ioclk ioboe iobce iobclk iobclr iodatain iodatain iodataout iodataout iocoe oe cein ceout ioccein aclrapreset iocceout sclrspreset iocclr clkin iocclk clkout Control Signal Selection IOE From IO Interconnect To Logic Array From Logic Array To Other IOEs Altera Corporation July Stratix Device Handbook Volume Stratix Architecture Each IOE contains control signal selection following control signals oe cein ceout aclrpreset sclrpreset clkin clkout Figure illustrates control signal selection Figure Control Signal Selection per IOE In normal bidirectional operation input register used input data requiring fast setup times The input register clock input clock enable separate OE output registers The output register used data requiring fast clocktooutput performance The OE register used fast clocktooutput enable timing The OE output register share clock source clock enable source local interconnect associated LAB dedicated IO clocks column row interconnects Figure shows IOE bidirectional configuration clkout ceinclkin ceout aclrpreset sclrpreset IO Interconnect Dedicated IO Clock Local Interconnect Local Interconnect Local Interconnect Local Interconnect Local Interconnect oe iocoe iocclr iocceout ioccein iocclk iobclk iobce iobclr ioboe Altera Corporation Stratix Device Handbook Volume July IO Structure Figure Stratix IOE Bidirectional IO Configuration Note Note Figure All input signals IOE inverted IOE The Stratix device IOE includes programmable delays activated ensure zero hold times input IOE registertologic array register transfers logic arraytooutput IOE register transfers A path pin directly drives register may require delay ensure zero hold time whereas path pin drives register combinatorial logic may require delay Programmable delays exist decreasing inputpintologicarray IOE input register delays The Quartus II Compiler program delays automatically minimize setup time providing zero hold time Programmable delays increase registertopin delays output CLRNPRN D Q ENA ChipWide Reset OE Register CLRNPRN D Q ENA Output Register VCCIO VCCIO Optional PCI Clamp Programmable PullUp Resistor Column Row Interconnect IO Interconnect ioeclk BusHold Circuit Output Enable Clock Enable Delay Output Clock Enable Delay Logic Array Output Register Delay Output tZX Delay OE Register tCO Delay CLRNPRN D Q ENA Input Register Input Clock Enable Delay Input Pin Input Register Delay Input Pin Logic Array Delay Drive Strength Control OpenDrain Output Slew Control sclrpreset OE clkout ceout aclrprn clkin cein Output Pin Delay Altera Corporation July Stratix Device Handbook Volume Stratix Architecture andor output enable registers A programmable delay exists increase tZX delay output pin required ZBT interfaces Table shows programmable delays Stratix devices The IOE registers Stratix devices share source clear preset You program preset clear individual IOE You also program registers power high low configuration complete If programmed power low asynchronous clear control registers If programmed power high asynchronous preset control registers This feature prevents inadvertent activation another devices activelow input upon powerup If one register IOE uses preset clear signal registers IOE must use signal require preset clear Additionally synchronous reset signal available IOE registers DoubleData Rate IO Pins Stratix devices six registers IOE support DDR interfacing clocking data positive negative clock edges The IOEs Stratix devices support DDR inputs DDR outputs bidirectional DDR modes When using IOE DDR inputs two input registers clock double rate input data alternating edges An input latch also used within IOE DDR input acquisition The latch holds data present clock high times This allows bits data synchronous clock edge either rising falling Figure shows IOE configured DDR input Figure shows DDR input timing diagram Table Stratix Programmable Delay Chain Programmable Delays Quartus II Logic Option Input pin logic array delay Decrease input delay internal cells Input pin input register delay Decrease input delay input register Output pin delay Increase delay output pin Output enable register tCO delay Increase delay output enable pin Output tZX delay Increase tZX delay output pin Output clock enable delay Increase output clock enable delay Input clock enable delay Increase input clock enable delay Logic array output register delay Decrease input delay output register Output enable clock enable delay Increase output enable clock enable delay Altera Corporation Stratix Device Handbook Volume July IO Structure Figure Stratix IOE DDR Input IO Configuration Note Notes Figure All input signals IOE inverted IOE This signal connection allowed dedicated DQ function pins This signal dedicated DQS function pins CLRNPRN D Q ENA ChipWide Reset Input Register CLRNPRN D Q ENA Input Register VCCIO VCCIO Optional PCI Clamp Programmable PullUp Resistor Column Row Interconnect IO Interconnect DQS Local Bus To DQS Local Bus ioeclk BusHold Circuit Output Clock Enable Delay CLRNPRN D Q ENA Latch Input Pin Input Register Delay sclr clkin aclrprn Altera Corporation July Stratix Device Handbook Volume Stratix Architecture Figure Input Timing Diagram DDR Mode When using IOE DDR outputs two output registers configured clock two data paths LEs rising clock edges These output registers multiplexed clock drive output pin rate One output register clocks first bit clock high time output register clocks second bit clock low time Figure shows IOE configured DDR output Figure shows DDR output timing diagram Data input pin A B CLK A B A A B A A A A B B B B B Input To Logic Array Altera Corporation Stratix Device Handbook Volume July IO Structure Figure Stratix IOE DDR Output IO Configuration Notes Notes Figure All input signals IOE inverted IOE The tristate default active high It however designed active low CLRNPRN D Q ENA ChipWide Reset OE Register CLRNPRN D Q ENA OE Register CLRNPRN D Q ENA Output Register VCCIO VCCIO Optional PCI Clamp Programmable PullUp Resistor Column Row Interconnect IO Interconnect IOECLK BusHold Circuit Logic Array Output Register Delay Output tZX Delay OE Register tCO Delay CLRNPRN D Q ENA Output RegisterLogic Array Output Register Delay Drive Strength Control OpenDrain Output Slew Control Used DDR SDRAM clk sclr aclrprn clkout Output Pin Delay Output Enable Clock Enable Delay Output Clock Enable Delay Altera Corporation July Stratix Device Handbook Volume Stratix Architecture Figure Output Timing Diagram DDR Mode The Stratix IOE operates bidirectional DDR mode combining DDR input DDR output configurations Stratix device IO pins transfer data DDR bidirectional bus support DDR SDRAM The negativeedgeclocked OE register holds OE signal inactive falling edge clock This done meet DDR SDRAM timing requirements External RAM Interfacing Stratix devices support DDR SDRAM MHz Mbps data rate dedicated phaseshift circuitry QDR QDRII SRAM interfaces MHz ZBT SRAM interfaces MHz Stratix devices also provide preliminary support reduced latency DRAM II RLDRAM II rates MHz dedicated phaseshift circuitry In addition required signals external memory interfacing Stratix devices offer optional clock enable signal By default Quartus II software sets clock enable signal high tells output register update new values The output registers hold values design sets clock enable signal low See Figure f To find DDR SDRAM specification see JEDEC web site wwwjedecorg For information memory controller megafunctions Stratix devices see Altera web site wwwalteracom See AN Interfacing DDR SDRAM Stratix Stratix GX Devices information DDR SDRAM interface Stratix Also see AN QDR SRAM Controller Reference Design Stratix Stratix GX Devices AN ZBT SRAM Controller Reference Design Stratix Stratix GX Devices From Internal Registers DDR output CLK A B B A B A B A AA A A B B B B Altera Corporation Stratix Device Handbook Volume July IO Structure Tables show performance specification DDR SDRAM RLDRAM II QDR SRAM QDRII SRAM ZBT SRAM interfaces EPS EPS devices EPS EPS devices The DDR SDRAM QDR SRAM numbers Table verified hardware characterization thirdparty DDR SDRAM QDR SRAM devices temperature voltage extremes Table External RAM Support EPS EPS Devices DDR Memory Type IO Standard Maximum Clock Rate MHz Speed Grade Speed Grade Speed Grade Speed Grade FlipChip FlipChip Wire Bond Flip Chip Wire Bond Flip Chip Wire Bond DDR SDRAM SSTL DDR SDRAM side banks SSTL RLDRAM II V HSTL QDR SRAM V HSTL QDRII SRAM V HSTL ZBT SRAM LVTTL Notes Table These maximum clock rates apply Stratix device uses DQS phaseshift circuitry interface DDR SDRAM DQS phaseshift circuitry available top bottom IO banks IO banks For information DDR SDRAM see AN Interfacing DDR SDRAM Stratix Stratix GX Devices DDR SDRAM supported Stratix device side IO banks IO banks without dedicated DQS phaseshift circuitry The read DQS signal ignored mode These performance specifications preliminary This device support RLDRAM II For information QDR QDRII SRAM see AN QDR SRAM Controller Reference Design Stratix Stratix GX Devices For information ZBT SRAM see AN ZBT SRAM Controller Reference Design Stratix Stratix GX Devices Altera Corporation July Stratix Device Handbook Volume Stratix Architecture In addition six IO registers one input latch IOE interfacing highspeed memory interfaces Stratix devices also dedicated circuitry interfacing DDR SDRAM In every Stratix device IO banks top IO banks bottom IO banks device support DDR SDRAM MHz These pins support DQS signals DQ bus modes Table shows number DQ DQS buses supported per device Table External RAM Support EPS EPS Devices DDR Memory Type IO Standard Maximum Clock Rate MHz Speed Grade Speed Grade Speed Grade DDR SDRAM SSTL DDR SDRAM side banks SSTL QDR SRAM V HSTL QDRII SRAM V HSTL ZBT SRAM LVTTL Notes Table These maximum clock rates apply Stratix device uses DQS phaseshift circuitry interface DDR SDRAM DQS phaseshift circuitry available top bottom IO banks IO banks For information DDR SDRAM see AN Interfacing DDR SDRAM Stratix Stratix GX Devices DDR SDRAM supported Stratix device side IO banks IO banks without dedicated DQS phaseshift circuitry The read DQS signal ignored mode Numbers preliminary For information QDR QDRII SRAM see AN QDR SRAM Controller Reference Design Stratix Stratix GX Devices For information ZBT SRAM see AN ZBT SRAM Controller Reference Design Stratix Stratix GX Devices Table DQS DQ Bus Mode Support Part Note Device Package Number Groups Number Groups Number Groups EPS pin BGA pin FineLine BGA pin FineLine BGA pin FineLine BGA EPS pin FineLine BGA pin BGA pin FineLine BGA pin FineLine BGA Altera Corporation Stratix Device Handbook Volume July IO Structure A compensated delay element DQS pin automatically aligns input DQS synchronization signals data window corresponding DQ data signals The DQS signals drive local DQS bus top bottom IO banks This DQS bus additional resource IO clocks used clock DQ input registers DQS signal Two separate single phaseshifting reference circuits located top bottom Stratix device Each circuit driven system reference clock CLK pins frequency DQS signal Clock pins CLKp feed phaseshift circuitry top device clock pins CLKp feed phaseshift circuitry bottom device The phaseshifting reference circuit top device controls compensated delay elements DQS pins located top device The phaseshifting reference circuit bottom device controls compensated delay elements DQS pins located bottom device All delay elements DQS signals either top bottom device EPS pin BGA pin FineLine BGA pin FineLine BGA pin FineLine BGA EPS pin BGA pin FineLine BGA pin FineLine BGA EPS pin BGA pin FineLine BGA pin FineLine BGA EPS pin BGA pin FineLine BGA pin FineLine BGA EPS pin BGA pin FineLine BGA pin FineLine BGA Notes Table See Selectable IO Standards Stratix Stratix GX Devices chapter Stratix Device Handbook Volume VREF guidelines These packages six groups IO banks six groups IO banks These packages eight groups IO banks eight groups IO banks This package nine groups IO banks nine groups IO banks These packages three groups IO banks four groups IO banks Table DQS DQ Bus Mode Support Part Note Device Package Number Groups Number Groups Number Groups Altera Corporation July Stratix Device Handbook Volume Stratix Architecture shift degree amount For example DQS pins top device shifted DQS pins bottom device shifted The reference circuits require maximum system reference clock cycles set correct phase DQS delay elements Figure illustrates phaseshift reference circuit control DQS delay shift top device This circuit duplicated bottom device Figure Simplified Diagram DQS PhaseShift Circuitry See External Memory Interfaces chapter Stratix Device Handbook Volume information external memory interfaces Programmable Drive Strength The output buffer Stratix device IO pin programmable drive strength control certain IO standards The LVTTL LVCMOS standard several levels drive strength user control SSTL Class I II SSTL Class I II HSTL Class I II V GTL support minimum setting lowest drive strength guarantees IOHIOL standard Using minimum settings provides signal slew rate control reduce system noise signal overshoot Phase Comparator UpDown Counter Delay Chains Input Reference Clock Control Signals DQS Pins Altera Corporation Stratix Device Handbook Volume July IO Structure Table shows possible settings IO standards drive strength control Quartus II software version later report current strength PCI Compliant V PCI V PCIX Compact PCI IO standards Stratix devices support series onchip termination OCT using programmable drive strength For information contact Altera Support Representative OpenDrain Output Stratix devices provide optional opendrain equivalent open collector output IO pin This opendrain output enables device provide systemlevel control signals eg interrupt write enable signals asserted several devices SlewRate Control The output buffer Stratix device IO pin programmable output slewrate control configured lownoise high speed performance A faster slew rate provides highspeed transitions highperformance systems However fast transitions may introduce noise transients system A slow slew rate reduces system noise adds nominal delay rising falling edges Each Table Programmable Drive Strength IO Standard IOH IOL Current Strength Setting mA V LVTTL V LVCMOS V LVTTLLVCMOS V LVTTLLVCMOS V LVCMOS GTLGTL V HSTL Class I II V HSTL Class I II SSTL Class I II SSTL Class I II SSTL Class I II Support max min strength Notes Table This Quartus II software default current setting IO banks support setting Altera Corporation July Stratix Device Handbook Volume Stratix Architecture IO pin individual slewrate control allowing specify slew rate pinbypin basis The slewrate control affects rising falling edges Bus Hold Each Stratix device IO pin provides optional bushold feature The bushold circuitry weakly hold signal IO pin last driven state Since bushold feature holds lastdriven state pin next input signal present external pullup pulldown resistor needed hold signal level bus tristated Table shows bus hold support different pin types The bushold circuitry also pulls undriven pins away input threshold voltage noise cause unintended highfrequency switching You select feature individually IO pin The bushold output drives higher VCCIO prevent overdriving signals If bushold feature enabled programmable pullup option used Disable bushold feature using open drain outputs GTL IO standard IO pin configured differential signals The bushold circuitry uses resistor nominal resistance RBH approximately k weakly pull signal level lastdriven state See DC Switching Characteristics chapter Stratix Device Handbook Volume specific sustaining current driven resistor overdrive current used identify nextdriven input level This information provided VCCIO voltage level The bushold circuitry active configuration When going user mode bushold circuit captures value pin present end configuration Table Bus Hold Support Pin Type Bus Hold IO pins v CLK CLK FCLK v FPLLCLK Altera Corporation Stratix Device Handbook Volume July IO Structure Programmable PullUp Resistor Each Stratix device IO pin provides optional programmable pullup resistor user mode If feature enabled IO pin pullup resistor typically k weakly holds output VCCIO level output pins bank Table shows pin types support weak pullup resistor feature Advanced IO Standard Support Stratix device IOEs support following IO standards LVTTL LVCMOS V V V V PCI V PCIX V AGP LVDS LVPECL V PCML HyperTransport Differential HSTL inputoutput clocks Differential SSTL output column clock pins GTLGTL V HSTL Class I II Table Programmable Weak PullUp Resistor Support Pin Type Programmable Weak PullUp Resistor IO pins v CLK FCLK v FPLLCLK Configuration pins JTAG pins v Note Table TDO pins support programmable weak pullup resistors Altera Corporation July Stratix Device Handbook Volume Stratix Architecture V HSTL Class I II SSTL Class I II SSTL Class I II SSTL Class I II CTT Table describes IO standards supported Stratix devices Table Stratix Supported IO Standards IO Standard Type Input Reference Voltage VREF V Output Supply Voltage VCCIO V Board Termination Voltage VTT V LVTTL Singleended NA NA LVCMOS Singleended NA NA V Singleended NA NA V Singleended NA NA V Singleended NA NA V PCI Singleended NA NA V PCIX Singleended NA NA LVDS Differential NA NA LVPECL Differential NA NA V PCML Differential NA NA HyperTransport Differential NA NA Differential HSTL Differential Differential SSTL Differential GTL Voltagereferenced NA GTL Voltagereferenced NA V HSTL Class I II Voltagereferenced V HSTL Class I II Voltagereferenced SSTL Class I II Voltagereferenced SSTL Class I II Voltagereferenced SSTL Class I II Voltagereferenced AGP Voltagereferenced NA CTT Voltagereferenced Notes Table This IO standard available input output clock pins This IO standard available output column clock pins Altera Corporation Stratix Device Handbook Volume July IO Structure f For information IO standards supported Stratix devices see Selectable IO Standards Stratix Stratix GX Devices chapter Stratix Device Handbook Volume Stratix devices contain eight IO banks addition four enhanced PLL external clock banks shown Figure The four IO banks right left device contain circuitry support high speed differential IO LVDS LVPECL V PCML HyperTransport inputs outputs These banks support IO standards listed Table except PCI IO pins PCIX GTL SSTL Class II HSTL Class II outputs The top bottom IO banks support singleended IO standards Additionally Stratix devices support four enhanced PLL external clock output banks allowing clock output capabilities differential support SSTL HSTL Table shows IO standard support IO bank Altera Corporation July Stratix Device Handbook Volume Stratix Architecture Figure Stratix IO Banks Notes Notes Figure Figure top view silicon die This correspond topdown view nonflipchip packages reverse view flipchip packages Figure graphic representation See device pinouts web wwwalteracom Quartus II software exact locations Banks enhanced PLL external clock output banks If highspeed differential IO pins used highspeed differential signaling support IO standards except HSTL Class I II GTL SSTL Class II PCI PCIX AGP For guidelines placing singleended IO pads next differential IO pads see Selectable IO Standards Stratix Stratix GX Devices chapter Stratix Device Handbook Volume LVDS LVPECL V PCML HyperTransport IO Block Regular IO Pins LVDS LVPECL V PCML HyperTransport IO Block Regular IO Pins IO Banks Support All SingleEnded IO Standards IO Banks Support All SingleEnded IO Standards IO Banks Support All SingleEnded IO Standards Except Differential HSTL Output Clocks Differential SSTL Output Clocks HSTL Class II GTL SSTL Class II PCI PCIX AGP DQST DQST DQST DQST DQST DQST DQST DQST DQST DQST PLL VREFB VREFB VREFB VREFB VREFB VREFB VREFB VREFB VREFB VREFB VREFB VREFB VREFB VREFB VREFB VREFB VREFB VREFB VREFB VREFB PLL DQSB DQSB DQSB DQSB DQSB DQSB DQSB DQSB DQSB DQSB V R E F B V R E F B V R E F B V R E F B V R E F B V R E F B V R E F B V R E F B V R E F B V R E F B V R E F B V R E F B V R E F B V R E F B V R E F B V R E F B B k B k PLL PLLPLL PLL B k B k Bank Bank Bank Bank LVDS LVPECL V PCML HyperTransport IO Block Regular IO Pins LVDS LVPECL V PCML HyperTransport IO Block Regular IO Pins PLL PLL PLL PLLPLL PLL Altera Corporation Stratix Device Handbook Volume July IO Structure Table shows IO standard support IO bank Table IO Support Bank Part IO Standard Top Bottom Banks Left Right Banks Enhanced PLL External Clock Output Banks LVTTL v v v LVCMOS v v v V v v v V v v v V v v v V PCI v v V PCIX v v LVPECL v v V PCML v v LVDS v v HyperTransport technology v v Differential HSTL clock inputs v v Differential HSTL clock outputs v Differential SSTL clock outputs v V GTL v v V GTL v v v V HSTL Class I v v v V HSTL Class II v v V HSTL Class I v v v V HSTL Class II v v SSTL Class I v v v SSTL Class II v v SSTL Class I v v v SSTL Class II v v v SSTL Class I v v v Altera Corporation July Stratix Device Handbook Volume Stratix Architecture Each IO bank VCCIO pins A single device support V interfaces bank support different standard independently Each bank also dedicated VREF pins support one voltagereferenced standards SSTL independently Each IO bank support multiple standards VCCIO input output pins Each bank support one voltagereferenced IO standard For example VCCIO V bank support LVTTL LVCMOS V PCI SSTL inputs outputs Differential OnChip Termination Stratix devices provide differential onchip termination LVDS IO standard reduce reflections maintain signal integrity Differential onchip termination simplifies board design minimizing number external termination resistors required Termination placed inside package eliminating small stubs still lead reflections The internal termination designed using transistors linear region operation Stratix devices support internal differential termination nominal resistance value LVDS input receiver buffers LVPECL signals require external termination resistor Figure shows device differential termination SSTL Class II v v v AGP v v CTT v v v Table IO Support Bank Part IO Standard Top Bottom Banks Left Right Banks Enhanced PLL External Clock Output Banks Altera Corporation Stratix Device Handbook Volume July IO Structure Figure LVDS Input Differential OnChip Termination IO banks left right side device support LVDS receiver farend differential termination Table shows Stratix device differential termination support Table shows termination support different pin types The differential onchip resistance receiver input buffer RD Transmitting Device Receiving Device Differential Termination Z Z Table Differential Termination Supported IO Banks Differential Termination Support IO Standard Support Top Bottom Banks Left Right Banks Differential termination LVDS v Notes Table Clock pin CLK CLK CLK CLK pins FPLLCLK support differential termination Differential termination supported LVDS V VC C I O Table Differential Termination Support Across Pin Types Pin Type RD Top bottom IO banks DIFFIORX v CLKCLKCLK CLK v FCLK FPLLCLK Altera Corporation July Stratix Device Handbook Volume Stratix Architecture However additional resistance present device ball input receiver buffer shown Figure This resistance package trace resistance calculated resistance package ball pad parasitic layout metal routing resistance shown pad intersection onchip termination input buffer Figure Differential Resistance LVDS Differential Pin Pair RD Table defines specification internal termination resistance commercial devices MultiVolt IO Interface The Stratix architecture supports MultiVolt IO interface feature allows Stratix devices packages interface systems different supply voltages The Stratix VCCINT pins must always connected V power supply With V VCCINT level input pins V V V V tolerant The VCCIO pins connected either V V V V power supply depending output requirements LVDS Input Buffer Differential OnChip Termination Resistor RD PadPackage Ball Table Differential OnChip Termination Symbol Description Conditions Resistance Unit Min Typ Max RD Internal differential termination LVDS Commercial W Industrial W Notes Table Data measured minimum conditions Tj C VC C I O maximum conditions Tj C VC C I O Data measured minimum conditions Tj C VCCIO maximum conditions Tj C VCCIO LVDS data rate supported Mbps using internal differential termination Altera Corporation Stratix Device Handbook Volume July HighSpeed Differential IO Support The output levels compatible systems voltage power supply ie VCCIO pins connected V power supply output levels compatible V systems When VCCIO pins connected V power supply output high V compatible V V systems Table summarizes Stratix MultiVolt IO support HighSpeed Differential IO Support Stratix devices contain dedicated circuitry supporting differential standards speeds Mbps The following differential IO standards supported Stratix device LVDS LVPECL HyperTransport V PCML There four dedicated highspeed PLLs EPS EPS devices eight dedicated highspeed PLLs EPS EPS devices multiply reference clocks drive highspeed differential SERDES channels f See Stratix device pinouts wwwalteracom additional high speed DIFFIO pin information Stratix devices Table Stratix MultiVolt IO Support Note VCCIO V Input Signal Output Signal V V V V V V V V V V v v v v v v v v v v v v v v v v v v v v v v v v Notes Table To drive inputs higher VCCIO less V disable PCI clamping diode However drive V inputs device enable PCI clamping diode prevent VI rising V The input pin current may slightly higher typical value Although VCCIO specifies voltage necessary Stratix device drive receiving device powered different level still interface Stratix device inputs tolerate VCCIO value Stratix devices V tolerant use external resistor internal PCI clamp diode This external signal driving Stratix device This represents system voltage Stratix supports VCCIO pin connected specific voltage level For example VCCIO V IO standard LVTTLLVCMOS output high signal coming Stratix V compatible V V systems Altera Corporation July Stratix Device Handbook Volume Stratix Architecture Table shows number channels fast PLL clock EPS EPS EPS devices Tables Table show information EPS EPS EPS EPS devices Table EPS EPS EPS Device Differential Channels Part Note Device Package Transmitter Receiver Total Channels Maximum Speed Mbps Center Fast PLLs PLL PLL PLL PLL EPS pin FineLine BGA Transmitter Receiver pin FineLine BGA pin BGA Transmitter Receiver pin FineLine BGA Transmitter Receiver EPS pin FineLine BGA Transmitter Receiver pin FineLine BGA pin BGA Transmitter Receiver pin FineLine BGA Transmitter Receiver Altera Corporation Stratix Device Handbook Volume July HighSpeed Differential IO Support When span two IO banks using crossbank support route two load enable signals total PLLs When enable rxdataalign use rxloadena txloadena PLL That leaves loadena second PLL EPS pin FineLine BGA pin BGA Transmitter Receiver pin FineLine BGA Transmitter Receiver pin FineLine BGA Transmitter Receiver Notes Table The first row transmitter receiver reports number channels driven directly PLL The second row shows maximum channels PLL drive cross bank channels used adjacent center PLL For example pin FineLine BGA EPS device PLL drive maximum five channels Mbps maximum channels Mbps The Quartus II software may also merge receiver transmitter PLLs receiver driving transmitter In case one fast PLL drive maximum numbers receiver transmitter channels The number channels listed includes transmitter clock output txoutclock channel If design requires DDR clock use extra data channel These channels span across two IO banks per side device When center PLL clocks channels opposite bank side device called crossbank PLL support Both center PLLs clock crossbank channels simultaneously example PLL clocking receiver channels PLL clocking transmitter channels You two adjacent PLLs simultaneously clocking crossbank receiver channels two adjacent PLLs simultaneously clocking transmitter channels Crossbank allows receiver channels one side device clocked one clock transmitter channels device clocked center PLL Crossbank PLLs supported fullspeed Mbps For wirebond devices fullspeed Mbps These values show channels available PLL without crossing another bank Table EPS EPS EPS Device Differential Channels Part Note Device Package Transmitter Receiver Total Channels Maximum Speed Mbps Center Fast PLLs PLL PLL PLL PLL Altera Corporation July Stratix Device Handbook Volume Stratix Architecture The way use rxdataalign one following true The receiver PLL clocking receive channels resources transmitter If channels fit one IO bank Table EPS Differential Channels Note Package Transmitter Receiver Total Channels Maximum Speed Mbps Center Fast PLLs Corner Fast PLLs PLL PLL PLL PLL PLL PLL PLL PLL pin FineLine BGA Transmitter Receiver pin BGA Transmitter Receiver pin FineLine BGA Transmitter Receiver Table EPS Differential Channels Part Note Package Transmitter Receiver Total Channels Maximum Speed Mbps Center Fast PLLs Corner Fast PLLs PLL PLL PLL PLL PLL PLL PLL PLL pin FineLine BGA Transmitter Receiver Altera Corporation Stratix Device Handbook Volume July HighSpeed Differential IO Support pin BGA Transmitter Receiver pin FineLine BGA Transmitter Receiver pin FineLine BGA Transmitter Receiver Table EPS Differential Channels Part Note Package Transmitter Receiver Total Channels Maximum Speed Mbps Center Fast PLLs Corner Fast PLLs PLL PLL PLL PLL PLL PLL PLL PLL pin BGA Transmitter Receiver Table EPS Differential Channels Part Note Package Transmitter Receiver Total Channels Maximum Speed Mbps Center Fast PLLs Corner Fast PLLs PLL PLL PLL PLL PLL PLL PLL PLL Altera Corporation July Stratix Device Handbook Volume Stratix Architecture pin FineLine BGA Transmitter Receiver pin FineLine BGA Transmitter Receiver Table EPS Differential Channels Part Note Package Transmitter Receiver Total Channels Maximum Speed Mbps Center Fast PLLs Corner Fast PLLs PLL PLL PLL PLL PLL PLL PLL PLL pin BGA Transmitter Receiver pin FineLine BGA Transmitter Receiver Table EPS Differential Channels Part Note Package Transmitter Receiver Total Channels Maximum Speed Mbps Center Fast PLLs Corner Fast PLLs PLL PLL PLL PLL PLL PLL PLL PLL Altera Corporation Stratix Device Handbook Volume July HighSpeed Differential IO Support The highspeed differential IO circuitry supports following high speed IO interconnect standards applications UTOPIA IV SPI Phase POSPHY Level SFI G Ethernet XSBI pin FineLine BGA Transmitter Receiver Notes Tables The first row transmitter receiver reports number channels driven directly PLL The second row shows maximum channels PLL drive cross bank channels used adjacent center PLL For example pin FineLine BGA EPS device PLL drive maximum transmitter channels Mbps maximum transmitter channels Mbps The Quartus II software may also merge transmitter receiver PLLs receiver driving transmitter In case one fast PLL drive maximum numbers receiver transmitter channels Some channels accessible center fast PLL channels accessible corner fast PLL overlap Therefore total number channels addition number channels accessible PLLs number channels accessible PLLs For information channels overlap see Stratix device pinouts wwwalteracom The corner fast PLLs device support data rate Mbps channels labeled high speed device pinouts wwwalteracom The numbers channels listed include transmitter clock output txoutclock channel An extra data channel used DDR clock needed These channels span across two IO banks per side device When center PLL clocks channels opposite bank side device called crossbank PLL support Both center PLLs clock crossbank channels simultaneously say PLL clocking receiver channels PLL clocking transmitter channels You two adjacent PLLs simultaneously clocking crossbank receiver channels two adjacent PLLs simultaneously clocking transmitter channels Crossbank allows receiver channels one side device clocked one clock transmitter channels device clocked center PLL Crossbank PLLs supported fullspeed Mbps For wirebond devices fullspeed Mbps PLLs available device The number parentheses number slowspeed channels guaranteed operate Mbps These channels independent highspeed differential channels For location channels see device pinouts wwwalteracom See Stratix device pinouts wwwalteracom Channels marked high speed MBps low speed channels MBps Table EPS Differential Channels Part Note Package Transmitter Receiver Total Channels Maximum Speed Mbps Center Fast PLLs Corner Fast PLLs PLL PLL PLL PLL PLL PLL PLL PLL Altera Corporation July Stratix Device Handbook Volume Stratix Architecture RapidIO HyperTransport Dedicated Circuitry Stratix devices support sourcesynchronous interfacing LVDS LVPECL V PCML HyperTransport signaling Mbps Stratix devices transmit receive serial channels along lowspeed highspeed clock The receiving device PLL multiplies clock integer factor W W For example HyperTransport application data rate Mbps clock rate MHz would require W set The SERDES factor J determines parallel data width deserialize receivers serialize transmitters The SERDES factor J set equal PLL clockmultiplication W value For J factor Stratix device bypasses SERDES block For J factor Stratix device bypasses SERDES block DDR input output registers used IOE See Figure Figure HighSpeed Differential IO Receiver Transmitter Interface Example An external pin global regional clock drive fast PLLs output three clocks two multiplied highspeed differential IO clocks drive SERDES block andor external pin lowspeed clock drive logic array Data Data Fast PLL MHz Mbps Dedicated Receiver Interface Dedicated Transmitter Interface R R R Interconnect Local Interconnect Mbps txloaden rxloaden Regional global clock Altera Corporation Stratix Device Handbook Volume July HighSpeed Differential IO Support The Quartus II MegaWizard PlugIn Manager allows implementation receiver transmitter channels fast PLL These channels operate Mbps The receiver transmitter channels interleaved IO bank left right side device one receiver channel one transmitter channel per LAB row Figure shows fast PLL channel layout EPS EPS EPS devices Figure shows fast PLL channel layout EPS EPS devices Figure Fast PLL Channel Layout EPS EPS EPS Devices Note Notes Figure Wirebond packages support Mbps See Table number channels device supports There multiplexer select PLL clock source If PLL uses multiplexer clock channels outside bank quadrant clocked channels support Mbps high speed channels Mbps low speed channels labeled device pinouts wwwalteracom Transmitter Receiver Transmitter Receiver CLKIN CLKIN Transmitter Receiver Transmitter Receiver CLKIN CLKIN Fast PLL Fast PLL Fast PLL Fast PLL Up Receiver Transmitter Channels Up Receiver Transmitter Channels Up Receiver Transmitter Channels Up Receiver Transmitter Channels Altera Corporation July Stratix Device Handbook Volume Stratix Architecture Figure Fast PLL Channel Layout EPS EPS Devices Note Notes Figure Wirebond packages support Mbps See Table number channels device supports There multiplexer select PLL clock source If PLL uses multiplexer clock channels outside bank quadrant clocked channels support Mbps high speed channels Mbps low speed channels labeled device pinouts wwwalteracom Transmitter Receiver Transmitter Receiver CLKIN FPLLCLK Transmitter Receiver Transmitter Receiver CLKIN FPLLCLK Transmitter Receiver Transmitter Receiver FPLLCLK CLKIN Fast PLL Fast PLL Up Receiver Transmitter Channels Rows Transmitter Receiver Transmitter Receiver FPLLCLK CLKIN Fast PLL Fast PLL Up Receiver Transmitter Channels Rows Up Receiver Transmitter Channels Rows Up Receiver Transmitter Channels Rows Fast PLL Fast PLL Fast PLL Fast PLL Altera Corporation Stratix Device Handbook Volume July Power Sequencing Hot Socketing The transmitter external clock output transmitted data channel The txclk pin bank located data transmitter pins For clocks eg Mbps MHz highspeed PLL clock bypasses SERDES drive output pins For halfrate clocks eg Mbps MHz evennumbered factor SERDES automatically generates clock Quartus II software For systems require four eight highspeed differential IO clock domains SERDES bypass implementation possible using IOEs Byte Alignment For highspeed source synchronous interfaces POSPHY XSBI RapidIO HyperTransport technology source synchronous clock rate byte SERDESrate multiple data rate Byte alignment necessary protocols since source synchronous clock provide byte word boundary since clock one half data rate one eighth The Stratix devices highspeed differential IO circuitry provides dedicated data realignment circuitry user controlled byte boundary shifting This simplifies designs saving LE resources An input signal fast PLL stall deserializer parallel data outputs one bit period You use LEbased state machine signal shift receiver byte boundaries specified pattern detected indicate byte alignment Power Sequencing Hot Socketing Because Stratix devices used mixedvoltage environment designed specifically tolerate possible powerup sequence Therefore VCCIO VCCINT power supplies may powered order Although power VCCIO VCCINT power supplies sequence power IO banks contain configuration pins leaving IO banks powered For power power supplies VCCINT VCCIO power planes must powered within ms This prevents IO pins driving Signals driven Stratix devices power without damaging device In addition Stratix devices drive power Once operating conditions reached device configured Stratix devices operate specified user For information see Hot Socketing Selectable IO Standards Stratix Stratix GX Devices chapter Stratix Device Handbook Volume Altera Corporation July Configuration Testing IEEE Std JTAG BoundaryScan Support All Stratix devices provide JTAG BST circuitry complies IEEE Std specification JTAG boundaryscan testing performed either configuration Stratix devices also use JTAG port configuration together either Quartus II software hardware using either Jam Files jam Jam ByteCode Files jbc Stratix devices support IOE IO standard setting reconfiguration JTAG BST chain The JTAG chain update IO standard input output pins time user mode CONFIGIO instruction You use ability JTAG testing configuration Stratix pins drive receive devices board using voltagereferenced standards Since Stratix device may configured JTAG testing IO pins may configured appropriate electrical standards chiptochip communication Programming IO standards via JTAG allows fully test IO connection devices The enhanced PLL reconfiguration bits part JTAG chain configuration powerup After device configuration PLL reconfiguration bits part JTAG chain The JTAG pins support VV VV IO standards The TDO pin voltage determined VCCIO bank resides The VCCSEL pin selects whether JTAG inputs V V V V compatible Stratix devices also use JTAG port monitor logic operation device SignalTap II embedded logic analyzer Stratix devices support JTAG instructions shown Table The Quartus II software Auto Usercode feature choose use checksum value programming file JTAG user code If selected checksum automatically loaded USERCODE register In Settings dialog box Assignments menu click Device Pin Options General turn Auto Usercode option S Altera Corporation Stratix Device Handbook Volume July IEEE Std JTAG BoundaryScan Support Table Stratix JTAG Instructions JTAG Instruction Instruction Code Description SAMPLEPRELOAD Allows snapshot signals device pins captured examined normal device operation permits initial data pattern output device pins Also used SignalTap II embedded logic analyzer EXTEST Allows external circuitry boardlevel interconnects tested forcing test pattern output pins capturing test results input pins BYPASS Places bit bypass register TDI TDO pins allows BST data pass synchronously selected devices adjacent devices normal device operation USERCODE Selects bit USERCODE register places TDI TDO pins allowing USERCODE serially shifted TDO IDCODE Selects IDCODE register places TDI TDO allowing IDCODE serially shifted TDO HIGHZ Places bit bypass register TDI TDO pins allows BST data pass synchronously selected devices adjacent devices normal device operation tristating IO pins CLAMP Places bit bypass register TDI TDO pins allows BST data pass synchronously selected devices adjacent devices normal device operation holding IO pins state defined data boundaryscan register ICR instructions Used configuring Stratix device via JTAG port MasterBlasterTM ByteBlasterMVTM ByteBlasterTM II download cable using Jam File Jam ByteCode File via embedded processor JRunner PULSENCONFIG Emulates pulsing nCONFIG pin low trigger reconfiguration even though physical pin unaffected CONFIGIO Allows configuration IO standards JTAG chain JTAG testing Can executed configuration Stops configuration executed configuration Once issued CONFIGIO instruction hold nSTATUS low reset configuration device nSTATUS held low device reconfigured SignalTap II instructions Monitors internal device operation SignalTap II embedded logic analyzer Note Table Bus hold weak pullup resistor features override highimpedance state HIGHZ CLAMP EXTEST Altera Corporation July Stratix Device Handbook Volume Configuration Testing The Stratix device instruction register length bits USERCODE register length bits Tables show boundaryscan register length device IDCODE information Stratix devices Table Stratix BoundaryScan Register Length Device BoundaryScan Register Length EPS EPS EPS EPS EPS EPS EPS Table Bit Stratix Device IDCODE Device IDCODE Bits Version Bits Part Number Bits Manufacturer Identity Bits LSB Bit EPS EPS EPS EPS EPS EPS EPS Notes Tables The significant bit MSB left The IDCODEs least significant bit LSB always Altera Corporation Stratix Device Handbook Volume July IEEE Std JTAG BoundaryScan Support Figure shows timing requirements JTAG signals Figure Stratix JTAG Waveforms Table shows JTAG timing parameters values Stratix devices Table Stratix JTAG Timing Parameters Values Symbol Parameter Min Max Unit tJCP TCK clock period ns tJCH TCK clock high time ns tJCL TCK clock low time ns tJPSU JTAG port setup time ns tJPH JTAG port hold time ns tJPCO JTAG port clock output ns tJPZX JTAG port high impedance valid output ns tJPXZ JTAG port valid output high impedance ns tJSSU Capture register setup time ns tJSH Capture register hold time ns tJSCO Update register clock output ns tJSZX Update register high impedance valid output ns tJSXZ Update register valid output high impedance ns TDO TCK tJPZX tJPCO tJPH JPXZ tJCP tJPSU JCL tJCH TDI TMS Signal Be Captured Signal Be Driven tJSZX tJSSU tJSH tJSCO tJSXZ Altera Corporation July Stratix Device Handbook Volume Configuration Testing Stratix Stratix II Cyclone Cyclone II devices must within first devices JTAG chain All devices JTAG controller If Stratix Stratix II Cyclone Cyclone II devices th fail configuration This affect SignalTap II f For information JTAG see following documents AN IEEE Std JTAG BoundaryScan Testing Altera Devices Jam Programming Test Language Specification SignalTap II Embedded Logic Analyzer Stratix devices feature SignalTap II embedded logic analyzer monitors design operation period time IEEE Std JTAG circuitry You analyze internal logic speed without bringing internal signals IO pins This feature particularly important advanced packages FineLine BGA packages difficult add connection pin debugging process board designed manufactured Configuration The logic circuitry interconnects Stratix architecture configured CMOS SRAM elements Altera devices reconfigurable Because every device tested highcoverage production test program perform fault testing focus simulation design verification Stratix devices configured system powerup data stored Altera serial configuration device provided system controller Altera offers insystem programmability ISPcapable configuration devices configure Stratix devices via serial data stream Stratix devices configured ms using bit parallel data MHz The Stratix devices optimized interface allows microprocessors configure serially parallel synchronously asynchronously The interface also enables microprocessors treat Stratix devices memory configure writing virtual memory location making reconfiguration easy After Stratix device configured reconfigured incircuit resetting device loading new data Realtime changes made system operation enabling innovative reconfigurable computing applications Operating Modes The Stratix architecture uses SRAM configuration elements require configuration data loaded time circuit powers The process physically loading SRAM data device called configuration During initialization occurs immediately Altera Corporation Stratix Device Handbook Volume July Configuration configuration device resets registers enables IO pins begins operate logic device The IO pins tristated powerup configuration Together configuration initialization processes called command mode Normal device operation called user mode SRAM configuration elements allow Stratix devices reconfigured circuit loading new configuration data device With realtime reconfiguration device forced command mode device pin The configuration process loads different configuration data reinitializes device resumes usermode operation You perform infield upgrades distributing new configuration files either within system remotely PORSEL dedicated input pin used select POR delay times ms ms powerup When PORSEL pin connected ground POR time ms PORSEL pin connected VCC POR time ms The nIOPULLUP pin enables builtin weak pullup resistor pull user IO pins VCCIO device configuration If nIOPULLUP connected VCC configuration weak pull ups user IO pins disabled If connected ground pullups enabled configuration The nIOPULLUP pin pulled V logic level high VCCSEL dedicated input used choose whether dedicated configuration JTAG input pins accept V V V V configuration A logic low sets V V logic high sets V V VCCSEL affects following pins TDI TMS TCK TRST MSEL MSEL MSEL nCONFIG nCE DCLK PLLENA CONFDONE nSTATUS The VCCSEL pin pulled V logic level high The VCCSEL signal control dualpurpose configuration pins DATA PPA pins nWS nRS CS nCS RDYnBSY During configuration dualpurpose pins drive voltage levels corresponding VCCIO supply voltage powers IO bank containing pin After configuration dualpurpose pins use IO standards specified user design TDO nCEO drive voltages VCCIO supply powers IO bank containing pin Users must select VCCIO supply bank containing TDO accordingly For example using ByteBlaster MV cable VCCIO bank containing TDO must powered V Altera Corporation July Stratix Device Handbook Volume Configuration Testing Configuring Stratix FPGAs JRunner JRunner software driver configures Altera FPGAs including Stratix FPGAs ByteBlaster II ByteBlasterMV cables JTAG mode The programming input file supported Raw Binary File rbf format JRunner also requires Chain Description File cdf generated Quartus II software JRunner targeted embedded JTAG configuration The source code developed Windows NT operating system OS customized run platforms For information JRunner software driver see JRunner Software Driver An Embedded Solution JTAG Configuration White Paper source files Altera web site wwwalteracom Configuration Schemes You load configuration data Stratix device one five configuration schemes see Table chosen basis target application You use configuration device intelligent controller JTAG port configure Stratix device A configuration device automatically configure Stratix device system powerup Multiple Stratix devices configured five configuration schemes connecting configuration enable nCE configuration enable output nCEO pins device Partial Reconfiguration The enhanced PLLs within Stratix device family support partial reconfiguration multiply divide time delay settings without reconfiguring entire device You use either serial data logic array regular IO pins program PLLs counter settings serial chain This option provides considerable flexibility frequency Table Data Sources Configuration Configuration Scheme Data Source Configuration device Enhanced EPC configuration device Passive serial PS MasterBlaster ByteBlasterMV ByteBlaster II download cable serial data source Passive parallel asynchronous PPA Parallel data source Fast passive parallel Parallel data source JTAG MasterBlaster ByteBlasterMV ByteBlaster II download cable microprocessor Jam JBC file JRunner Altera Corporation Stratix Device Handbook Volume July Configuration synthesis allowing realtime variation PLL frequency delay The rest device functional reconfiguring PLL See Stratix Architecture chapter Stratix Device Handbook Volume information Stratix PLLs Remote Update Configuration Modes Stratix devices also support remote configuration using Altera enhanced configuration device eg EPC EPC EPC devices page mode selection Factory configuration data stored default page configuration device This default configuration contains design required control remote updates handle recover errors You write factory configuration flash memory configuration device Remote update data update remaining pages configuration device If error corruption remote update configuration configuration device reverts back factory configuration information There two remote configuration modes remote local configuration You use remote update configuration mode three configuration modes serial parallel synchronous parallel asynchronous Configuration devices example EPC devices support serial parallel synchronous modes Asynchronous parallel mode allows remote updates intelligent host used configure Stratix device This host must support page mode settings similar EPC device Remote Update Mode When Stratix device first powered remote update programming mode loads configuration located page address The factory configuration always located page address never remotely updated The factory configuration contains required logic perform following operations Determine page addressload location next applications configuration data Recover previous configuration error Receive new configuration data write configuration device The factory configuration default takes control error occurs loading application configuration Altera Corporation July Stratix Device Handbook Volume Configuration Testing While factory configuration factoryconfiguration logic performs following operations Loads remote updatecontrol register determine page address new application configuration Determines whether enable user watchdog timer application configuration Determines watchdog timer setting enabled The user watchdog timer counter must continually reset within specific amount time user mode application configuration ensure valid configuration occurred remote update Only valid application configurations designed remote update reset user watchdog timer user mode If valid application configuration reset user watchdog timer specific amount time timer updates status register loads factory configuration The user watchdog timer automatically disabled factory configurations If error occurs loading application configuration configuration logic writes status register specify cause error Once occurs Stratix device automatically loads factory configuration reads status register determines reason reconfiguration Based reason factory configuration take appropriate steps write remote update control register specify next application configuration page loaded When Stratix device successfully loads application configuration enters user mode The Stratix device executes main application user Intellectual property IP Nios bit ISA Nios II bit ISA embedded processors help Stratix device determine remote update coming The Nios embedded processor user logic receives incoming data writes configuration device loads factory configuration The factory configuration read remote update status register determine valid application configuration load Figure shows Stratix remote update Figure shows transition diagram remote update mode Altera Corporation Stratix Device Handbook Volume July Configuration Figure Stratix Device Remote Update Note Figure When Stratix device configured factory configuration handle update data EPC EPC EPC configuration device pages point next page configuration device Watchdog Timer Stratix Device New Remote Configuration Data Configuration Device Application Configuration Application Configuration Factory Configuration Configuration Device Updates Stratix Device Factory Configuration Handle Update New Application Configuration Page Page Page Altera Corporation July Stratix Device Handbook Volume Configuration Testing Figure Remote Update Transition Diagram Notes Notes Figure Remote update Application Configuration controlled Nios embedded processor user logic programmed Factory Application configurations Up seven pages specified allowing seven different configuration applications Configuration Error Configuration Error Application Configuration Configuration Error Factory Configuration Reload Application Reload Application Application n Configuration PowerUp Altera Corporation Stratix Device Handbook Volume July Stratix Automated Single Event Upset SEU Detection Local Update Mode Local update mode simplified version remote update This feature intended simple systems need load single application configuration immediately upon power without loading factory configuration first Local update designs one application configuration load require factory configuration determine application configuration use Figure shows transition diagram local update mode Figure Local Update Transition Diagram Stratix Automated Single Event Upset SEU Detection Stratix devices offer onchip circuitry automated checking single event upset SEU detection FPGA devices operate high elevations close proximity earths North South Pole require periodic checks ensure continued data integrity The error detection cyclic redundancy check CRC feature controlled Device Pin Options dialog box Quartus II software uses bit CRC circuit ensure data reliability one best options mitigating SEU nCONFIG nCONFIG Configuration Error Application Configuration Configuration Error Factory Configuration PowerUp nCONFIG Altera Corporation July Stratix Device Handbook Volume Configuration Testing For Stratix CRC computed Quartus II software downloaded device part configuration bit stream The CRCERROR pin reports soft error configuration SRAM data corrupted triggering device reconfiguration CustomBuilt Circuitry Dedicated circuitry built Stratix devices perform error detection automatically You use builtin dedicated circuitry error detection using CRC feature Stratix devices eliminating need external logic This circuitry perform error detection automatically enabled This error detection circuitry Stratix devices constantly checks errors configuration SRAM cells device user mode You monitor one external pin error use trigger reconfiguration cycle Select desired time checks adjusting builtin clock divider Software Interface In Quartus II software version later turn automated error detection CRC feature Device Pin Options dialog box This dialog box allows enable feature set internal frequency CRC kHz MHz This controls rate CRC circuitry verifies internal configuration SRAM bits FPGA device For information CRC see AN Error Detection Using CRC Altera FPGA Devices Temperature Sensing Diode Stratix devices include diodeconnected transistor use temperature sensor power management This diode used external digital thermometer device MAXA MAX MAXIM Integrated Products These devices steer bias current Stratix diode measuring forward voltage converting reading temperature form bit signed number bits plus sign The external devices output represents junction temperature Stratix device used intelligent power management The diode requires two pins tempdiodep tempdioden Stratix device connect external temperaturesensing device shown Figure The temperature sensing diode passive element therefore used Stratix device powered Altera Corporation Stratix Device Handbook Volume July Temperature Sensing Diode Figure External TemperatureSensing Diode Table shows specifications bias voltage current Stratix temperature sensing diode Table TemperatureSensing Diode Electrical Characteristics Parameter Minimum Typical Maximum Unit IBIAS high A IBIAS low A VBP VBN V VBN V Series resistance W Stratix Device TemperatureSensing Device tempdiodep tempdioden Altera Corporation July Stratix Device Handbook Volume Configuration Testing The temperaturesensing diode works entire operating range shown Figure Figure Temperature vs TemperatureSensing Diode Voltage Voltage Across Diode Temperature C A Bias Current A Bias Current Altera Corporation Stratix Device Handbook Volume July Temperature Sensing Diode Altera Corporation January DC Switching Characteristics Operating Conditions Stratix devices offered commercial industrial grades Industrial devices offered speed grades commercial devices offered fastest speed grades This section specifies operation conditions operating junction temperature VCCINT VCCIO voltage levels input voltage requirements The voltage specifications section specified pins device power supply If device operates outside ranges DC AC specifications guaranteed Furthermore reliability device may affected The timing parameters chapter apply commercial industrial temperature ranges unless otherwise stated Tables provide information absolute maximum ratings Table Stratix Device Absolute Maximum Ratings Notes Symbol Parameter Conditions Minimum Maximum Unit VCCINT Supply voltage With respect ground V VCCIO V VI DC input voltage V IOUT DC output current per pin mA TSTG Storage temperature No bias C TJ Junction temperature BGA packages bias C Table Stratix Device Recommended Operating Conditions Part Symbol Parameter Conditions Minimum Maximum Unit VCCINT Supply voltage internal logic input buffers V S Altera Corporation Stratix Device Handbook Volume January Operating Conditions VCCIO Supply voltage output buffers V operation V Supply voltage output buffers V operation V Supply voltage output buffers V operation V Supply voltage output buffers V operation V VI Input voltage V VO Output voltage VCCIO V TJ Operating junction temperature For commercial use C For industrial use C Table Stratix Device DC Operating Conditions Note Part Symbol Parameter Conditions Minimum Typical Maximum Unit II Input pin leakage current VI VCCIOmax V A IOZ Tristated IO pin leakage current VO VCCIOmax V A ICC VCC supply current standby All memory blocks powerdown mode VI ground load toggling inputs mA EPS VI ground load toggling inputs mA EPS VI ground load toggling inputs mA EPS VI ground load toggling inputs mA EPS VI ground load toggling inputs mA EPS VI ground load toggling inputs mA EPS VI ground load toggling inputs mA EPS VI ground load toggling inputs mA Table Stratix Device Recommended Operating Conditions Part Symbol Parameter Conditions Minimum Maximum Unit Altera Corporation January Stratix Device Handbook Volume DC Switching Characteristics RCONF Value IO pin pull resistor configuration VCCIO V k VCCIO V k VCCIO V k Table LVTTL Specifications Symbol Parameter Conditions Minimum Maximum Unit VCCIO Output supply voltage V VI H Highlevel input voltage V VIL Lowlevel input voltage V VOH Highlevel output voltage IOH mA V VOL Lowlevel output voltage IOL mA V Table LVCMOS Specifications Symbol Parameter Conditions Minimum Maximum Unit VCCIO Output supply voltage V VIH Highlevel input voltage V VIL Lowlevel input voltage V VOH Highlevel output voltage VCCIO IOH mA VCCIO V VOL Lowlevel output voltage VCCIO IOL mA V Table V IO Specifications Symbol Parameter Conditions Minimum Maximum Unit VCCIO Output supply voltage V VIH Highlevel input voltage V VIL Lowlevel input voltage V VOH Highlevel output voltage IOH mA V VOL Lowlevel output voltage IOL mA V Table Stratix Device DC Operating Conditions Note Part Symbol Parameter Conditions Minimum Typical Maximum Unit Altera Corporation Stratix Device Handbook Volume January Operating Conditions Table V IO Specifications Symbol Parameter Conditions Minimum Maximum Unit VCCIO Output supply voltage V VI H Highlevel input voltage VCCIO V VIL Lowlevel input voltage VCCIO V VOH Highlevel output voltage IOH mA VCCIO V VOL Lowlevel output voltage IOL mA V Table V IO Specifications Symbol Parameter Conditions Minimum Maximum Unit VCCIO Output supply voltage V VI H Highlevel input voltage VCCIO VCCIO V VIL Lowlevel input voltage VCCIO V VOH Highlevel output voltage IOH mA VCCIO V VOL Lowlevel output voltage IOL mA VCCIO V Notes Tables See Operating Requirements Altera Devices Data Sheet Conditions beyond listed Table may cause permanent damage device Additionally device operation absolute maximum ratings extended periods time may adverse affects device Minimum DC input V During transitions inputs may undershoot V input currents less mA periods shorter ns overshoot voltage shown Table based input duty cycle input currents less mA The overshoot dependent upon duty cycle signal The DC case equivalent duty cycle Maximum VCC rise time ms VCC must rise monotonically VCCIO maximum minimum conditions LVPECL LVDS V PCML shown parentheses All pins including dedicated inputs clock IO JTAG pins may driven VCCINT VCCIO powered Typical values TA C VCCINT V VCCIO V V V V This value specified normal device operation The value may vary powerup This applies VCCIO settings V Pin pullup resistance values lower external source drives pin higher VCCIO Drive strength programmable according values shown Stratix Architecture chapter Stratix Device Handbook Volume Table Overshoot Input Voltage Respect Duty Cycle Part Vin V Maximum Duty Cycle Altera Corporation January Stratix Device Handbook Volume DC Switching Characteristics Figures show receiver input transmitter output waveforms respectively differential IO standards LVDS V PCML LVPECL HyperTransport technology Figure Receiver Input Waveforms Differential IO Standards Table Overshoot Input Voltage Respect Duty Cycle Part Vin V Maximum Duty Cycle SingleEnded Waveform Differential Waveform Positive Channel p VIH Negative Channel n VIL Ground VID VID VID VCM p n V Altera Corporation Stratix Device Handbook Volume January Operating Conditions Figure Transmitter Output Waveforms Differential IO Standards Tables recommend operating conditions DC operating conditions capacitance V Stratix devices SingleEnded Waveform Differential Waveform Positive Channel p VOH Negative Channel n VOL Ground VOD VOD VOD p n V VCM Table V LVDS IO Specifications Part Symbol Parameter Conditions Minimum Typical Maximum Unit VCCIO IO supply voltage V VID Input differential voltage swing singleended V VCM V W mV V VCM V W mV V VCM V W mV V VCM V W mV Altera Corporation January Stratix Device Handbook Volume DC Switching Characteristics VICM Input common mode voltage LVDS V VID V W mV LVDS V VID V W mV LVDS V VID V W mV LVDS V VID V W mV VOD Output differential voltage singleended RL mV VOD Change VOD high low RL mV VOCM Output common mode voltage RL mV VOCM Change VOCM high low RL mV RL Receiver differential input discrete resistor external Stratix devices Table V LVDS IO Specifications Part Symbol Parameter Conditions Minimum Typical Maximum Unit Altera Corporation Stratix Device Handbook Volume January Operating Conditions Table V PCML Specifications Symbol Parameter Conditions Minimum Typical Maximum Unit VCCIO IO supply voltage V VID peak topeak Input differential voltage swing singleended mV VICM Input common mode voltage V VOD Output differential voltage singleended mV VOD Change VOD high low mV VOCM Output common mode voltage V VOCM Change VOCM high low mV VT Output termination voltage VCCIO V R Output external pullup resistors R Output external pullup resistors Table LVPECL Specifications Symbol Parameter Conditions Minimum Typical Maximum Unit VCCIO IO supply voltage V VID peak topeak Input differential voltage swing singleended mV VICM Input common mode voltage V VOD Output differential voltage singleended RL mV VOCM Output common mode voltage RL V RL Receiver differential input resistor Altera Corporation January Stratix Device Handbook Volume DC Switching Characteristics Table HyperTransport Technology Specifications Symbol Parameter Conditions Minimum Typical Maximum Unit VCCIO IO supply voltage V VID peak topeak Input differential voltage swing singleended mV VICM Input common mode voltage mV VOD Output differential voltage singleended RL mV VOD Change VOD high low RL mV VOCM Output common mode voltage RL mV VOCM Change VOCM high low RL mV RL Receiver differential input resistor Table V PCI Specifications Symbol Parameter Conditions Minimum Typical Maximum Unit VCCIO Output supply voltage V VIH Highlevel input voltage VCCIO VCCIO V VIL Lowlevel input voltage VCCIO V VOH Highlevel output voltage IOUT A VCCIO V VOL Lowlevel output voltage IOUT A VCCIO V Altera Corporation Stratix Device Handbook Volume January Operating Conditions Table PCIX Specifications Symbol Parameter Conditions Minimum Typical Maximum Unit VCCIO Output supply voltage V VIH Highlevel input voltage VCCIO VCCIO V VIL Lowlevel input voltage VCCIO V VIPU Input pullup voltage VCCIO V VOH Highlevel output voltage IOUT A VCCIO V VOL Lowlevel output voltage IOUT A VCCIO V Table GTL IO Specifications Symbol Parameter Conditions Minimum Typical Maximum Unit VTT Termination voltage V VREF Reference voltage V VIH Highlevel input voltage VREF V VIL Lowlevel input voltage VREF V VOL Lowlevel output voltage IOL mA V Table GTL IO Specifications Symbol Parameter Conditions Minimum Typical Maximum Unit VTT Termination voltage V VREF Reference voltage V VIH Highlevel input voltage VREF V VIL Lowlevel input voltage VREF V VOL Lowlevel output voltage IOL mA V Altera Corporation January Stratix Device Handbook Volume DC Switching Characteristics Table SSTL Class I Specifications Symbol Parameter Conditions Minimum Typical Maximum Unit VCCIO Output supply voltage V VREF Reference voltage V VTT Termination voltage VREF VREF VREF V VIHDC Highlevel DC input voltage VREF V VILDC Lowlevel DC input voltage VREF V VIHAC Highlevel AC input voltage VREF V VILAC Lowlevel AC input voltage VREF V VOH Highlevel output voltage IOH mA VTT V VOL Lowlevel output voltage IOL mA VTT V Table SSTL Class II Specifications Symbol Parameter Conditions Minimum Typical Maximum Unit VCCIO Output supply voltage V VREF Reference voltage V VTT Termination voltage VREF VREF VREF V VIHDC Highlevel DC input voltage VREF V VILDC Lowlevel DC input voltage VREF V VIHAC Highlevel AC input voltage VREF V VILAC Lowlevel AC input voltage VREF V VOH Highlevel output voltage IOH mA VTT V VOL Lowlevel output voltage IOL mA VTT V Altera Corporation Stratix Device Handbook Volume January Operating Conditions Table SSTL Class I Specifications Symbol Parameter Conditions Minimum Typical Maximum Unit VCCIO Output supply voltage V VTT Termination voltage VREF VREF VREF V VREF Reference voltage V VIHDC Highlevel DC input voltage VREF V VILDC Lowlevel DC input voltage VREF V VIHAC Highlevel AC input voltage VREF V VILAC Lowlevel AC input voltage VREF V VOH Highlevel output voltage IOH mA VTT V VOL Lowlevel output voltage IOL mA VTT V Table SSTL Class II Specifications Symbol Parameter Conditions Minimum Typical Maximum Unit VCCIO Output supply voltage V VTT Termination voltage VREF VREF VREF V VREF Reference voltage V VIHDC Highlevel DC input voltage VREF VCCIO V VILDC Lowlevel DC input voltage VREF V VIHAC Highlevel AC input voltage VREF V VILAC Lowlevel AC input voltage VREF V VOH Highlevel output voltage IOH mA VTT V VOL Lowlevel output voltage IOL mA VTT V Table SSTL Class I Specifications Part Symbol Parameter Conditions Minimum Typical Maximum Unit VCCIO Output supply voltage V VTT Termination voltage VREF VREF VREF V VREF Reference voltage V VIHDC Highlevel DC input voltage VREF VCCIO V VILDC Lowlevel DC input voltage VREF V VIHAC Highlevel AC input voltage VREF V Altera Corporation January Stratix Device Handbook Volume DC Switching Characteristics VILAC Lowlevel AC input voltage VREF V VOH Highlevel output voltage IOH mA VTT V VOL Lowlevel output voltage IOL mA VTT V Table SSTL Class II Specifications Symbol Parameter Conditions Minimum Typical Maximum Unit VCCIO Output supply voltage V VTT Termination voltage VREF VREF VREF V VREF Reference voltage V VIHDC Highlevel DC input voltage VREF VCCIO V VILDC Lowlevel DC input voltage VREF V VIHAC Highlevel AC input voltage VREF V VILAC Lowlevel AC input voltage VREF V VOH Highlevel output voltage IOH mA VT T V VOL Lowlevel output voltage IOL mA VTT V Table V AGP Specifications Symbol Parameter Conditions Minimum Typical Maximum Unit VCCIO Output supply voltage V VREF Reference voltage VCCIO VCCIO V VIH Highlevel input voltage VCCIO VCCIO V VIL Lowlevel input voltage VCCIO V VOH Highlevel output voltage IOUT mA VCCIO V VOL Lowlevel output voltage IOUT mA VCCIO V Table V AGP Specifications Part Symbol Parameter Conditions Minimum Typical Maximum Unit VCCIO Output supply voltage V VIH Highlevel input voltage VCCIO VCCIO V VIL Lowlevel input voltage VCCIO V Table SSTL Class I Specifications Part Symbol Parameter Conditions Minimum Typical Maximum Unit Altera Corporation Stratix Device Handbook Volume January Operating Conditions VOH Highlevel output voltage IOUT mA VCCIO V VOL Lowlevel output voltage IOUT mA VCCIO V Table V HSTL Class I Specifications Symbol Parameter Conditions Minimum Typical Maximum Unit VCCIO Output supply voltage V VREF Input reference voltage V VTT Termination voltage V VIH DC DC highlevel input voltage VREF V VIL DC DC lowlevel input voltage VREF V VIH AC AC highlevel input voltage VREF V VIL AC AC lowlevel input voltage VREF V VOH Highlevel output voltage IOH mA VCCIO V VOL Lowlevel output voltage IOL mA V Table V HSTL Class II Specifications Symbol Parameter Conditions Minimum Typical Maximum Unit VCCIO Output supply voltage V VREF Input reference voltage V VTT Termination voltage V VIH DC DC highlevel input voltage VREF V VIL DC DC lowlevel input voltage VREF V VIH AC AC highlevel input voltage VREF V VIL AC AC lowlevel input voltage VREF V VOH Highlevel output voltage IOH mA VCCIO V VOL Lowlevel output voltage IOL mA V Table V AGP Specifications Part Symbol Parameter Conditions Minimum Typical Maximum Unit Altera Corporation January Stratix Device Handbook Volume DC Switching Characteristics Table V HSTL Class I Specifications Symbol Parameter Conditions Minimum Typical Maximum Unit VCCIO Output supply voltage V VREF Input reference voltage V VTT Termination voltage VCCIO V VIH DC DC highlevel input voltage VREF V VIL DC DC lowlevel input voltage VREF V VIH AC AC highlevel input voltage VREF V VIL AC AC lowlevel input voltage VREF V VOH Highlevel output voltage IOH mA VCCIO V VOL Lowlevel output voltage IOL mA V Table V HSTL Class II Specifications Symbol Parameter Conditions Minimum Typical Maximum Unit VCCIO Output supply voltage V VREF Input reference voltage V VTT Termination voltage VCCIO V VIH DC DC highlevel input voltage VREF V VIL DC DC lowlevel input voltage VREF V VIH AC AC highlevel input voltage VREF V VIL AC AC lowlevel input voltage VREF V VOH Highlevel output voltage IOH mA VCCIO V VOL Lowlevel output voltage IOL mA V Table V Differential HSTL Class I Class II Specifications Symbol Parameter Conditions Minimum Typical Maximum Unit VCCIO IO supply voltage V VDIF DC DC input differential voltage V VCM DC DC common mode input voltage V VDIF AC AC differential input voltage V Altera Corporation Stratix Device Handbook Volume January Operating Conditions Table CTT IO Specifications Symbol Parameter Conditions Minimum Typical Maximum Unit VCCIO Output supply voltage V VTTVREF Termination input reference voltage V VIH Highlevel input voltage VREF V VIL Lowlevel input voltage VREF V VOH Highlevel output voltage IOH mA VREF V VOL Lowlevel output voltage IOL mA VREF V IO Output leakage current output high Z GND VOUT VCCIO A Table Bus Hold Parameters Parameter Conditions VCCIO Level Unit V V V V Min Max Min Max Min Max Min Max Low sustaining current VIN VIL maximum A High sustaining current VIN VIH minimum A Low overdrive current V VIN VCCIO A High overdrive current V VIN VCCIO A Bushold trip point V Altera Corporation January Stratix Device Handbook Volume DC Switching Characteristics Power Consumption Altera offers two ways calculate power design Altera web power calculator PowerGaugeTM feature Quartus II software The interactive power calculator Altera web site typically used prior designing FPGA order get magnitude estimate device power The Quartus II software PowerGauge feature allows apply test vectors design accurate power consumption modeling In cases calculations used estimation power specification Stratix devices require certain amount powerup current successfully power small process geometry fabricated Table shows maximum powerup current ICCINT required power Stratix device This specification commercial operating conditions Measurements performed isolated Stratix device board characterize powerup current isolated Table Stratix Device Capacitance Note Symbol Parameter Minimum Typical Maximum Unit CIOTB Input capacitance IO pins IO banks pF CIOLR Input capacitance IO pins IO banks including highspeed differential receiver transmitter pins pF CCLKTB Input capacitance topbottom clock input pins CLK CLK pF CCLKLR Input capacitance leftright clock inputs CLK CLK CLK CLK pF CCLKLR Input capacitance leftright clock inputs CLK CLK CLK CLK pF Notes Tables When txoutclock port altlvdstx megafunction MHz VO D n mV output clock pin Pin pullup resistance values lower external source drives pin higher VCCIO Drive strength programmable according values shown Stratix Architecture chapter Stratix Device Handbook Volume VREF specifies center point switching range Capacitance sampletested Capacitance measured using timedomain reflections TDR Measurement accuracy within pF VIO VCM multiple ranges values J Altera Corporation Stratix Device Handbook Volume January Power Consumption device Decoupling capacitors used measurement To factor current decoupling capacitors sum current capacitor using following equation I C dVdt If regulator power supply minimum output current Stratix device requires device may consume current maximum current listed Table However device require current successfully power listed Table The exact amount current consumed varies according process temperature power ramp rate Stratix devices typically require less current power shown Table The usermode current device operation generally higher powerup current The duration ICCINT powerup requirement depends VCCINT voltage supply rise time The powerup current consumption drops VCCINT supply reaches approximately V Table Stratix PowerUp Current ICCINT Requirements Note Device PowerUp Current Requirement Unit Typical Maximum EPS mA EPS mA EPS mA EPS mA EPS mA EPS mA EPS mA Note Table The maximum test conditions C typical test conditions C Altera Corporation January Stratix Device Handbook Volume DC Switching Characteristics Timing Model The DirectDrive technology MultiTrack interconnect ensure predictable performance accurate simulation accurate timing analysis across Stratix device densities speed grades This section describes specifies performance internal external PLL timing specifications All specifications representative worstcase supply voltage junction temperature conditions Preliminary Final Timing Timing models either preliminary final status The Quartus II software issues informational message design compilation timing models preliminary Table shows status Stratix device timing models Preliminary status means timing model subject change Initially timing numbers created using simulation results process data known parameters These tests used make preliminary numbers close actual timing parameters possible Final timing numbers based actual device operation testing These numbers reflect actual performance device worst case voltage junction temperature conditions Table Stratix Device Timing Model Status Device Preliminary Final EPS v EPS v EPS v EPS v EPS v EPS v EPS v Altera Corporation Stratix Device Handbook Volume January Timing Model Performance Table shows Stratix performance common designs All performance values obtained Quartus II software compilation LPM MegaCore functions FIR FFT designs Table Stratix Performance Part Notes Applications Resources Used Performance LEs TriMatrix Memory Blocks DSP Blocks Speed Grade Speed Grade Speed Grade Speed Grade Units LE multiplexer MHz multiplexer MHz bit counter MHz bit counter MHz TriMatrix memory M block Simple dualport RAM bit MHz FIFO bit MHz TriMatrix memory MK block Simple dualport RAM bit MHz True dualport RAM bit MHz FIFO bit MHz TriMatrix memory MRAM block Single port RAM K bit MHz Simple dualport RAM K bit MHz True dualport RAM K bit MHz Single port RAM K bit MHz Simple dualport RAM K bit MHz True dualport RAM K bit MHz Single port RAM K bit MHz Simple dualport RAM K bit MHz Altera Corporation January Stratix Device Handbook Volume DC Switching Characteristics TriMatrix memory MRAM block True dualport RAM K bit MHz Single port RAM K bit MHz Simple dualport RAM K bit MHz True dualport RAM K bit MHz Single port RAM K bit MHz Simple dualport RAM K bit MHz True dualport RAM K bit MHz DSP block bit multiplier MHz bit multiplier MHz bit multiplier MHz bit multiplier MHz bit tap FIR filter MHz Larger Designs bit tap parallel FIR filter MHz bit point FFT function MHz Notes Table These design performance numbers obtained using Quartus II software Numbers listed included future version data sheet This application uses registered inputs outputs This application uses registered multiplier input output stages within DSP block This application uses registered multiplier input pipeline output stages within DSP block Table Stratix Performance Part Notes Applications Resources Used Performance LEs TriMatrix Memory Blocks DSP Blocks Speed Grade Speed Grade Speed Grade Speed Grade Units Altera Corporation Stratix Device Handbook Volume January Timing Model Internal Timing Parameters Internal timing parameters specified speed grade basis independent device density Tables describe Stratix device internal timing microparameters LEs IOEs TriMatrix memory structures DSP blocks MultiTrack interconnects Table LE Internal Timing Microparameter Descriptions Symbol Parameter tSU LE register setup time clock tH LE register hold time clock tCO LE register clocktooutput delay tLUT LE combinatorial LUT delay datain dataout tCLR Minimum clear pulse width tPRE Minimum preset pulse width tCLKHL Register minimum clock high low time The maximum core clock frequency calculated tCLKHL Table IOE Internal Timing Microparameter Descriptions Symbol Parameter tSUR Row IOE input register setup time tSUC Column IOE input register setup time tH IOE input output register hold time clock tCOR Row IOE input output register clocktooutput delay tC O C Column IOE input output register clocktooutput delay tPINCOMBOUTR Row input pin IOE combinatorial output tPINCOMBOUTC Column input pin IOE combinatorial output tCOMBINPINR Row IOE data input combinatorial output pin tCOMBINPINC Column IOE data input combinatorial output pin tCLR Minimum clear pulse width tPRE Minimum preset pulse width tCLKHL Register minimum clock high low time The maximum IO clock frequency calculated tCLKHL Performance may also affected IO timing use PLL IO programmable settings Altera Corporation January Stratix Device Handbook Volume DC Switching Characteristics Table DSP Block Internal Timing Microparameter Descriptions Symbol Parameter tSU Input pipeline output register setup time clock tH Input pipeline output register hold time clock tCO Input pipeline output register clocktooutput delay tINREGPIPE Input Register DSP Block pipeline register bit mode tINREGPIPE Input Register DSP Block pipeline register bit mode tPIPEOUTREGADD DSP Block Pipeline Register output register delay Two Multipliers Adder mode tPIPEOUTREGADD DSP Block Pipeline Register output register delay Four Multipliers Adder mode tPD Combinatorial input output delay tPD Combinatorial input output delay tPD Combinatorial input output delay tCLR Minimum clear pulse width tCLKHL Register minimum clock high low time This limit min time clock registers blocks The actual performance dependent upon internal pointtopoint delays blocks may give slower performance shown Table page reported timing analyzer Quartus II software Altera Corporation Stratix Device Handbook Volume January Timing Model Table M Block Internal Timing Microparameter Descriptions Symbol Parameter tMRC Synchronous read cycle time tMWC Synchronous write cycle time tMWERESU Write read enable setup time clock tMWEREH Write read enable hold time clock tMCLKENSU Clock enable setup time clock tMCLKENH Clock enable hold time clock tMDATASU Data setup time clock tMDATAH Data hold time clock tMWADDRSU Write address setup time clock tMWADDRH Write address hold time clock tMRADDRSU Read address setup time clock tMRADDRH Read address hold time clock tMDATACO Clocktooutput delay using output registers tMDATACO Clocktooutput delay without output registers tMCLKHL Register minimum clock high low time This limit min time clock registers blocks The actual performance dependent upon internal pointtopoint delays blocks may give slower performance shown Table page reported timing analyzer Quartus II software tMCLR Minimum clear pulse width Table MK Block Internal Timing Microparameter Descriptions Part Symbol Parameter tMKRC Synchronous read cycle time tMKWC Synchronous write cycle time tMKWERESU Write read enable setup time clock tMKWEREH Write read enable hold time clock tMKCLKENSU Clock enable setup time clock tMKCLKENH Clock enable hold time clock tMKBESU Byte enable setup time clock tMKBEH Byte enable hold time clock tMKDATAASU A port data setup time clock Altera Corporation January Stratix Device Handbook Volume DC Switching Characteristics tMKDATAAH A port data hold time clock tMKADDRASU A port address setup time clock tMKADDRAH A port address hold time clock tMKDATABSU B port data setup time clock tMKDATABH B port data hold time clock tMKADDRBSU B port address setup time clock tMKADDRBH B port address hold time clock tMKDATACO Clocktooutput delay using output registers tMKDATACO Clocktooutput delay without output registers tMKCLKHL Register minimum clock high low time This limit min time clock registers blocks The actual performance dependent upon internal pointtopoint delays blocks may give slower performance shown inTable page reported timing analyzer Quartus II software tMKCLR Minimum clear pulse width Table MRAM Block Internal Timing Microparameter Descriptions Part Symbol Parameter tMRAMRC Synchronous read cycle time tMRAMWC Synchronous write cycle time tMRAMWERESU Write read enable setup time clock tMRAMWEREH Write read enable hold time clock tMRAMCLKENSU Clock enable setup time clock tMRAMCLKENH Clock enable hold time clock tMRAMBESU Byte enable setup time clock tMRAMBEH Byte enable hold time clock tMRAMDATAASU A port data setup time clock tMRAMDATAAH A port data hold time clock tMRAMADDRASU A port address setup time clock tMRAMADDRAH A port address hold time clock tMRAMDATABSU B port setup time clock Table MK Block Internal Timing Microparameter Descriptions Part Symbol Parameter Altera Corporation Stratix Device Handbook Volume January Timing Model tMRAMDATABH B port hold time clock tMRAMADDRBSU B port address setup time clock tMRAMADDRBH B port address hold time clock tMRAMDATACO Clocktooutput delay using output registers tMRAMDATACO Clocktooutput delay without output registers tMRAMCLKHL Register minimum clock high low time This limit min time clock registers blocks The actual performance dependent upon internal pointtopoint delays blocks may give slower performance shown Table page reported timing analyzer Quartus II software tMRAMCLR Minimum clear pulse width Table MRAM Block Internal Timing Microparameter Descriptions Part Symbol Parameter Altera Corporation January Stratix Device Handbook Volume DC Switching Characteristics Figure shows TriMatrix memory waveforms M MK MRAM timing parameters shown Tables Figure DualPort RAM Timing Microparameter Waveform Internal timing parameters specified speed grade basis independent device density Tables show internal timing microparameters LEs IOEs TriMatrix memory structures DSP blocks MultiTrack interconnects wrclock wren wraddress datain regdataout din din din din rdclock din unregdataout rden rdaddress bn b b b b doutn doutn doutn doutn doutn dout tWERESU tWEREH tDATACO tDATACO tDATASU tDATAH tWEREH tWERESU tWADDRSU tWADDRH dout tRC Table Routing Delay Internal Timing Microparameter Descriptions Part Symbol Parameter tR Delay R line average loading covers distance four LAB columns tR Delay R line average loading covers distance eight LAB columns tR Delay R line average loading covers distance LAB columns Altera Corporation Stratix Device Handbook Volume January Timing Model tC Delay C line average loading covers distance four LAB rows tC Delay C line average loading covers distance eight LAB rows tC Delay C line average loading covers distance LAB rows tLOCAL Local interconnect delay connections within LAB final routing hop connections LABs DSP blocks RAM blocks IOs Table Routing Delay Internal Timing Microparameter Descriptions Part Symbol Parameter Table LE Internal Timing Microparameters Parameter Unit Min Max Min Max Min Max Min Max tSU ps tH ps tCO ps tLUT ps tCLR ps tPRE ps tCLKHL ps Table IOE Internal TSU Microparameter Device Density Part Device Symbol Unit Min Max Min Max Min Max Min Max EPS tSUR ps tSUC ps EPS tSUR ps tSUC ps EPS tSUR ps tSUC ps EPS tSUR ps tSUC ps Altera Corporation January Stratix Device Handbook Volume DC Switching Characteristics EPS tSUR ps tSUC ps EPS tSUR ps tS U C ps EPS tSUR ps tSUC ps Table IOE Internal Timing Microparameters Symbol Unit Min Max Min Max Min Max Min Max tH ps tCOR ps tCOC ps tPINCOMBOUTR ps tPINCOMBOUTC ps tCOMBINPINR ps tCOMBINPINC ps tCLR ps tPRE ps tCLKHL ps Table DSP Block Internal Timing Microparameters Part Symbol Unit Min Max Min Max Min Max Min Max tSU ps tH ps tCO ps tINREGPIPE ps tINREGPIPE ps Table IOE Internal TSU Microparameter Device Density Part Device Symbol Unit Min Max Min Max Min Max Min Max Altera Corporation Stratix Device Handbook Volume January Timing Model tPIPEOUTREGADD ps tPIPEOUTREGADD ps tPD ps tPD ps tPD ps tCLR ps tCLKHL ps Table M Block Internal Timing Microparameters Symbol Unit Min Max Min Max Min Max Min Max tMRC ps tMWC ps tMWERESU ps tMWEREH ps tMCLKENSU ps tMCLKENH ps tMDATASU ps tMDATAH ps tMWADDRSU ps tMWADDRH ps tMRADDRSU ps tMRADDRH ps tMDATACO ps tMDATACO ps tMCLKHL ps tMCLR ps Table DSP Block Internal Timing Microparameters Part Symbol Unit Min Max Min Max Min Max Min Max Altera Corporation January Stratix Device Handbook Volume DC Switching Characteristics Table MK Block Internal Timing Microparameters Symbol Unit Min Max Min Max Min Max Min Max tMKRC ps tMKWC ps tMKWERESU ps tMKWEREH ps tMKCLKENSU ps tMKCLKENH ps tMKBESU ps tMKBEH ps tMKDATAASU ps tMKDATAAH ps tMKADDRASU ps tMKADDRAH ps tMKDATABSU ps tMKDATABH ps tMKADDRBSU ps tMKADDRBH ps tMKDATACO ps tMKDATACO ps tMKCLKHL ps tMKCLR ps Table MRAM Block Internal Timing Microparameters Part Symbol Unit Min Max Min Max Min Max Min Max tMRAMRC ps tMRAMWC ps tMRAMWERESU ps tMRAMWEREH ps tMRAMCLKENSU ps tMRAMCLKENH ps Altera Corporation Stratix Device Handbook Volume January Timing Model Routing delays vary depending load specific routing line The Quartus II software reports routing delay information running timing analysis design tMRAMBESU ps tMRAMBEH ps tMRAMDATAASU ps tMRAMDATAAH ps tMRAMADDRASU ps tMRAMADDRAH ps tMRAMDATABSU ps tMRAMDATABH ps tMRAMADDRBSU ps tMRAMADDRBH ps tMRAMDATACO ps tMRAMDATACO ps tMRAMCLKHL ps tMRAMCLR ps Table Routing Delay Internal Timing Parameters Symbol Unit Min Max Min Max Min Max Min Max tR ps tR ps tR ps tC ps tC ps tC ps tL O C A L ps Table MRAM Block Internal Timing Microparameters Part Symbol Unit Min Max Min Max Min Max Min Max Altera Corporation January Stratix Device Handbook Volume DC Switching Characteristics External Timing Parameters External timing parameters specified device density speed grade Figure shows pintopin timing model bidirectional IOE pin timing All registers within IOE Figure External Timing Stratix Devices All external timing parameters reported section defined respect dedicated clock pin starting point All external IO timing parameters shown V LVTTL IO standard mA current strength fast slew rate For external IO timing using standards LVTTL different current strengths use IO standard input output delay adders Tables PRN CLRN D Q OE Register PRN CLRN D Q Input Register PRN CLRN D Q Output Register Bidirectional Pin Dedicated Clock tINSU tINH tOUTCO tXZ tZX Altera Corporation Stratix Device Handbook Volume January Timing Model Table shows external IO timing parameters using fast regional clock networks Table shows external IO timing parameters using regional clock networks Table Stratix Fast Regional Clock External IO Timing Parameters Notes Symbol Parameter tINSU Setup time input bidirectional pin using IOE input register fast regional clock fed FCLK pin tINH Hold time input bidirectional pin using IOE input register fast regional clock fed FCLK pin tOUTCO Clocktooutput delay output bidirectional pin using IOE output register fast regional clock fed FCLK pin tXZ Synchronous IOE output enable register output pin disable delay using fast regional clock fed FCLK pin tZX Synchronous IOE output enable register output pin enable delay using fast regional clock fed FCLK pin Notes Table These timing parameters sampletested These timing parameters column row IOE pins You use Quartus II software verify external timing pin Table Stratix Regional Clock External IO Timing Parameters Part Notes Symbol Parameter tINSU Setup time input bidirectional pin using IOE input register regional clock fed CLK pin tINH Hold time input bidirectional pin using IOE input register regional clock fed CLK pin tOUTCO Clocktooutput delay output bidirectional pin using IOE output register regional clock fed CLK pin tINSUPLL Setup time input bidirectional pin using IOE input register regional clock fed Enhanced PLL default phase setting tINHPLL Hold time input bidirectional pin using IOE input register regional clock fed Enhanced PLL default phase setting tOUTCOPLL Clocktooutput delay output bidirectional pin using IOE output register regional clock Enhanced PLL default phase setting Altera Corporation January Stratix Device Handbook Volume DC Switching Characteristics Table shows external IO timing parameters using global clock networks tXZPLL Synchronous IOE output enable register output pin disable delay using regional clock fed Enhanced PLL default phase setting tZXPLL Synchronous IOE output enable register output pin enable delay using regional clock fed Enhanced PLL default phase setting Notes Table These timing parameters sampletested These timing parameters column row IOE pins You use Quartus II software verify external timing pin Table Stratix Global Clock External IO Timing Parameters Notes Symbol Parameter tINSU Setup time input bidirectional pin using IOE input register global clock fed CLK pin tINH Hold time input bidirectional pin using IOE input register global clock fed CLK pin tOUTCO Clocktooutput delay output bidirectional pin using IOE output register global clock fed CLK pin tINSUPLL Setup time input bidirectional pin using IOE input register global clock fed Enhanced PLL default phase setting tINHPLL Hold time input bidirectional pin using IOE input register global clock fed Enhanced PLL default phase setting tOUTCOPLL Clocktooutput delay output bidirectional pin using IOE output register global clock Enhanced PLL default phase setting tXZPLL Synchronous IOE output enable register output pin disable delay using global clock fed Enhanced PLL default phase setting tZXPLL Synchronous IOE output enable register output pin enable delay using global clock fed Enhanced PLL default phase setting Notes Table These timing parameters sampletested These timing parameters column row IOE pins You use Quartus II software verify external timing pin Table Stratix Regional Clock External IO Timing Parameters Part Notes Symbol Parameter Altera Corporation Stratix Device Handbook Volume January Timing Model Stratix External IO Timing These timing parameters column IOE row IOE pins In EPS devices decrease tSU time using FPLLCLK may get positive hold time EPS EPS devices You use Quartus II software verify external devices pin Tables show external timing parameters column row pins EPS devices Table EPS External IO Timing Column Pins Using Fast Regional Clock Networks Note Parameter Speed Grade Speed Grade Speed Grade Speed Grade Unit Min Max Min Max Min Max Min Max tINSU NA ns tINH NA ns tOUTCO NA NA ns tXZ NA NA ns tZX NA NA ns Table EPS External IO Timing Column Pins Using Regional Clock Networks Note Parameter Speed Grade Speed Grade Speed Grade Speed Grade Unit Min Max Min Max Min Max tINSU NA ns tINH NA ns tOUTCO NA NA ns tXZ NA NA ns tZX NA NA ns tINSUPLL NA ns tINHPLL NA NA ns tOUTCOPLL NA NA ns tXZPLL NA NA ns tZXPLL NA NA ns Altera Corporation January Stratix Device Handbook Volume DC Switching Characteristics Table EPS External IO Timing Column Pins Using Global Clock Networks Note Parameter Speed Grade Speed Grade Speed Grade Speed Grade Unit Min Max Min Max Min Max Min Max tINSU NA ns tINH NA ns tOUTCO NA NA ns tXZ NA NA ns tZX NA NA ns tINSUPLL NA ns tINHPLL NA ns tOUTCOPLL NA NA ns tXZPLL NA NA ns tZXPLL NA NA ns Table EPS External IO Timing Row Pin Using Fast Regional Clock Network Note Parameter Speed Grade Speed Grade Speed Grade Speed Grade Unit Min Max Min Max Min Max Min Max tINSU NA ns tINH NA ns tOUTCO NA NA ns tXZ NA NA ns tZX NA NA ns Altera Corporation Stratix Device Handbook Volume January Timing Model Table EPS External IO Timing Row Pins Using Regional Clock Networks Note Parameter Speed Grade Speed Grade Speed Grade Speed Grade Unit Min Max Min Max Min Max Min Max tINSU NA ns tINH NA ns tOUTCO NA NA ns tXZ NA NA ns tZX NA NA ns tINSUPLL NA ns tINHPLL NA ns tOUTCOPLL NA NA ns tXZPLL NA NA ns tZXPLL NA NA ns Table EPS External IO Timing Row Pins Using Global Clock Networks Note Parameter Speed Grade Speed Grade Speed Grade Speed Grade Unit Min Max Min Max Min Max Min Max tINSU NA ns tINH NA ns tOUTCO NA NA ns tXZ NA NA ns tZX NA NA ns tINSUPLL NA ns tINHPLL NA ns tOUTCOPLL NA NA ns tXZPLL NA NA ns tZXPLL NA NA ns Note Tables Only EPS EPS EPS speed grade Altera Corporation January Stratix Device Handbook Volume DC Switching Characteristics Tables show external timing parameters column row pins EPS devices Table EPS External IO Timing Column Pins Using Fast Regional Clock Networks Note Parameter Speed Grade Speed Grade Speed Grade Speed Grade Unit Min Max Min Max Min Max Min Max tINSU NA ns tINH NA ns tOUTCO NA NA ns tXZ NA NA ns tZX NA NA ns Table EPS External IO Timing Column Pins Using Regional Clock Networks Note Parameter Speed Grade Speed Grade Speed Grade Speed Grade Unit Min Max Min Max Min Max Min Max tINSU NA ns tINH NA ns tOUTCO NA NA ns tXZ NA NA ns tZX NA NA ns tINSUPLL NA ns tINHPLL NA ns tOUTCOPLL NA NA ns tXZPLL NA NA ns tZXPLL NA NA ns Altera Corporation Stratix Device Handbook Volume January Timing Model Table EPS External IO Timing Column Pins Using Global Clock Networks Note Parameter Speed Grade Speed Grade Speed Grade Speed Grade Unit Min Max Min Max Min Max Min Max tINSU NA ns tINH NA ns tOUTCO NA NA ns tXZ NA NA ns tZX NA NA ns tINSUPLL NA ns tINHPLL NA ns tOUTCOPLL NA NA ns tXZPLL NA NA ns tZXPLL NA NA ns Table EPS External IO Timing Row Pins Using Fast Regional Clock Networks Note Parameter Speed Grade Speed Grade Speed Grade Speed Grade Unit Min Max Min Max Min Max Min Max tINSU NA ns tINH NA ns tOUTCO NA NA ns tXZ NA NA ns tZX NA NA ns Altera Corporation January Stratix Device Handbook Volume DC Switching Characteristics Table EPS External IO Timing Row Pins Using Regional Clock Networks Note Parameter Speed Grade Speed Grade Speed Grade Speed Grade Unit Min Max Min Max Min Max Min Max tINSU NA ns tINH NA ns tOUTCO NA NA ns tXZ NA NA ns tZX NA NA ns tINSUPLL NA ns tINHPLL NA ns tOUTCOPLL NA NA ns tXZPLL NA NA ns tZXPLL NA NA ns Table EPS External IO Timing Row Pins Using Global Clock Networks Note Parameter Speed Grade Speed Grade Speed Grade Speed Grade Unit Min Max Min Max Min Max Min Max tINSU NA ns tINH NA ns tOUTCO NA NA ns tXZ NA NA ns tZX NA NA ns tINSUPLL NA ns tINHPLL NA ns tOUTCOPLL NA NA ns tXZPLL NA NA ns tZXPLL NA NA ns Note Tables Only EPS EPS EPS speed grade Altera Corporation Stratix Device Handbook Volume January Timing Model Tables show external timing parameters column row pins EPS devices Table EPS External IO Timing Column Pins Using Fast Regional Clock Networks Parameter Speed Grade Speed Grade Speed Grade Speed Grade Unit Min Max Min Max Min Max Min Max tINSU ns tINH ns tOUTCO ns tXZ ns tZX ns Table EPS External IO Timing Column Pins Using Regional Clock Networks Parameter Speed Grade Speed Grade Speed Grade Speed Grade Unit Min Max Min Max Min Max Min Max tINSU ns tINH ns tOUTCO ns tXZ ns tZX ns tINSUPLL ns tINHPLL ns tOUTCOPLL ns tXZPLL ns tZXPLL ns Altera Corporation January Stratix Device Handbook Volume DC Switching Characteristics Table EPS External IO Timing Column Pins Using Global Clock Networks Parameter Speed Grade Speed Grade Speed Grade Speed Grade Unit Min Max Min Max Min Max Min Max tINSU ns tINH ns tOUTCO ns tXZ ns tZX ns tINSUPLL ns tINHPLL ns tOUTCOPLL ns tXZPLL ns tZXPLL ns Table EPS External IO Timing Row Pins Using Fast Regional Clock Networks Parameter Speed Grade Speed Grade Speed Grade Speed Grade Unit Min Max Min Max Min Max Min Max tINSU ns tINH ns tOUTCO ns tXZ ns tZX ns Altera Corporation Stratix Device Handbook Volume January Timing Model Table EPS External IO Timing Row Pins Using Regional Clock Networks Parameter Speed Grade Speed Grade Speed Grade Speed Grade Unit Min Max Min Max Min Max Min Max tINSU ns tINH ns tOUTCO ns tXZ ns tZX ns tINSUPLL ns tINHPLL ns tOUTCOPLL ns tXZPLL ns tZXPLL ns Table EPS External IO Timing Row Pins Using Global Clock Networks Parameter Speed Grade Speed Grade Speed Grade Speed Grade Unit Min Max Min Max Min Max Min Max tINSU ns tINH ns tOUTCO ns tXZ ns tZX ns tINSUPLL ns tINHPLL ns tOUTCOPLL ns tXZPLL ns tZXPLL ns Altera Corporation January Stratix Device Handbook Volume DC Switching Characteristics Tables show external timing parameters column row pins EPS devices Table EPS External IO Timing Column Pins Using Fast Regional Clock Networks Parameter Speed Grade Speed Grade Speed Grade Speed Grade Unit Min Max Min Max Min Max Min Max tINSU ns tINH ns tOUTCO ns tXZ ns tZX ns Table EPS External IO Timing Column Pins Using Regional Clock Networks Parameter Speed Grade Speed Grade Speed Grade Speed Grade Unit Min Max Min Max Min Max Min Max tINSU ns tINH ns tOUTCO ns tXZ ns tZX ns tINSUPLL ns tINHPLL ns tOUTCOPLL ns tXZPLL ns tZXPLL ns Table EPS External IO Timing Column Pins Using Global Clock Networks Part Parameter Speed Grade Speed Grade Speed Grade Speed Grade Unit Min Max Min Max Min Max Min Max tINSU ns tINH ns tOUTCO ns Altera Corporation Stratix Device Handbook Volume January Timing Model tXZ ns tZX ns tINSUPLL ns tINHPLL ns tOUTCOPLL ns tXZPLL ns tZXPLL ns Table EPS External IO Timing Row Pins Using Fast Regional Clock Networks Parameters Speed Grade Speed Grade Speed Grade Speed Grade Unit Min Max Min Max Min Max Min Max tINSU ns tINH ns tOUTCO ns tXZ ns tZX ns Table EPS External IO Timing Column Pins Using Global Clock Networks Part Parameter Speed Grade Speed Grade Speed Grade Speed Grade Unit Min Max Min Max Min Max Min Max Altera Corporation January Stratix Device Handbook Volume DC Switching Characteristics Table EPS External IO Timing Row Pins Using Regional Clock Networks Parameter Speed Grade Speed Grade Speed Grade Speed Grade Unit Min Max Min Max Min Max Min Max tINSU ns tINH ns tOUTCO ns tXZ ns tZX ns tINSUPLL ns tINHPLL ns tOUTCOPLL ns tXZPLL ns tZXPLL ns Table EPS External IO Timing Row Pins Using Global Clock Networks Parameter Speed Grade Speed Grade Speed Grade Speed Grade Unit Min Max Min Max Min Max Min Max tINSU ns tINH ns tOUTCO ns tXZ ns tZX ns tINSUPLL ns tINHPLL ns tOUTCOPLL ns tXZPLL ns tZXPLL ns Altera Corporation Stratix Device Handbook Volume January Timing Model Tables show external timing parameters column row pins EPS devices Table EPS External IO Timing Column Pins Using Fast Regional Clock Networks Parameter Speed Grade Speed Grade Speed Grade Speed Grade Unit Min Max Min Max Min Max Min Max tINSU ns tINH ns tOUTCO ns tXZ ns tZX ns Table EPS External IO Timing Column Pins Using Regional Clock Networks Parameter Speed Grade Speed Grade Speed Grade Speed Grade Unit Min Max Min Max Min Max Min Max tINSU ns tINH ns tOUTCO ns tXZ ns tZX ns tINSUPLL ns tINHPLL ns tOUTCOPLL ns tXZPLL ns tZXPLL ns Altera Corporation January Stratix Device Handbook Volume DC Switching Characteristics Table EPS External IO Timing Column Pins Using Global Clock Networks Parameter Speed Grade Speed Grade Speed Grade Speed Grade Unit Min Max Min Max Min Max Min Max tINSU ns tINH ns tOUTCO ns tXZ ns tZX ns tINSUPLL ns tINHPLL ns tOUTCOPLL ns tXZPLL ns tZXPLL ns Table EPS External IO Timing Row Pins Using Fast Regional Clock Networks Parameter Speed Grade Speed Grade Speed Grade Speed Grade Unit Min Max Min Max Min Max Min Max tINSU ns tINH ns tOUTCO ns tXZ ns tZX ns Altera Corporation Stratix Device Handbook Volume January Timing Model Table EPS External IO Timing Row Pins Using Regional Clock Networks Parameter Speed Grade Speed Grade Speed Grade Speed Grade Unit Min Max Min Max Min Max Min Max tINSU ns tINH ns tOUTCO ns tXZ ns tZX ns tINSUPLL ns tINHPLL ns tOUTCOPLL ns tXZPLL ns tZXPLL ns Table EPS External IO Timing Row Pins Using Global Clock Networks Parameter Speed Grade Speed Grade Speed Grade Speed Grade Unit Min Max Min Max Min Max Min Max tINSU ns tINH ns tOUTCO ns tXZ ns tZX ns tINSUPLL ns tINHPLL ns tOUTCOPLL ns tXZPLL ns tZXPLL ns Altera Corporation January Stratix Device Handbook Volume DC Switching Characteristics Tables show external timing parameters column row pins EPS devices Table EPS External IO Timing Column Pins Using Fast Regional Clock Networks Note Parameter Speed Grade Speed Grade Speed Grade Speed Grade Unit Min Max Min Max Min Max Min Max tINSU NA ns tINH NA ns tOUTCO NA NA ns tXZ NA NA ns tZX NA NA ns Table EPS External IO Timing Column Pins Using Regional Clock Networks Note Parameter Speed Grade Speed Grade Speed Grade Speed Grade Unit Min Max Min Max Min Max Min Max tINSU NA ns tINH NA ns tOUTCO NA NA ns tXZ NA NA ns tZX NA NA ns tINSUPLL NA ns tINHPLL NA ns tOUTCOPLL NA NA ns tXZPLL NA NA ns tZXPLL NA NA ns Altera Corporation Stratix Device Handbook Volume January Timing Model Table EPS External IO Timing Column Pins Using Global Clock Networks Note Parameter Speed Grade Speed Grade Speed Grade Speed Grade Unit Min Max Min Max Min Max Min Max tINSU NA ns tINH NA ns tOUTCO NA NA ns tXZ NA NA ns tZX NA NA ns tINSUPLL NA ns tINHPLL NA ns tOUTCOPLL NA NA ns tXZPLL NA NA ns tZXPLL NA NA ns Table EPS External IO Timing Row Pins Using Fast Regional Clock Networks Note Parameter Speed Grade Speed Grade Speed Grade Speed Grade Unit Min Max Min Max Min Max Min Max tINSU NA ns tINH NA ns tOUTCO NA NA ns tXZ NA NA ns tZX NA NA ns Altera Corporation January Stratix Device Handbook Volume DC Switching Characteristics Table EPS External IO Timing Row Pins Using Regional Clock Networks Note Parameter Speed Grade Speed Grade Speed Grade Speed Grade Unit Min Max Min Max Min Max Min Max tINSU NA ns tINH NA ns tOUTCO NA NA ns tXZ NA NA ns tZX NA NA ns tINSUPLL NA ns tINHPLL NA ns tOUTCOPLL NA NA ns tXZPLL NA NA ns tZXPLL NA NA ns Table EPS External IO Timing Row Pins Using Global Clock Networks Note Parameter Speed Grade Speed Grade Speed Grade Speed Grade Unit Min Max Min Max Min Max Min Max tINSU NA ns tINH NA ns tOUTCO NA NA ns tXZ NA NA ns tZX NA NA ns tINSUPLL NA ns tINHPLL NA ns tOUTCOPLL NA NA ns tXZPLL NA NA ns tZXPLL NA NA ns Note Tables Only EPS EPS EPS devices speed grade Altera Corporation Stratix Device Handbook Volume January Timing Model Tables show external timing parameters column row pins EPS devices Table EPS External IO Timing Column Pins Using Fast Regional Clock Networks Note Parameter Speed Grade Speed Grade Speed Grade Speed Grade Unit Min Max Min Max Min Max Min Max tINSU NA ns tINH NA ns tOUTCO NA NA ns tXZ NA NA ns tZX NA NA ns Table EPS External IO Timing Column Pins Using Regional Clock Networks Note Parameter Speed Grade Speed Grade Speed Grade Speed Grade Unit Min Max Min Max Min Max Min Max tINSU NA ns tINH NA ns tOUTCO NA NA ns tXZ NA NA ns tZX NA NA ns tINSUPLL NA ns tINHPLL NA ns tOUTCOPLL NA NA ns tXZPLL NA NA ns tZXPLL NA NA ns Altera Corporation January Stratix Device Handbook Volume DC Switching Characteristics Table EPS External IO Timing Column Pins Using Global Clock Networks Note Parameter Speed Grade Speed Grade Speed Grade Speed Grade Unit Min Max Min Max Min Max Min Max tINSU NA ns tINH NA ns tOUTCO NA NA ns tXZ NA NA ns tZX NA NA ns tINSUPLL NA ns tINHPLL NA ns tOUTCOPLL NA NA ns tXZPLL NA NA ns tZXPLL NA NA ns Table EPS External IO Timing Row Pins Using Fast Regional Clock Networks Note Parameter Speed Grade Speed Grade Speed Grade Speed Grade Unit Min Max Min Max Min Max Min Max tINSU NA ns tINH NA ns tOUTCO NA NA ns tXZ NA NA ns tZX NA NA ns Altera Corporation Stratix Device Handbook Volume January Timing Model Table EPS External IO Timing Row Pins Using Regional Clock Networks Note Parameter Speed Grade Speed Grade Speed Grade Speed Grade Unit Min Max Min Max Min Max Min Max tINSU NA ns tINH NA ns tOUTCO NA NA ns tXZ NA NA ns tZX NA NA ns tINSUPLL NA ns tINHPLL NA ns tOUTCOPLL NA NA ns tXZPLL NA NA ns tZXPLL NA NA ns Table EPS External IO Timing Rows Using Pin Global Clock Networks Note Symbol Speed Grade Speed Grade Speed Grade Speed Grade Unit Min Max Min Max Min Max Min Max tINSU NA ns tINH NA ns tOUTCO NA NA ns tXZ NA NA ns tZX NA NA ns tINSUPLL NA ns tINHPLL NA ns tOUTCOPLL NA NA ns tXZPLL NA NA ns tZXPLL NA NA ns Note Tables Only EPS EPS EPS devices speed grade Altera Corporation January Stratix Device Handbook Volume DC Switching Characteristics Definition IO Skew IO skew defined absolute value worstcase difference clocktoout times tCO two output registers fed common clock source IO bank skew made following components Clock network skews This difference arrival times clock clock input port two IOE registers Package skews This package trace length differences IO pad A IO pin A IO pad B IO pin B Figure shows example two IOE registers located bank fed common clock source The clock come input pin PLL output Figure IO Skew within IO Bank Common Source GCLK Fast Edge Slow Edge IO Skew IO Bank IO Skew IO Pin A IO Pin B IO Pin A IO Pin B Altera Corporation Stratix Device Handbook Volume January Timing Model Figure shows case four IOE registers located two different IO banks Figure IO Skew Across Two IO Banks Table defines timing parameters used define timing horizontal IO pins side banks vertical IO pins top bottom banks The timing parameters define skew within IO bank across two neighboring IO banks side device across horizontal IO banks across vertical IO banks skew overall device Table Output Pin Timing Skew Definitions Part Symbol Definition tSBHIO Row IO HIO within one IO bank tSBVIO Column IO VIO within one IO bank tSSHIO Row IO HIO side device across two banks tSSVIO Column IO VIO side device across two banks Common Source GCLK IO Bank IO Bank IO Pin A IO Pin B IO Pin C IO Pin D IO Pin A IO Pin B IO Pin C IO Pin D IO Pin Skew across two Banks Altera Corporation January Stratix Device Handbook Volume DC Switching Characteristics Table shows IO skews using global regional clock feed IOE registers IO banks around device These values used calculating timing budget output write side memory interface These values already factor package skew tLRHIO Across HIO banks across four similar type IO banks tTBVIO Across VIO banks across four similar type IO banks tOVERALL Output timing skew IO pins device Notes Table See Figure page See Figure page Table Output Skew Stratix Device Density Symbol Skew ps EPS EPS EPS EPS EPS tSBHIO tSBVIO tSSHIO tSSVIO tLRHIO tTBVIO tOVERALL Note Table The skew numbers Table account worst case package skews Table Output Pin Timing Skew Definitions Part Symbol Definition Altera Corporation Stratix Device Handbook Volume January Timing Model Skew Input Pins Table shows package skews considered get worst case IO skew value You use values example calculating timing budget input read side memory interface PLL Counter Clock Network Skews Table shows clock skews different clock outputs Stratix device PLL IO Timing Measurement Methodology Different IO standards require different baseline loading techniques reporting timing delays Altera characterizes timing delays required termination loading IO standard The timing information specified input clock pin output pin Table Package Skew Input Pins Package Parameter WorstCase Skew ps Pins IO bank Pins topbottom vertical IO banks Pins leftright side horizontal IO banks Pins across entire device Table PLL Counter Clock Network Skews Parameter WorstCase Skew ps Clock skew two external clock outputs driven counter Clock skew two external clock outputs driven different counters settings Dualpurpose PLL dedicated clock output used IO pin vs regular IO pin Clock skew two outputs PLL drive global clock networks Note Table The Quartus II software models ps delay PLL dedicated clock output PLLOUTpn PLLOUTpn pins used clocks used IO pins Altera Corporation January Stratix Device Handbook Volume DC Switching Characteristics FPGA device The Quartus II software calculates IO timing IO standard default baseline loading specified IO standard Altera measures clocktooutput delays tCO worstcase process minimum voltage maximum temperature PVT V LVTTL IO standard mA default case current drive strength setting fast slew rate setting IO adder delays measured calculate tCO change worstcase PVT across IO standards current drive strength settings default loading shown Table page Timing derating data additional loading taken tCO across worstcase PVT IO standards drive strength settings These three pieces data used predict timing output pin tCO pin tOUTCO max V mA LVTTL IO Adder Output Delay Adder Loading Simulation using IBIS models required determine delays PCB traces addition output pin delay timing reported Quartus II software timing model device handbook Simulate output driver choice generalized test setup using values Table page Record time VMEAS Simulate output driver choice actual PCB trace load using appropriate IBIS input buffer model equivalent capacitance value represent load Record time VMEAS Compare results steps The increase decrease delay added subtracted IO Standard Output Adder delays yield actual worstcase propagation delay clocktoinput PCB trace The Quartus II software reports maximum timing conditions shown Table page using proceeding equation Figure page shows model circuit represented Quartus II output timing Altera Corporation Stratix Device Handbook Volume January Timing Model Figure Output Delay Timing Reporting Setup Modeled Quartus II Notes Figure Output pin timing reported output pin FPGA device Additional delays loading board trace delay need accounted IBIS model simulations VCCINT V unless otherwise specified VCCIO GND OUTPUT GND RT VTT RS CL Output Buffer SingleEnded Outputs VMEAS GND RUP VCCIO RDN Table Reporting Methodology For Maximum Timing For SingleEnded Output Pins Part Notes IO Standard Loading Termination Measurement Point RUP RDN RS RT VCCIO V VTT V CL pF VMEAS V LVTTL V LVTTL V LVTTL V LVTTL V LVCMOS V LVCMOS V LVCMOS V LVCMOS V GTL V GTL V GTL V GTL V SSTL Class II Altera Corporation January Stratix Device Handbook Volume DC Switching Characteristics V SSTL Class I V SSTL Class II V SSTL Class I V SSTL Class II V SSTL Class I V HSTL Class II V HSTL Class I V HSTL Class II V HSTL Class I V PCI V PCIX V Compact PCI V AGP X V CTT Notes Table Input measurement point internal node VCCINT Output measuring point data VMEAS Input stimulus edge rate VCCINT ns internal signal driver preceding IO buffer The first value output rising edge second value output falling edge The hyphen indicates infinite resistance disconnection Table Reporting Methodology For Maximum Timing For SingleEnded Output Pins Part Notes IO Standard Loading Termination Measurement Point RUP RDN RS RT VCCIO V VTT V CL pF VMEAS Altera Corporation Stratix Device Handbook Volume January Timing Model Table shows reporting methodology used Quartus II software minimum timing information output pins Table Reporting Methodology For Minimum Timing For SingleEnded Output Pins Part Notes IO Standard Loading Termination Measurement Point RUP RDN RS RT VCCIO V VTT V CL pF VMEAS V LVTTL V LVTTL V LVTTL V LVTTL V LVCMOS V LVCMOS V LVCMOS V LVCMOS V GTL V GTL V GTL V GTL V SSTL Class II V SSTL Class I V SSTL Class II V SSTL Class I V SSTL Class II V SSTL Class I V HSTL Class II V HSTL Class I V HSTL Class II V HSTL Class I V PCI V PCIX V Compact PCI V AGP Altera Corporation January Stratix Device Handbook Volume DC Switching Characteristics Figure shows measurement setup output disable output enable timing The TCHZ stands clock high Z time delay TXZ The TCLZ stands clock low Z driving time delay TZX Figure Measurement Setup TXZ TZX V CTT Notes Table Input measurement point internal node VCCINT Output measuring point data VMEAS When two values given first measurement point rising edge falling edge Input stimulus edge rate VCCINT ns internal signal driver preceding IO buffer The first value output rising edge second value output falling edge The hyphen indicates infinite resistance disconnection Table Reporting Methodology For Minimum Timing For SingleEnded Output Pins Part Notes IO Standard Loading Termination Measurement Point RUP RDN RS RT VCCIO V VTT V CL pF VMEAS mV mV mV mV CLK OUT OUT T CHZ T CLZ V T V C TOTALpF R Altera Corporation Stratix Device Handbook Volume January Timing Model External IO Delay Parameters External IO delay timing parameters IO standard input output adders programmable input output delays specified speed grade independent device density All timing parameters section apply flipchip wirebond packages Tables show input adder delays associated column row IO pins If IO standard selected V LVTTL LVCMOS add selected delay external tINSU tINSUPLL IO parameters shown Tables Table Stratix IO Standard Column Pin Input Delay Adders Parameter Speed Grade Speed Grade Speed Grade Speed Grade Unit Min Max Min Max Min Max Min Max LVCMOS ps V LVTTL ps V LVTTL ps V LVTTL ps V LVTTL ps GTL ps GTL ps V PCI ps V PCIX ps Compact PCI ps AGP ps AGP ps CTT ps SSTL Class I ps SSTL Class II ps SSTL Class I ps SSTL Class II ps SSTL Class I ps SSTL Class II ps V HSTL Class I ps V HSTL Class II ps V HSTL Class I ps V HSTL Class II ps Altera Corporation January Stratix Device Handbook Volume DC Switching Characteristics Table Stratix IO Standard Row Pin Input Delay Adders Parameter Speed Grade Speed Grade Speed Grade Speed Grade Unit Min Max Min Max Min Max Min Max LVCMOS ps V LVTTL ps V LVTTL ps V LVTTL ps V LVTTL ps GTL ps CTT ps SSTL Class I ps SSTL Class II ps SSTL Class I ps SSTL Class II ps SSTL Class I ps SSTL Class II ps V HSTL Class I ps V HSTL Class I ps LVDS ps LVPECL ps V PCML ps HyperTransport ps Altera Corporation Stratix Device Handbook Volume January Timing Model Tables show output adder delays associated column row IO pins fast slow slew rates If IO standard selected V LVTTL mA LVCMOS mA fast slew rate add selected delay external tOUTCO tOUTCOPLL tXZ tZX tXZPLL tZXPLL IO parameters shown Table page Table page Table Stratix IO Standard Output Delay Adders Fast Slew Rate Column Pins Part Parameter Speed Grade Speed Grade Speed Grade Speed Grade Unit Min Max Min Max Min Max Min Max LVCMOS mA ps mA ps mA ps mA ps mA ps V LVTTL mA ps mA ps mA ps mA ps mA ps V LVTTL mA ps mA ps mA ps mA ps V LVTTL mA ps mA ps mA ps V LVTTL mA ps mA ps mA ps GTL ps GTL ps V PCI ps V PCIX ps Compact PCI ps AGP ps AGP ps Altera Corporation January Stratix Device Handbook Volume DC Switching Characteristics CTT ps SSTL Class I ps SSTL Class II ps SSTL Class I ps SSTL Class II ps SSTL Class I ps SSTL Class II ps V HSTL Class I ps V HSTL Class II ps V HSTL Class I ps V HSTL Class II ps Table Stratix IO Standard Output Delay Adders Fast Slew Rate Row Pins Part Parameter Speed Grade Speed Grade Speed Grade Speed Grade Unit Min Max Min Max Min Max Min Max LVCMOS mA ps mA ps mA ps mA ps V LVTTL mA ps mA ps mA ps mA ps mA ps V LVTTL mA ps mA ps mA ps mA ps V LVTTL mA ps mA ps mA ps Table Stratix IO Standard Output Delay Adders Fast Slew Rate Column Pins Part Parameter Speed Grade Speed Grade Speed Grade Speed Grade Unit Min Max Min Max Min Max Min Max Altera Corporation Stratix Device Handbook Volume January Timing Model V LVTTL mA ps mA ps mA ps GTL ps CTT ps SSTL Class I ps SSTL Class II ps SSTL Class I ps SSTL Class II ps SSTL Class I ps V HSTL Class I ps V HSTL Class I ps LVDS ps LVPECL ps PCML ps HyperTransport technology ps Note Table These parameters available row IO pins Table Stratix IO Standard Output Delay Adders Slow Slew Rate Column Pins Part Parameter Speed Grade Speed Grade Speed Grade Speed Grade Unit Min Max Min Max Min Max Min Max LVCMOS mA ps mA ps mA ps mA ps mA ps Table Stratix IO Standard Output Delay Adders Fast Slew Rate Row Pins Part Parameter Speed Grade Speed Grade Speed Grade Speed Grade Unit Min Max Min Max Min Max Min Max Altera Corporation January Stratix Device Handbook Volume DC Switching Characteristics V LVTTL mA ps mA ps mA ps mA ps mA ps V LVTTL mA ps mA ps mA ps mA ps V LVTTL mA ps mA ps mA ps V LVTTL mA ps mA ps mA ps GTL ps GTL ps V PCI ps V PCIX ps Compact PCI ps AGP ps AGP ps CTT ps SSTL Class I ps SSTL Class II ps SSTL Class I ps SSTL Class II ps SSTL Class I ps SSTL Class II ps V HSTL Class I ps V HSTL Class II ps V HSTL Class I ps V HSTL Class II ps Table Stratix IO Standard Output Delay Adders Slow Slew Rate Column Pins Part Parameter Speed Grade Speed Grade Speed Grade Speed Grade Unit Min Max Min Max Min Max Min Max Altera Corporation Stratix Device Handbook Volume January Timing Model Table Stratix IO Standard Output Delay Adders Slow Slew Rate Row Pins IO Standard Speed Grade Speed Grade Speed Grade Speed Grade Unit Min Max Min Max Min Max Min Max LVCMOS mA ps mA ps mA ps mA ps V LVTTL mA ps mA ps mA ps mA ps V LVTTL mA ps mA ps mA ps mA ps V LVTTL mA ps mA ps mA ps V LVTTL mA ps mA ps mA ps GTL ps CTT ps SSTL Class I ps SSTL Class II ps SSTL Class I ps SSTL Class II ps SSTL Class I ps V HSTL Class I ps V HSTL Class I ps Altera Corporation January Stratix Device Handbook Volume DC Switching Characteristics Tables show adder delays column row IOE programmable delays These delays controlled Quartus II software logic options listed Parameter column Table Stratix IOE Programmable Delays Column Pins Note Parameter Setting Speed Grade Speed Grade Speed Grade Speed Grade Unit Min Max Min Max Min Max Min Max Decrease input delay internal cells Off ps Small ps Medium ps Large ps On ps Decrease input delay input register Off ps On ps Decrease input delay output register Off ps On ps Increase delay output pin Off ps On ps Increase delay output enable pin Off ps On ps Increase output clock enable delay Off ps Small ps Large ps On ps Increase input clock enable delay Off ps Small ps Large ps On ps Increase output enable clock enable delay Off ps Small ps Large ps On ps Increase tZX delay output pin Off ps On ps Altera Corporation Stratix Device Handbook Volume January Timing Model Table Stratix IOE Programmable Delays Row Pins Note Parameter Setting Speed Grade Speed Grade Speed Grade Speed Grade Unit Min Max Min Max Min Max Min Max Decrease input delay internal cells Off ps Small ps Medium ps Large ps On ps Decrease input delay input register Off ps On ps Decrease input delay output register Off ps On ps Increase delay output pin Off ps On ps Increase delay output enable pin Off ps On ps Increase output clock enable delay Off ps Small ps Large ps On ps Increase input clock enable delay Off ps Small ps Large ps On ps Increase output enable clock enable delay Off ps Small ps Large ps On ps Increase tZX delay output pin Off ps On ps Note Table Table The delay chain delays vary different device densities These timing values apply EPS EPS devices Reference timing information reported Quartus II software devices Altera Corporation January Stratix Device Handbook Volume DC Switching Characteristics The scaling factors column output pin timing Tables shown units time per pF unit capacitance pspF Add delay tCO combinatorial timing path output bidirectional pins addition IO adder delays shown Tables IOE programmable delays Tables Table Output Delay Adder Loading LVTTLLVCMOS Output Buffers Note Conditions Output Pin Adder Delay pspF Parameter Value V LVTTL V LVTTL V LVTTL V LVTTL LVCMOS Drive Strength mA mA mA mA mA mA Note Table The timing information table preliminary Table Output Delay Adder Loading SSTLHSTL Output Buffers Note Conditions Output Pin Adder Delay pspF SSTL SSTL SSTL V HSTL Class I Class II Note Table The timing information table preliminary Table Output Delay Adder Loading GTLGTLCTTPCI Output Buffers Note Conditions Output Pin Adder Delay pspF Parameter Value GTL GTL CTT PCI AGP VCCIO Voltage Level V V Note Table The timing information table preliminary Altera Corporation Stratix Device Handbook Volume January Timing Model Maximum Input Output Clock Rates Tables show maximum input clock rate column row pins Stratix devices Table Stratix Maximum Input Clock Rate CLK CLK Pins FlipChip Packages Part IO Standard Speed Grade Speed Grade Speed Grade Speed Grade Unit LVTTL MHz V MHz V MHz V MHz LVCMOS MHz GTL MHz GTL MHz SSTL Class I MHz SSTL Class II MHz SSTL Class I MHz SSTL Class II MHz SSTL Class I MHz SSTL Class II MHz V HSTL Class I MHz V HSTL Class II MHz V HSTL Class I MHz V HSTL Class II MHz V PCI MHz V PCIX MHz Compact PCI MHz AGP MHz AGP MHz CTT MHz Differential V HSTL C MHz LVPECL MHz PCML MHz Altera Corporation January Stratix Device Handbook Volume DC Switching Characteristics LVDS MHz HyperTransport technology MHz Table Stratix Maximum Input Clock Rate CLK Pins FPLLCLK Pins FlipChip Packages IO Standard Speed Grade Speed Grade Speed Grade Speed Grade Unit LVTTL MHz V MHz V MHz V MHz LVCMOS MHz GTL MHz SSTL Class I MHz SSTL Class II MHz SSTL Class I MHz SSTL Class II MHz SSTL Class I MHz SSTL Class II MHz V HSTL Class I MHz V HSTL Class I MHz CTT MHz Differential V HSTL C MHz LVPECL MHz PCML MHz LVDS MHz HyperTransport technology MHz Table Stratix Maximum Input Clock Rate CLK CLK Pins FlipChip Packages Part IO Standard Speed Grade Speed Grade Speed Grade Speed Grade Unit Altera Corporation Stratix Device Handbook Volume January Timing Model Table Stratix Maximum Input Clock Rate CLK Pins FlipChip Packages IO Standard Speed Grade Speed Grade Speed Grade Speed Grade Unit LVTTL MHz V MHz V MHz V MHz LVCMOS MHz GTL MHz SSTL Class I MHz SSTL Class II MHz SSTL Class I MHz SSTL Class II MHz SSTL Class I MHz SSTL Class II MHz V HSTL Class I MHz V HSTL Class I MHz CTT MHz Differential V HSTL C MHz LVPECL MHz PCML MHz LVDS MHz HyperTransport technology MHz Table Stratix Maximum Input Clock Rate CLK CLK Pins WireBond Packages Part IO Standard Speed Grade Speed Grade Speed Grade Unit LVTTL MHz V MHz V MHz V MHz LVCMOS MHz GTL MHz Altera Corporation January Stratix Device Handbook Volume DC Switching Characteristics GTL MHz SSTL Class I MHz SSTL Class II MHz SSTL Class I MHz SSTL Class II MHz SSTL Class I MHz SSTL Class II MHz V HSTL Class I MHz V HSTL Class II MHz V HSTL Class I MHz V HSTL Class II MHz V PCI MHz V PCIX MHz Compact PCI MHz AGP MHz AGP MHz CTT MHz Differential V HSTL C MHz LVPECL MHz PCML MHz LVDS MHz HyperTransport technology MHz Table Stratix Maximum Input Clock Rate CLK Pins FPLLCLK Pins WireBond Packages Part IO Standard Speed Grade Speed Grade Speed Grade Unit LVTTL MHz V MHz V MHz V MHz Table Stratix Maximum Input Clock Rate CLK CLK Pins WireBond Packages Part IO Standard Speed Grade Speed Grade Speed Grade Unit Altera Corporation Stratix Device Handbook Volume January Timing Model LVCMOS MHz GTL MHz SSTL Class I MHz SSTL Class II MHz SSTL Class I MHz SSTL Class II MHz SSTL Class I MHz SSTL Class II MHz V HSTL Class I MHz V HSTL Class I MHz CTT MHz Differential V HSTL C MHz LVPECL MHz PCML MHz LVDS MHz HyperTransport technology MHz Table Stratix Maximum Input Clock Rate CLK Pins WireBond Packages Part IO Standard Speed Grade Speed Grade Speed Grade Unit LVTTL MHz V MHz V MHz V MHz LVCMOS MHz GTL MHz SSTL Class I MHz SSTL Class II MHz SSTL Class I MHz SSTL Class II MHz Table Stratix Maximum Input Clock Rate CLK Pins FPLLCLK Pins WireBond Packages Part IO Standard Speed Grade Speed Grade Speed Grade Unit Altera Corporation January Stratix Device Handbook Volume DC Switching Characteristics Tables show maximum output clock rate column row pins Stratix devices SSTL Class I MHz SSTL Class II MHz V HSTL Class I MHz V HSTL Class I MHz CTT MHz Differential V HSTL C MHz LVPECL MHz PCML MHz LVDS MHz HyperTransport technology MHz Note Tables These parameters available row IO pins Table Stratix Maximum Output Clock Rate PLL Pins FlipChip Packages Part IO Standard Speed Grade Speed Grade Speed Grade Speed Grade Unit LVTTL MHz V MHz V MHz V MHz LVCMOS MHz GTL MHz GTL MHz SSTL Class I MHz SSTL Class II MHz SSTL Class I MHz SSTL Class I MHz SSTL Class I MHz Table Stratix Maximum Input Clock Rate CLK Pins WireBond Packages Part IO Standard Speed Grade Speed Grade Speed Grade Unit Altera Corporation Stratix Device Handbook Volume January Timing Model SSTL Class II MHz SSTL Class II MHz SSTL Class II MHz SSTL Class I MHz SSTL Class II MHz V HSTL Class I MHz V HSTL Class II MHz V HSTL Class I MHz V HSTL Class II MHz V PCI MHz V PCIX MHz Compact PCI MHz AGP MHz AGP MHz CTT MHz Differential V HSTL C MHz Differential V HSTL Class I MHz Differential V HSTL Class II MHz Differential SSTL MHz LVPECL MHz PCML MHz LVDS MHz HyperTransport technology MHz Table Stratix Maximum Output Clock Rate PLL Pins FlipChip Packages Part IO Standard Speed Grade Speed Grade Speed Grade Speed Grade Unit Altera Corporation January Stratix Device Handbook Volume DC Switching Characteristics Table Stratix Maximum Output Clock Rate Using IO Pins PLL Pins FlipChip Packages IO Standard Speed Grade Speed Grade Speed Grade Speed Grade Unit LVTTL MHz V MHz V MHz V MHz LVCMOS MHz GTL MHz GTL MHz SSTL Class I MHz SSTL Class II MHz SSTL Class I MHz SSTL Class II MHz SSTL Class I MHz SSTL Class II MHz V HSTL Class I MHz V HSTL Class II MHz V HSTL Class I MHz V HSTL Class II MHz V PCI MHz V PCIX MHz Compact PCI MHz AGP MHz AGP MHz CTT MHz LVPECL MHz PCML MHz LVDS MHz HyperTransport technology MHz Altera Corporation Stratix Device Handbook Volume January Timing Model Table Stratix Maximum Output Clock Rate PLL Pins WireBond Packages Part IO Standard Speed Grade Speed Grade Speed Grade Unit LVTTL MHz V MHz V MHz V MHz LVCMOS MHz GTL MHz GTL MHz SSTL Class I MHz SSTL Class II MHz SSTL Class I MHz SSTL Class II MHz SSTL Class I MHz SSTL Class II MHz V HSTL Class I MHz V HSTL Class II MHz V HSTL Class I MHz V HSTL Class II MHz V PCI MHz V PCIX MHz Compact PCI MHz AGP MHz AGP MHz CTT MHz Differential V HSTL C MHz Differential V HSTL Class I MHz Differential V HSTL Class II MHz Differential SSTL MHz LVPECL MHz PCML MHz Altera Corporation January Stratix Device Handbook Volume DC Switching Characteristics LVDS MHz HyperTransport technology MHz Table Stratix Maximum Output Clock Rate Using IO Pins PLL Pins WireBond Packages Part IO Standard Speed Grade Speed Grade Speed Grade Unit LVTTL MHz V MHz V MHz V MHz LVCMOS MHz GTL MHz GTL MHz SSTL Class I MHz SSTL Class II MHz SSTL Class I MHz SSTL Class II MHz SSTL Class I MHz SSTL Class II MHz V HSTL Class I MHz V HSTL Class II MHz V HSTL Class I MHz V HSTL Class II MHz V PCI MHz V PCIX MHz Compact PCI MHz AGP MHz AGP MHz CTT MHz LVPECL MHz PCML MHz Table Stratix Maximum Output Clock Rate PLL Pins WireBond Packages Part IO Standard Speed Grade Speed Grade Speed Grade Unit Altera Corporation Stratix Device Handbook Volume January Timing Model LVDS MHz HyperTransport technology MHz Notes Tables Differential SSTL outputs available column clock pins These parameters available row IO pins SSTL maximum drive strength condition See Table page information exact loading conditions IO standard SSTL minimum drive strength pF output load condition SSTL minimum drive strength pF output load condition Differential SSTL outputs supported column clock pins Table Stratix Maximum Output Clock Rate Using IO Pins PLL Pins WireBond Packages Part IO Standard Speed Grade Speed Grade Speed Grade Unit Altera Corporation January Stratix Device Handbook Volume DC Switching Characteristics HighSpeed IO Specification Table provides highspeed timing specifications definitions Table HighSpeed Timing Specifications Terminology HighSpeed Timing Specification Terminology tC Highspeed receivertransmitter input output clock period fHSCLK Highspeed receivertransmitter input output clock frequency tRISE Lowtohigh transmission time tFALL Hightolow transmission time Timing unit interval TUI The timing budget allowed skew propagation delays data sampling window TUI Receiver Input Clock Frequency Multiplication Factor tCw fHSDR Maximum LVDS data transfer rate fHSDR TUI Channeltochannel skew TCCS The timing difference fastest slowest output edges including tCO variation clock skew The clock included TCCS measurement Sampling window SW The period time data must valid captured correctly The setup hold times determine ideal strobe position within sampling window SW tSW max tSW min Input jitter peaktopeak Peaktopeak input jitter highspeed PLLs Output jitter peaktopeak Peaktopeak output jitter highspeed PLLs tDUTY Duty cycle highspeed transmitter output clock tLOCK Lock time highspeed transmitter receiver PLLs J Deserialization factor width internal data bus W PLL multiplication factor A ltera C rp ratio n S tratix D evice H b k Vo lu e Jan u ary H ig h S p eed IO S p ecificatio n Tables show highspeed IO timing Stratix devices Table HighSpeed IO Specifications FlipChip Packages Part Notes Symbol Conditions Speed Grade Speed Grade Speed Grade Speed Grade Unit Min Typ Max Min Typ Max Min Typ Max Min Typ Max fHSCLK Clock frequency LVDS LVPECL HyperTransport technology fHSCLK fHSDR W W Serdes used MHz W Serdes bypass MHz W Serdes used MHz W Serdes bypass MHz W Serdes used MHz fHSDR Device operation LVDS LVPECL HyperTransport technology J Mbps J Mbps J Mbps J Mbps J Mbps J LVDS LVPECL Mbps A ltera C rp ratio n Jan u ary S tratix D evice H b k Vo lu e H ig h S p eed IO S p ecificatio n fHSCLK Clock frequency PCML fHSCLK fHSDR W W Serdes used MHz W Serdes bypass MHz W Serdes used MHz W Serdes bypass MHz W Serdes used MHz fHSDR Device operation PCML J Mbps J Mbps J Mbps J Mbps J Mbps J Mbps TCCS All ps Table HighSpeed IO Specifications FlipChip Packages Part Notes Symbol Conditions Speed Grade Speed Grade Speed Grade Speed Grade Unit Min Typ Max Min Typ Max Min Typ Max Min Typ Max A ltera C rp ratio n S tratix D evice H b k Vo lu e Jan u ary H ig h S p eed IO S p ecificatio n SW PCML J ps PCML J ps PCML J ps LVDS LVPECL J ps LVDS LVPECL HyperTransport technology J ps Input jitter tolerance peaktopeak All ps Output jitter peaktopeak All ps Output tRISE LVDS ps HyperTransport technology ps LVPECL ps PCML ps Output tFALL LVDS ps HyperTransport technology ps LVPECL ps PCML ps Table HighSpeed IO Specifications FlipChip Packages Part Notes Symbol Conditions Speed Grade Speed Grade Speed Grade Speed Grade Unit Min Typ Max Min Typ Max Min Typ Max Min Typ Max A ltera C rp ratio n Jan u ary S tratix D evice H b k Vo lu e H ig h S p eed IO S p ecificatio n tDUTY LVDS J LVDS J LVPECL PCML HyperTransport technology tLOCK All Notes Table When J SERDES block used When J J SERDES bypassed Table HighSpeed IO Specifications FlipChip Packages Part Notes Symbol Conditions Speed Grade Speed Grade Speed Grade Speed Grade Unit Min Typ Max Min Typ Max Min Typ Max Min Typ Max A ltera C rp ratio n S tratix D evice H b k Vo lu e Jan u ary H ig h S p eed IO S p ecificatio n Table HighSpeed IO Specifications WireBond Packages Part Symbol Conditions Speed Grade Speed Grade Speed Grade Unit Min Typ Max Min Typ Max Min Typ Max fHSCLK Clock frequency LVDSLVPECL HyperTransport technology fHSCLK fHSDR W W Serdes used MHz W Serdes bypass MHz W Serdes used MHz W Serdes bypass MHz W Serdes used MHz fHSDR Device operation LVDSLVPECL HyperTransport technology J Mbps J Mbps J Mbps J Mbps J Mbps J LVDS LVPECL Mbps fH S C L K Clock frequency PCML fHSCLK fHSDR W W Serdes used MHz W Serdes bypass MHz W Serdes used MHz W Serdes bypass MHz W Serdes used MHz Device operation fH S D R PCML J Mbps J Mbps J Mbps J Mbps J Mbps J Mbps TCCS All ps A ltera C rp ratio n Jan u ary S tratix D evice H b k Vo lu e H ig h S p eed IO S p ecificatio n SW PCML J ps PCML J ps PCML J ps LVDS LVPECL J ps LVDS LVPECL HyperTransport technology J ps Input jitter tolerance peaktopeak All ps Output jitter peakto peak All ps Output tR I S E LVDS ps HyperTransport technology ps LVPECL ps PCML ps Output tFA L L LVDS ps HyperTransport ps LVPECL ps PCML ps tD UT Y LVDS J LVDS J LVPECL PCML HyperTransport technology tL O C K All Table HighSpeed IO Specifications WireBond Packages Part Symbol Conditions Speed Grade Speed Grade Speed Grade Unit Min Typ Max Min Typ Max Min Typ Max Altera Corporation Stratix Device Handbook Volume January PLL Specifications PLL Specifications Tables describe Stratix device enhanced PLL specifications Table Enhanced PLL Specifications Speed Grades Part Symbol Parameter Min Typ Max Unit fIN Input clock frequency MHz fINPFD Input frequency PFD MHz fINDUTY Input clock duty cycle fEINDUTY External feedback clock input duty cycle tINJITTER Input clock period jitter ps tEINJITTER External feedback clock period jitter ps tFCOMP External feedback clock compensation time ns fOUT Output frequency internal global regional clock MHz fOUTEXT Output frequency external clock MHz tOUTDUTY Duty cycle external clock output set tJITTER Period jitter external clock output ps MHz outclk mUI MHz outclk ps mUI tCONFIG Time required reconfigure scan chains PLLs fSCANCLK tCONFIG Time required reconfigure scan chains PLLs fSCANCLK tSCANCLK scanclk frequency MHz tDLOCK Time required lock dynamically switchover reconfiguring nonpostscale countersdelays tLOCK Time required lock end device configuration fVCO PLL internal VCO operating range MHz tLSKEW Clock skew two external clock outputs driven counter ps Altera Corporation January Stratix Device Handbook Volume DC Switching Characteristics tSKEW Clock skew two external clock outputs driven different counters settings ps fSS Spread spectrum modulation frequency kHz spread Percentage spread spread spectrum frequency tARESET Minimum pulse width areset signal ns tA R E S E T RE C O N F I G Minimum pulse width areset signal using PLL reconfiguration Reset PLL scandataout goes high ns Table Enhanced PLL Specifications Speed Grades Part Symbol Parameter Min Typ Max Unit fIN Input clock frequency MHz fINPFD Input frequency PFD MHz fINDUTY Input clock duty cycle fEINDUTY External feedback clock input duty cycle tINJITTER Input clock period jitter ps tEINJITTER External feedback clock period jitter ps tFCOMP External feedback clock compensation time ns fOUT Output frequency internal global regional clock MHz fOUTEXT Output frequency external clock MHz tOUTDUTY Duty cycle external clock output set tJITTER Period jitter external clock output ps MHz outclk mUI MHz outclk ps mUI tCONFIG Time required reconfigure scan chains PLLs fSCANCLK tCONFIG Time required reconfigure scan chains PLLs fSCANCLK Table Enhanced PLL Specifications Speed Grades Part Symbol Parameter Min Typ Max Unit Altera Corporation Stratix Device Handbook Volume January PLL Specifications tSCANCLK scanclk frequency MHz tDLOCK Time required lock dynamically switchover reconfiguring nonpostscale countersdelays tLOCK Time required lock end device configuration fVCO PLL internal VCO operating range MHz tLSKEW Clock skew two external clock outputs driven counter ps tSKEW Clock skew two external clock outputs driven different counters settings ps fSS Spread spectrum modulation frequency kHz spread Percentage spread spread spectrum frequency tARESET Minimum pulse width areset signal ns Table Enhanced PLL Specifications Speed Grade Part Symbol Parameter Min Typ Max Unit fIN Input clock frequency MHz fINPFD Input frequency PFD MHz fINDUTY Input clock duty cycle fEINDUTY External feedback clock input duty cycle tINJITTER Input clock period jitter ps tEINJITTER External feedback clock period jitter ps tFCOMP External feedback clock compensation time ns fOUT Output frequency internal global regional clock MHz fOUTEXT Output frequency external clock MHz Table Enhanced PLL Specifications Speed Grades Part Symbol Parameter Min Typ Max Unit Altera Corporation January Stratix Device Handbook Volume DC Switching Characteristics tOUTDUTY Duty cycle external clock output set tJITTER Period jitter external clock output ps MHz outclk mUI MHz outclk ps mUI tCONFIG Time required reconfigure scan chains PLLs fSCANCLK tCONFIG Time required reconfigure scan chains PLLs fSCANCLK tSCANCLK scanclk frequency MHz tDLOCK Time required lock dynamically switchover reconfiguring nonpostscale countersdelays tLOCK Time required lock end device configuration fVCO PLL internal VCO operating range MHz tLSKEW Clock skew two external clock outputs driven counter ps tSKEW Clock skew two external clock outputs driven different counters settings ps fSS Spread spectrum modulation frequency kHz spread Percentage spread spread spectrum frequency tARESET Minimum pulse width areset signal ns Table Enhanced PLL Specifications Speed Grade Part Symbol Parameter Min Typ Max Unit fIN Input clock frequency MHz fINPFD Input frequency PFD MHz fINDUTY Input clock duty cycle fEINDUTY External feedback clock input duty cycle tINJITTER Input clock period jitter ps Table Enhanced PLL Specifications Speed Grade Part Symbol Parameter Min Typ Max Unit Altera Corporation Stratix Device Handbook Volume January PLL Specifications tEINJITTER External feedback clock period jitter ps tFCOMP External feedback clock compensation time ns fOUT Output frequency internal global regional clock MHz fOUTEXT Output frequency external clock MHz tOUTDUTY Duty cycle external clock output set tJITTER Period jitter external clock output ps MHz outclk mUI MHz outclk ps mUI tCONFIG Time required reconfigure scan chains PLLs fSCANCLK tCONFIG Time required reconfigure scan chains PLLs fSCANCLK tSCANCLK scanclk frequency MHz tDLOCK Time required lock dynamically switchover reconfiguring nonpostscale countersdelays tLOCK Time required lock end device configuration fVCO PLL internal VCO operating range MHz Table Enhanced PLL Specifications Speed Grade Part Symbol Parameter Min Typ Max Unit Altera Corporation January Stratix Device Handbook Volume DC Switching Characteristics tLSKEW Clock skew two external clock outputs driven counter ps tSKEW Clock skew two external clock outputs driven different counters settings ps fSS Spread spectrum modulation frequency kHz spread Percentage spread spread spectrum frequency tARESET Minimum pulse width areset signal ns Notes Tables The minimum input clock frequency PFD fINN must least MHz Stratix device enhanced PLLs Use equation fOUT fI N mln postscale counter conjunction specified fI N P F D fV C O ranges determine allowed PLL settings See Maximum Input Output Clock Rates page tFCOMP also equal input clock period multiplied prescale divider n whichever less This parameter timing analyzed Quartus II software scanclk scandata ports driven logic array Actual jitter performance may vary based system configuration Total required time reconfigure lock equal tDLOCK tCONFIG If postscale counters delays changed tDLOCK equal When using spreadspectrum feature minimum VCO frequency MHz The maximum VCO frequency determined speed grade selected Lock time function PLL configuration may significantly faster depending bandwidth settings feedback counter change increment Exact usercontrollable value depends PLL settings The LOCK circuit Stratix PLLs work industrial devices C unless PFD frequency MHz See Stratix FPGA Errata Sheet information PLL Table Enhanced PLL Specifications Speed Grade Part Symbol Parameter Min Typ Max Unit Altera Corporation Stratix Device Handbook Volume January PLL Specifications Tables describe Stratix device fast PLL specifications Table Fast PLL Specifications Speed Grade Devices Symbol Parameter Min Max Unit fIN CLKIN frequency MHz fINPFD Input frequency PFD MHz fOUT Output frequency internal global regional clock MHz fOUTDIFFIO Output frequency external clock driven differential IO data channel fVCO VCO operating frequency MHz tINDUTY CLKIN duty cycle tINJITTER Period jitter CLKIN pin ps tDUTY Duty cycle DFFIO CLKOUT pin tJITTER Period jitter DIFFIO clock ps tLOCK Time required PLL acquire lock Multiplication factors counter Integer l l g Multiplication factors l l g counter Integer tARESET Minimum pulse width areset signal ns Table Fast PLL Specifications Speed Grades Part Symbol Parameter Min Max Unit fIN CLKIN frequency MHz fINPFD Input frequency PFD MHz fOUT Output frequency internal global regional clock MHz fOUTDIFFIO Output frequency external clock driven differential IO data channel MHz fVCO VCO operating frequency MHz tINDUTY CLKIN duty cycle tINJITTER Period jitter CLKIN pin ps tDUTY Duty cycle DFFIO CLKOUT pin Altera Corporation January Stratix Device Handbook Volume DC Switching Characteristics tJITTER Period jitter DIFFIO clock ps tLOCK Time required PLL acquire lock Multiplication factors counter Integer l l g Multiplication factors l l g counter Integer tARESET Minimum pulse width areset signal ns Table Fast PLL Specifications Speed Grades Part Symbol Parameter Min Max Unit fIN CLKIN frequency MHz fINPFD Input frequency PFD MHz fOUT Output frequency internal global regional clock MHz fOUTDIFFIO Output frequency external clock driven differential IO data channel MHz fVCO VCO operating frequency MHz tINDUTY CLKIN duty cycle tINJITTER Period jitter CLKIN pin ps tDUTY Duty cycle DFFIO CLKOUT pin tJITTER Period jitter DIFFIO clock ps tLOCK Time required PLL acquire lock Multiplication factors counter Integer l l g Multiplication factors l l g counter Integer Table Fast PLL Specifications Speed Grades Part Symbol Parameter Min Max Unit Altera Corporation Stratix Device Handbook Volume January DLL Specifications DLL Specifications Table reports jitter DLL DQS phase shift reference circuit f For information DLL jitter see DDR SRAM section Stratix Architecture chapter Stratix Device Handbook Volume Table lists Stratix DLL low frequency limit full phase shift across PVT conditions The Stratix DLL used frequencies achieve full phase shift requested across tARESET Minimum pulse width areset signal ns Notes Tables See Maximum Input Output Clock Rates page PLLs EPS device support MHz input output Use equation fO U T fI N mln postscale counter conjunction specified fI N P F D fV C O ranges determine allowed PLL settings When using SERDES highspeed differential IO mode supports maximum output frequency MHz global regional clocks maximum data rate Mbps divided smallest SERDES J factor Refer section HighSpeed IO Specification page information This parameter highspeed differential IO mode These counters maximum programmed duty cycle Otherwise maximum Highspeed differential IO mode supports W J Table Fast PLL Specifications Speed Grades Part Symbol Parameter Min Max Unit Table DLL Jitter DQS Phase Shift Reference Circuit Frequency MHz DLL Jitter ps Altera Corporation January Stratix Device Handbook Volume DC Switching Characteristics process operating conditions Run timing analyzer Quartus II software fast slow operating conditions see phase shift range achieved frequencies Table Stratix DLL Low Frequency Limit Full Phase Shift Phase Shift Minimum Frequency Full Phase Shift Unit MHz MHz Altera Corporation Stratix Device Handbook Volume January DLL Specifications Altera Corporation September Reference Ordering Information Software Stratix devices supported Altera Quartus II design software provides comprehensive environment systemona programmablechip SOPC design The Quartus II software includes HDL schematic design entry compilation logic synthesis full simulation advanced timing analysis SignalTap II logic analyzer device configuration See Design Software Selector Guide details Quartus II software features The Quartus II software supports Windows XPNT Sun Solaris Linux Red Hat v HPUX operating systems It also supports seamless integration industryleading EDA tools NativeLink interface Device PinOuts Stratix device pinouts found Altera web site wwwalteracom Ordering Information Figure describes ordering codes Stratix devices For information specific package see Package Information Stratix Devices chapter S Altera Corporation Stratix Device Handbook Volume September Ordering Information Figure Stratix Device Packaging Ordering Information Device Type Package Type fastest Number pins particular BGA FineLine BGA package ES B F Ballgrid array BGA FineLine BGA EPS Stratix C I Commercial temperature tJ C C Industrial temperature tJ C C Optional SuffixFamily Signature Operating Temperature Speed Grade Pin Count Engineering sample EPS CF ES Indicates specific device options shipment method Altera Corporation Index Index A Accumulator AdderOutput Blocks AdderSubtractor Accumulator AGP x Specifications AGP x Specifications Architecture x Multiply Mode addnsub Signal Block Diagram Bus Hold Byte Alignment CarrySelect Chain Clear Preset Logic Control Combined Resources Dedicated Circuitry Device Resources Device Routing Scheme Digital Signal Processing Block Direct Link Connection Dynamic Arithmetic Mode LE FourMultipliers Adder Mode Functional Description LAB Interconnects Logic Array Blocks Structure LE Operating Modes Logic Elements Modes Operation Multiplier Size Configurations per DSP block MultiplyAccumulator Mode MultiTrack Interconnect Normal Mode LE OpenDrain Output Power Sequencing Hot Socketing Programmable Drive Strength Programmable PullUp Resistor Simple Multiplier Mode SinglePort Mode SlewRate Control TwoMultipliers Adder Mode Adder Mode Implementing Complex Multiply C Class I Specifications Class II Specifications Clocks Clock Feedback Clock Multiplication Division Clock Switchover Delay EPS EPS EPS Device IO Clock Groups EPS EPS EPS Device Fast Clock Pin Connections Fast Regional Clocks EPS Device Fast Regional Clock Pin Con nections Fast Regional Clocks EPS EPS EPS EPS Device IO Clock Groups External Clock Inputs Outputs Outputs Enhanced PLLs Outputs PLLs Fast Regional Clock External IO Timing Parameters Fast Regional Clock Network Index Altera Corporation Stratix Device Handbook Volume Global Hierarchical Clocking Global Regional Clock Connections Side Pins Fast PLL Outputs Top Clock Pins Enhanced PLL Outputs Global Clock External IO Timing Parameters Global Clock Network Global Clocking Independent Clock Mode InputOutput Clock Mode Simple DualPort Mode True DualPort Mode Maximum Input Output Clock Rates Maximum Input Clock Rate CLK Pins FlipChip Packages WireBond Packages Pins FlipChip Packages WireBond Packages CLK Pins FlipChip Packages WireBond Packages Maximum Output Clock Rate PLL Pins FlipChip Packages WireBond Packages Pins FlipChip Packages WireBond Packages Phase Delay Shifting Phase Delay PLL Clock Networks ReadWrite Clock Mode Simple DualPort Mode Regional Clock External IO Timing Parameters Regional Clock Bus Regional Clock Network SpreadSpectrum Clocking Configuration Bit IDCODE Testing Data Sources Configuration Local Update Mode Local Update Transition Diagram Operating Modes Partial Reconfiguration Remote Update Remote Update Transition Diagram Schemes SignalTap II Embedded Logic Analyzer Stratix FPGAs JRunner Control Signals D DC Switching Absolute Maximum Ratings Bus Hold Parameters Capacitance DC Switching Characteristics External Timing Parameters Operating Conditions Performance Power Consumption Recommended Operating Conditions DDR DoubleData Rate IO Pins Device Features EPS EPS EPS EPS EPS EPS EPS Altera Corporation Index Stratix Device Handbook Volume Differential HSTL Specifications DSP Block Diagram Configuration x Bit x Bit Block Interconnect Interface Block Interface Block Signal Sources Destinations Blocks Arranged Columns Stratix Devices Input Register Modes Input Registers Multiplier Block Signed Representation SubBlock SubBlocks Using Input Shift Register Connections PipelinePost Multiply Register E EPS Devices Column Pin Fast Regional Clock External IO Timing Parameters Global Clock External IO Timing Parameters Regional Clock External IO Timing Parameters Row Pin Fast Regional Clock External IO Timing Parameters Global Clock External IO Timing Parameters Regional Clock External IO Timing Parameters EPS Devices Column Pin Fast Regional Clock External IO Timing Parameters Global Clock External IO Timing Parameters Regional Clock External IO Timing Parameters Row Pin Fast Regional Clock External IO Timing Parameters Global Clock External IO Timing Parameters Regional Clock External IO Timing Parameters EPS Devices Column Pin Fast Regional Clock External IO Timing Parameters Global Clock External IO Timing Parameters Regional Clock External IO Timing Parameters Row Pin Fast Regional Clock External IO Timing Parameters Global Clock External IO Timing Parameters Regional Clock External IO Timing Parameters EPS Devices Column Pin Fast Regional Clock External IO Timing Parameters Global Clock External IO Timing Parameters Regional Clock External IO Timing Parameters Row Pin Fast Regional Clock External IO Timing Parameters Global Clock External IO Timing Parameters Regional Clock External IO Timing Parameters EPS Devices Column Pin Fast Regional Clock External IO Timing Parameters Global Clock External IO Timing Parameters Regional Clock External IO Timing Parameters Row Pin Index Altera Corporation Stratix Device Handbook Volume Fast Regional Clock External IO Timing Parameters Global Clock External IO Timing Parameters Regional Clock External IO Timing Parameters EPS Devices Column Pin Fast Regional Clock External IO Timing Parameters Global Clock External IO Timing Parameters Regional Clock External IO Timing Parameters MRAM Interface Locations Row Pin Fast Regional Clock External IO Timing Parameters Global Clock External IO Timing Parameters Regional Clock External IO Timing Parameters EPS Devices Column Pin Fast Regional Clock External IO Timing Parameters Global Clock External IO Timing Parameters Regional Clock External IO Timing Parameters Global Clock External IO Timing Parameters Row Pin Fast Regional Clock External IO Timing Parameters Regional Clock External IO Timing Parameters H HSTL Class I Specifications Class II Specifications I IO Standards V IO Specifications V IO Specifications V IO Specifications V LVDS IO Specifications PCI Specifications PCML Specifications Advanced IO Standard Support Column IO Block Connection Interconnect Column Pin Input Delay Adders Control Signal Selection per IOE CTT IO Specifications Differential LVDS Input OnChip Termination External IO Delay Parameters GTL IO Specifications HighSpeed Differential IO Support HyperTransport Technology Specifications IO Banks IO Structure IO Support Bank IOE Structure LVCMOS Specifications LVDS Performance Fast PLL Input LVPECL Specifications LVTTL Specifications MultiVolt IO Interface MultiVolt IO Support Output Delay Adders Fast Slew Rate Column Pins Output Delay Adders Fast Slew Rate Row Pins Output Delay Adders Slow Slew Rate Column Pins Package Options IO Pin Counts Receiver Input Waveforms Differential Altera Corporation Index Stratix Device Handbook Volume IO Standards Row IO Block Connection Interconnect Row Pin Input Delay Adders Signal Path IO Block SSTL SSTL SSTL Stratix IOE Bidirectional IO Configuration Supported IO Standards Transmitter Output Waveforms Differ ential IO Standards Interconnect C Connections DSP Block Interface Interconnect LeftFacing MRAM Interconnect Interface LUT Chain Register Chain Interconnects MRAM Column Unit Interface Interconnect Row Unit Interface Interconnect R Connections IOE Internal Timing Microparameters J JTAG BoundaryScan Register Length Support Stratix JTAG Instructions Waveforms L LAB Control Signals Wide Control Signals LUT Chain Register Chain M Memory Architecture Byte Enable MK RAM Block Byte Enable MRAM Block External RAM Interfacing MK Block Internal Timing Microparameter Descriptions Microparameters RAM Block Configurations Simple Dual Port Configurations True Dual Port Control Signals LAB Row Interface M Block Internal Timing Microparameter Descriptions Microparameters RAM Block Architecture Configurations Simple DualPort RAM Control Signals LAB Row Interface Memory Block Size Memory Modes MRAM Block Configurations Simple Dual Port Configurations True Dual Port Block Control Signals Block Internal Timing Microparameter Descriptions Combined Byte Selection x Index Altera Corporation Stratix Device Handbook Volume Mode Row Column Interface Unit Signals Parity Bit Support Shift Register Memory Configuration Support Simple DualPort SinglePort Memory Configurations Stratix IOE DDR Input IO Configuration Stratix IOE DDR Output IO Configuration TriMatrix Memory True DualPort Memory Configuration O Ordering Information Device PinOuts Packaging Ordering Information Reference Ordering Information Output Registers Output Selection Multiplexer P Packaging BGA Package Sizes Device Speed Grades FineLine BGA Package Sizes PCIX Specifications Phase Shifting PLL Advanced Clear Enable Control Dynamically Programmable Counters De lays Stratix Device Enhanced PLLs Enhanced Fast PLLs Fast PLL Channel Layout EPS EPS EPS Devices Channel Layout EPS EPS Devices Port IO Standards IO Standards Supported Enhanced PLL Pins Lock Detect Programmable Gated Locked PLL Locations Programmable Bandwidth Programmable Delay Chain Programmable Duty Cycle Reconfiguration T Testing Temperature Sensing Diode Electrical Characteristics External Temperature vs TemperatureSensing Diode Voltage Timing DSP Block Internal Timing Microparameter Descriptions Microparameters DualPort RAM Timing Microparameter Waveform External Timing Stratix Devices HighSpeed IO Timing HighSpeed Timing Specifications Terminology Internal Parameters IOE Internal Timing Microparameter Descriptions LE Internal Timing Microparameters Logic Elements Internal Timing Microparam eter Descriptions Model PLL Timing Preliminary Final Stratix Device Timing Model Status Stratix JTAG Timing Parameters Values TriMatrix Memory TriMatrix Memory Features Stratix Device Handbook Volume Contents Chapter Revision Dates About This Handbook How Find Information How Contact Altera Typographic Conventions Section I Stratix Device Family Data Sheet Revision History Introduction Introduction Features Stratix Architecture Functional Description Logic Array Blocks LAB Interconnects LAB Control Signals Logic Elements LUT Chain Register Chain addnsub Signal LE Operating Modes Normal Mode Dynamic Arithmetic Mode CarrySelect Chain Clear Preset Logic Control MultiTrack Interconnect TriMatrix Memory Memory Modes Clear Signals Parity Bit Support Shift Register Support Memory Block Size M RAM Block MK RAM Blocks MRAM Block Independent Clock Mode InputOutput Clock Mode ReadWrite Clock Mode SinglePort Mode Multiplier Block Input Registers Multiplier PipelinePost Multiply Register AdderOutput Blocks AdderSubtractorAccumulator AdderSubtractor Accumulator Summation Output Selection Multiplexer Output Registers Modes Operation Simple Multiplier Mode MultiplyAccumulator Mode TwoMultipliers Adder Mode FourMultipliers Adder Mode DSP Block Interface PLLs Clock Networks Global Hierarchical Clocking Global Clock Network Regional Clock Network Fast Regional Clock Network Combined Resources Enhanced Fast PLLs Enhanced PLLs Clock Multiplication Division Clock Switchover PLL Reconfiguration Programmable Bandwidth External Clock Outputs Clock Feedback Phase Delay Shifting Phase Delay Clock Delay SpreadSpectrum Clocking Lock Detect Programmable Duty Cycle Advanced Clear Enable Control Fast PLLs Clock Multiplication Division External Clock Inputs External Clock Outputs Phase Shifting Control Signals IO Structure DoubleData Rate IO Pins External RAM Interfacing Programmable Drive Strength OpenDrain Output SlewRate Control Bus Hold Programmable PullUp Resistor Advanced IO Standard Support Differential OnChip Termination MultiVolt IO Interface HighSpeed Differential IO Support Dedicated Circuitry Byte Alignment Power Sequencing Hot Socketing Configuration Testing IEEE Std JTAG BoundaryScan Support SignalTap II Embedded Logic Analyzer Configuration Operating Modes Configuring Stratix FPGAs JRunner Configuration Schemes Partial Reconfiguration Remote Update Configuration Modes Remote Update Mode Local Update Mode Stratix Automated Single Event Upset SEU Detection CustomBuilt Circuitry Software Interface Temperature Sensing Diode DC Switching Characteristics Operating Conditions Power Consumption Timing Model Preliminary Final Timing Performance Internal Timing Parameters External Timing Parameters Stratix External IO Timing Definition IO Skew Skew Input Pins PLL Counter Clock Network Skews IO Timing Measurement Methodology External IO Delay Parameters Maximum Input Output Clock Rates HighSpeed IO Specification PLL Specifications DLL Specifications Reference Ordering Information Software Device PinOuts Ordering Information Index\n",
      "1347    43243\n",
      "2       39475\n",
      "4029    35761\n",
      "4030    35761\n",
      "4032    35761\n",
      "Name: raw_length, dtype: int64\n"
     ]
    }
   ],
   "source": [
    "print(products_df.head(5)[\"raw_data\"].values[0])\n",
    "print(products_df.head(5)[\"raw_length\"])"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 17,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "'```json\\n{\\n    \"name\": \"Stratix Device Handbook Volume\",\\n    \"size\": \"Not available\",\\n    \"form\": \"Not available\",\\n    \"processor\": \"Not available\",\\n    \"core\": \"Not available\",\\n    \"frequency\": \"Not available\",\\n    \"memory\": \"Not available\",\\n    \"voltage\": \"Not available\",\\n    \"io\": \"Not available\",\\n    \"thermal\": \"Not available\",\\n    \"feature\": \"Not available\",\\n    \"type\": \"Not available\",\\n    \"specification\": \"Not available\",\\n    \"manufacturer\": \"Altera Corporation\",\\n    \"location\": \"Innovation Drive, San Jose, CA\",\\n    \"description\": \"The Stratix Device Handbook provides comprehensive information on Altera\\'s Stratix family of devices, including features, architecture, configuration, and technical specifications.\",\\n    \"summary\": \"Comprehensive guide to Altera\\'s Stratix family of devices, detailing features, architecture, and technical specifications.\"\\n}\\n```'"
      ]
     },
     "execution_count": 17,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "result = client.extract_data(products_df.head(5)[\"raw_data\"].values[0])\n",
    "result"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 18,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "'{    \"name\": \"Stratix Device Handbook Volume\",    \"size\": \"Not available\",    \"form\": \"Not available\",    \"processor\": \"Not available\",    \"core\": \"Not available\",    \"frequency\": \"Not available\",    \"memory\": \"Not available\",    \"voltage\": \"Not available\",    \"io\": \"Not available\",    \"thermal\": \"Not available\",    \"feature\": \"Not available\",    \"type\": \"Not available\",    \"specification\": \"Not available\",    \"manufacturer\": \"Altera Corporation\",    \"location\": \"Innovation Drive, San Jose, CA\",    \"description\": \"The Stratix Device Handbook provides comprehensive information on Altera\\'s Stratix family of devices, including features, architecture, configuration, and technical specifications.\",    \"summary\": \"Comprehensive guide to Altera\\'s Stratix family of devices, detailing features, architecture, and technical specifications.\"}'"
      ]
     },
     "execution_count": 18,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "x = result.replace(\"```\", \"\").replace(\"json\", \"\").replace(\"\\n\", \"\").strip()\n",
    "x"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 19,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "{'name': 'Stratix Device Handbook Volume',\n",
       " 'size': 'Not available',\n",
       " 'form': 'Not available',\n",
       " 'processor': 'Not available',\n",
       " 'core': 'Not available',\n",
       " 'frequency': 'Not available',\n",
       " 'memory': 'Not available',\n",
       " 'voltage': 'Not available',\n",
       " 'io': 'Not available',\n",
       " 'thermal': 'Not available',\n",
       " 'feature': 'Not available',\n",
       " 'type': 'Not available',\n",
       " 'specification': 'Not available',\n",
       " 'manufacturer': 'Altera Corporation',\n",
       " 'location': 'Innovation Drive, San Jose, CA',\n",
       " 'description': \"The Stratix Device Handbook provides comprehensive information on Altera's Stratix family of devices, including features, architecture, configuration, and technical specifications.\",\n",
       " 'summary': \"Comprehensive guide to Altera's Stratix family of devices, detailing features, architecture, and technical specifications.\"}"
      ]
     },
     "execution_count": 19,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "parsed_result = json.loads(x)\n",
    "parsed_result"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 14,
   "metadata": {},
   "outputs": [],
   "source": [
    "# select product from index 1111 to 1800\n",
    "products_df = products_df.iloc[1111:1800]"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 15,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "<class 'pandas.core.frame.DataFrame'>\n",
      "Index: 689 entries, 241 to 1005\n",
      "Data columns (total 3 columns):\n",
      " #   Column      Non-Null Count  Dtype \n",
      "---  ------      --------------  ----- \n",
      " 0   id          689 non-null    object\n",
      " 1   raw_data    689 non-null    object\n",
      " 2   raw_length  689 non-null    int64 \n",
      "dtypes: int64(1), object(2)\n",
      "memory usage: 21.5+ KB\n"
     ]
    }
   ],
   "source": [
    "products_df.info()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 20,
   "metadata": {},
   "outputs": [],
   "source": [
    "# randomly select 100 products from products_df\n",
    "# products = products_df.sample(100, random_state=42)\n",
    "# products.head(1)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 21,
   "metadata": {},
   "outputs": [],
   "source": [
    "# sns.displot(products[\"raw_length\"], kde=True)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 16,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Processed 100 products\n",
      "Processed 200 products\n",
      "Processed 300 products\n",
      "Processed 400 products\n",
      "Processed 500 products\n",
      "Processed 600 products\n"
     ]
    }
   ],
   "source": [
    "extracted_data = []\n",
    "raw_extracted_data = []\n",
    "i = 0\n",
    "\n",
    "for header, subheader in products_df[[\"id\", \"raw_data\"]].values:\n",
    "    result = client.extract_data(subheader)\n",
    "    x = result.replace(\"```\", \"\").replace(\"json\", \"\").replace(\"\\n\", \"\").strip()\n",
    "    try:\n",
    "        parsed_result = json.loads(x)\n",
    "        parsed_result[\"id\"] = header\n",
    "        extracted_data.append(parsed_result)\n",
    "    except:\n",
    "        raw_extracted_data.append(result)\n",
    "    i += 1\n",
    "    if i % 100 == 0:\n",
    "        print(f\"Processed {i} products\")\n",
    "\n",
    "# extracted_data"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 17,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "687"
      ]
     },
     "execution_count": 17,
     "metadata": {},
     "output_type": "execute_result"
    },
    {
     "data": {
      "text/plain": [
       "2"
      ]
     },
     "execution_count": 17,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "len(extracted_data)\n",
    "len(raw_extracted_data)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "['```json\\n{\\n    \"name\": \"Advantech AIMB-275G2-00A1E\",\\n    \"size\": \"170 x 170 mm\",\\n    \"form\": \"Mini-ITX\",\\n    \"processor\": \"Intel Core i5-4300U, Intel Core i3-4010U, Intel Celeron 2980U\",\\n    \"core\": \"Dual core\",\\n    \"frequency\": \"1.9 GHz, 1.7 GHz, 1.6 GHz\",\\n    \"memory\": \"Dual Channel DDR3L 1600 MHz, Max Capacity 16 GB (8 GB per SODIMM), 2 x 204-pin SODIMM, Non-ECC\",\\n    \"voltage\": \"Single voltage 12V DC input\",\\n    \"io\": \"Multiple display I/O supports versatile Tri display functions (eDP/LVDS, DP/HDMI, DP), Realtek ALC892 supports 5.1 channel HD audio, Dual Realtek RTL8111E Gigabit LAN, Full-sized MiniPCIe, Half-sized MiniPCIe, 6 x COM, 2 x SATA III, 1 x mSATA, 4 x USB 3.0, 6 x USB 2.0\",\\n    \"thermal\": \"Fanless Heat Sink, Fan Cooler, Heat Pipe Cooling Module\",\\n    \"feature\": \"Supports Intel Core i5/i3/Celeron ULT processors, Multiple display I/O, Dual Realtek Gigabit LAN, Full-sized and Half-sized MiniPCIe slots, Wide range of I/O interfaces\",\\n    \"type\": \"Industrial Motherboard\",\\n    \"specification\": \"Processor System: Intel Core i5-4300U, Intel Core i3-4010U, Intel Celeron 2980U; Core Number: Dual core; Max Speed: 1.9 GHz, 1.7 GHz, 1.6 GHz; L2 Cache: 3 MB, 3 MB, 2 MB; Chipset: 4th Generation Intel Core ULT processors Lynx Point-LP; BIOS: AMI EFI 64 Mbit SPI; Expansion Slot: Full-size MiniPCIe, Half-size MiniPCIe; Memory Technology: Dual Channel DDR3L 1600 MHz; Max Capacity: 16 GB (8 GB per SODIMM); Graphics Controller: Intel HD Graphics; Ethernet Interface: 10/100/1000 Mbps; Controller: LAN1: Realtek RTL8111E-VB-GR, LAN2: Realtek RTL8111E-VB-GR; Connector: RJ-45 x 2; SATA: 2 x SATA III, 1 x mSATA; Rear I/O: 2 x DP/HDMI, 2 x Ethernet, 4 x USB 3.0, Audio (single audio jack, Line-Out Green, Mic-In Red), DC Jack (12V DC Jack single power); Internal Connector: LVDS Inverter, eDP BOM optional, LVDS Inverter 40-pin support 3.3V/5V/12V, LVDS Connector 30-pin 3.3V/5V/12V jumper selected, USB ports: 6 x USB 2.0 2.54 mm 10-pin header, Serial COM: 6 x COM (RS-232 supports 5V/12V/RI without HW auto flow control), SATA: 2 x SATA III, 1 x mSATA, SATA Power, PS/2 KB/MS: Supports PS/2 KB/MS 6-pin wafer, CPU/System/Chassis Fan Connector: CPU fan 4-pin wafer, System fan 4-pin wafer, Power Connector: 4-pin ATX, 12V DC, GPIO: 8-bit DI, 8-bit DO, Watchdog Timer: Output System reset, Interval Programmable 1~255 sec/min, Power Requirement: Single voltage 12V DC input, Power Consumption: Max test HCT: 1 x SATA HDD, 1 x 4G RAM, 12V @ 2.5A (Celeron 2980U), Environment Temperature: Operating: 0 ~ 60°C (32 ~ 140°F) depends on CPU speed and cooler solution, Non-Operating: -40 ~ 85°C (-40 ~ 185°F), Physical Characteristics: Dimensions: 170 x 170 mm (6.7\" x 6.7\")\",\\n    \"manufacturer\": \"Advantech\",\\n    \"location\": \"Not available\",\\n    \"description\": \"The Advantech AIMB-275G2-00A1E is an industrial motherboard designed for high performance and versatility, supporting Intel Core i5/i3/Celeron ULT processors, multiple display I/O, dual Realtek Gigabit LAN, and a wide range of I/O interfaces.\",\\n    \"summary\": \"Advantech AIMB-275G2-00A1E is a Mini-ITX industrial motherboard featuring Intel Core i5/i3/Celeron ULT processors, multiple display I/O, dual Realtek Gigabit LAN, and extensive I/O interfaces for versatile applications.\"\\n}\\n```']"
      ]
     },
     "execution_count": 40,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# raw_extracted_data"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 18,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div>\n",
       "<style scoped>\n",
       "    .dataframe tbody tr th:only-of-type {\n",
       "        vertical-align: middle;\n",
       "    }\n",
       "\n",
       "    .dataframe tbody tr th {\n",
       "        vertical-align: top;\n",
       "    }\n",
       "\n",
       "    .dataframe thead th {\n",
       "        text-align: right;\n",
       "    }\n",
       "</style>\n",
       "<table border=\"1\" class=\"dataframe\">\n",
       "  <thead>\n",
       "    <tr style=\"text-align: right;\">\n",
       "      <th></th>\n",
       "      <th>name</th>\n",
       "      <th>size</th>\n",
       "      <th>form</th>\n",
       "      <th>processor</th>\n",
       "      <th>core</th>\n",
       "      <th>frequency</th>\n",
       "      <th>memory</th>\n",
       "      <th>voltage</th>\n",
       "      <th>io</th>\n",
       "      <th>thermal</th>\n",
       "      <th>feature</th>\n",
       "      <th>type</th>\n",
       "      <th>specification</th>\n",
       "      <th>manufacturer</th>\n",
       "      <th>location</th>\n",
       "      <th>description</th>\n",
       "      <th>summary</th>\n",
       "      <th>id</th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <th>0</th>\n",
       "      <td>COMebDV</td>\n",
       "      <td>Not available</td>\n",
       "      <td>COM Express Basic Type</td>\n",
       "      <td>Intel Atom C SoC</td>\n",
       "      <td>Not available</td>\n",
       "      <td>Not available</td>\n",
       "      <td>2 x DDR SODIMM, 8 GByte ECC/non-ECC</td>\n",
       "      <td>ATX 12V, 5V Wide Range Single Supply Power</td>\n",
       "      <td>Up to 4 x USB 3.0, 4 x USB 2.0, 4 x PCIe lanes, 4 x SATA 6 Gbps, 4 x GbE Interfaces</td>\n",
       "      <td>Commercial grade: 0°C to 60°C, Industrial grade: -40°C to 85°C</td>\n",
       "      <td>Quad GbE interfaces, High-speed connectivity, PCIe, SATA, USB, Industrial grade versions</td>\n",
       "      <td>Computer on Modules</td>\n",
       "      <td>COM Express Basic Pinout Type, Intel Atom Processor C3338, C3558, C3758, C3958, 8 GByte DDR4 SODIMM, ECC/non-ECC, Intel I210IT Ethernet Controller, Up to 4 x SATA 6 Gbps, eMMC 8 GByte SLC/64 GByte MLC, PCIe Gen3 lanes, USB 3.0/2.0, TPM, ACPI, AMI UEFI BIOS, Linux, Windows Server</td>\n",
       "      <td>Kontron</td>\n",
       "      <td>Kontron Europe GmbH, Gutenbergstraße 2, 85737 Ismaning, Germany</td>\n",
       "      <td>Entry-level server-grade platform with Intel Atom C SoC processors, offering high-speed connectivity and industrial-grade versions.</td>\n",
       "      <td>The COMebDV is a COM Express Basic Type module featuring Intel Atom C SoC processors, designed for entry-level server-grade applications with high-speed connectivity and industrial-grade options.</td>\n",
       "      <td>68007-0000-99-1C01</td>\n",
       "    </tr>\n",
       "  </tbody>\n",
       "</table>\n",
       "</div>"
      ],
      "text/plain": [
       "      name           size                    form         processor           core      frequency                               memory                                     voltage                                                                                   io                                                         thermal                                                                                   feature                 type                                                                                                                                                                                                                                                                            specification manufacturer                                                         location                                                                                                                          description                                                                                                                                                                                              summary                  id\n",
       "0  COMebDV  Not available  COM Express Basic Type  Intel Atom C SoC  Not available  Not available  2 x DDR SODIMM, 8 GByte ECC/non-ECC  ATX 12V, 5V Wide Range Single Supply Power  Up to 4 x USB 3.0, 4 x USB 2.0, 4 x PCIe lanes, 4 x SATA 6 Gbps, 4 x GbE Interfaces  Commercial grade: 0°C to 60°C, Industrial grade: -40°C to 85°C  Quad GbE interfaces, High-speed connectivity, PCIe, SATA, USB, Industrial grade versions  Computer on Modules  COM Express Basic Pinout Type, Intel Atom Processor C3338, C3558, C3758, C3958, 8 GByte DDR4 SODIMM, ECC/non-ECC, Intel I210IT Ethernet Controller, Up to 4 x SATA 6 Gbps, eMMC 8 GByte SLC/64 GByte MLC, PCIe Gen3 lanes, USB 3.0/2.0, TPM, ACPI, AMI UEFI BIOS, Linux, Windows Server      Kontron  Kontron Europe GmbH, Gutenbergstraße 2, 85737 Ismaning, Germany  Entry-level server-grade platform with Intel Atom C SoC processors, offering high-speed connectivity and industrial-grade versions.  The COMebDV is a COM Express Basic Type module featuring Intel Atom C SoC processors, designed for entry-level server-grade applications with high-speed connectivity and industrial-grade options.  68007-0000-99-1C01"
      ]
     },
     "execution_count": 18,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "extracted_data_df = pd.DataFrame(extracted_data)\n",
    "extracted_data_df.head(1)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 19,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div>\n",
       "<style scoped>\n",
       "    .dataframe tbody tr th:only-of-type {\n",
       "        vertical-align: middle;\n",
       "    }\n",
       "\n",
       "    .dataframe tbody tr th {\n",
       "        vertical-align: top;\n",
       "    }\n",
       "\n",
       "    .dataframe thead th {\n",
       "        text-align: right;\n",
       "    }\n",
       "</style>\n",
       "<table border=\"1\" class=\"dataframe\">\n",
       "  <thead>\n",
       "    <tr style=\"text-align: right;\">\n",
       "      <th></th>\n",
       "      <th>id</th>\n",
       "      <th>raw_data</th>\n",
       "      <th>raw_length</th>\n",
       "      <th>name</th>\n",
       "      <th>size</th>\n",
       "      <th>form</th>\n",
       "      <th>processor</th>\n",
       "      <th>core</th>\n",
       "      <th>frequency</th>\n",
       "      <th>memory</th>\n",
       "      <th>voltage</th>\n",
       "      <th>io</th>\n",
       "      <th>thermal</th>\n",
       "      <th>feature</th>\n",
       "      <th>type</th>\n",
       "      <th>specification</th>\n",
       "      <th>manufacturer</th>\n",
       "      <th>location</th>\n",
       "      <th>description</th>\n",
       "      <th>summary</th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <th>0</th>\n",
       "      <td>68007-0000-99-1C01</td>\n",
       "      <td>COMebDV COM Express Basic Type Intel Atom C SoC Processors Entry level servergrade platform Quad GbE interfaces Highspeed connectivity PCIe SATA USB Industrial grade versions TECHNICAL INFORMATION COMPLIANCE COM Express Basic Pinout Type DIMENSIONS H x W x D x mm CPU SoC Commercial temperature Intel Atom Processor C C GHz W TDP Intel Atom Processor C C GHz W TDP Intel Atom Processor C C GHz W TDP Intel Atom Processor C C GHz W TDP Industrial temperature Intel Atom Processor C C GHz W TDP Intel Atom Processor C C GHz W TDP Intel Atom Processor C C GHz W TDP Intel Atom Processor C C GHz W TDP MAIN MEMORY x DDR SODIMM GByte ECC non ECC request x DDR SODIMM GByte ECC non ECC ETHERNET CONTROLLER Intel IIT Intel Quad GbE LAN integrated SoC ETHERNET x MBit Ethernet Up x GbE Interfaces KR depending C SKU NCSI support HARD DISK Up x SATA Gbs FLASH ONBOARD eMMC GByte SLC GByte MLC build option PCI Express PCI SUPPORT Up x PCIe lanes depending C SKU USB SERIAL Up x USB x USB x USB Security chip populated x serial interface RXTX COMMON FEATURES SPI LPC SMB Fast IC Staged Watchdog RTC ON REQUEST eMMC size additional SODIMM sockets overall SODIMM sockets Security chip Kontron security stack APPROTECT based WIBU Systems POWER MANAGEMENT ACPI POWER SUPPLY ATX V V Wide Range Single Supply Power SPECIAL FEATURES TPM HUMIDITY TEMPERATURE relative C noncondensing according IEC Commercial grade Version Temperature C C Industrial grade Versions C C BIOS AMI UEFI OPERATING SYSTEMS Linux Windows Server SUPPORTED MODULES COMebDV xxxxx commercial grade COMebDV E xxxxx industrial grade CPU VARIANTS PROCESSOR NUMBER TDP CORES THREADS CACHE BASE FREQ MAX TURBO FREQ MEM CHANNEL MEM FREQ HSIO LANES QAT EXTEND TEMP C C C C C C C C W W W W W W W W MByte GHz MByte GHz MByte GHz MByte GHz MByte GHz GHz MByte GHz MByte GHz MByte GHz On COMebDV QAT disabled default please contact tech support custom UEFI firmware yes yes yes yes yes yes yes yes yes yes yes yes wwwkontroncom BLOCK DIAGRAM COM Express connector CD Pinout Type Intel Atom C Server Platform SoC core nm CH A DDR DDR Memory Controller CH B DDR MaxPCIe DDR SODIMM Socket MHz ECC Non ECC nd SODIMM DDR SODIMM Socket MHz ECC non ECC nd SODIMM Max x GbE KR Max USB NCSI PCIe x xGBit PCIe Gen lanes depends C SKU USB Combo USB USB Security chip Max PCIe SMB HWM FAN TPM Ind grade GPIO Ctrl Mgmt PCIe Gen lanes depends C SKU LPC UART SATA XDP debug eMMC Max GB SLC Max GB MLC SPI GBLan Intel IIT PWM FAN IC EEPROM JTAG prog Max SATA SPI BIOS Flash LPC SER SER LPCIC Watchdog GPIO Buffer Embedded Controller NCSI GB LAN Power sequencing IC Sleep PwrCtrl SysMgmt GPIO Rapid shut circuit HWM RSdwn T A B V B S V C C V COM Express connector AB Pinout Type Standard component Connector Option VARIANTS PART NO CPU GbE SoC LAN HSIO HSIOUSAGE Default PCIe lanes HSIOUSAGE Max PCIe lanes FLASH eMMC OP TEMP PORT PORT PORT PORT C C C C C C C C IIT IIT IIT IIT IIT IIT IIT IIT GBASEKR GBASEX GBASEKR GBASEKR GBASEKR GBASEKR GBASEKR GBASEKR GBASEX GBASEX GBASEX GBASEX GBASEKR GBASEKR GBASEKR GBASEKR B S U e I C P A T A S E b G e I C P B S U A T A S E b G default default default default default C C C C C C C C C C C C C C C C The table shows default LAN configuration A LAN configuration different shown default requires different part Please contact sales representative versions Please contact tech support custom UEFI firmware wwwkontroncom CARRIER ARTICLE PART NO DESCRIPTION COMe EVAL CARRIER T COM Express Eval Carrier Type ADACOMeT XG KRRJ DEVTOOL Adapter Card x RJ ports use COM Express Eval Carrier Type COOLING ARTICLE PART NO DESCRIPTION HSP COMebDV E THREAD Heatspreader COMebDV commercial E threaded mounting holes HSP COMebDV E THROUGH Heatspreader COMebDV commercial E holes HSK COMeBASIC ACTIVE WO HSP HSK COMeBASIC PASSIVE WO HSP C Active Cooler COMebxLbDV mounted HSP C Passive Cooler COMebxLbDV mounted HSP MEMORY PART NO COM COM COM COM COM COM COM COM COM COM COM COM COM COM COM COM MIN SPEC DDR DDR DDR DDR DDR DDR DDR DDR DDR DDR DDR DDR DDR DDR DDR DDR SIZE GByte GByte GByte GByte GByte GByte GByte GByte GByte GByte GByte GByte GByte GByte GByte GByte ECCNONECC OP TEMPERATURE No ECC No ECC No ECC No ECC No ECC No ECC No ECC No ECC ECC ECC ECC ECC ECC ECC ECC ECC C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C e z n g c e r e r n r e n w e v c e p e r r e h f r e p r p e h e r k r e r e r e g e r r k r e r r e h l l n g l n r n K e h n n r n K e c r u c c n r f e u l b n p e r n r e v e w h e r u c c e b e v e l e b n e k c e h c l l u f e r c n e e b h n r f n I e p r u p l g e l r f e e n r u g n n l n e p r u p n r f n r f l l A e v r e e r h g r l l A n r n K h g r p C H M W V D b e M O C e c n u h w e g n h c j c e b u e r n c fi c e p S GLOBAL HEADQUARTERSKontron Europe GmbHGutenbergstrae Ismaning GermanyTel Fax infokontroncomwwwkontroncom Mouser Electronics Authorized Distributor Click View Pricing Inventory Delivery Lifecycle Information Kontron C C</td>\n",
       "      <td>1074</td>\n",
       "      <td>COMebDV</td>\n",
       "      <td>Not available</td>\n",
       "      <td>COM Express Basic Type</td>\n",
       "      <td>Intel Atom C SoC</td>\n",
       "      <td>Not available</td>\n",
       "      <td>Not available</td>\n",
       "      <td>2 x DDR SODIMM, 8 GByte ECC/non-ECC</td>\n",
       "      <td>ATX 12V, 5V Wide Range Single Supply Power</td>\n",
       "      <td>Up to 4 x USB 3.0, 4 x USB 2.0, 4 x PCIe lanes, 4 x SATA 6 Gbps, 4 x GbE Interfaces</td>\n",
       "      <td>Commercial grade: 0°C to 60°C, Industrial grade: -40°C to 85°C</td>\n",
       "      <td>Quad GbE interfaces, High-speed connectivity, PCIe, SATA, USB, Industrial grade versions</td>\n",
       "      <td>Computer on Modules</td>\n",
       "      <td>COM Express Basic Pinout Type, Intel Atom Processor C3338, C3558, C3758, C3958, 8 GByte DDR4 SODIMM, ECC/non-ECC, Intel I210IT Ethernet Controller, Up to 4 x SATA 6 Gbps, eMMC 8 GByte SLC/64 GByte MLC, PCIe Gen3 lanes, USB 3.0/2.0, TPM, ACPI, AMI UEFI BIOS, Linux, Windows Server</td>\n",
       "      <td>Kontron</td>\n",
       "      <td>Kontron Europe GmbH, Gutenbergstraße 2, 85737 Ismaning, Germany</td>\n",
       "      <td>Entry-level server-grade platform with Intel Atom C SoC processors, offering high-speed connectivity and industrial-grade versions.</td>\n",
       "      <td>The COMebDV is a COM Express Basic Type module featuring Intel Atom C SoC processors, designed for entry-level server-grade applications with high-speed connectivity and industrial-grade options.</td>\n",
       "    </tr>\n",
       "  </tbody>\n",
       "</table>\n",
       "</div>"
      ],
      "text/plain": [
       "                   id                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           raw_data  raw_length     name           size                    form         processor           core      frequency                               memory                                     voltage                                                                                   io                                                         thermal                                                                                   feature                 type                                                                                                                                                                                                                                                                            specification manufacturer                                                         location                                                                                                                          description                                                                                                                                                                                              summary\n",
       "0  68007-0000-99-1C01  COMebDV COM Express Basic Type Intel Atom C SoC Processors Entry level servergrade platform Quad GbE interfaces Highspeed connectivity PCIe SATA USB Industrial grade versions TECHNICAL INFORMATION COMPLIANCE COM Express Basic Pinout Type DIMENSIONS H x W x D x mm CPU SoC Commercial temperature Intel Atom Processor C C GHz W TDP Intel Atom Processor C C GHz W TDP Intel Atom Processor C C GHz W TDP Intel Atom Processor C C GHz W TDP Industrial temperature Intel Atom Processor C C GHz W TDP Intel Atom Processor C C GHz W TDP Intel Atom Processor C C GHz W TDP Intel Atom Processor C C GHz W TDP MAIN MEMORY x DDR SODIMM GByte ECC non ECC request x DDR SODIMM GByte ECC non ECC ETHERNET CONTROLLER Intel IIT Intel Quad GbE LAN integrated SoC ETHERNET x MBit Ethernet Up x GbE Interfaces KR depending C SKU NCSI support HARD DISK Up x SATA Gbs FLASH ONBOARD eMMC GByte SLC GByte MLC build option PCI Express PCI SUPPORT Up x PCIe lanes depending C SKU USB SERIAL Up x USB x USB x USB Security chip populated x serial interface RXTX COMMON FEATURES SPI LPC SMB Fast IC Staged Watchdog RTC ON REQUEST eMMC size additional SODIMM sockets overall SODIMM sockets Security chip Kontron security stack APPROTECT based WIBU Systems POWER MANAGEMENT ACPI POWER SUPPLY ATX V V Wide Range Single Supply Power SPECIAL FEATURES TPM HUMIDITY TEMPERATURE relative C noncondensing according IEC Commercial grade Version Temperature C C Industrial grade Versions C C BIOS AMI UEFI OPERATING SYSTEMS Linux Windows Server SUPPORTED MODULES COMebDV xxxxx commercial grade COMebDV E xxxxx industrial grade CPU VARIANTS PROCESSOR NUMBER TDP CORES THREADS CACHE BASE FREQ MAX TURBO FREQ MEM CHANNEL MEM FREQ HSIO LANES QAT EXTEND TEMP C C C C C C C C W W W W W W W W MByte GHz MByte GHz MByte GHz MByte GHz MByte GHz GHz MByte GHz MByte GHz MByte GHz On COMebDV QAT disabled default please contact tech support custom UEFI firmware yes yes yes yes yes yes yes yes yes yes yes yes wwwkontroncom BLOCK DIAGRAM COM Express connector CD Pinout Type Intel Atom C Server Platform SoC core nm CH A DDR DDR Memory Controller CH B DDR MaxPCIe DDR SODIMM Socket MHz ECC Non ECC nd SODIMM DDR SODIMM Socket MHz ECC non ECC nd SODIMM Max x GbE KR Max USB NCSI PCIe x xGBit PCIe Gen lanes depends C SKU USB Combo USB USB Security chip Max PCIe SMB HWM FAN TPM Ind grade GPIO Ctrl Mgmt PCIe Gen lanes depends C SKU LPC UART SATA XDP debug eMMC Max GB SLC Max GB MLC SPI GBLan Intel IIT PWM FAN IC EEPROM JTAG prog Max SATA SPI BIOS Flash LPC SER SER LPCIC Watchdog GPIO Buffer Embedded Controller NCSI GB LAN Power sequencing IC Sleep PwrCtrl SysMgmt GPIO Rapid shut circuit HWM RSdwn T A B V B S V C C V COM Express connector AB Pinout Type Standard component Connector Option VARIANTS PART NO CPU GbE SoC LAN HSIO HSIOUSAGE Default PCIe lanes HSIOUSAGE Max PCIe lanes FLASH eMMC OP TEMP PORT PORT PORT PORT C C C C C C C C IIT IIT IIT IIT IIT IIT IIT IIT GBASEKR GBASEX GBASEKR GBASEKR GBASEKR GBASEKR GBASEKR GBASEKR GBASEX GBASEX GBASEX GBASEX GBASEKR GBASEKR GBASEKR GBASEKR B S U e I C P A T A S E b G e I C P B S U A T A S E b G default default default default default C C C C C C C C C C C C C C C C The table shows default LAN configuration A LAN configuration different shown default requires different part Please contact sales representative versions Please contact tech support custom UEFI firmware wwwkontroncom CARRIER ARTICLE PART NO DESCRIPTION COMe EVAL CARRIER T COM Express Eval Carrier Type ADACOMeT XG KRRJ DEVTOOL Adapter Card x RJ ports use COM Express Eval Carrier Type COOLING ARTICLE PART NO DESCRIPTION HSP COMebDV E THREAD Heatspreader COMebDV commercial E threaded mounting holes HSP COMebDV E THROUGH Heatspreader COMebDV commercial E holes HSK COMeBASIC ACTIVE WO HSP HSK COMeBASIC PASSIVE WO HSP C Active Cooler COMebxLbDV mounted HSP C Passive Cooler COMebxLbDV mounted HSP MEMORY PART NO COM COM COM COM COM COM COM COM COM COM COM COM COM COM COM COM MIN SPEC DDR DDR DDR DDR DDR DDR DDR DDR DDR DDR DDR DDR DDR DDR DDR DDR SIZE GByte GByte GByte GByte GByte GByte GByte GByte GByte GByte GByte GByte GByte GByte GByte GByte ECCNONECC OP TEMPERATURE No ECC No ECC No ECC No ECC No ECC No ECC No ECC No ECC ECC ECC ECC ECC ECC ECC ECC ECC C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C e z n g c e r e r n r e n w e v c e p e r r e h f r e p r p e h e r k r e r e r e g e r r k r e r r e h l l n g l n r n K e h n n r n K e c r u c c n r f e u l b n p e r n r e v e w h e r u c c e b e v e l e b n e k c e h c l l u f e r c n e e b h n r f n I e p r u p l g e l r f e e n r u g n n l n e p r u p n r f n r f l l A e v r e e r h g r l l A n r n K h g r p C H M W V D b e M O C e c n u h w e g n h c j c e b u e r n c fi c e p S GLOBAL HEADQUARTERSKontron Europe GmbHGutenbergstrae Ismaning GermanyTel Fax infokontroncomwwwkontroncom Mouser Electronics Authorized Distributor Click View Pricing Inventory Delivery Lifecycle Information Kontron C C        1074  COMebDV  Not available  COM Express Basic Type  Intel Atom C SoC  Not available  Not available  2 x DDR SODIMM, 8 GByte ECC/non-ECC  ATX 12V, 5V Wide Range Single Supply Power  Up to 4 x USB 3.0, 4 x USB 2.0, 4 x PCIe lanes, 4 x SATA 6 Gbps, 4 x GbE Interfaces  Commercial grade: 0°C to 60°C, Industrial grade: -40°C to 85°C  Quad GbE interfaces, High-speed connectivity, PCIe, SATA, USB, Industrial grade versions  Computer on Modules  COM Express Basic Pinout Type, Intel Atom Processor C3338, C3558, C3758, C3958, 8 GByte DDR4 SODIMM, ECC/non-ECC, Intel I210IT Ethernet Controller, Up to 4 x SATA 6 Gbps, eMMC 8 GByte SLC/64 GByte MLC, PCIe Gen3 lanes, USB 3.0/2.0, TPM, ACPI, AMI UEFI BIOS, Linux, Windows Server      Kontron  Kontron Europe GmbH, Gutenbergstraße 2, 85737 Ismaning, Germany  Entry-level server-grade platform with Intel Atom C SoC processors, offering high-speed connectivity and industrial-grade versions.  The COMebDV is a COM Express Basic Type module featuring Intel Atom C SoC processors, designed for entry-level server-grade applications with high-speed connectivity and industrial-grade options."
      ]
     },
     "execution_count": 19,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "products = products_df.merge(extracted_data_df, on=\"id\", how=\"left\")\n",
    "products.head(1)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 20,
   "metadata": {},
   "outputs": [],
   "source": [
    "products.to_csv(\"data/clean_products_2.csv\", index=False)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 21,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "<class 'pandas.core.frame.DataFrame'>\n",
      "Index: 4626 entries, 0 to 688\n",
      "Data columns (total 20 columns):\n",
      " #   Column         Non-Null Count  Dtype \n",
      "---  ------         --------------  ----- \n",
      " 0   id             4626 non-null   object\n",
      " 1   raw_data       4626 non-null   object\n",
      " 2   raw_length     4626 non-null   int64 \n",
      " 3   name           1798 non-null   object\n",
      " 4   size           1798 non-null   object\n",
      " 5   form           1798 non-null   object\n",
      " 6   processor      1798 non-null   object\n",
      " 7   core           1798 non-null   object\n",
      " 8   frequency      1798 non-null   object\n",
      " 9   memory         1798 non-null   object\n",
      " 10  voltage        1798 non-null   object\n",
      " 11  io             1798 non-null   object\n",
      " 12  thermal        1798 non-null   object\n",
      " 13  feature        1798 non-null   object\n",
      " 14  type           1798 non-null   object\n",
      " 15  specification  1798 non-null   object\n",
      " 16  manufacturer   1798 non-null   object\n",
      " 17  location       1798 non-null   object\n",
      " 18  description    1798 non-null   object\n",
      " 19  summary        1798 non-null   object\n",
      "dtypes: int64(1), object(19)\n",
      "memory usage: 759.0+ KB\n"
     ]
    }
   ],
   "source": [
    "# vertical stack clean_products_1 and clean_products_2\n",
    "clean_products_1 = pd.read_csv(\"data/clean_products_1.csv\")\n",
    "clean_products_2 = pd.read_csv(\"data/clean_products_2.csv\")\n",
    "\n",
    "clean_products = pd.concat([clean_products_1, clean_products_2], axis=0)\n",
    "clean_products.info()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 22,
   "metadata": {},
   "outputs": [],
   "source": [
    "save_path = \"data/clean_products.csv\"\n",
    "clean_products.to_csv(save_path, index=False)"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.13"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
