INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Chip_Design/CommonCore/DigitalDesign/Labs/Lab1/lab1_task3_project/lab1_task3_project.srcs/sources_1/new/full_adder_t3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder_t3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Chip_Design/CommonCore/DigitalDesign/Labs/Lab1/lab1_task3_project/lab1_task3_project.srcs/sources_1/new/half_adder_t2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder_t2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Chip_Design/CommonCore/DigitalDesign/Labs/Lab1/full_adder_t3/full_adder_t3.srcs/sim_1/new/tb_full_adder_t3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_full_adder_t3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/it/Chip_Design/CommonCore/DigitalDesign/Labs/Lab2/cx-203-lab2-t3/cx-203-lab2-t3.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
