{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79975,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.8,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.000246815,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.000167749,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 2.14893e-06,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.000167749,
	"finish__design__instance__count__class:antenna_cell": 5,
	"finish__design__instance__area__class:antenna_cell": 12.512,
	"finish__design__instance__count__class:buffer": 5,
	"finish__design__instance__area__class:buffer": 40.0384,
	"finish__design__instance__count__class:clock_buffer": 4,
	"finish__design__instance__area__class:clock_buffer": 78.8256,
	"finish__design__instance__count__class:timing_repair_buffer": 22,
	"finish__design__instance__area__class:timing_repair_buffer": 136.381,
	"finish__design__instance__count__class:inverter": 2,
	"finish__design__instance__area__class:inverter": 11.2608,
	"finish__design__instance__count__class:sequential_cell": 18,
	"finish__design__instance__area__class:sequential_cell": 459.19,
	"finish__design__instance__count__class:multi_input_combinational_cell": 58,
	"finish__design__instance__area__class:multi_input_combinational_cell": 399.133,
	"finish__design__instance__count": 114,
	"finish__design__instance__area": 1137.34,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 3.6185,
	"finish__clock__skew__setup": 0.00141898,
	"finish__clock__skew__hold": 0.00141898,
	"finish__timing__drv__max_slew_limit": 0.770378,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.899013,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.000460729,
	"finish__power__switching__total": 0.000283056,
	"finish__power__leakage__total": 4.51942e-10,
	"finish__power__total": 0.000743786,
	"finish__design__io": 22,
	"finish__design__die__area": 164045,
	"finish__design__core__area": 160936,
	"finish__design__instance__count": 2274,
	"finish__design__instance__area": 3839.93,
	"finish__design__instance__count__stdcell": 2274,
	"finish__design__instance__area__stdcell": 3839.93,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.0238601,
	"finish__design__instance__utilization__stdcell": 0.0238601,
	"finish__design__rows": 147,
	"finish__design__rows:unithd": 147,
	"finish__design__sites": 128625,
	"finish__design__sites:unithd": 128625,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}