================================================================
  Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
  Version 2017.2
  Build 1909853 on Thu Jun 15 18:55:24 MDT 2017
  Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
================================================================
INFO: [HLS 200-10] Running '/local/eda/xilinx/vivado_hls/2017.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'oezkan' on host 'codesign89.informatik.uni-erlangen.de' (Linux_x86_64 version 4.4.0-109-generic) on Sun Apr 15 01:33:35 CEST 2018
INFO: [HLS 200-10] On os Ubuntu 14.04.5 LTS
INFO: [HLS 200-10] In directory '/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1'
INFO: [HLS 200-10] Opening project '/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project'.
INFO: [HLS 200-10] Adding design file 'hipacc_run.cc' to the project
INFO: [HLS 200-10] Adding test bench file 'main.cc' to the project
INFO: [HLS 200-10] Opening solution '/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.66ns.
INFO: [HLS 200-10] Setting target device to 'xc7z100ffg900-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../main.cc in debug mode
   Compiling ../../../../hipacc_run.cc in debug mode
   Generating csim.exe
Calculating reference ...
Comparing results ...
Reference Input 
       103       198       105       115        81       255        74       236        41       205       186       171       242       251       227
        43       140       182       135        27       100       245        97       171        28       231       144        91       144        30
       183       244       136       121        44       240       189       132       254       145        66        77       100        96        68
       193        87       224        48       140         5       221       239       157       125        23       165       188       166        40
       177       212        88        89       218       216       179        90        24        94       159        64       185       100       199
        99       113        35       165       190       240        50       214        36        17       243        33       122       231       182
       162       252       249        18       229       251       244       146       119       213        83        87       107       152        83
        23       168        14       214        11       162       201        56       206       212       233        46        90        82        20
       131       133       213       174       220         8         5       216        22       159       126       193       144       238       209
       115       164       220       248        58        28        37       213         4       188       131       182       227        32       189
       143       133       243       166        95        11        95       160        52       117       215       146       116       240       234
        38        85       237       128       218        43       102       151        61       199       121       116       217        45        79
Reference Output 
   6760306   6937794   6784836   6633436   6610167   7424895   7932524   7958768   7628327   7793419   8169342   8795691   8923709   8585570   7808909
   7421197   7422902   7012040   6577659   6533973   7343404   8161871   8370814   7892109   7557172   7524384   7852203   7915282   7711911   7162662
   8132790   7887814   7260199   6615604   6657104   7403676   8312112   8413611   7730852   6925462   6652371   6753995   6792928   6733068   6520652
   8290810   7822347   7216265   6813273   7077248   7771445   8299835   7951067   7131907   6233960   6006878   6290049   6576842   6713416   6712696
   8397537   7772678   7319668   7348187   7876022   8561295   8502230   7552449   6627453   5894920   5804115   6322174   6833402   7156645   7195975
   7651926   7241570   7167881   7572738   8250856   8901501   8528138   7415104   6670116   6211199   6132240   6422559   6669719   6915561   6991925
   7209243   7117884   7349523   7784199   8191027   8580332   8133190   7379177   7055339   6890244   6681569   6611478   6511799   6680783   6764675
   6886403   7260369   7746425   7815946   7465766   7348428   7036149   7069856   7327595   7469495   7316282   7156591   6788457   6708103   6586682
   7061255   7769074   8343735   7913136   6721651   6001724   5679215   6237945   6981787   7508409   7703172   7828975   7554393   7272091   6957122
   6774538   7797533   8599798   8012690   6336658   5172883   4741378   5447688   6447628   7216013   7752914   8237570   8145221   7680104   7127001
   6623453   7660453   8500086   7901578   6214715   4942157   4460417   5095507   6024631   6727410   7354901   7982087   8131592   7766772   7067889
   6282383   6959143   7543380   7210085   6199079   5344762   4920546   5317492   6012490   6508636   6930883   7174928   7248049   7025715   6628918
   Hipacc Output 
   6760306   6937794   6784836   6633436   6610167   7424895   7932524   7958768   7628327   7793419   8169342   8795691   8923709   8585570   7808909
   7421197   7422902   7012040   6577659   6533973   7343404   8161871   8370814   7892109   7557172   7524384   7852203   7915282   7711911   7162662
   8132790   7887814   7260199   6615604   6657104   7403676   8312112   8413611   7730852   6925462   6652371   6753995   6792928   6733068   6520652
   8290810   7822347   7216265   6813273   7077248   7771445   8299835   7951067   7131907   6233960   6006878   6290049   6576842   6713416   6712696
   8397537   7772678   7319668   7348187   7876022   8561295   8502230   7552449   6627453   5894920   5804115   6322174   6833402   7156645   7195975
   7651926   7241570   7167881   7572738   8250856   8901501   8528138   7415104   6670116   6211199   6132240   6422559   6669719   6915561   6991925
   7209243   7117884   7349523   7784199   8191027   8580332   8133190   7379177   7055339   6890244   6681569   6611478   6511799   6680783   6764675
   6886403   7260369   7746425   7815946   7465766   7348428   7036149   7069856   7327595   7469495   7316282   7156591   6788457   6708103   6586682
   7061255   7769074   8343735   7913136   6721651   6001724   5679215   6237945   6981787   7508409   7703172   7828975   7554393   7272091   6957122
   6774538   7797533   8599798   8012690   6336658   5172883   4741378   5447688   6447628   7216013   7752914   8237570   8145221   7680104   7127001
   6623453   7660453   8500086   7901578   6214715   4942157   4460417   5095507   6024631   6727410   7354901   7982087   8131592   7766772   7067889
   6282383   6959143   7543380   7210085   6199079   5344762   4920546   5317492   6012490   6508636   6930883   7174928   7248049   7025715   6628918
Test PASSED
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-10] Analyzing design file 'hipacc_run.cc' ... 
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:56 ; elapsed = 00:00:39 . Memory (MB): peak = 348.906 ; gain = 13.043 ; free physical = 7577 ; free virtual = 37895
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:56 ; elapsed = 00:00:40 . Memory (MB): peak = 348.906 ; gain = 13.043 ; free physical = 7570 ; free virtual = 37887
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'getNewCoords' into 'process<1, 1024, 1024, 5, 5, float, float, ccGaussianFilterGKernelKernel>' (../../include/hipacc_vivado_filter.hpp:3719).
INFO: [XFORM 203-603] Inlining function 'getNewCoords' into 'process<1, 1024, 1024, 5, 5, float, float, ccGaussianFilterGKernelKernel>' (../../include/hipacc_vivado_filter.hpp:3712).
INFO: [XFORM 203-603] Inlining function 'ccGaussianFilterGKernelKernel::operator()' into 'process<1, 1024, 1024, 5, 5, float, float, ccGaussianFilterGKernelKernel>' (../../include/hipacc_vivado_filter.hpp:3729).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:05 ; elapsed = 00:00:49 . Memory (MB): peak = 748.660 ; gain = 412.797 ; free physical = 6662 ; free virtual = 37072
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:07 ; elapsed = 00:00:52 . Memory (MB): peak = 876.109 ; gain = 540.246 ; free physical = 6316 ; free virtual = 36756
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (../../include/hipacc_vivado_filter.hpp:3661) in function 'process<1, 1024, 1024, 5, 5, float, float, ccGaussianFilterGKernelKernel>' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (../../include/hipacc_vivado_filter.hpp:3676) in function 'process<1, 1024, 1024, 5, 5, float, float, ccGaussianFilterGKernelKernel>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (../../include/hipacc_vivado_filter.hpp:3678) in function 'process<1, 1024, 1024, 5, 5, float, float, ccGaussianFilterGKernelKernel>' completely.
INFO: [XFORM 203-501] Unrolling loop 'LINE_BUFF_1' (../../include/hipacc_vivado_filter.hpp:3689) in function 'process<1, 1024, 1024, 5, 5, float, float, ccGaussianFilterGKernelKernel>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3' (../../include/hipacc_vivado_filter.hpp:3710) in function 'process<1, 1024, 1024, 5, 5, float, float, ccGaussianFilterGKernelKernel>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3.1' (../../include/hipacc_vivado_filter.hpp:3711) in function 'process<1, 1024, 1024, 5, 5, float, float, ccGaussianFilterGKernelKernel>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.4' (../../include/hipacc_vivado_filter.hpp:3717) in function 'process<1, 1024, 1024, 5, 5, float, float, ccGaussianFilterGKernelKernel>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.4.1' (../../include/hipacc_vivado_filter.hpp:3718) in function 'process<1, 1024, 1024, 5, 5, float, float, ccGaussianFilterGKernelKernel>' completely.
INFO: [XFORM 203-101] Partitioning array 'lineBuff' (../../include/hipacc_vivado_filter.hpp:3648) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win' (../../include/hipacc_vivado_filter.hpp:3650) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win_tmp' (../../include/hipacc_vivado_filter.hpp:3652) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win.0' (../../include/hipacc_vivado_filter.hpp:3650) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win.1' (../../include/hipacc_vivado_filter.hpp:3650) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win.2' (../../include/hipacc_vivado_filter.hpp:3650) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win.3' (../../include/hipacc_vivado_filter.hpp:3650) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win.4' (../../include/hipacc_vivado_filter.hpp:3650) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win_tmp.0' (../../include/hipacc_vivado_filter.hpp:3652) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win_tmp.1' (../../include/hipacc_vivado_filter.hpp:3652) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win_tmp.2' (../../include/hipacc_vivado_filter.hpp:3652) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win_tmp.3' (../../include/hipacc_vivado_filter.hpp:3652) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win_tmp.4' (../../include/hipacc_vivado_filter.hpp:3652) in dimension 1 completely.
INFO: [XFORM 203-712] Applying dataflow to function 'hipaccRun' (hipacc_run.cc:14), detected/extracted 1 process function(s):
	 'ccGaussianFilterGKernel'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../include/hipacc_vivado_filter.hpp:76:53) to (../../include/hipacc_vivado_filter.hpp:3728:7) in function 'process<1, 1024, 1024, 5, 5, float, float, ccGaussianFilterGKernelKernel>'... converting 106 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:12 ; elapsed = 00:00:57 . Memory (MB): peak = 1148.660 ; gain = 812.797 ; free physical = 5533 ; free virtual = 36109
INFO: [XFORM 203-541] Flattening a loop nest 'process_main_loop' (../../include/hipacc_vivado_filter.hpp:3660:67) in function 'process<1, 1024, 1024, 5, 5, float, float, ccGaussianFilterGKernelKernel>'.
WARNING: [XFORM 203-631] Renaming function 'process<1, 1024, 1024, 5, 5, float, float, ccGaussianFilterGKernelKernel>' (../../include/hipacc_vivado_filter.hpp:15:60) into process.
WARNING: [XFORM 203-631] Renaming function 'ccGaussianFilterGKernel' (./ccGaussianFilterG.cc:97:1) into ccGaussianFilterGKer.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:12 ; elapsed = 00:00:57 . Memory (MB): peak = 1162.508 ; gain = 826.645 ; free physical = 5682 ; free virtual = 36258
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hipaccRun' ...
WARNING: [SYN 201-103] Legalizing function name 'process' to 'process_r'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'process_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'process_main_loop_L'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 210.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 58.08 seconds; current allocated memory: 781.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-101] Start micro-architecture refinement ...
INFO: [BIND 205-100] Current cost: 39558.8
INFO: [BIND 205-100]  Iter  Moves  Swaps Merges  Swept   Fu     Reg     Cost   
INFO: [BIND 205-100]   0      0      0      0      0     345    200    39558.8 
INFO: [BIND 205-100]   1     38     38      0      0     345    200    39558.8 
INFO: [BIND 205-100]   2     37     37      0      0     345    200    39558.8 
INFO: [BIND 205-100]   3     38     38      0      0     345    200    39558.8 
INFO: [BIND 205-100] Final cost: 39558.8
INFO: [BIND 205-101] Done micro-architecture refinement; elapsed 2.0218 sec.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.64 seconds; current allocated memory: 785.635 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'ccGaussianFilterGKer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 785.896 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-101] Start micro-architecture refinement ...
INFO: [BIND 205-100] Current cost: 39376.5
INFO: [BIND 205-100]  Iter  Moves  Swaps Merges  Swept   Fu     Reg     Cost   
INFO: [BIND 205-100]   0      0      0      0      0      1      0     39376.5 
INFO: [BIND 205-100]   1      0      0      0      0      1      0     39376.5 
INFO: [BIND 205-100]   2      0      0      0      0      1      0     39376.5 
INFO: [BIND 205-100]   3      0      0      0      0      1      0     39376.5 
INFO: [BIND 205-100] Final cost: 39376.5
INFO: [BIND 205-101] Done micro-architecture refinement; elapsed 0.628416 sec.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 786.366 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'hipaccRun' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 786.599 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-101] Start micro-architecture refinement ...
INFO: [BIND 205-100] Current cost: 39376.5
INFO: [BIND 205-100]  Iter  Moves  Swaps Merges  Swept   Fu     Reg     Cost   
INFO: [BIND 205-100]   0      0      0      0      0      1      0     39376.5 
INFO: [BIND 205-100]   1      0      0      0      0      1      0     39376.5 
INFO: [BIND 205-100]   2      0      0      0      0      1      0     39376.5 
INFO: [BIND 205-100]   3      0      0      0      0      1      0     39376.5 
INFO: [BIND 205-100] Final cost: 39376.5
INFO: [BIND 205-101] Done micro-architecture refinement; elapsed 0.617558 sec.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 787.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'process_r_lineBuff_0' to 'process_r_lineBufbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'process_r_lineBuff_1' to 'process_r_lineBufcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'process_r_lineBuff_2' to 'process_r_lineBufdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'process_r_lineBuff_3' to 'process_r_lineBufeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hipaccRun_fadd_32ns_32ns_32_8_full_dsp' to 'hipaccRun_fadd_32fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hipaccRun_fmul_32ns_32ns_32_4_max_dsp' to 'hipaccRun_fmul_32g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hipaccRun_mux_53_32_1' to 'hipaccRun_mux_53_hbi' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'process_r' is 78334 from HDL expression: (ap_block_pp0_stage0_flag00011001 == 1'b0)
INFO: [RTGEN 206-100] Generating core module 'hipaccRun_fadd_32fYi': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hipaccRun_fmul_32g8j': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hipaccRun_mux_53_hbi': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_r'.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 797.811 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ccGaussianFilterGKer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ccGaussianFilterGKer'.
INFO: [HLS 200-111]  Elapsed time: 1.23 seconds; current allocated memory: 805.304 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hipaccRun' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hipaccRun/p_strmOut0_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hipaccRun/p_strmIN_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hipaccRun' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hipaccRun'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 805.772 MB.
INFO: [RTMG 210-278] Implementing memory 'process_r_lineBufbkb_ram' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:19 ; elapsed = 00:01:06 . Memory (MB): peak = 1276.660 ; gain = 940.797 ; free physical = 5351 ; free virtual = 35915
INFO: [SYSC 207-301] Generating SystemC RTL for hipaccRun.
INFO: [VHDL 208-304] Generating VHDL RTL for hipaccRun.
INFO: [VLOG 209-307] Generating Verilog RTL for hipaccRun.
INFO: [IMPL 213-8] Exporting RTL as an IP in IP-XACT.
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory

****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/local/eda/xilinx/vivado/2017.2/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'hipaccRun_ap_fadd_6_full_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hipaccRun_ap_fadd_6_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hipaccRun_ap_fadd_6_full_dsp_32'...
WARNING: [IP_Flow 19-4832] The IP name 'hipaccRun_ap_fmul_2_max_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hipaccRun_ap_fmul_2_max_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hipaccRun_ap_fmul_2_max_dsp_32'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/local/eda/xilinx/vivado/2017.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Sun Apr 15 01:34:56 2018...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory

****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source run_vivado.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/local/eda/xilinx/vivado/2017.2/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'hipaccRun_ap_fadd_6_full_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hipaccRun_ap_fadd_6_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hipaccRun_ap_fadd_6_full_dsp_32'...
WARNING: [IP_Flow 19-4832] The IP name 'hipaccRun_ap_fmul_2_max_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hipaccRun_ap_fmul_2_max_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hipaccRun_ap_fmul_2_max_dsp_32'...
[Sun Apr 15 01:35:11 2018] Launched synth_1...
Run output will be captured here: /scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.runs/synth_1/runme.log
[Sun Apr 15 01:35:11 2018] Waiting for synth_1 to finish...

*** Running vivado
    with args -log hipaccRun.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source hipaccRun.tcl

error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory

****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source hipaccRun.tcl -notrace
Command: synth_design -top hipaccRun -part xc7z100ffg900-1 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z100-ffg900'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z100-ffg900'
INFO: [Common 17-1223] The version limit for your license is '2017.12' and will expire in -105 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20129 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1241.840 ; gain = 75.754 ; free physical = 2708 ; free virtual = 33324
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'hipaccRun' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/hipaccRun.v:12]
INFO: [Synth 8-638] synthesizing module 'ccGaussianFilterGKer' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/ccGaussianFilterGKer.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/ccGaussianFilterGKer.v:50]
INFO: [Synth 8-638] synthesizing module 'process_r' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:48]
INFO: [Synth 8-638] synthesizing module 'process_r_lineBufbkb' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r_lineBufbkb.v:54]
INFO: [Synth 8-638] synthesizing module 'process_r_lineBufbkb_ram' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r_lineBufbkb.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r_lineBufbkb.v:24]
INFO: [Synth 8-256] done synthesizing module 'process_r_lineBufbkb_ram' (1#1) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r_lineBufbkb.v:9]
INFO: [Synth 8-256] done synthesizing module 'process_r_lineBufbkb' (2#1) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r_lineBufbkb.v:54]
INFO: [Synth 8-638] synthesizing module 'hipaccRun_fadd_32fYi' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/hipaccRun_fadd_32fYi.v:11]
INFO: [Synth 8-638] synthesizing module 'hipaccRun_ap_fadd_6_full_dsp_32' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fadd_6_full_dsp_32/synth/hipaccRun_ap_fadd_6_full_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_4' declared at '/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_4' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fadd_6_full_dsp_32/synth/hipaccRun_ap_fadd_6_full_dsp_32.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'hipaccRun_ap_fadd_6_full_dsp_32' (20#1) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fadd_6_full_dsp_32/synth/hipaccRun_ap_fadd_6_full_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'hipaccRun_fadd_32fYi' (21#1) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/hipaccRun_fadd_32fYi.v:11]
INFO: [Synth 8-638] synthesizing module 'hipaccRun_fmul_32g8j' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/hipaccRun_fmul_32g8j.v:11]
INFO: [Synth 8-638] synthesizing module 'hipaccRun_ap_fmul_2_max_dsp_32' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/synth/hipaccRun_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_4' declared at '/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_4' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/synth/hipaccRun_ap_fmul_2_max_dsp_32.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'hipaccRun_ap_fmul_2_max_dsp_32' (29#1) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/synth/hipaccRun_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'hipaccRun_fmul_32g8j' (30#1) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/hipaccRun_fmul_32g8j.v:11]
INFO: [Synth 8-638] synthesizing module 'hipaccRun_mux_53_hbi' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/hipaccRun_mux_53_hbi.v:11]
INFO: [Synth 8-256] done synthesizing module 'hipaccRun_mux_53_hbi' (31#1) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/hipaccRun_mux_53_hbi.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:11090]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:11094]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:11096]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:11124]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:11126]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:11128]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:11130]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:11148]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:11154]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:11156]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:11158]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:11160]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:11162]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:11164]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:11166]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:11168]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:11170]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:11172]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:11174]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:11192]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:11194]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:11196]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:11198]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:11200]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:11212]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:11214]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:11216]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:11218]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:11220]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:11222]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:11224]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:11226]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:11228]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:11230]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:11234]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:11238]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:11240]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:11242]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:11246]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:11250]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:11262]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:11264]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:11300]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:11330]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:11352]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:11354]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:11356]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:11358]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:11360]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:11362]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:11364]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:11366]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:11368]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:11370]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:11372]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:11374]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:11376]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:11378]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:11380]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:11382]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:11384]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:11386]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:11388]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:11390]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:11392]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:11394]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:11396]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:11398]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:11400]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:11402]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:11404]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:11406]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:11408]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:11410]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:11412]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:11414]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:11416]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:11418]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:11420]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:11422]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:11424]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:11426]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:11428]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:11430]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:11432]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:11434]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:11436]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:11438]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:11440]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:11442]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:11444]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:11446]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:11448]
WARNING: [Synth 8-6014] Unused sequential element ap_idle_pp0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:10041]
WARNING: [Synth 8-6014] Unused sequential element in_s_V_blk_n_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:10473]
WARNING: [Synth 8-6014] Unused sequential element out_s_V_blk_n_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:10585]
WARNING: [Synth 8-6014] Unused sequential element ap_block_pp0_stage0_flag00001001_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:10635]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state211_pp0_stage0_iter209_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:10891]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state4_pp0_stage0_iter2_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:10957]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_342_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:3926]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_346_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:3941]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_350_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:3956]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_354_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:3971]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_358_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:3986]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_362_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:4001]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_366_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:4016]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_370_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:4031]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_374_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:4046]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_378_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:4061]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_382_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:4076]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_386_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:4091]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_390_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:4106]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_394_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:4121]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_398_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:4136]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_402_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:4151]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_406_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:4166]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_410_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:4181]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_414_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:4196]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_418_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:4211]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_422_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:4226]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_426_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:4241]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_430_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:4256]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_434_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:4271]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_438_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:4286]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_443_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:4301]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_448_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:4316]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_453_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:4331]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_458_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:4346]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_463_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:4361]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_468_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:4376]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_473_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:4391]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_478_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:4406]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_483_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:4421]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_488_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:4436]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_493_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:4451]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_498_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:4466]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_503_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:4481]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_508_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:4496]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_513_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:4511]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_518_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:4526]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_523_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:4541]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_528_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:4556]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_533_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:4571]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_538_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:4586]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_543_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:4601]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_548_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:4616]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_553_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:4631]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_558_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:4646]
WARNING: [Synth 8-6014] Unused sequential element lineBuff_1_ce0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:3860]
WARNING: [Synth 8-6014] Unused sequential element lineBuff_1_ce1_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:3863]
WARNING: [Synth 8-6014] Unused sequential element lineBuff_1_we1_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:3864]
WARNING: [Synth 8-6014] Unused sequential element lineBuff_2_ce0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:3876]
WARNING: [Synth 8-6014] Unused sequential element lineBuff_2_ce1_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:3879]
WARNING: [Synth 8-6014] Unused sequential element lineBuff_2_we1_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:3880]
WARNING: [Synth 8-6014] Unused sequential element lineBuff_3_ce0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:3892]
WARNING: [Synth 8-6014] Unused sequential element lineBuff_3_ce1_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:3895]
WARNING: [Synth 8-6014] Unused sequential element lineBuff_3_we1_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:3896]
WARNING: [Synth 8-6014] Unused sequential element ap_block_pp0_stage0_flag00011011_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:10643]
WARNING: [Synth 8-6014] Unused sequential element ap_reg_pp0_iter2_phitmp2_reg_2369_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:8222]
WARNING: [Synth 8-6014] Unused sequential element ap_reg_pp0_iter1_phitmp4_mid1_reg_2250_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:9678]
WARNING: [Synth 8-6014] Unused sequential element ap_reg_pp0_iter1_phitmp4_reg_2181_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:9679]
WARNING: [Synth 8-6014] Unused sequential element phitmp4_reg_2181_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:9679]
WARNING: [Synth 8-6014] Unused sequential element phitmp4_mid1_reg_2250_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:9698]
WARNING: [Synth 8-6014] Unused sequential element phitmp2_reg_2369_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:9713]
WARNING: [Synth 8-6014] Unused sequential element phitmp4_reg_2181_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:11451]
WARNING: [Synth 8-6014] Unused sequential element ap_reg_pp0_iter1_phitmp4_reg_2181_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:11154]
WARNING: [Synth 8-6014] Unused sequential element phitmp4_mid1_reg_2250_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:11453]
WARNING: [Synth 8-6014] Unused sequential element ap_reg_pp0_iter1_phitmp4_mid1_reg_2250_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:11156]
WARNING: [Synth 8-6014] Unused sequential element phitmp2_reg_2369_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:11455]
WARNING: [Synth 8-6014] Unused sequential element ap_reg_pp0_iter2_phitmp2_reg_2369_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:11124]
INFO: [Synth 8-256] done synthesizing module 'process_r' (32#1) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:10]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state1_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/ccGaussianFilterGKer.v:188]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state1_ignore_call2_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/ccGaussianFilterGKer.v:192]
INFO: [Synth 8-256] done synthesizing module 'ccGaussianFilterGKer' (33#1) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/ccGaussianFilterGKer.v:10]
INFO: [Synth 8-256] done synthesizing module 'hipaccRun' (34#1) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/hipaccRun.v:12]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DIVIDE_BY_ZERO_IN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized35 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized35 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized35 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized35 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized35 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized82 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized82 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized82 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized82 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized82 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized80 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized80 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized80 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized80 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized80 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized13 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized13 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized13 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized13 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized13 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized3 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized3 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized11 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized11 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized11 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized11 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized11 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized7 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized7 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized7 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized7 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized7 has unconnected port SINIT
WARNING: [Synth 8-3331] design dsp48e1_wrapper__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design flt_round_dsp_opt_full has unconnected port SIGN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized72 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized72 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized72 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized72 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized72 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized78 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized78 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized78 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized78 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized78 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized61 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized61 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized61 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized61 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized61 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized59 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized59 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized59 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized59 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized59 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized76 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized76 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized76 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized76 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized76 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized39 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized39 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized39 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized55 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized55 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized55 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized37 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized37 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized37 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized74 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized74 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized74 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized17 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized17 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized17 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_eq_im__parameterized1 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design special_detect__parameterized0 has unconnected port A[31]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized67 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized67 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized67 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized67 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized67 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized15 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized15 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized15 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized15 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized15 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized70 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized70 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized70 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized70 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized70 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized9 has unconnected port CLK
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1452.344 ; gain = 286.258 ; free physical = 2362 ; free virtual = 32972
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1452.344 ; gain = 286.258 ; free physical = 2354 ; free virtual = 32964
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 2750 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z100ffg900-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/hipaccRun.xdc]
Finished Parsing XDC File [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/hipaccRun.xdc]
Parsing XDC File [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 75 instances were transformed.
  FDE => FDRE: 75 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.82 . Memory (MB): peak = 2105.062 ; gain = 30.000 ; free physical = 245 ; free virtual = 30684
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:42 ; elapsed = 00:00:39 . Memory (MB): peak = 2105.062 ; gain = 938.977 ; free physical = 313 ; free virtual = 30696
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z100ffg900-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:42 ; elapsed = 00:00:39 . Memory (MB): peak = 2105.062 ; gain = 938.977 ; free physical = 315 ; free virtual = 30696
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U1/hipaccRun_ap_fadd_6_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U10/hipaccRun_ap_fadd_6_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U11/hipaccRun_ap_fadd_6_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U12/hipaccRun_ap_fadd_6_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U13/hipaccRun_ap_fadd_6_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U14/hipaccRun_ap_fadd_6_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U15/hipaccRun_ap_fadd_6_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U16/hipaccRun_ap_fadd_6_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U17/hipaccRun_ap_fadd_6_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U18/hipaccRun_ap_fadd_6_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U19/hipaccRun_ap_fadd_6_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U2/hipaccRun_ap_fadd_6_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U20/hipaccRun_ap_fadd_6_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U21/hipaccRun_ap_fadd_6_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U22/hipaccRun_ap_fadd_6_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U23/hipaccRun_ap_fadd_6_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U24/hipaccRun_ap_fadd_6_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U25/hipaccRun_ap_fadd_6_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U3/hipaccRun_ap_fadd_6_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U4/hipaccRun_ap_fadd_6_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U5/hipaccRun_ap_fadd_6_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U6/hipaccRun_ap_fadd_6_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U7/hipaccRun_ap_fadd_6_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U8/hipaccRun_ap_fadd_6_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U9/hipaccRun_ap_fadd_6_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fmul_32g8j_U26/hipaccRun_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fmul_32g8j_U27/hipaccRun_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fmul_32g8j_U28/hipaccRun_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fmul_32g8j_U29/hipaccRun_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fmul_32g8j_U30/hipaccRun_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fmul_32g8j_U31/hipaccRun_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fmul_32g8j_U32/hipaccRun_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fmul_32g8j_U33/hipaccRun_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fmul_32g8j_U34/hipaccRun_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fmul_32g8j_U35/hipaccRun_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fmul_32g8j_U36/hipaccRun_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fmul_32g8j_U37/hipaccRun_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fmul_32g8j_U38/hipaccRun_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fmul_32g8j_U39/hipaccRun_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fmul_32g8j_U40/hipaccRun_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fmul_32g8j_U41/hipaccRun_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fmul_32g8j_U42/hipaccRun_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fmul_32g8j_U43/hipaccRun_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fmul_32g8j_U44/hipaccRun_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fmul_32g8j_U45/hipaccRun_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fmul_32g8j_U46/hipaccRun_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fmul_32g8j_U47/hipaccRun_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fmul_32g8j_U48/hipaccRun_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fmul_32g8j_U49/hipaccRun_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fmul_32g8j_U50/hipaccRun_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:00:40 . Memory (MB): peak = 2105.062 ; gain = 938.977 ; free physical = 242 ; free virtual = 30588
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "det_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'lineBuff_1_addr_reg_2319_reg[9:0]' into 'lineBuff_0_addr_reg_2313_reg[9:0]' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:9755]
INFO: [Synth 8-4471] merging register 'lineBuff_2_addr_reg_2325_reg[9:0]' into 'lineBuff_0_addr_reg_2313_reg[9:0]' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:9756]
INFO: [Synth 8-4471] merging register 'lineBuff_3_addr_reg_2331_reg[9:0]' into 'lineBuff_0_addr_reg_2313_reg[9:0]' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:9757]
INFO: [Synth 8-4471] merging register 'win_tmp_1_4_1_fu_210_reg[31:0]' into 'win_tmp_1_3_fu_178_reg[31:0]' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:4665]
INFO: [Synth 8-4471] merging register 'win_tmp_2_4_1_fu_206_reg[31:0]' into 'win_tmp_2_3_fu_182_reg[31:0]' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:4705]
INFO: [Synth 8-4471] merging register 'win_tmp_3_4_1_fu_202_reg[31:0]' into 'win_tmp_3_3_fu_186_reg[31:0]' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:4725]
INFO: [Synth 8-4471] merging register 'win_tmp_4_4_1_fu_198_reg[31:0]' into 'win_tmp_4_3_fu_190_reg[31:0]' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:4745]
INFO: [Synth 8-4471] merging register 'win_tmp_0_4_reg_2415_reg[31:0]' into 'win_tmp_0_4_1_fu_214_reg[31:0]' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:10002]
INFO: [Synth 8-4471] merging register 'ap_reg_pp0_iter1_phitmp4_reg_2181_reg[0:0]' into 'phitmp4_reg_2181_reg[0:0]' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:11154]
INFO: [Synth 8-4471] merging register 'phitmp4_mid1_reg_2250_reg[0:0]' into 'phitmp4_reg_2181_reg[0:0]' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:11453]
INFO: [Synth 8-4471] merging register 'ap_reg_pp0_iter1_phitmp4_mid1_reg_2250_reg[0:0]' into 'phitmp4_reg_2181_reg[0:0]' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:11156]
INFO: [Synth 8-4471] merging register 'phitmp2_reg_2369_reg[0:0]' into 'phitmp4_reg_2181_reg[0:0]' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:11455]
INFO: [Synth 8-4471] merging register 'ap_reg_pp0_iter2_phitmp2_reg_2369_reg[0:0]' into 'phitmp4_reg_2181_reg[0:0]' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:11124]
INFO: [Synth 8-4471] merging register 'ap_reg_pp0_iter2_lineBuff_1_addr_reg_2319_reg[9:0]' into 'ap_reg_pp0_iter2_lineBuff_0_addr_reg_2313_reg[9:0]' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:3862]
INFO: [Synth 8-4471] merging register 'ap_reg_pp0_iter2_lineBuff_2_addr_reg_2325_reg[9:0]' into 'ap_reg_pp0_iter2_lineBuff_0_addr_reg_2313_reg[9:0]' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:3878]
INFO: [Synth 8-4471] merging register 'ap_reg_pp0_iter2_lineBuff_3_addr_reg_2331_reg[9:0]' into 'ap_reg_pp0_iter2_lineBuff_0_addr_reg_2313_reg[9:0]' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:3894]
WARNING: [Synth 8-6014] Unused sequential element ap_reg_pp0_iter2_lineBuff_1_addr_reg_2319_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:3862]
WARNING: [Synth 8-6014] Unused sequential element ap_reg_pp0_iter2_lineBuff_2_addr_reg_2325_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:3878]
WARNING: [Synth 8-6014] Unused sequential element ap_reg_pp0_iter2_lineBuff_3_addr_reg_2331_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:3894]
WARNING: [Synth 8-6014] Unused sequential element lineBuff_1_addr_reg_2319_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:9755]
WARNING: [Synth 8-6014] Unused sequential element lineBuff_2_addr_reg_2325_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:9756]
WARNING: [Synth 8-6014] Unused sequential element lineBuff_3_addr_reg_2331_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:9757]
WARNING: [Synth 8-6014] Unused sequential element win_tmp_1_4_1_fu_210_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:4665]
WARNING: [Synth 8-6014] Unused sequential element win_tmp_2_4_1_fu_206_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:4705]
WARNING: [Synth 8-6014] Unused sequential element win_tmp_3_4_1_fu_202_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:4725]
WARNING: [Synth 8-6014] Unused sequential element win_tmp_4_4_1_fu_198_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:4745]
WARNING: [Synth 8-6014] Unused sequential element win_tmp_0_4_reg_2415_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:10002]
WARNING: [Synth 8-6014] Unused sequential element ap_reg_pp0_iter1_phitmp4_reg_2181_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:11154]
WARNING: [Synth 8-6014] Unused sequential element phitmp4_mid1_reg_2250_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:11453]
WARNING: [Synth 8-6014] Unused sequential element ap_reg_pp0_iter1_phitmp4_mid1_reg_2250_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:11156]
WARNING: [Synth 8-6014] Unused sequential element phitmp2_reg_2369_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:11455]
WARNING: [Synth 8-6014] Unused sequential element ap_reg_pp0_iter2_phitmp2_reg_2369_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:11124]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_663_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "icmp2_fu_633_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "icmp1_fu_573_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_675_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp4_fu_721_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp7_fu_977_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "phitmp1_fu_1011_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_57_0_3_fu_1005_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icmp5_fu_876_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icmp8_fu_1125_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp1_fu_1410_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp2_fu_1211_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp20_mid1_fu_1301_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp4_fu_1216_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp22_mid1_fu_1313_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp9_fu_1221_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp24_mid1_fu_1325_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp3_fu_1416_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp5_fu_1422_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "phitmp5_mid1_fu_913_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_64_3_4_mid1_fu_907_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "phitmp5_fu_826_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_64_3_4_fu_820_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element indvar_flatten_reg_303_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:6984]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:59 ; elapsed = 00:00:56 . Memory (MB): peak = 2105.062 ; gain = 938.977 ; free physical = 332 ; free virtual = 29540
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'hipaccRun_ap_fadd_6_full_dsp_32:/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'hipaccRun_ap_fadd_6_full_dsp_32:/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'hipaccRun_ap_fadd_6_full_dsp_32:/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'hipaccRun_ap_fadd_6_full_dsp_32:/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'hipaccRun_ap_fadd_6_full_dsp_32:/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized0) to 'hipaccRun_ap_fadd_6_full_dsp_32:/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'hipaccRun_ap_fmul_2_max_dsp_32:/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'hipaccRun_ap_fmul_2_max_dsp_32:/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'hipaccRun_ap_fmul_2_max_dsp_32:/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'hipaccRun_ap_fmul_2_max_dsp_32:/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'

Report RTL Partitions: 
+------+--------------------------+------------+----------+
|      |RTL Partition             |Replication |Instances |
+------+--------------------------+------------+----------+
|1     |process_r__GB0            |           1|     25509|
|2     |process_r__GB1            |           1|     13000|
|3     |process_r__GB2            |           1|     12975|
|4     |process_r__GB3            |           1|      5414|
|5     |process_r__GB4            |           1|     11436|
|6     |process_r__GB5            |           1|     13191|
|7     |process_r__GB6            |           1|     21276|
|8     |process_r__GB7            |           1|     25618|
|9     |ccGaussianFilterGKer__GC0 |           1|        23|
+------+--------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2020 (col length:140)
BRAMs: 1510 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ccGaussianFilterGKer_U0i_8/ap_done_reg_reg)
WARNING: [Synth 8-6014] Unused sequential element ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/OP/FLAGS_REG.IV_OP_REG/i_pipe/opt_has_pipe.first_q_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
WARNING: [Synth 8-6014] Unused sequential element ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/OP/FLAGS_REG.NOT_LATE_UPDATE_GEN.UNDERFLOW_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/floating_point_v7_1_vh_rfs.vhd:30915]
WARNING: [Synth 8-6014] Unused sequential element ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/OP/FLAGS_REG.NOT_LATE_UPDATE_GEN.OVERFLOW_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/floating_point_v7_1_vh_rfs.vhd:30914]
WARNING: [Synth 8-6014] Unused sequential element ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2] was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'hipaccRun_fmul_32g8j_U29/din1_buf1_reg[31:0]' into 'hipaccRun_fmul_32g8j_U27/din1_buf1_reg[31:0]' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/hipaccRun_fmul_32g8j.v:54]
INFO: [Synth 8-4471] merging register 'hipaccRun_fmul_32g8j_U30/din1_buf1_reg[31:0]' into 'hipaccRun_fmul_32g8j_U26/din1_buf1_reg[31:0]' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/hipaccRun_fmul_32g8j.v:54]
INFO: [Synth 8-4471] merging register 'hipaccRun_fmul_32g8j_U46/din1_buf1_reg[31:0]' into 'hipaccRun_fmul_32g8j_U26/din1_buf1_reg[31:0]' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/hipaccRun_fmul_32g8j.v:54]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'hipaccRun_fadd_32fYi_U1/din1_buf1_reg[0]' (FDE) to 'hipaccRun_fadd_32fYi_U1/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fadd_32fYi_U1/din1_buf1_reg[1]' (FDE) to 'hipaccRun_fadd_32fYi_U1/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fadd_32fYi_U1/din1_buf1_reg[2]' (FDE) to 'hipaccRun_fadd_32fYi_U1/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fadd_32fYi_U1/din1_buf1_reg[3]' (FDE) to 'hipaccRun_fadd_32fYi_U1/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fadd_32fYi_U1/din1_buf1_reg[4]' (FDE) to 'hipaccRun_fadd_32fYi_U1/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fadd_32fYi_U1/din1_buf1_reg[5]' (FDE) to 'hipaccRun_fadd_32fYi_U1/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fadd_32fYi_U1/din1_buf1_reg[6]' (FDE) to 'hipaccRun_fadd_32fYi_U1/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fadd_32fYi_U1/din1_buf1_reg[7]' (FDE) to 'hipaccRun_fadd_32fYi_U1/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fadd_32fYi_U1/din1_buf1_reg[8]' (FDE) to 'hipaccRun_fadd_32fYi_U1/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fadd_32fYi_U1/din1_buf1_reg[9]' (FDE) to 'hipaccRun_fadd_32fYi_U1/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fadd_32fYi_U1/din1_buf1_reg[10]' (FDE) to 'hipaccRun_fadd_32fYi_U1/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fadd_32fYi_U1/din1_buf1_reg[11]' (FDE) to 'hipaccRun_fadd_32fYi_U1/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fadd_32fYi_U1/din1_buf1_reg[12]' (FDE) to 'hipaccRun_fadd_32fYi_U1/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fadd_32fYi_U1/din1_buf1_reg[13]' (FDE) to 'hipaccRun_fadd_32fYi_U1/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fadd_32fYi_U1/din1_buf1_reg[14]' (FDE) to 'hipaccRun_fadd_32fYi_U1/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fadd_32fYi_U1/din1_buf1_reg[15]' (FDE) to 'hipaccRun_fadd_32fYi_U1/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fadd_32fYi_U1/din1_buf1_reg[16]' (FDE) to 'hipaccRun_fadd_32fYi_U1/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fadd_32fYi_U1/din1_buf1_reg[17]' (FDE) to 'hipaccRun_fadd_32fYi_U1/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fadd_32fYi_U1/din1_buf1_reg[18]' (FDE) to 'hipaccRun_fadd_32fYi_U1/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fadd_32fYi_U1/din1_buf1_reg[19]' (FDE) to 'hipaccRun_fadd_32fYi_U1/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fadd_32fYi_U1/din1_buf1_reg[20]' (FDE) to 'hipaccRun_fadd_32fYi_U1/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fadd_32fYi_U1/din1_buf1_reg[21]' (FDE) to 'hipaccRun_fadd_32fYi_U1/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fadd_32fYi_U1/din1_buf1_reg[22]' (FDE) to 'hipaccRun_fadd_32fYi_U1/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fadd_32fYi_U1/din1_buf1_reg[23]' (FDE) to 'hipaccRun_fadd_32fYi_U1/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fadd_32fYi_U1/din1_buf1_reg[24]' (FDE) to 'hipaccRun_fadd_32fYi_U1/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fadd_32fYi_U1/din1_buf1_reg[25]' (FDE) to 'hipaccRun_fadd_32fYi_U1/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fadd_32fYi_U1/din1_buf1_reg[26]' (FDE) to 'hipaccRun_fadd_32fYi_U1/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fadd_32fYi_U1/din1_buf1_reg[27]' (FDE) to 'hipaccRun_fadd_32fYi_U1/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fadd_32fYi_U1/din1_buf1_reg[28]' (FDE) to 'hipaccRun_fadd_32fYi_U1/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fadd_32fYi_U1/din1_buf1_reg[29]' (FDE) to 'hipaccRun_fadd_32fYi_U1/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fadd_32fYi_U1/din1_buf1_reg[30]' (FDE) to 'hipaccRun_fadd_32fYi_U1/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fadd_32fYi_U1/din1_buf1_reg[31]' (FDE) to 'hipaccRun_fmul_32g8j_U26/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U28/din1_buf1_reg[0]' (FDE) to 'hipaccRun_fmul_32g8j_U26/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U28/din1_buf1_reg[1]' (FDE) to 'hipaccRun_fmul_32g8j_U26/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U28/din1_buf1_reg[2]' (FDE) to 'hipaccRun_fmul_32g8j_U26/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U28/din1_buf1_reg[3]' (FDE) to 'hipaccRun_fmul_32g8j_U26/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U28/din1_buf1_reg[4]' (FDE) to 'hipaccRun_fmul_32g8j_U26/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U28/din1_buf1_reg[5]' (FDE) to 'hipaccRun_fmul_32g8j_U26/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U28/din1_buf1_reg[6]' (FDE) to 'hipaccRun_fmul_32g8j_U26/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U28/din1_buf1_reg[7]' (FDE) to 'hipaccRun_fmul_32g8j_U26/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U28/din1_buf1_reg[8]' (FDE) to 'hipaccRun_fmul_32g8j_U26/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U28/din1_buf1_reg[9]' (FDE) to 'hipaccRun_fmul_32g8j_U26/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U28/din1_buf1_reg[10]' (FDE) to 'hipaccRun_fmul_32g8j_U26/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U28/din1_buf1_reg[11]' (FDE) to 'hipaccRun_fmul_32g8j_U26/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U28/din1_buf1_reg[12]' (FDE) to 'hipaccRun_fmul_32g8j_U26/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U28/din1_buf1_reg[13]' (FDE) to 'hipaccRun_fmul_32g8j_U26/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U28/din1_buf1_reg[14]' (FDE) to 'hipaccRun_fmul_32g8j_U26/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U28/din1_buf1_reg[15]' (FDE) to 'hipaccRun_fmul_32g8j_U26/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U28/din1_buf1_reg[16]' (FDE) to 'hipaccRun_fmul_32g8j_U26/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U28/din1_buf1_reg[17]' (FDE) to 'hipaccRun_fmul_32g8j_U26/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U28/din1_buf1_reg[18]' (FDE) to 'hipaccRun_fmul_32g8j_U26/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U28/din1_buf1_reg[19]' (FDE) to 'hipaccRun_fmul_32g8j_U26/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U28/din1_buf1_reg[20]' (FDE) to 'hipaccRun_fmul_32g8j_U26/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U28/din1_buf1_reg[21]' (FDE) to 'hipaccRun_fmul_32g8j_U26/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U28/din1_buf1_reg[22]' (FDE) to 'hipaccRun_fmul_32g8j_U26/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U28/din1_buf1_reg[23]' (FDE) to 'hipaccRun_fmul_32g8j_U26/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U28/din1_buf1_reg[24]' (FDE) to 'hipaccRun_fmul_32g8j_U26/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U28/din1_buf1_reg[25]' (FDE) to 'hipaccRun_fmul_32g8j_U26/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U28/din1_buf1_reg[26]' (FDE) to 'hipaccRun_fmul_32g8j_U26/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U28/din1_buf1_reg[27]' (FDE) to 'hipaccRun_fmul_32g8j_U26/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U28/din1_buf1_reg[28]' (FDE) to 'hipaccRun_fmul_32g8j_U26/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U28/din1_buf1_reg[29]' (FDE) to 'hipaccRun_fmul_32g8j_U26/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U28/din1_buf1_reg[30]' (FDE) to 'hipaccRun_fmul_32g8j_U26/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U28/din1_buf1_reg[31]' (FDE) to 'hipaccRun_fmul_32g8j_U26/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U27/din1_buf1_reg[0]' (FDE) to 'hipaccRun_fmul_32g8j_U26/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U27/din1_buf1_reg[1]' (FDE) to 'hipaccRun_fmul_32g8j_U26/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U27/din1_buf1_reg[2]' (FDE) to 'hipaccRun_fmul_32g8j_U26/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U27/din1_buf1_reg[3]' (FDE) to 'hipaccRun_fmul_32g8j_U26/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U27/din1_buf1_reg[4]' (FDE) to 'hipaccRun_fmul_32g8j_U26/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U27/din1_buf1_reg[5]' (FDE) to 'hipaccRun_fmul_32g8j_U26/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U27/din1_buf1_reg[6]' (FDE) to 'hipaccRun_fmul_32g8j_U26/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U27/din1_buf1_reg[7]' (FDE) to 'hipaccRun_fmul_32g8j_U26/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U27/din1_buf1_reg[8]' (FDE) to 'hipaccRun_fmul_32g8j_U26/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U27/din1_buf1_reg[9]' (FDE) to 'hipaccRun_fmul_32g8j_U26/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U27/din1_buf1_reg[10]' (FDE) to 'hipaccRun_fmul_32g8j_U26/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U27/din1_buf1_reg[11]' (FDE) to 'hipaccRun_fmul_32g8j_U26/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U27/din1_buf1_reg[12]' (FDE) to 'hipaccRun_fmul_32g8j_U26/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U27/din1_buf1_reg[13]' (FDE) to 'hipaccRun_fmul_32g8j_U26/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U27/din1_buf1_reg[14]' (FDE) to 'hipaccRun_fmul_32g8j_U26/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U27/din1_buf1_reg[15]' (FDE) to 'hipaccRun_fmul_32g8j_U26/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U27/din1_buf1_reg[16]' (FDE) to 'hipaccRun_fmul_32g8j_U26/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U27/din1_buf1_reg[17]' (FDE) to 'hipaccRun_fmul_32g8j_U26/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U27/din1_buf1_reg[18]' (FDE) to 'hipaccRun_fmul_32g8j_U26/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U27/din1_buf1_reg[19]' (FDE) to 'hipaccRun_fmul_32g8j_U26/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U27/din1_buf1_reg[20]' (FDE) to 'hipaccRun_fmul_32g8j_U26/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U27/din1_buf1_reg[21]' (FDE) to 'hipaccRun_fmul_32g8j_U26/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U27/din1_buf1_reg[22]' (FDE) to 'hipaccRun_fmul_32g8j_U26/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U27/din1_buf1_reg[23]' (FDE) to 'hipaccRun_fmul_32g8j_U26/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U27/din1_buf1_reg[24]' (FDE) to 'hipaccRun_fmul_32g8j_U26/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U27/din1_buf1_reg[25]' (FDE) to 'hipaccRun_fmul_32g8j_U26/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U27/din1_buf1_reg[26]' (FDE) to 'hipaccRun_fmul_32g8j_U26/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U27/din1_buf1_reg[27]' (FDE) to 'hipaccRun_fmul_32g8j_U26/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U27/din1_buf1_reg[28]' (FDE) to 'hipaccRun_fmul_32g8j_U26/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U27/din1_buf1_reg[29]' (FDE) to 'hipaccRun_fmul_32g8j_U26/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U27/din1_buf1_reg[30]' (FDE) to 'hipaccRun_fmul_32g8j_U26/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U27/din1_buf1_reg[31]' (FDE) to 'hipaccRun_fmul_32g8j_U26/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U26/din1_buf1_reg[0]' (FDE) to 'hipaccRun_fmul_32g8j_U26/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U26/din1_buf1_reg[1]' (FDE) to 'hipaccRun_fmul_32g8j_U26/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U26/din1_buf1_reg[2]' (FDE) to 'hipaccRun_fmul_32g8j_U26/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U26/din1_buf1_reg[3]' (FDE) to 'hipaccRun_fmul_32g8j_U26/din1_buf1_reg[31]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\hipaccRun_fmul_32g8j_U26/din1_buf1_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hipaccRun_fmul_32g8j_U26/din1_buf1_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\phitmp_reg_2441_reg[0] )
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\hipaccRun_fmul_32g8j_U45/din1_buf1_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hipaccRun_fmul_32g8j_U45/din1_buf1_reg[31] )
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\hipaccRun_fmul_32g8j_U38/din1_buf1_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hipaccRun_fmul_32g8j_U38/din1_buf1_reg[31] )
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\hipaccRun_fmul_32g8j_U35/din1_buf1_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hipaccRun_fmul_32g8j_U35/din1_buf1_reg[31] )
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\hipaccRun_fmul_32g8j_U43/din1_buf1_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hipaccRun_fmul_32g8j_U43/din1_buf1_reg[31] )
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\hipaccRun_fmul_32g8j_U42/din1_buf1_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hipaccRun_fmul_32g8j_U42/din1_buf1_reg[31] )
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-4471] merging register 'hipaccRun_fmul_32g8j_U47/din1_buf1_reg[31:0]' into 'hipaccRun_fmul_32g8j_U49/din1_buf1_reg[31:0]' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/hipaccRun_fmul_32g8j.v:54]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hipaccRun_fmul_32g8j_U50/din1_buf1_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\phitmp3_reg_2172_reg[0] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\phitmp4_reg_2181_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:20 ; elapsed = 00:01:56 . Memory (MB): peak = 2105.062 ; gain = 938.977 ; free physical = 2913 ; free virtual = 30220
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------+------------+----------+
|      |RTL Partition             |Replication |Instances |
+------+--------------------------+------------+----------+
|1     |process_r__GB0            |           1|     24450|
|2     |process_r__GB1            |           1|     12612|
|3     |process_r__GB2            |           1|     12393|
|4     |process_r__GB3            |           1|      5414|
|5     |process_r__GB4            |           1|     10854|
|6     |process_r__GB5            |           1|     12609|
|7     |process_r__GB6            |           1|     20500|
|8     |process_r__GB7            |           1|     24711|
|9     |ccGaussianFilterGKer__GC0 |           1|        20|
+------+--------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:28 ; elapsed = 00:02:05 . Memory (MB): peak = 2105.062 ; gain = 938.977 ; free physical = 3267 ; free virtual = 30585
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:39 ; elapsed = 00:02:16 . Memory (MB): peak = 2105.062 ; gain = 938.977 ; free physical = 3034 ; free virtual = 30448
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------+------------+----------+
|      |RTL Partition             |Replication |Instances |
+------+--------------------------+------------+----------+
|1     |process_r__GB0            |           1|     24449|
|2     |process_r__GB1            |           1|     12612|
|3     |process_r__GB2            |           1|     12393|
|4     |process_r__GB3            |           1|      5414|
|5     |process_r__GB4            |           1|     10854|
|6     |process_r__GB5            |           1|     12609|
|7     |process_r__GB6            |           1|     20500|
|8     |process_r__GB7            |           1|     24710|
|9     |ccGaussianFilterGKer__GC0 |           1|        20|
+------+--------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:56 ; elapsed = 00:02:57 . Memory (MB): peak = 2105.062 ; gain = 938.977 ; free physical = 841 ; free virtual = 28231
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------+------------+----------+
|      |RTL Partition  |Replication |Instances |
+------+---------------+------------+----------+
|1     |process_r__GB0 |           1|     18298|
|2     |process_r__GB1 |           1|     11258|
|3     |process_r__GB2 |           1|     10362|
|4     |process_r__GB4 |           1|      8823|
|5     |process_r__GB5 |           1|     10578|
|6     |process_r__GB6 |           1|     17792|
|7     |process_r__GB7 |           1|     21857|
+------+---------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:03 ; elapsed = 00:03:04 . Memory (MB): peak = 2105.062 ; gain = 938.977 ; free physical = 755 ; free virtual = 28121
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:03 ; elapsed = 00:03:05 . Memory (MB): peak = 2105.062 ; gain = 938.977 ; free physical = 755 ; free virtual = 28120
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:11 ; elapsed = 00:03:12 . Memory (MB): peak = 2105.062 ; gain = 938.977 ; free physical = 387 ; free virtual = 27757
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:11 ; elapsed = 00:03:13 . Memory (MB): peak = 2105.062 ; gain = 938.977 ; free physical = 381 ; free virtual = 27751
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:12 ; elapsed = 00:03:13 . Memory (MB): peak = 2105.062 ; gain = 938.977 ; free physical = 311 ; free virtual = 27672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:12 ; elapsed = 00:03:14 . Memory (MB): peak = 2105.062 ; gain = 938.977 ; free physical = 311 ; free virtual = 27653
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |    81|
|2     |DSP48E1    |    25|
|3     |DSP48E1_1  |    25|
|4     |DSP48E1_2  |    25|
|5     |DSP48E1_3  |    25|
|6     |DSP48E1_4  |    25|
|7     |LUT1       |   149|
|8     |LUT2       |  1148|
|9     |LUT3       |  2634|
|10    |LUT4       |  1814|
|11    |LUT5       |  2182|
|12    |LUT6       |  2767|
|13    |MUXCY      |  1850|
|14    |RAMB36E1_1 |     4|
|15    |SRL16E     |   192|
|16    |SRLC32E    |  2631|
|17    |XORCY      |   625|
|18    |FDE        |    75|
|19    |FDRE       | 13476|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:12 ; elapsed = 00:03:14 . Memory (MB): peak = 2105.062 ; gain = 938.977 ; free physical = 334 ; free virtual = 27676
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 672 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:49 ; elapsed = 00:03:00 . Memory (MB): peak = 2105.062 ; gain = 286.258 ; free physical = 3341 ; free virtual = 30673
Synthesis Optimization Complete : Time (s): cpu = 00:02:12 ; elapsed = 00:03:19 . Memory (MB): peak = 2105.062 ; gain = 938.977 ; free physical = 3354 ; free virtual = 30672
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2760 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 575 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 500 instances
  FDE => FDRE: 75 instances

392 Infos, 293 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:20 ; elapsed = 00:03:27 . Memory (MB): peak = 2129.324 ; gain = 1011.961 ; free physical = 2933 ; free virtual = 30251
INFO: [Common 17-1381] The checkpoint '/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.runs/synth_1/hipaccRun.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2153.090 ; gain = 0.000 ; free physical = 2976 ; free virtual = 30302
INFO: [Common 17-206] Exiting Vivado at Sun Apr 15 01:38:54 2018...
[Sun Apr 15 01:38:58 2018] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00.13 ; elapsed = 00:03:47 . Memory (MB): peak = 1227.266 ; gain = 7.770 ; free physical = 3625 ; free virtual = 30948
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z100ffg900-1
INFO: [Netlist 29-17] Analyzing 710 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z100ffg900-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/hipaccRun.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port ap_clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/hipaccRun.xdc:2]
Finished Parsing XDC File [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/hipaccRun.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1710.191 ; gain = 482.926 ; free physical = 3260 ; free virtual = 30591
report_utilization: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.23 . Memory (MB): peak = 1710.191 ; gain = 0.000 ; free physical = 3262 ; free virtual = 30592
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 2340.797 ; gain = 630.605 ; free physical = 2662 ; free virtual = 29993
[Sun Apr 15 01:39:25 2018] Launched impl_1...
Run output will be captured here: /scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.runs/impl_1/runme.log
[Sun Apr 15 01:39:25 2018] Waiting for impl_1 to finish...

*** Running vivado
    with args -log hipaccRun.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source hipaccRun.tcl -notrace

error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory

****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source hipaccRun.tcl -notrace
Command: open_checkpoint /scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.runs/impl_1/hipaccRun.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1083.355 ; gain = 0.000 ; free physical = 5635 ; free virtual = 32948
INFO: [Netlist 29-17] Analyzing 710 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z100ffg900-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.runs/impl_1/.Xil/Vivado-22482-codesign89/dcp3/hipaccRun.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port ap_clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/hipaccRun.xdc:2]
Finished Parsing XDC File [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.runs/impl_1/.Xil/Vivado-22482-codesign89/dcp3/hipaccRun.xdc]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2017.2 (64-bit) build 1909853
open_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1571.750 ; gain = 488.395 ; free physical = 4946 ; free virtual = 32259
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z100-ffg900'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z100-ffg900'
INFO: [Common 17-1223] The version limit for your license is '2017.12' and will expire in -105 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.52 . Memory (MB): peak = 1663.785 ; gain = 84.031 ; free physical = 4943 ; free virtual = 32257
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 25 inverter(s) to 425 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 11d73e79e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2253.359 ; gain = 56.027 ; free physical = 4532 ; free virtual = 31891
INFO: [Opt 31-389] Phase Retarget created 321 cells and removed 366 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: eeefc5cf

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2253.359 ; gain = 56.027 ; free physical = 4591 ; free virtual = 31925
INFO: [Opt 31-389] Phase Constant propagation created 822 cells and removed 1385 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 13642c8c3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2253.359 ; gain = 56.027 ; free physical = 4747 ; free virtual = 32088
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 301 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 13642c8c3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2253.359 ; gain = 56.027 ; free physical = 4750 ; free virtual = 32092
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 13642c8c3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2253.359 ; gain = 56.027 ; free physical = 4750 ; free virtual = 32092
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2253.359 ; gain = 0.000 ; free physical = 4742 ; free virtual = 32083
Ending Logic Optimization Task | Checksum: 13642c8c3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2253.359 ; gain = 56.027 ; free physical = 4653 ; free virtual = 31995

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 8
Ending PowerOpt Patch Enables Task | Checksum: 1077e3c0b

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2530.453 ; gain = 0.000 ; free physical = 4581 ; free virtual = 31936
Ending Power Optimization Task | Checksum: 1077e3c0b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2530.453 ; gain = 277.094 ; free physical = 4593 ; free virtual = 31949
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:22 . Memory (MB): peak = 2530.453 ; gain = 958.703 ; free physical = 4593 ; free virtual = 31949
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.runs/impl_1/hipaccRun_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2530.453 ; gain = 0.000 ; free physical = 4414 ; free virtual = 31788
Command: report_drc -file hipaccRun_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.runs/impl_1/hipaccRun_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z100-ffg900'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z100-ffg900'
INFO: [Common 17-1223] The version limit for your license is '2017.12' and will expire in -105 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U1/hipaccRun_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U10/hipaccRun_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U11/hipaccRun_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U12/hipaccRun_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U13/hipaccRun_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U14/hipaccRun_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U15/hipaccRun_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U16/hipaccRun_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U17/hipaccRun_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U18/hipaccRun_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U19/hipaccRun_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U2/hipaccRun_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U20/hipaccRun_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U21/hipaccRun_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U22/hipaccRun_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U23/hipaccRun_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U24/hipaccRun_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U25/hipaccRun_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U3/hipaccRun_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U4/hipaccRun_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U5/hipaccRun_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U6/hipaccRun_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U7/hipaccRun_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U8/hipaccRun_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U9/hipaccRun_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 25 Advisories
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2530.453 ; gain = 0.000 ; free physical = 4363 ; free virtual = 31734
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 5e42d5e9

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2530.453 ; gain = 0.000 ; free physical = 4363 ; free virtual = 31734
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2530.453 ; gain = 0.000 ; free physical = 5697 ; free virtual = 33066

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 9e8a8a4f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2530.453 ; gain = 0.000 ; free physical = 5634 ; free virtual = 33003

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: de611d8c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 2530.453 ; gain = 0.000 ; free physical = 5336 ; free virtual = 32741

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: de611d8c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 2530.453 ; gain = 0.000 ; free physical = 5318 ; free virtual = 32724
Phase 1 Placer Initialization | Checksum: de611d8c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 2530.453 ; gain = 0.000 ; free physical = 5316 ; free virtual = 32722

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1ce2407c3

Time (s): cpu = 00:00:50 ; elapsed = 00:00:24 . Memory (MB): peak = 2530.453 ; gain = 0.000 ; free physical = 4794 ; free virtual = 32200

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1ce2407c3

Time (s): cpu = 00:00:50 ; elapsed = 00:00:24 . Memory (MB): peak = 2530.453 ; gain = 0.000 ; free physical = 4798 ; free virtual = 32204

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 25f89c97c

Time (s): cpu = 00:00:57 ; elapsed = 00:00:28 . Memory (MB): peak = 2530.453 ; gain = 0.000 ; free physical = 4807 ; free virtual = 32177

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1da4a06af

Time (s): cpu = 00:00:57 ; elapsed = 00:00:28 . Memory (MB): peak = 2530.453 ; gain = 0.000 ; free physical = 4802 ; free virtual = 32171

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 222b319e5

Time (s): cpu = 00:00:57 ; elapsed = 00:00:28 . Memory (MB): peak = 2530.453 ; gain = 0.000 ; free physical = 4801 ; free virtual = 32170

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 2425e53cf

Time (s): cpu = 00:01:00 ; elapsed = 00:00:30 . Memory (MB): peak = 2530.453 ; gain = 0.000 ; free physical = 4780 ; free virtual = 32149

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 16f1c9056

Time (s): cpu = 00:01:04 ; elapsed = 00:00:34 . Memory (MB): peak = 2530.453 ; gain = 0.000 ; free physical = 4393 ; free virtual = 31762

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1eb5619b1

Time (s): cpu = 00:01:05 ; elapsed = 00:00:35 . Memory (MB): peak = 2530.453 ; gain = 0.000 ; free physical = 4302 ; free virtual = 31671

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 19216e692

Time (s): cpu = 00:01:06 ; elapsed = 00:00:36 . Memory (MB): peak = 2530.453 ; gain = 0.000 ; free physical = 4238 ; free virtual = 31607
Phase 3 Detail Placement | Checksum: 19216e692

Time (s): cpu = 00:01:06 ; elapsed = 00:00:36 . Memory (MB): peak = 2530.453 ; gain = 0.000 ; free physical = 4209 ; free virtual = 31578

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 12fe2d5a1

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-38] Processed net ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U22/p_25_in, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-38] Processed net ccGaussianFilterGKer_U0/grp_process_r_fu_18/lineBuff_3_U/process_r_lineBufbkb_ram_U/ap_enable_reg_pp0_iter208_reg, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-41] BUFG insertion identified 2 candidate nets, 0 success, 2 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 12fe2d5a1

Time (s): cpu = 00:01:19 ; elapsed = 00:00:41 . Memory (MB): peak = 2530.453 ; gain = 0.000 ; free physical = 4120 ; free virtual = 31489
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.885. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1d0b94067

Time (s): cpu = 00:01:19 ; elapsed = 00:00:41 . Memory (MB): peak = 2530.453 ; gain = 0.000 ; free physical = 4121 ; free virtual = 31490
Phase 4.1 Post Commit Optimization | Checksum: 1d0b94067

Time (s): cpu = 00:01:19 ; elapsed = 00:00:41 . Memory (MB): peak = 2530.453 ; gain = 0.000 ; free physical = 4121 ; free virtual = 31490

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1d0b94067

Time (s): cpu = 00:01:19 ; elapsed = 00:00:42 . Memory (MB): peak = 2530.453 ; gain = 0.000 ; free physical = 4130 ; free virtual = 31499

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1d0b94067

Time (s): cpu = 00:01:20 ; elapsed = 00:00:42 . Memory (MB): peak = 2530.453 ; gain = 0.000 ; free physical = 4130 ; free virtual = 31499

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 2604cf653

Time (s): cpu = 00:01:20 ; elapsed = 00:00:42 . Memory (MB): peak = 2530.453 ; gain = 0.000 ; free physical = 4130 ; free virtual = 31499
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2604cf653

Time (s): cpu = 00:01:20 ; elapsed = 00:00:42 . Memory (MB): peak = 2530.453 ; gain = 0.000 ; free physical = 4130 ; free virtual = 31500
Ending Placer Task | Checksum: 1bbc1b2d4

Time (s): cpu = 00:01:20 ; elapsed = 00:00:43 . Memory (MB): peak = 2530.453 ; gain = 0.000 ; free physical = 4204 ; free virtual = 31573
75 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:24 ; elapsed = 00:00:45 . Memory (MB): peak = 2530.453 ; gain = 0.000 ; free physical = 4206 ; free virtual = 31576
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2530.453 ; gain = 0.000 ; free physical = 4176 ; free virtual = 31578
INFO: [Common 17-1381] The checkpoint '/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.runs/impl_1/hipaccRun_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2530.453 ; gain = 0.000 ; free physical = 4127 ; free virtual = 31514
report_io: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2530.453 ; gain = 0.000 ; free physical = 4104 ; free virtual = 31491
report_utilization: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2530.453 ; gain = 0.000 ; free physical = 4124 ; free virtual = 31512
report_control_sets: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2530.453 ; gain = 0.000 ; free physical = 4166 ; free virtual = 31554
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z100-ffg900'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z100-ffg900'
INFO: [Common 17-1223] The version limit for your license is '2017.12' and will expire in -105 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.500 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
80 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2530.453 ; gain = 0.000 ; free physical = 4040 ; free virtual = 31471
INFO: [Common 17-1381] The checkpoint '/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.runs/impl_1/hipaccRun_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2530.453 ; gain = 0.000 ; free physical = 4048 ; free virtual = 31464
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z100-ffg900'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z100-ffg900'
INFO: [Common 17-1223] The version limit for your license is '2017.12' and will expire in -105 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: da619457 ConstDB: 0 ShapeSum: e1601e7d RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "ap_rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmOut0_V_full_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmOut0_V_full_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_empty_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_empty_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_start" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_start". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 17ee7a8bc

Time (s): cpu = 00:01:37 ; elapsed = 00:01:14 . Memory (MB): peak = 2698.332 ; gain = 167.879 ; free physical = 2347 ; free virtual = 29811

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 17ee7a8bc

Time (s): cpu = 00:01:37 ; elapsed = 00:01:15 . Memory (MB): peak = 2698.332 ; gain = 167.879 ; free physical = 2352 ; free virtual = 29816

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 17ee7a8bc

Time (s): cpu = 00:01:37 ; elapsed = 00:01:15 . Memory (MB): peak = 2719.320 ; gain = 188.867 ; free physical = 2304 ; free virtual = 29768

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 17ee7a8bc

Time (s): cpu = 00:01:37 ; elapsed = 00:01:15 . Memory (MB): peak = 2719.320 ; gain = 188.867 ; free physical = 2304 ; free virtual = 29768
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 157180f4f

Time (s): cpu = 00:01:49 ; elapsed = 00:01:19 . Memory (MB): peak = 2756.016 ; gain = 225.562 ; free physical = 3890 ; free virtual = 31354
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.187  | TNS=0.000  | WHS=-0.170 | THS=-217.345|

Phase 2 Router Initialization | Checksum: 169b4edc0

Time (s): cpu = 00:01:54 ; elapsed = 00:01:21 . Memory (MB): peak = 2756.016 ; gain = 225.562 ; free physical = 3823 ; free virtual = 31332

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1fdaa6872

Time (s): cpu = 00:02:02 ; elapsed = 00:01:23 . Memory (MB): peak = 2768.898 ; gain = 238.445 ; free physical = 3660 ; free virtual = 31169

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1650
 Number of Nodes with overlaps = 101
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.338  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 9c4ffc3b

Time (s): cpu = 00:07:29 ; elapsed = 00:02:36 . Memory (MB): peak = 2768.898 ; gain = 238.445 ; free physical = 3599 ; free virtual = 31160
Phase 4 Rip-up And Reroute | Checksum: 9c4ffc3b

Time (s): cpu = 00:07:29 ; elapsed = 00:02:36 . Memory (MB): peak = 2768.898 ; gain = 238.445 ; free physical = 3598 ; free virtual = 31158

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 9c4ffc3b

Time (s): cpu = 00:07:29 ; elapsed = 00:02:36 . Memory (MB): peak = 2768.898 ; gain = 238.445 ; free physical = 3595 ; free virtual = 31155

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 9c4ffc3b

Time (s): cpu = 00:07:29 ; elapsed = 00:02:36 . Memory (MB): peak = 2768.898 ; gain = 238.445 ; free physical = 3592 ; free virtual = 31152
Phase 5 Delay and Skew Optimization | Checksum: 9c4ffc3b

Time (s): cpu = 00:07:30 ; elapsed = 00:02:36 . Memory (MB): peak = 2768.898 ; gain = 238.445 ; free physical = 3586 ; free virtual = 31147

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: f6870e40

Time (s): cpu = 00:07:32 ; elapsed = 00:02:37 . Memory (MB): peak = 2768.898 ; gain = 238.445 ; free physical = 3574 ; free virtual = 31135
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.338  | TNS=0.000  | WHS=0.032  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: baa725ba

Time (s): cpu = 00:07:32 ; elapsed = 00:02:37 . Memory (MB): peak = 2768.898 ; gain = 238.445 ; free physical = 3573 ; free virtual = 31133
Phase 6 Post Hold Fix | Checksum: baa725ba

Time (s): cpu = 00:07:32 ; elapsed = 00:02:37 . Memory (MB): peak = 2768.898 ; gain = 238.445 ; free physical = 3572 ; free virtual = 31132

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.799259 %
  Global Horizontal Routing Utilization  = 1.16992 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 147af12a1

Time (s): cpu = 00:07:32 ; elapsed = 00:02:37 . Memory (MB): peak = 2768.898 ; gain = 238.445 ; free physical = 3547 ; free virtual = 31108

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 147af12a1

Time (s): cpu = 00:07:32 ; elapsed = 00:02:37 . Memory (MB): peak = 2768.898 ; gain = 238.445 ; free physical = 3544 ; free virtual = 31104

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2195b32b4

Time (s): cpu = 00:07:34 ; elapsed = 00:02:38 . Memory (MB): peak = 2768.898 ; gain = 238.445 ; free physical = 5408 ; free virtual = 33000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.338  | TNS=0.000  | WHS=0.032  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 2195b32b4

Time (s): cpu = 00:07:34 ; elapsed = 00:02:38 . Memory (MB): peak = 2768.898 ; gain = 238.445 ; free physical = 5413 ; free virtual = 33006
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:07:34 ; elapsed = 00:02:38 . Memory (MB): peak = 2768.898 ; gain = 238.445 ; free physical = 5491 ; free virtual = 33083

Routing Is Done.
93 Infos, 36 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:07:38 ; elapsed = 00:02:41 . Memory (MB): peak = 2768.898 ; gain = 238.445 ; free physical = 5491 ; free virtual = 33083
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2792.910 ; gain = 0.000 ; free physical = 5325 ; free virtual = 32963
INFO: [Common 17-1381] The checkpoint '/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.runs/impl_1/hipaccRun_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2792.914 ; gain = 24.016 ; free physical = 5143 ; free virtual = 32750
Command: report_drc -file hipaccRun_drc_routed.rpt -pb hipaccRun_drc_routed.pb -rpx hipaccRun_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.runs/impl_1/hipaccRun_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file hipaccRun_methodology_drc_routed.rpt -rpx hipaccRun_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.runs/impl_1/hipaccRun_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 2880.953 ; gain = 0.000 ; free physical = 4458 ; free virtual = 32065
Command: report_power -file hipaccRun_power_routed.rpt -pb hipaccRun_power_summary_routed.pb -rpx hipaccRun_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
100 Infos, 36 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2964.133 ; gain = 83.180 ; free physical = 4473 ; free virtual = 32093
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Sun Apr 15 01:44:17 2018...
[Sun Apr 15 01:44:22 2018] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00.16 ; elapsed = 00:04:57 . Memory (MB): peak = 2386.809 ; gain = 7.996 ; free physical = 5967 ; free virtual = 33587
INFO: [Netlist 29-17] Analyzing 684 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/.Xil/Vivado-20021-codesign89/dcp4/hipaccRun.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port ap_clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/hipaccRun.xdc:2]
Finished Parsing XDC File [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/.Xil/Vivado-20021-codesign89/dcp4/hipaccRun.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2581.621 ; gain = 33.023 ; free physical = 5630 ; free virtual = 33299
Restored from archive | CPU: 1.080000 secs | Memory: 28.188683 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2581.621 ; gain = 33.023 ; free physical = 5630 ; free virtual = 33299
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 321 instances were transformed.
  SRLC32E => SRL16E: 321 instances

open_run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2581.621 ; gain = 194.812 ; free physical = 5649 ; free virtual = 33270
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_utilization: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2807.641 ; gain = 0.000 ; free physical = 5468 ; free virtual = 33089


Implementation tool: Xilinx Vivado v.2017.2
Project:             hipacc_project
Solution:            solution1
Device target:       xc7z100ffg900-1
Report date:         Sun Apr 15 01:44:32 CEST 2018

#=== Post-Implementation Resource usage ===
SLICE:         4401
LUT:          11242
FF:           13342
DSP:            125
BRAM:             8
SRL:           2709
#=== Final timing ===
CP required:    6.660
CP achieved post-synthesis:    4.686
CP achieved post-implementation:    6.322
Timing met
INFO: [Common 17-206] Exiting Vivado at Sun Apr 15 01:44:32 2018...
INFO: [HLS 200-112] Total elapsed time: 658.31 seconds; peak allocated memory: 805.772 MB.
