Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon May 12 18:13:45 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file calculator_timing_summary_routed.rpt -pb calculator_timing_summary_routed.pb -rpx calculator_timing_summary_routed.rpx -warn_on_violation
| Design       : calculator
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (1)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: U_FND_CNTR/U_CLK_Div/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.912        0.000                      0                   18        0.400        0.000                      0                   18        4.500        0.000                       0                    19  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.912        0.000                      0                   18        0.400        0.000                      0                   18        4.500        0.000                       0                    19  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.912ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.400ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.912ns  (required time - arrival time)
  Source:                 U_FND_CNTR/U_CLK_Div/r_counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FND_CNTR/U_CLK_Div/r_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.085ns  (logic 1.090ns (26.684%)  route 2.995ns (73.316%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.620     5.141    U_FND_CNTR/U_CLK_Div/r_counter_reg[16]_0
    SLICE_X61Y27         FDCE                                         r  U_FND_CNTR/U_CLK_Div/r_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDCE (Prop_fdce_C_Q)         0.419     5.560 r  U_FND_CNTR/U_CLK_Div/r_counter_reg[12]/Q
                         net (fo=2, routed)           0.815     6.375    U_FND_CNTR/U_CLK_Div/r_counter[12]
    SLICE_X61Y28         LUT4 (Prop_lut4_I0_O)        0.299     6.674 r  U_FND_CNTR/U_CLK_Div/r_counter[16]_i_5/O
                         net (fo=1, routed)           0.572     7.246    U_FND_CNTR/U_CLK_Div/r_counter[16]_i_5_n_0
    SLICE_X61Y26         LUT5 (Prop_lut5_I4_O)        0.124     7.370 r  U_FND_CNTR/U_CLK_Div/r_counter[16]_i_4/O
                         net (fo=1, routed)           0.574     7.944    U_FND_CNTR/U_CLK_Div/r_counter[16]_i_4_n_0
    SLICE_X61Y25         LUT6 (Prop_lut6_I5_O)        0.124     8.068 f  U_FND_CNTR/U_CLK_Div/r_counter[16]_i_2/O
                         net (fo=17, routed)          1.034     9.102    U_FND_CNTR/U_CLK_Div/r_clk
    SLICE_X61Y27         LUT2 (Prop_lut2_I0_O)        0.124     9.226 r  U_FND_CNTR/U_CLK_Div/r_counter[14]_i_1/O
                         net (fo=1, routed)           0.000     9.226    U_FND_CNTR/U_CLK_Div/r_counter_0[14]
    SLICE_X61Y27         FDCE                                         r  U_FND_CNTR/U_CLK_Div/r_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.504    14.845    U_FND_CNTR/U_CLK_Div/r_counter_reg[16]_0
    SLICE_X61Y27         FDCE                                         r  U_FND_CNTR/U_CLK_Div/r_counter_reg[14]/C
                         clock pessimism              0.296    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X61Y27         FDCE (Setup_fdce_C_D)        0.032    15.138    U_FND_CNTR/U_CLK_Div/r_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.138    
                         arrival time                          -9.226    
  -------------------------------------------------------------------
                         slack                                  5.912    

Slack (MET) :             5.916ns  (required time - arrival time)
  Source:                 U_FND_CNTR/U_CLK_Div/r_counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FND_CNTR/U_CLK_Div/r_counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.080ns  (logic 1.090ns (26.717%)  route 2.990ns (73.283%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.620     5.141    U_FND_CNTR/U_CLK_Div/r_counter_reg[16]_0
    SLICE_X61Y27         FDCE                                         r  U_FND_CNTR/U_CLK_Div/r_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDCE (Prop_fdce_C_Q)         0.419     5.560 r  U_FND_CNTR/U_CLK_Div/r_counter_reg[12]/Q
                         net (fo=2, routed)           0.815     6.375    U_FND_CNTR/U_CLK_Div/r_counter[12]
    SLICE_X61Y28         LUT4 (Prop_lut4_I0_O)        0.299     6.674 r  U_FND_CNTR/U_CLK_Div/r_counter[16]_i_5/O
                         net (fo=1, routed)           0.572     7.246    U_FND_CNTR/U_CLK_Div/r_counter[16]_i_5_n_0
    SLICE_X61Y26         LUT5 (Prop_lut5_I4_O)        0.124     7.370 r  U_FND_CNTR/U_CLK_Div/r_counter[16]_i_4/O
                         net (fo=1, routed)           0.574     7.944    U_FND_CNTR/U_CLK_Div/r_counter[16]_i_4_n_0
    SLICE_X61Y25         LUT6 (Prop_lut6_I5_O)        0.124     8.068 f  U_FND_CNTR/U_CLK_Div/r_counter[16]_i_2/O
                         net (fo=17, routed)          1.029     9.097    U_FND_CNTR/U_CLK_Div/r_clk
    SLICE_X61Y27         LUT2 (Prop_lut2_I0_O)        0.124     9.221 r  U_FND_CNTR/U_CLK_Div/r_counter[13]_i_1/O
                         net (fo=1, routed)           0.000     9.221    U_FND_CNTR/U_CLK_Div/r_counter_0[13]
    SLICE_X61Y27         FDCE                                         r  U_FND_CNTR/U_CLK_Div/r_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.504    14.845    U_FND_CNTR/U_CLK_Div/r_counter_reg[16]_0
    SLICE_X61Y27         FDCE                                         r  U_FND_CNTR/U_CLK_Div/r_counter_reg[13]/C
                         clock pessimism              0.296    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X61Y27         FDCE (Setup_fdce_C_D)        0.031    15.137    U_FND_CNTR/U_CLK_Div/r_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                          -9.221    
  -------------------------------------------------------------------
                         slack                                  5.916    

Slack (MET) :             5.930ns  (required time - arrival time)
  Source:                 U_FND_CNTR/U_CLK_Div/r_counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FND_CNTR/U_CLK_Div/r_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.110ns  (logic 1.120ns (27.252%)  route 2.990ns (72.748%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.620     5.141    U_FND_CNTR/U_CLK_Div/r_counter_reg[16]_0
    SLICE_X61Y27         FDCE                                         r  U_FND_CNTR/U_CLK_Div/r_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDCE (Prop_fdce_C_Q)         0.419     5.560 r  U_FND_CNTR/U_CLK_Div/r_counter_reg[12]/Q
                         net (fo=2, routed)           0.815     6.375    U_FND_CNTR/U_CLK_Div/r_counter[12]
    SLICE_X61Y28         LUT4 (Prop_lut4_I0_O)        0.299     6.674 r  U_FND_CNTR/U_CLK_Div/r_counter[16]_i_5/O
                         net (fo=1, routed)           0.572     7.246    U_FND_CNTR/U_CLK_Div/r_counter[16]_i_5_n_0
    SLICE_X61Y26         LUT5 (Prop_lut5_I4_O)        0.124     7.370 r  U_FND_CNTR/U_CLK_Div/r_counter[16]_i_4/O
                         net (fo=1, routed)           0.574     7.944    U_FND_CNTR/U_CLK_Div/r_counter[16]_i_4_n_0
    SLICE_X61Y25         LUT6 (Prop_lut6_I5_O)        0.124     8.068 f  U_FND_CNTR/U_CLK_Div/r_counter[16]_i_2/O
                         net (fo=17, routed)          1.029     9.097    U_FND_CNTR/U_CLK_Div/r_clk
    SLICE_X61Y27         LUT2 (Prop_lut2_I0_O)        0.154     9.251 r  U_FND_CNTR/U_CLK_Div/r_counter[15]_i_1/O
                         net (fo=1, routed)           0.000     9.251    U_FND_CNTR/U_CLK_Div/r_counter_0[15]
    SLICE_X61Y27         FDCE                                         r  U_FND_CNTR/U_CLK_Div/r_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.504    14.845    U_FND_CNTR/U_CLK_Div/r_counter_reg[16]_0
    SLICE_X61Y27         FDCE                                         r  U_FND_CNTR/U_CLK_Div/r_counter_reg[15]/C
                         clock pessimism              0.296    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X61Y27         FDCE (Setup_fdce_C_D)        0.075    15.181    U_FND_CNTR/U_CLK_Div/r_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.181    
                         arrival time                          -9.251    
  -------------------------------------------------------------------
                         slack                                  5.930    

Slack (MET) :             5.930ns  (required time - arrival time)
  Source:                 U_FND_CNTR/U_CLK_Div/r_counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FND_CNTR/U_CLK_Div/r_counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.110ns  (logic 1.115ns (27.130%)  route 2.995ns (72.870%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.620     5.141    U_FND_CNTR/U_CLK_Div/r_counter_reg[16]_0
    SLICE_X61Y27         FDCE                                         r  U_FND_CNTR/U_CLK_Div/r_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDCE (Prop_fdce_C_Q)         0.419     5.560 r  U_FND_CNTR/U_CLK_Div/r_counter_reg[12]/Q
                         net (fo=2, routed)           0.815     6.375    U_FND_CNTR/U_CLK_Div/r_counter[12]
    SLICE_X61Y28         LUT4 (Prop_lut4_I0_O)        0.299     6.674 r  U_FND_CNTR/U_CLK_Div/r_counter[16]_i_5/O
                         net (fo=1, routed)           0.572     7.246    U_FND_CNTR/U_CLK_Div/r_counter[16]_i_5_n_0
    SLICE_X61Y26         LUT5 (Prop_lut5_I4_O)        0.124     7.370 r  U_FND_CNTR/U_CLK_Div/r_counter[16]_i_4/O
                         net (fo=1, routed)           0.574     7.944    U_FND_CNTR/U_CLK_Div/r_counter[16]_i_4_n_0
    SLICE_X61Y25         LUT6 (Prop_lut6_I5_O)        0.124     8.068 f  U_FND_CNTR/U_CLK_Div/r_counter[16]_i_2/O
                         net (fo=17, routed)          1.034     9.102    U_FND_CNTR/U_CLK_Div/r_clk
    SLICE_X61Y27         LUT2 (Prop_lut2_I0_O)        0.149     9.251 r  U_FND_CNTR/U_CLK_Div/r_counter[16]_i_1/O
                         net (fo=1, routed)           0.000     9.251    U_FND_CNTR/U_CLK_Div/r_counter_0[16]
    SLICE_X61Y27         FDCE                                         r  U_FND_CNTR/U_CLK_Div/r_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.504    14.845    U_FND_CNTR/U_CLK_Div/r_counter_reg[16]_0
    SLICE_X61Y27         FDCE                                         r  U_FND_CNTR/U_CLK_Div/r_counter_reg[16]/C
                         clock pessimism              0.296    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X61Y27         FDCE (Setup_fdce_C_D)        0.075    15.181    U_FND_CNTR/U_CLK_Div/r_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.181    
                         arrival time                          -9.251    
  -------------------------------------------------------------------
                         slack                                  5.930    

Slack (MET) :             6.147ns  (required time - arrival time)
  Source:                 U_FND_CNTR/U_CLK_Div/r_counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FND_CNTR/U_CLK_Div/r_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.847ns  (logic 1.090ns (28.335%)  route 2.757ns (71.665%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.620     5.141    U_FND_CNTR/U_CLK_Div/r_counter_reg[16]_0
    SLICE_X61Y27         FDCE                                         r  U_FND_CNTR/U_CLK_Div/r_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDCE (Prop_fdce_C_Q)         0.419     5.560 r  U_FND_CNTR/U_CLK_Div/r_counter_reg[12]/Q
                         net (fo=2, routed)           0.815     6.375    U_FND_CNTR/U_CLK_Div/r_counter[12]
    SLICE_X61Y28         LUT4 (Prop_lut4_I0_O)        0.299     6.674 r  U_FND_CNTR/U_CLK_Div/r_counter[16]_i_5/O
                         net (fo=1, routed)           0.572     7.246    U_FND_CNTR/U_CLK_Div/r_counter[16]_i_5_n_0
    SLICE_X61Y26         LUT5 (Prop_lut5_I4_O)        0.124     7.370 r  U_FND_CNTR/U_CLK_Div/r_counter[16]_i_4/O
                         net (fo=1, routed)           0.574     7.944    U_FND_CNTR/U_CLK_Div/r_counter[16]_i_4_n_0
    SLICE_X61Y25         LUT6 (Prop_lut6_I5_O)        0.124     8.068 f  U_FND_CNTR/U_CLK_Div/r_counter[16]_i_2/O
                         net (fo=17, routed)          0.796     8.864    U_FND_CNTR/U_CLK_Div/r_clk
    SLICE_X61Y27         LUT2 (Prop_lut2_I0_O)        0.124     8.988 r  U_FND_CNTR/U_CLK_Div/r_counter[10]_i_1/O
                         net (fo=1, routed)           0.000     8.988    U_FND_CNTR/U_CLK_Div/r_counter_0[10]
    SLICE_X61Y27         FDCE                                         r  U_FND_CNTR/U_CLK_Div/r_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.504    14.845    U_FND_CNTR/U_CLK_Div/r_counter_reg[16]_0
    SLICE_X61Y27         FDCE                                         r  U_FND_CNTR/U_CLK_Div/r_counter_reg[10]/C
                         clock pessimism              0.296    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X61Y27         FDCE (Setup_fdce_C_D)        0.029    15.135    U_FND_CNTR/U_CLK_Div/r_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                          -8.988    
  -------------------------------------------------------------------
                         slack                                  6.147    

Slack (MET) :             6.151ns  (required time - arrival time)
  Source:                 U_FND_CNTR/U_CLK_Div/r_counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FND_CNTR/U_CLK_Div/r_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.845ns  (logic 1.090ns (28.350%)  route 2.755ns (71.650%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.620     5.141    U_FND_CNTR/U_CLK_Div/r_counter_reg[16]_0
    SLICE_X61Y27         FDCE                                         r  U_FND_CNTR/U_CLK_Div/r_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDCE (Prop_fdce_C_Q)         0.419     5.560 r  U_FND_CNTR/U_CLK_Div/r_counter_reg[12]/Q
                         net (fo=2, routed)           0.815     6.375    U_FND_CNTR/U_CLK_Div/r_counter[12]
    SLICE_X61Y28         LUT4 (Prop_lut4_I0_O)        0.299     6.674 r  U_FND_CNTR/U_CLK_Div/r_counter[16]_i_5/O
                         net (fo=1, routed)           0.572     7.246    U_FND_CNTR/U_CLK_Div/r_counter[16]_i_5_n_0
    SLICE_X61Y26         LUT5 (Prop_lut5_I4_O)        0.124     7.370 r  U_FND_CNTR/U_CLK_Div/r_counter[16]_i_4/O
                         net (fo=1, routed)           0.574     7.944    U_FND_CNTR/U_CLK_Div/r_counter[16]_i_4_n_0
    SLICE_X61Y25         LUT6 (Prop_lut6_I5_O)        0.124     8.068 f  U_FND_CNTR/U_CLK_Div/r_counter[16]_i_2/O
                         net (fo=17, routed)          0.794     8.862    U_FND_CNTR/U_CLK_Div/r_clk
    SLICE_X61Y27         LUT2 (Prop_lut2_I0_O)        0.124     8.986 r  U_FND_CNTR/U_CLK_Div/r_counter[11]_i_1/O
                         net (fo=1, routed)           0.000     8.986    U_FND_CNTR/U_CLK_Div/r_counter_0[11]
    SLICE_X61Y27         FDCE                                         r  U_FND_CNTR/U_CLK_Div/r_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.504    14.845    U_FND_CNTR/U_CLK_Div/r_counter_reg[16]_0
    SLICE_X61Y27         FDCE                                         r  U_FND_CNTR/U_CLK_Div/r_counter_reg[11]/C
                         clock pessimism              0.296    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X61Y27         FDCE (Setup_fdce_C_D)        0.031    15.137    U_FND_CNTR/U_CLK_Div/r_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                          -8.986    
  -------------------------------------------------------------------
                         slack                                  6.151    

Slack (MET) :             6.167ns  (required time - arrival time)
  Source:                 U_FND_CNTR/U_CLK_Div/r_counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FND_CNTR/U_CLK_Div/r_counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.873ns  (logic 1.116ns (28.816%)  route 2.757ns (71.184%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.620     5.141    U_FND_CNTR/U_CLK_Div/r_counter_reg[16]_0
    SLICE_X61Y27         FDCE                                         r  U_FND_CNTR/U_CLK_Div/r_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDCE (Prop_fdce_C_Q)         0.419     5.560 r  U_FND_CNTR/U_CLK_Div/r_counter_reg[12]/Q
                         net (fo=2, routed)           0.815     6.375    U_FND_CNTR/U_CLK_Div/r_counter[12]
    SLICE_X61Y28         LUT4 (Prop_lut4_I0_O)        0.299     6.674 r  U_FND_CNTR/U_CLK_Div/r_counter[16]_i_5/O
                         net (fo=1, routed)           0.572     7.246    U_FND_CNTR/U_CLK_Div/r_counter[16]_i_5_n_0
    SLICE_X61Y26         LUT5 (Prop_lut5_I4_O)        0.124     7.370 r  U_FND_CNTR/U_CLK_Div/r_counter[16]_i_4/O
                         net (fo=1, routed)           0.574     7.944    U_FND_CNTR/U_CLK_Div/r_counter[16]_i_4_n_0
    SLICE_X61Y25         LUT6 (Prop_lut6_I5_O)        0.124     8.068 f  U_FND_CNTR/U_CLK_Div/r_counter[16]_i_2/O
                         net (fo=17, routed)          0.796     8.864    U_FND_CNTR/U_CLK_Div/r_clk
    SLICE_X61Y27         LUT2 (Prop_lut2_I0_O)        0.150     9.014 r  U_FND_CNTR/U_CLK_Div/r_counter[12]_i_1/O
                         net (fo=1, routed)           0.000     9.014    U_FND_CNTR/U_CLK_Div/r_counter_0[12]
    SLICE_X61Y27         FDCE                                         r  U_FND_CNTR/U_CLK_Div/r_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.504    14.845    U_FND_CNTR/U_CLK_Div/r_counter_reg[16]_0
    SLICE_X61Y27         FDCE                                         r  U_FND_CNTR/U_CLK_Div/r_counter_reg[12]/C
                         clock pessimism              0.296    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X61Y27         FDCE (Setup_fdce_C_D)        0.075    15.181    U_FND_CNTR/U_CLK_Div/r_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.181    
                         arrival time                          -9.014    
  -------------------------------------------------------------------
                         slack                                  6.167    

Slack (MET) :             6.169ns  (required time - arrival time)
  Source:                 U_FND_CNTR/U_CLK_Div/r_counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FND_CNTR/U_CLK_Div/r_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.871ns  (logic 1.116ns (28.831%)  route 2.755ns (71.169%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.620     5.141    U_FND_CNTR/U_CLK_Div/r_counter_reg[16]_0
    SLICE_X61Y27         FDCE                                         r  U_FND_CNTR/U_CLK_Div/r_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDCE (Prop_fdce_C_Q)         0.419     5.560 r  U_FND_CNTR/U_CLK_Div/r_counter_reg[12]/Q
                         net (fo=2, routed)           0.815     6.375    U_FND_CNTR/U_CLK_Div/r_counter[12]
    SLICE_X61Y28         LUT4 (Prop_lut4_I0_O)        0.299     6.674 r  U_FND_CNTR/U_CLK_Div/r_counter[16]_i_5/O
                         net (fo=1, routed)           0.572     7.246    U_FND_CNTR/U_CLK_Div/r_counter[16]_i_5_n_0
    SLICE_X61Y26         LUT5 (Prop_lut5_I4_O)        0.124     7.370 r  U_FND_CNTR/U_CLK_Div/r_counter[16]_i_4/O
                         net (fo=1, routed)           0.574     7.944    U_FND_CNTR/U_CLK_Div/r_counter[16]_i_4_n_0
    SLICE_X61Y25         LUT6 (Prop_lut6_I5_O)        0.124     8.068 f  U_FND_CNTR/U_CLK_Div/r_counter[16]_i_2/O
                         net (fo=17, routed)          0.794     8.862    U_FND_CNTR/U_CLK_Div/r_clk
    SLICE_X61Y27         LUT2 (Prop_lut2_I0_O)        0.150     9.012 r  U_FND_CNTR/U_CLK_Div/r_counter[9]_i_1/O
                         net (fo=1, routed)           0.000     9.012    U_FND_CNTR/U_CLK_Div/r_counter_0[9]
    SLICE_X61Y27         FDCE                                         r  U_FND_CNTR/U_CLK_Div/r_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.504    14.845    U_FND_CNTR/U_CLK_Div/r_counter_reg[16]_0
    SLICE_X61Y27         FDCE                                         r  U_FND_CNTR/U_CLK_Div/r_counter_reg[9]/C
                         clock pessimism              0.296    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X61Y27         FDCE (Setup_fdce_C_D)        0.075    15.181    U_FND_CNTR/U_CLK_Div/r_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.181    
                         arrival time                          -9.012    
  -------------------------------------------------------------------
                         slack                                  6.169    

Slack (MET) :             6.206ns  (required time - arrival time)
  Source:                 U_FND_CNTR/U_CLK_Div/r_counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FND_CNTR/U_CLK_Div/r_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.765ns  (logic 1.090ns (28.953%)  route 2.675ns (71.047%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.620     5.141    U_FND_CNTR/U_CLK_Div/r_counter_reg[16]_0
    SLICE_X61Y27         FDCE                                         r  U_FND_CNTR/U_CLK_Div/r_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDCE (Prop_fdce_C_Q)         0.419     5.560 r  U_FND_CNTR/U_CLK_Div/r_counter_reg[12]/Q
                         net (fo=2, routed)           0.815     6.375    U_FND_CNTR/U_CLK_Div/r_counter[12]
    SLICE_X61Y28         LUT4 (Prop_lut4_I0_O)        0.299     6.674 r  U_FND_CNTR/U_CLK_Div/r_counter[16]_i_5/O
                         net (fo=1, routed)           0.572     7.246    U_FND_CNTR/U_CLK_Div/r_counter[16]_i_5_n_0
    SLICE_X61Y26         LUT5 (Prop_lut5_I4_O)        0.124     7.370 r  U_FND_CNTR/U_CLK_Div/r_counter[16]_i_4/O
                         net (fo=1, routed)           0.574     7.944    U_FND_CNTR/U_CLK_Div/r_counter[16]_i_4_n_0
    SLICE_X61Y25         LUT6 (Prop_lut6_I5_O)        0.124     8.068 f  U_FND_CNTR/U_CLK_Div/r_counter[16]_i_2/O
                         net (fo=17, routed)          0.714     8.782    U_FND_CNTR/U_CLK_Div/r_clk
    SLICE_X61Y25         LUT2 (Prop_lut2_I0_O)        0.124     8.906 r  U_FND_CNTR/U_CLK_Div/r_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     8.906    U_FND_CNTR/U_CLK_Div/r_counter_0[2]
    SLICE_X61Y25         FDCE                                         r  U_FND_CNTR/U_CLK_Div/r_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.501    14.842    U_FND_CNTR/U_CLK_Div/r_counter_reg[16]_0
    SLICE_X61Y25         FDCE                                         r  U_FND_CNTR/U_CLK_Div/r_counter_reg[2]/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X61Y25         FDCE (Setup_fdce_C_D)        0.031    15.112    U_FND_CNTR/U_CLK_Div/r_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                          -8.906    
  -------------------------------------------------------------------
                         slack                                  6.206    

Slack (MET) :             6.222ns  (required time - arrival time)
  Source:                 U_FND_CNTR/U_CLK_Div/r_counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FND_CNTR/U_CLK_Div/r_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.793ns  (logic 1.118ns (29.477%)  route 2.675ns (70.523%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.620     5.141    U_FND_CNTR/U_CLK_Div/r_counter_reg[16]_0
    SLICE_X61Y27         FDCE                                         r  U_FND_CNTR/U_CLK_Div/r_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDCE (Prop_fdce_C_Q)         0.419     5.560 r  U_FND_CNTR/U_CLK_Div/r_counter_reg[12]/Q
                         net (fo=2, routed)           0.815     6.375    U_FND_CNTR/U_CLK_Div/r_counter[12]
    SLICE_X61Y28         LUT4 (Prop_lut4_I0_O)        0.299     6.674 r  U_FND_CNTR/U_CLK_Div/r_counter[16]_i_5/O
                         net (fo=1, routed)           0.572     7.246    U_FND_CNTR/U_CLK_Div/r_counter[16]_i_5_n_0
    SLICE_X61Y26         LUT5 (Prop_lut5_I4_O)        0.124     7.370 r  U_FND_CNTR/U_CLK_Div/r_counter[16]_i_4/O
                         net (fo=1, routed)           0.574     7.944    U_FND_CNTR/U_CLK_Div/r_counter[16]_i_4_n_0
    SLICE_X61Y25         LUT6 (Prop_lut6_I5_O)        0.124     8.068 f  U_FND_CNTR/U_CLK_Div/r_counter[16]_i_2/O
                         net (fo=17, routed)          0.714     8.782    U_FND_CNTR/U_CLK_Div/r_clk
    SLICE_X61Y25         LUT2 (Prop_lut2_I0_O)        0.152     8.934 r  U_FND_CNTR/U_CLK_Div/r_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     8.934    U_FND_CNTR/U_CLK_Div/r_counter_0[4]
    SLICE_X61Y25         FDCE                                         r  U_FND_CNTR/U_CLK_Div/r_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.501    14.842    U_FND_CNTR/U_CLK_Div/r_counter_reg[16]_0
    SLICE_X61Y25         FDCE                                         r  U_FND_CNTR/U_CLK_Div/r_counter_reg[4]/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X61Y25         FDCE (Setup_fdce_C_D)        0.075    15.156    U_FND_CNTR/U_CLK_Div/r_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                          -8.934    
  -------------------------------------------------------------------
                         slack                                  6.222    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 U_FND_CNTR/U_CLK_Div/r_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FND_CNTR/U_CLK_Div/r_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.277ns (54.603%)  route 0.230ns (45.397%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.581     1.464    U_FND_CNTR/U_CLK_Div/r_counter_reg[16]_0
    SLICE_X61Y25         FDCE                                         r  U_FND_CNTR/U_CLK_Div/r_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.128     1.592 f  U_FND_CNTR/U_CLK_Div/r_counter_reg[4]/Q
                         net (fo=2, routed)           0.102     1.694    U_FND_CNTR/U_CLK_Div/r_counter[4]
    SLICE_X61Y25         LUT6 (Prop_lut6_I0_O)        0.098     1.792 f  U_FND_CNTR/U_CLK_Div/r_counter[16]_i_2/O
                         net (fo=17, routed)          0.129     1.920    U_FND_CNTR/U_CLK_Div/r_clk
    SLICE_X61Y25         LUT2 (Prop_lut2_I0_O)        0.051     1.971 r  U_FND_CNTR/U_CLK_Div/r_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     1.971    U_FND_CNTR/U_CLK_Div/r_counter_0[7]
    SLICE_X61Y25         FDCE                                         r  U_FND_CNTR/U_CLK_Div/r_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.848     1.975    U_FND_CNTR/U_CLK_Div/r_counter_reg[16]_0
    SLICE_X61Y25         FDCE                                         r  U_FND_CNTR/U_CLK_Div/r_counter_reg[7]/C
                         clock pessimism             -0.511     1.464    
    SLICE_X61Y25         FDCE (Hold_fdce_C_D)         0.107     1.571    U_FND_CNTR/U_CLK_Div/r_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 U_FND_CNTR/U_CLK_Div/r_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FND_CNTR/U_CLK_Div/r_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.271ns (54.060%)  route 0.230ns (45.940%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.581     1.464    U_FND_CNTR/U_CLK_Div/r_counter_reg[16]_0
    SLICE_X61Y25         FDCE                                         r  U_FND_CNTR/U_CLK_Div/r_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.128     1.592 f  U_FND_CNTR/U_CLK_Div/r_counter_reg[4]/Q
                         net (fo=2, routed)           0.102     1.694    U_FND_CNTR/U_CLK_Div/r_counter[4]
    SLICE_X61Y25         LUT6 (Prop_lut6_I0_O)        0.098     1.792 f  U_FND_CNTR/U_CLK_Div/r_counter[16]_i_2/O
                         net (fo=17, routed)          0.129     1.920    U_FND_CNTR/U_CLK_Div/r_clk
    SLICE_X61Y25         LUT2 (Prop_lut2_I0_O)        0.045     1.965 r  U_FND_CNTR/U_CLK_Div/r_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.965    U_FND_CNTR/U_CLK_Div/r_counter_0[5]
    SLICE_X61Y25         FDCE                                         r  U_FND_CNTR/U_CLK_Div/r_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.848     1.975    U_FND_CNTR/U_CLK_Div/r_counter_reg[16]_0
    SLICE_X61Y25         FDCE                                         r  U_FND_CNTR/U_CLK_Div/r_counter_reg[5]/C
                         clock pessimism             -0.511     1.464    
    SLICE_X61Y25         FDCE (Hold_fdce_C_D)         0.092     1.556    U_FND_CNTR/U_CLK_Div/r_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 U_FND_CNTR/U_CLK_Div/r_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FND_CNTR/U_CLK_Div/r_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.271ns (51.978%)  route 0.250ns (48.022%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.581     1.464    U_FND_CNTR/U_CLK_Div/r_counter_reg[16]_0
    SLICE_X61Y25         FDCE                                         r  U_FND_CNTR/U_CLK_Div/r_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.128     1.592 f  U_FND_CNTR/U_CLK_Div/r_counter_reg[4]/Q
                         net (fo=2, routed)           0.102     1.694    U_FND_CNTR/U_CLK_Div/r_counter[4]
    SLICE_X61Y25         LUT6 (Prop_lut6_I0_O)        0.098     1.792 f  U_FND_CNTR/U_CLK_Div/r_counter[16]_i_2/O
                         net (fo=17, routed)          0.149     1.941    U_FND_CNTR/U_CLK_Div/r_clk
    SLICE_X59Y25         LUT2 (Prop_lut2_I0_O)        0.045     1.986 r  U_FND_CNTR/U_CLK_Div/r_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.986    U_FND_CNTR/U_CLK_Div/r_counter_0[3]
    SLICE_X59Y25         FDCE                                         r  U_FND_CNTR/U_CLK_Div/r_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.848     1.975    U_FND_CNTR/U_CLK_Div/r_counter_reg[16]_0
    SLICE_X59Y25         FDCE                                         r  U_FND_CNTR/U_CLK_Div/r_counter_reg[3]/C
                         clock pessimism             -0.498     1.477    
    SLICE_X59Y25         FDCE (Hold_fdce_C_D)         0.092     1.569    U_FND_CNTR/U_CLK_Div/r_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 U_FND_CNTR/U_CLK_Div/r_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FND_CNTR/U_CLK_Div/r_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.271ns (51.879%)  route 0.251ns (48.121%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.581     1.464    U_FND_CNTR/U_CLK_Div/r_counter_reg[16]_0
    SLICE_X61Y25         FDCE                                         r  U_FND_CNTR/U_CLK_Div/r_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.128     1.592 f  U_FND_CNTR/U_CLK_Div/r_counter_reg[4]/Q
                         net (fo=2, routed)           0.102     1.694    U_FND_CNTR/U_CLK_Div/r_counter[4]
    SLICE_X61Y25         LUT6 (Prop_lut6_I0_O)        0.098     1.792 f  U_FND_CNTR/U_CLK_Div/r_counter[16]_i_2/O
                         net (fo=17, routed)          0.150     1.942    U_FND_CNTR/U_CLK_Div/r_clk
    SLICE_X59Y25         LUT2 (Prop_lut2_I0_O)        0.045     1.987 r  U_FND_CNTR/U_CLK_Div/r_counter[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.987    U_FND_CNTR/U_CLK_Div/r_counter_0[1]
    SLICE_X59Y25         FDCE                                         r  U_FND_CNTR/U_CLK_Div/r_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.848     1.975    U_FND_CNTR/U_CLK_Div/r_counter_reg[16]_0
    SLICE_X59Y25         FDCE                                         r  U_FND_CNTR/U_CLK_Div/r_counter_reg[1]/C
                         clock pessimism             -0.498     1.477    
    SLICE_X59Y25         FDCE (Hold_fdce_C_D)         0.091     1.568    U_FND_CNTR/U_CLK_Div/r_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 U_FND_CNTR/U_CLK_Div/r_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FND_CNTR/U_CLK_Div/r_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.274ns (49.969%)  route 0.274ns (50.031%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.581     1.464    U_FND_CNTR/U_CLK_Div/r_counter_reg[16]_0
    SLICE_X61Y25         FDCE                                         r  U_FND_CNTR/U_CLK_Div/r_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.128     1.592 f  U_FND_CNTR/U_CLK_Div/r_counter_reg[4]/Q
                         net (fo=2, routed)           0.102     1.694    U_FND_CNTR/U_CLK_Div/r_counter[4]
    SLICE_X61Y25         LUT6 (Prop_lut6_I0_O)        0.098     1.792 f  U_FND_CNTR/U_CLK_Div/r_counter[16]_i_2/O
                         net (fo=17, routed)          0.173     1.964    U_FND_CNTR/U_CLK_Div/r_clk
    SLICE_X59Y26         LUT2 (Prop_lut2_I0_O)        0.048     2.012 r  U_FND_CNTR/U_CLK_Div/r_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     2.012    U_FND_CNTR/U_CLK_Div/r_counter_0[8]
    SLICE_X59Y26         FDCE                                         r  U_FND_CNTR/U_CLK_Div/r_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.849     1.976    U_FND_CNTR/U_CLK_Div/r_counter_reg[16]_0
    SLICE_X59Y26         FDCE                                         r  U_FND_CNTR/U_CLK_Div/r_counter_reg[8]/C
                         clock pessimism             -0.498     1.478    
    SLICE_X59Y26         FDCE (Hold_fdce_C_D)         0.107     1.585    U_FND_CNTR/U_CLK_Div/r_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 U_FND_CNTR/U_CLK_Div/r_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FND_CNTR/U_CLK_Div/r_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.271ns (49.694%)  route 0.274ns (50.306%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.581     1.464    U_FND_CNTR/U_CLK_Div/r_counter_reg[16]_0
    SLICE_X61Y25         FDCE                                         r  U_FND_CNTR/U_CLK_Div/r_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.128     1.592 f  U_FND_CNTR/U_CLK_Div/r_counter_reg[4]/Q
                         net (fo=2, routed)           0.102     1.694    U_FND_CNTR/U_CLK_Div/r_counter[4]
    SLICE_X61Y25         LUT6 (Prop_lut6_I0_O)        0.098     1.792 f  U_FND_CNTR/U_CLK_Div/r_counter[16]_i_2/O
                         net (fo=17, routed)          0.173     1.964    U_FND_CNTR/U_CLK_Div/r_clk
    SLICE_X59Y26         LUT2 (Prop_lut2_I0_O)        0.045     2.009 r  U_FND_CNTR/U_CLK_Div/r_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     2.009    U_FND_CNTR/U_CLK_Div/r_counter_0[6]
    SLICE_X59Y26         FDCE                                         r  U_FND_CNTR/U_CLK_Div/r_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.849     1.976    U_FND_CNTR/U_CLK_Div/r_counter_reg[16]_0
    SLICE_X59Y26         FDCE                                         r  U_FND_CNTR/U_CLK_Div/r_counter_reg[6]/C
                         clock pessimism             -0.498     1.478    
    SLICE_X59Y26         FDCE (Hold_fdce_C_D)         0.091     1.569    U_FND_CNTR/U_CLK_Div/r_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 U_FND_CNTR/U_CLK_Div/r_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FND_CNTR/U_CLK_Div/r_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.226ns (39.154%)  route 0.351ns (60.846%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.581     1.464    U_FND_CNTR/U_CLK_Div/r_counter_reg[16]_0
    SLICE_X61Y25         FDCE                                         r  U_FND_CNTR/U_CLK_Div/r_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.128     1.592 r  U_FND_CNTR/U_CLK_Div/r_counter_reg[4]/Q
                         net (fo=2, routed)           0.102     1.694    U_FND_CNTR/U_CLK_Div/r_counter[4]
    SLICE_X61Y25         LUT6 (Prop_lut6_I0_O)        0.098     1.792 r  U_FND_CNTR/U_CLK_Div/r_counter[16]_i_2/O
                         net (fo=17, routed)          0.250     2.041    U_FND_CNTR/U_CLK_Div/r_clk
    SLICE_X60Y26         FDCE                                         r  U_FND_CNTR/U_CLK_Div/r_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.849     1.976    U_FND_CNTR/U_CLK_Div/r_counter_reg[16]_0
    SLICE_X60Y26         FDCE                                         r  U_FND_CNTR/U_CLK_Div/r_clk_reg/C
                         clock pessimism             -0.498     1.478    
    SLICE_X60Y26         FDCE (Hold_fdce_C_D)         0.087     1.565    U_FND_CNTR/U_CLK_Div/r_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 U_FND_CNTR/U_CLK_Div/r_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FND_CNTR/U_CLK_Div/r_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.359ns (61.204%)  route 0.228ns (38.796%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.584     1.467    U_FND_CNTR/U_CLK_Div/r_counter_reg[16]_0
    SLICE_X61Y27         FDCE                                         r  U_FND_CNTR/U_CLK_Div/r_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  U_FND_CNTR/U_CLK_Div/r_counter_reg[11]/Q
                         net (fo=2, routed)           0.066     1.674    U_FND_CNTR/U_CLK_Div/r_counter[11]
    SLICE_X60Y27         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.784 r  U_FND_CNTR/U_CLK_Div/r_counter0_carry__1/O[2]
                         net (fo=1, routed)           0.161     1.946    U_FND_CNTR/U_CLK_Div/data0[11]
    SLICE_X61Y27         LUT2 (Prop_lut2_I1_O)        0.108     2.054 r  U_FND_CNTR/U_CLK_Div/r_counter[11]_i_1/O
                         net (fo=1, routed)           0.000     2.054    U_FND_CNTR/U_CLK_Div/r_counter_0[11]
    SLICE_X61Y27         FDCE                                         r  U_FND_CNTR/U_CLK_Div/r_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.851     1.978    U_FND_CNTR/U_CLK_Div/r_counter_reg[16]_0
    SLICE_X61Y27         FDCE                                         r  U_FND_CNTR/U_CLK_Div/r_counter_reg[11]/C
                         clock pessimism             -0.511     1.467    
    SLICE_X61Y27         FDCE (Hold_fdce_C_D)         0.092     1.559    U_FND_CNTR/U_CLK_Div/r_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 U_FND_CNTR/U_CLK_Div/r_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FND_CNTR/U_CLK_Div/r_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.271ns (42.390%)  route 0.368ns (57.610%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.581     1.464    U_FND_CNTR/U_CLK_Div/r_counter_reg[16]_0
    SLICE_X61Y25         FDCE                                         r  U_FND_CNTR/U_CLK_Div/r_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.128     1.592 f  U_FND_CNTR/U_CLK_Div/r_counter_reg[4]/Q
                         net (fo=2, routed)           0.102     1.694    U_FND_CNTR/U_CLK_Div/r_counter[4]
    SLICE_X61Y25         LUT6 (Prop_lut6_I0_O)        0.098     1.792 f  U_FND_CNTR/U_CLK_Div/r_counter[16]_i_2/O
                         net (fo=17, routed)          0.267     2.058    U_FND_CNTR/U_CLK_Div/r_clk
    SLICE_X61Y25         LUT2 (Prop_lut2_I0_O)        0.045     2.103 r  U_FND_CNTR/U_CLK_Div/r_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     2.103    U_FND_CNTR/U_CLK_Div/r_counter_0[4]
    SLICE_X61Y25         FDCE                                         r  U_FND_CNTR/U_CLK_Div/r_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.848     1.975    U_FND_CNTR/U_CLK_Div/r_counter_reg[16]_0
    SLICE_X61Y25         FDCE                                         r  U_FND_CNTR/U_CLK_Div/r_counter_reg[4]/C
                         clock pessimism             -0.511     1.464    
    SLICE_X61Y25         FDCE (Hold_fdce_C_D)         0.107     1.571    U_FND_CNTR/U_CLK_Div/r_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 U_FND_CNTR/U_CLK_Div/r_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FND_CNTR/U_CLK_Div/r_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.360ns (57.262%)  route 0.269ns (42.738%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.584     1.467    U_FND_CNTR/U_CLK_Div/r_counter_reg[16]_0
    SLICE_X61Y27         FDCE                                         r  U_FND_CNTR/U_CLK_Div/r_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  U_FND_CNTR/U_CLK_Div/r_counter_reg[10]/Q
                         net (fo=2, routed)           0.127     1.735    U_FND_CNTR/U_CLK_Div/r_counter[10]
    SLICE_X60Y27         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.846 r  U_FND_CNTR/U_CLK_Div/r_counter0_carry__1/O[1]
                         net (fo=1, routed)           0.142     1.988    U_FND_CNTR/U_CLK_Div/data0[10]
    SLICE_X61Y27         LUT2 (Prop_lut2_I1_O)        0.108     2.096 r  U_FND_CNTR/U_CLK_Div/r_counter[10]_i_1/O
                         net (fo=1, routed)           0.000     2.096    U_FND_CNTR/U_CLK_Div/r_counter_0[10]
    SLICE_X61Y27         FDCE                                         r  U_FND_CNTR/U_CLK_Div/r_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.851     1.978    U_FND_CNTR/U_CLK_Div/r_counter_reg[16]_0
    SLICE_X61Y27         FDCE                                         r  U_FND_CNTR/U_CLK_Div/r_counter_reg[10]/C
                         clock pessimism             -0.511     1.467    
    SLICE_X61Y27         FDCE (Hold_fdce_C_D)         0.091     1.558    U_FND_CNTR/U_CLK_Div/r_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.538    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y26   U_FND_CNTR/U_CLK_Div/r_clk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y25   U_FND_CNTR/U_CLK_Div/r_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y27   U_FND_CNTR/U_CLK_Div/r_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y27   U_FND_CNTR/U_CLK_Div/r_counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y27   U_FND_CNTR/U_CLK_Div/r_counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y27   U_FND_CNTR/U_CLK_Div/r_counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y27   U_FND_CNTR/U_CLK_Div/r_counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y27   U_FND_CNTR/U_CLK_Div/r_counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y27   U_FND_CNTR/U_CLK_Div/r_counter_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y26   U_FND_CNTR/U_CLK_Div/r_clk_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y26   U_FND_CNTR/U_CLK_Div/r_counter_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y26   U_FND_CNTR/U_CLK_Div/r_counter_reg[8]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y25   U_FND_CNTR/U_CLK_Div/r_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y27   U_FND_CNTR/U_CLK_Div/r_counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y27   U_FND_CNTR/U_CLK_Div/r_counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y27   U_FND_CNTR/U_CLK_Div/r_counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y27   U_FND_CNTR/U_CLK_Div/r_counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y27   U_FND_CNTR/U_CLK_Div/r_counter_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y27   U_FND_CNTR/U_CLK_Div/r_counter_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y26   U_FND_CNTR/U_CLK_Div/r_clk_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y25   U_FND_CNTR/U_CLK_Div/r_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y25   U_FND_CNTR/U_CLK_Div/r_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y27   U_FND_CNTR/U_CLK_Div/r_counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y27   U_FND_CNTR/U_CLK_Div/r_counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y27   U_FND_CNTR/U_CLK_Div/r_counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y27   U_FND_CNTR/U_CLK_Div/r_counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y27   U_FND_CNTR/U_CLK_Div/r_counter_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y27   U_FND_CNTR/U_CLK_Div/r_counter_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y27   U_FND_CNTR/U_CLK_Div/r_counter_reg[16]/C



