// Seed: 2642464190
macromodule module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_1 = id_1;
endmodule
module module_1 (
    input tri1 id_0,
    output tri id_1,
    input tri id_2,
    input wire id_3,
    output tri1 id_4,
    output uwire id_5,
    input tri0 id_6,
    output tri1 id_7,
    output supply1 id_8,
    input tri id_9,
    input uwire id_10,
    input uwire id_11,
    input wor id_12,
    input uwire id_13,
    output wor id_14,
    input tri id_15,
    input tri id_16,
    input supply0 id_17,
    input tri0 id_18,
    output tri0 id_19
);
  wire [-1 : -1  || "" &&  -1  &&  1] id_21;
  module_0 modCall_1 (
      id_21,
      id_21,
      id_21,
      id_21
  );
endmodule
