# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../RV32I_SSP.srcs/sources_1/ip/clk_divider" \
"../../../../RV32I_SSP.srcs/sources_1/ip/clk_divider/clk_divider_clk_wiz.v" \
"../../../../RV32I_SSP.srcs/sources_1/ip/clk_divider/clk_divider.v" \
"../../../../RV32I_SSP.srcs/sources_1/imports/UART/UartTx.v" \

sv xil_defaultlib  --include "../../../../RV32I_SSP.srcs/sources_1/ip/clk_divider" \
"../../../../RV32I_SSP.srcs/sources_1/new/Adder.sv" \
"../../../../RV32I_SSP.srcs/sources_1/new/Arithmetic_logic_Unit.sv" \
"../../../../RV32I_SSP.srcs/sources_1/new/Bit_shifter.sv" \
"../../../../RV32I_SSP.srcs/sources_1/new/Control_Status_Register_Unit.sv" \
"../../../../RV32I_SSP.srcs/sources_1/new/Control_Unit_Moore.sv" \
"../../../../RV32I_SSP.srcs/sources_1/new/External_Controller_Unit.sv" \
"../../../../RV32I_SSP.srcs/sources_1/new/Inst_Decoder.sv" \
"../../../../RV32I_SSP.srcs/sources_1/new/Inst_Fetch_Unit.sv" \
"../../../../RV32I_SSP.srcs/sources_1/new/Inst_Memory.sv" \
"../../../../RV32I_SSP.srcs/sources_1/new/Instruction_Execute.sv" \
"../../../../RV32I_SSP.srcs/sources_1/new/Load_Store_Unit.sv" \
"../../../../RV32I_SSP.srcs/sources_1/new/Logical_Operators.sv" \
"../../../../RV32I_SSP.srcs/sources_1/new/Multiplier.sv" \
"../../../../RV32I_SSP.srcs/sources_1/new/PC.sv" \
"../../../../RV32I_SSP.srcs/sources_1/new/Register_Set.sv" \
"../../../../RV32I_SSP.srcs/sources_1/new/Register_file.sv" \
"../../../../RV32I_SSP.srcs/sources_1/new/Reset_sunchronizer.sv" \
"../../../../RV32I_SSP.srcs/sources_1/new/cycle_counter.sv" \
"../../../../RV32I_SSP.srcs/sources_1/new/data_mem.sv" \
"../../../../RV32I_SSP.srcs/sources_1/new/decoder.sv" \
"../../../../RV32I_SSP.srcs/sources_1/new/CPU_Intergration_0.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
