// Seed: 1416238805
`define pp_0 0
`define pp_1 0
`define pp_2 0
`endcelldefine `timescale 1ps / 1 ps
module module_0 ();
  logic id_1;
  logic id_2 = (id_1);
  logic id_3 = !id_0;
endmodule
