fifo_2048_32i_8o.v,verilog,xil_defaultlib,../../../../ddr3_an5642_vga_sobel.srcs/sources_1/ip/fifo_2048_32i_8o/sim/fifo_2048_32i_8o.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
