{
  "module_name": "sysreg.h",
  "hash_id": "331537b44a358557911bc4e7ccd2d0a893af15fcff5d5035f2ac19973bebf60c",
  "original_prompt": "Ingested from linux-6.6.14/tools/arch/arm64/include/asm/sysreg.h",
  "human_readable_source": " \n \n\n#ifndef __ASM_SYSREG_H\n#define __ASM_SYSREG_H\n\n#include <linux/bits.h>\n#include <linux/stringify.h>\n\n \n#define Op0_shift\t19\n#define Op0_mask\t0x3\n#define Op1_shift\t16\n#define Op1_mask\t0x7\n#define CRn_shift\t12\n#define CRn_mask\t0xf\n#define CRm_shift\t8\n#define CRm_mask\t0xf\n#define Op2_shift\t5\n#define Op2_mask\t0x7\n\n#define sys_reg(op0, op1, crn, crm, op2) \\\n\t(((op0) << Op0_shift) | ((op1) << Op1_shift) | \\\n\t ((crn) << CRn_shift) | ((crm) << CRm_shift) | \\\n\t ((op2) << Op2_shift))\n\n#define sys_insn\tsys_reg\n\n#define sys_reg_Op0(id)\t(((id) >> Op0_shift) & Op0_mask)\n#define sys_reg_Op1(id)\t(((id) >> Op1_shift) & Op1_mask)\n#define sys_reg_CRn(id)\t(((id) >> CRn_shift) & CRn_mask)\n#define sys_reg_CRm(id)\t(((id) >> CRm_shift) & CRm_mask)\n#define sys_reg_Op2(id)\t(((id) >> Op2_shift) & Op2_mask)\n\n#ifndef CONFIG_BROKEN_GAS_INST\n\n#ifdef __ASSEMBLY__\n\n\n#define __emit_inst(x)\t\t\t.inst(x)\n#else\n#define __emit_inst(x)\t\t\t\".inst \" __stringify((x)) \"\\n\\t\"\n#endif\n\n#else   \n\n#ifndef CONFIG_CPU_BIG_ENDIAN\n#define __INSTR_BSWAP(x)\t\t(x)\n#else   \n#define __INSTR_BSWAP(x)\t\t((((x) << 24) & 0xff000000)\t| \\\n\t\t\t\t\t (((x) <<  8) & 0x00ff0000)\t| \\\n\t\t\t\t\t (((x) >>  8) & 0x0000ff00)\t| \\\n\t\t\t\t\t (((x) >> 24) & 0x000000ff))\n#endif\t \n\n#ifdef __ASSEMBLY__\n#define __emit_inst(x)\t\t\t.long __INSTR_BSWAP(x)\n#else   \n#define __emit_inst(x)\t\t\t\".long \" __stringify(__INSTR_BSWAP(x)) \"\\n\\t\"\n#endif\t \n\n#endif\t \n\n \n#define pstate_field(op1, op2)\t\t((op1) << Op1_shift | (op2) << Op2_shift)\n#define PSTATE_Imm_shift\t\tCRm_shift\n\n#define PSTATE_PAN\t\t\tpstate_field(0, 4)\n#define PSTATE_UAO\t\t\tpstate_field(0, 3)\n#define PSTATE_SSBS\t\t\tpstate_field(3, 1)\n#define PSTATE_TCO\t\t\tpstate_field(3, 4)\n\n#define SET_PSTATE_PAN(x)\t\t__emit_inst(0xd500401f | PSTATE_PAN | ((!!x) << PSTATE_Imm_shift))\n#define SET_PSTATE_UAO(x)\t\t__emit_inst(0xd500401f | PSTATE_UAO | ((!!x) << PSTATE_Imm_shift))\n#define SET_PSTATE_SSBS(x)\t\t__emit_inst(0xd500401f | PSTATE_SSBS | ((!!x) << PSTATE_Imm_shift))\n#define SET_PSTATE_TCO(x)\t\t__emit_inst(0xd500401f | PSTATE_TCO | ((!!x) << PSTATE_Imm_shift))\n\n#define set_pstate_pan(x)\t\tasm volatile(SET_PSTATE_PAN(x))\n#define set_pstate_uao(x)\t\tasm volatile(SET_PSTATE_UAO(x))\n#define set_pstate_ssbs(x)\t\tasm volatile(SET_PSTATE_SSBS(x))\n\n#define __SYS_BARRIER_INSN(CRm, op2, Rt) \\\n\t__emit_inst(0xd5000000 | sys_insn(0, 3, 3, (CRm), (op2)) | ((Rt) & 0x1f))\n\n#define SB_BARRIER_INSN\t\t\t__SYS_BARRIER_INSN(0, 7, 31)\n\n#define SYS_DC_ISW\t\t\tsys_insn(1, 0, 7, 6, 2)\n#define SYS_DC_CSW\t\t\tsys_insn(1, 0, 7, 10, 2)\n#define SYS_DC_CISW\t\t\tsys_insn(1, 0, 7, 14, 2)\n\n \n#define SYS_OSDTRRX_EL1\t\t\tsys_reg(2, 0, 0, 0, 2)\n#define SYS_MDCCINT_EL1\t\t\tsys_reg(2, 0, 0, 2, 0)\n#define SYS_MDSCR_EL1\t\t\tsys_reg(2, 0, 0, 2, 2)\n#define SYS_OSDTRTX_EL1\t\t\tsys_reg(2, 0, 0, 3, 2)\n#define SYS_OSECCR_EL1\t\t\tsys_reg(2, 0, 0, 6, 2)\n#define SYS_DBGBVRn_EL1(n)\t\tsys_reg(2, 0, 0, n, 4)\n#define SYS_DBGBCRn_EL1(n)\t\tsys_reg(2, 0, 0, n, 5)\n#define SYS_DBGWVRn_EL1(n)\t\tsys_reg(2, 0, 0, n, 6)\n#define SYS_DBGWCRn_EL1(n)\t\tsys_reg(2, 0, 0, n, 7)\n#define SYS_MDRAR_EL1\t\t\tsys_reg(2, 0, 1, 0, 0)\n#define SYS_OSLAR_EL1\t\t\tsys_reg(2, 0, 1, 0, 4)\n#define SYS_OSLSR_EL1\t\t\tsys_reg(2, 0, 1, 1, 4)\n#define SYS_OSDLR_EL1\t\t\tsys_reg(2, 0, 1, 3, 4)\n#define SYS_DBGPRCR_EL1\t\t\tsys_reg(2, 0, 1, 4, 4)\n#define SYS_DBGCLAIMSET_EL1\t\tsys_reg(2, 0, 7, 8, 6)\n#define SYS_DBGCLAIMCLR_EL1\t\tsys_reg(2, 0, 7, 9, 6)\n#define SYS_DBGAUTHSTATUS_EL1\t\tsys_reg(2, 0, 7, 14, 6)\n#define SYS_MDCCSR_EL0\t\t\tsys_reg(2, 3, 0, 1, 0)\n#define SYS_DBGDTR_EL0\t\t\tsys_reg(2, 3, 0, 4, 0)\n#define SYS_DBGDTRRX_EL0\t\tsys_reg(2, 3, 0, 5, 0)\n#define SYS_DBGDTRTX_EL0\t\tsys_reg(2, 3, 0, 5, 0)\n#define SYS_DBGVCR32_EL2\t\tsys_reg(2, 4, 0, 7, 0)\n\n#define SYS_MIDR_EL1\t\t\tsys_reg(3, 0, 0, 0, 0)\n#define SYS_MPIDR_EL1\t\t\tsys_reg(3, 0, 0, 0, 5)\n#define SYS_REVIDR_EL1\t\t\tsys_reg(3, 0, 0, 0, 6)\n\n#define SYS_ID_PFR0_EL1\t\t\tsys_reg(3, 0, 0, 1, 0)\n#define SYS_ID_PFR1_EL1\t\t\tsys_reg(3, 0, 0, 1, 1)\n#define SYS_ID_PFR2_EL1\t\t\tsys_reg(3, 0, 0, 3, 4)\n#define SYS_ID_DFR0_EL1\t\t\tsys_reg(3, 0, 0, 1, 2)\n#define SYS_ID_DFR1_EL1\t\t\tsys_reg(3, 0, 0, 3, 5)\n#define SYS_ID_AFR0_EL1\t\t\tsys_reg(3, 0, 0, 1, 3)\n#define SYS_ID_MMFR0_EL1\t\tsys_reg(3, 0, 0, 1, 4)\n#define SYS_ID_MMFR1_EL1\t\tsys_reg(3, 0, 0, 1, 5)\n#define SYS_ID_MMFR2_EL1\t\tsys_reg(3, 0, 0, 1, 6)\n#define SYS_ID_MMFR3_EL1\t\tsys_reg(3, 0, 0, 1, 7)\n#define SYS_ID_MMFR4_EL1\t\tsys_reg(3, 0, 0, 2, 6)\n#define SYS_ID_MMFR5_EL1\t\tsys_reg(3, 0, 0, 3, 6)\n\n#define SYS_ID_ISAR0_EL1\t\tsys_reg(3, 0, 0, 2, 0)\n#define SYS_ID_ISAR1_EL1\t\tsys_reg(3, 0, 0, 2, 1)\n#define SYS_ID_ISAR2_EL1\t\tsys_reg(3, 0, 0, 2, 2)\n#define SYS_ID_ISAR3_EL1\t\tsys_reg(3, 0, 0, 2, 3)\n#define SYS_ID_ISAR4_EL1\t\tsys_reg(3, 0, 0, 2, 4)\n#define SYS_ID_ISAR5_EL1\t\tsys_reg(3, 0, 0, 2, 5)\n#define SYS_ID_ISAR6_EL1\t\tsys_reg(3, 0, 0, 2, 7)\n\n#define SYS_MVFR0_EL1\t\t\tsys_reg(3, 0, 0, 3, 0)\n#define SYS_MVFR1_EL1\t\t\tsys_reg(3, 0, 0, 3, 1)\n#define SYS_MVFR2_EL1\t\t\tsys_reg(3, 0, 0, 3, 2)\n\n#define SYS_ID_AA64PFR0_EL1\t\tsys_reg(3, 0, 0, 4, 0)\n#define SYS_ID_AA64PFR1_EL1\t\tsys_reg(3, 0, 0, 4, 1)\n#define SYS_ID_AA64ZFR0_EL1\t\tsys_reg(3, 0, 0, 4, 4)\n\n#define SYS_ID_AA64DFR0_EL1\t\tsys_reg(3, 0, 0, 5, 0)\n#define SYS_ID_AA64DFR1_EL1\t\tsys_reg(3, 0, 0, 5, 1)\n\n#define SYS_ID_AA64AFR0_EL1\t\tsys_reg(3, 0, 0, 5, 4)\n#define SYS_ID_AA64AFR1_EL1\t\tsys_reg(3, 0, 0, 5, 5)\n\n#define SYS_ID_AA64ISAR0_EL1\t\tsys_reg(3, 0, 0, 6, 0)\n#define SYS_ID_AA64ISAR1_EL1\t\tsys_reg(3, 0, 0, 6, 1)\n\n#define SYS_ID_AA64MMFR0_EL1\t\tsys_reg(3, 0, 0, 7, 0)\n#define SYS_ID_AA64MMFR1_EL1\t\tsys_reg(3, 0, 0, 7, 1)\n#define SYS_ID_AA64MMFR2_EL1\t\tsys_reg(3, 0, 0, 7, 2)\n\n#define SYS_SCTLR_EL1\t\t\tsys_reg(3, 0, 1, 0, 0)\n#define SYS_ACTLR_EL1\t\t\tsys_reg(3, 0, 1, 0, 1)\n#define SYS_CPACR_EL1\t\t\tsys_reg(3, 0, 1, 0, 2)\n#define SYS_RGSR_EL1\t\t\tsys_reg(3, 0, 1, 0, 5)\n#define SYS_GCR_EL1\t\t\tsys_reg(3, 0, 1, 0, 6)\n\n#define SYS_ZCR_EL1\t\t\tsys_reg(3, 0, 1, 2, 0)\n#define SYS_TRFCR_EL1\t\t\tsys_reg(3, 0, 1, 2, 1)\n\n#define SYS_TTBR0_EL1\t\t\tsys_reg(3, 0, 2, 0, 0)\n#define SYS_TTBR1_EL1\t\t\tsys_reg(3, 0, 2, 0, 1)\n#define SYS_TCR_EL1\t\t\tsys_reg(3, 0, 2, 0, 2)\n\n#define SYS_APIAKEYLO_EL1\t\tsys_reg(3, 0, 2, 1, 0)\n#define SYS_APIAKEYHI_EL1\t\tsys_reg(3, 0, 2, 1, 1)\n#define SYS_APIBKEYLO_EL1\t\tsys_reg(3, 0, 2, 1, 2)\n#define SYS_APIBKEYHI_EL1\t\tsys_reg(3, 0, 2, 1, 3)\n\n#define SYS_APDAKEYLO_EL1\t\tsys_reg(3, 0, 2, 2, 0)\n#define SYS_APDAKEYHI_EL1\t\tsys_reg(3, 0, 2, 2, 1)\n#define SYS_APDBKEYLO_EL1\t\tsys_reg(3, 0, 2, 2, 2)\n#define SYS_APDBKEYHI_EL1\t\tsys_reg(3, 0, 2, 2, 3)\n\n#define SYS_APGAKEYLO_EL1\t\tsys_reg(3, 0, 2, 3, 0)\n#define SYS_APGAKEYHI_EL1\t\tsys_reg(3, 0, 2, 3, 1)\n\n#define SYS_SPSR_EL1\t\t\tsys_reg(3, 0, 4, 0, 0)\n#define SYS_ELR_EL1\t\t\tsys_reg(3, 0, 4, 0, 1)\n\n#define SYS_ICC_PMR_EL1\t\t\tsys_reg(3, 0, 4, 6, 0)\n\n#define SYS_AFSR0_EL1\t\t\tsys_reg(3, 0, 5, 1, 0)\n#define SYS_AFSR1_EL1\t\t\tsys_reg(3, 0, 5, 1, 1)\n#define SYS_ESR_EL1\t\t\tsys_reg(3, 0, 5, 2, 0)\n\n#define SYS_ERRIDR_EL1\t\t\tsys_reg(3, 0, 5, 3, 0)\n#define SYS_ERRSELR_EL1\t\t\tsys_reg(3, 0, 5, 3, 1)\n#define SYS_ERXFR_EL1\t\t\tsys_reg(3, 0, 5, 4, 0)\n#define SYS_ERXCTLR_EL1\t\t\tsys_reg(3, 0, 5, 4, 1)\n#define SYS_ERXSTATUS_EL1\t\tsys_reg(3, 0, 5, 4, 2)\n#define SYS_ERXADDR_EL1\t\t\tsys_reg(3, 0, 5, 4, 3)\n#define SYS_ERXMISC0_EL1\t\tsys_reg(3, 0, 5, 5, 0)\n#define SYS_ERXMISC1_EL1\t\tsys_reg(3, 0, 5, 5, 1)\n#define SYS_TFSR_EL1\t\t\tsys_reg(3, 0, 5, 6, 0)\n#define SYS_TFSRE0_EL1\t\t\tsys_reg(3, 0, 5, 6, 1)\n\n#define SYS_FAR_EL1\t\t\tsys_reg(3, 0, 6, 0, 0)\n#define SYS_PAR_EL1\t\t\tsys_reg(3, 0, 7, 4, 0)\n\n#define SYS_PAR_EL1_F\t\t\tBIT(0)\n#define SYS_PAR_EL1_FST\t\t\tGENMASK(6, 1)\n\n \n \n#define SYS_PMSIDR_EL1\t\t\tsys_reg(3, 0, 9, 9, 7)\n#define SYS_PMSIDR_EL1_FE_SHIFT\t\t0\n#define SYS_PMSIDR_EL1_FT_SHIFT\t\t1\n#define SYS_PMSIDR_EL1_FL_SHIFT\t\t2\n#define SYS_PMSIDR_EL1_ARCHINST_SHIFT\t3\n#define SYS_PMSIDR_EL1_LDS_SHIFT\t4\n#define SYS_PMSIDR_EL1_ERND_SHIFT\t5\n#define SYS_PMSIDR_EL1_INTERVAL_SHIFT\t8\n#define SYS_PMSIDR_EL1_INTERVAL_MASK\t0xfUL\n#define SYS_PMSIDR_EL1_MAXSIZE_SHIFT\t12\n#define SYS_PMSIDR_EL1_MAXSIZE_MASK\t0xfUL\n#define SYS_PMSIDR_EL1_COUNTSIZE_SHIFT\t16\n#define SYS_PMSIDR_EL1_COUNTSIZE_MASK\t0xfUL\n\n#define SYS_PMBIDR_EL1\t\t\tsys_reg(3, 0, 9, 10, 7)\n#define SYS_PMBIDR_EL1_ALIGN_SHIFT\t0\n#define SYS_PMBIDR_EL1_ALIGN_MASK\t0xfU\n#define SYS_PMBIDR_EL1_P_SHIFT\t\t4\n#define SYS_PMBIDR_EL1_F_SHIFT\t\t5\n\n \n#define SYS_PMSCR_EL1\t\t\tsys_reg(3, 0, 9, 9, 0)\n#define SYS_PMSCR_EL1_E0SPE_SHIFT\t0\n#define SYS_PMSCR_EL1_E1SPE_SHIFT\t1\n#define SYS_PMSCR_EL1_CX_SHIFT\t\t3\n#define SYS_PMSCR_EL1_PA_SHIFT\t\t4\n#define SYS_PMSCR_EL1_TS_SHIFT\t\t5\n#define SYS_PMSCR_EL1_PCT_SHIFT\t\t6\n\n#define SYS_PMSCR_EL2\t\t\tsys_reg(3, 4, 9, 9, 0)\n#define SYS_PMSCR_EL2_E0HSPE_SHIFT\t0\n#define SYS_PMSCR_EL2_E2SPE_SHIFT\t1\n#define SYS_PMSCR_EL2_CX_SHIFT\t\t3\n#define SYS_PMSCR_EL2_PA_SHIFT\t\t4\n#define SYS_PMSCR_EL2_TS_SHIFT\t\t5\n#define SYS_PMSCR_EL2_PCT_SHIFT\t\t6\n\n#define SYS_PMSICR_EL1\t\t\tsys_reg(3, 0, 9, 9, 2)\n\n#define SYS_PMSIRR_EL1\t\t\tsys_reg(3, 0, 9, 9, 3)\n#define SYS_PMSIRR_EL1_RND_SHIFT\t0\n#define SYS_PMSIRR_EL1_INTERVAL_SHIFT\t8\n#define SYS_PMSIRR_EL1_INTERVAL_MASK\t0xffffffUL\n\n \n#define SYS_PMSNEVFR_EL1\t\tsys_reg(3, 0, 9, 9, 1)\n\n#define SYS_PMSFCR_EL1\t\t\tsys_reg(3, 0, 9, 9, 4)\n#define SYS_PMSFCR_EL1_FE_SHIFT\t\t0\n#define SYS_PMSFCR_EL1_FT_SHIFT\t\t1\n#define SYS_PMSFCR_EL1_FL_SHIFT\t\t2\n#define SYS_PMSFCR_EL1_B_SHIFT\t\t16\n#define SYS_PMSFCR_EL1_LD_SHIFT\t\t17\n#define SYS_PMSFCR_EL1_ST_SHIFT\t\t18\n\n#define SYS_PMSEVFR_EL1\t\t\tsys_reg(3, 0, 9, 9, 5)\n#define SYS_PMSEVFR_EL1_RES0_8_2\t\\\n\t(GENMASK_ULL(47, 32) | GENMASK_ULL(23, 16) | GENMASK_ULL(11, 8) |\\\n\t BIT_ULL(6) | BIT_ULL(4) | BIT_ULL(2) | BIT_ULL(0))\n#define SYS_PMSEVFR_EL1_RES0_8_3\t\\\n\t(SYS_PMSEVFR_EL1_RES0_8_2 & ~(BIT_ULL(18) | BIT_ULL(17) | BIT_ULL(11)))\n\n#define SYS_PMSLATFR_EL1\t\tsys_reg(3, 0, 9, 9, 6)\n#define SYS_PMSLATFR_EL1_MINLAT_SHIFT\t0\n\n \n#define SYS_PMBLIMITR_EL1\t\tsys_reg(3, 0, 9, 10, 0)\n#define SYS_PMBLIMITR_EL1_E_SHIFT\t0\n#define SYS_PMBLIMITR_EL1_FM_SHIFT\t1\n#define SYS_PMBLIMITR_EL1_FM_MASK\t0x3UL\n#define SYS_PMBLIMITR_EL1_FM_STOP_IRQ\t(0 << SYS_PMBLIMITR_EL1_FM_SHIFT)\n\n#define SYS_PMBPTR_EL1\t\t\tsys_reg(3, 0, 9, 10, 1)\n\n \n#define SYS_PMBSR_EL1\t\t\tsys_reg(3, 0, 9, 10, 3)\n#define SYS_PMBSR_EL1_COLL_SHIFT\t16\n#define SYS_PMBSR_EL1_S_SHIFT\t\t17\n#define SYS_PMBSR_EL1_EA_SHIFT\t\t18\n#define SYS_PMBSR_EL1_DL_SHIFT\t\t19\n#define SYS_PMBSR_EL1_EC_SHIFT\t\t26\n#define SYS_PMBSR_EL1_EC_MASK\t\t0x3fUL\n\n#define SYS_PMBSR_EL1_EC_BUF\t\t(0x0UL << SYS_PMBSR_EL1_EC_SHIFT)\n#define SYS_PMBSR_EL1_EC_FAULT_S1\t(0x24UL << SYS_PMBSR_EL1_EC_SHIFT)\n#define SYS_PMBSR_EL1_EC_FAULT_S2\t(0x25UL << SYS_PMBSR_EL1_EC_SHIFT)\n\n#define SYS_PMBSR_EL1_FAULT_FSC_SHIFT\t0\n#define SYS_PMBSR_EL1_FAULT_FSC_MASK\t0x3fUL\n\n#define SYS_PMBSR_EL1_BUF_BSC_SHIFT\t0\n#define SYS_PMBSR_EL1_BUF_BSC_MASK\t0x3fUL\n\n#define SYS_PMBSR_EL1_BUF_BSC_FULL\t(0x1UL << SYS_PMBSR_EL1_BUF_BSC_SHIFT)\n\n \n\n \n#define SYS_TRBLIMITR_EL1\t\tsys_reg(3, 0, 9, 11, 0)\n#define SYS_TRBPTR_EL1\t\t\tsys_reg(3, 0, 9, 11, 1)\n#define SYS_TRBBASER_EL1\t\tsys_reg(3, 0, 9, 11, 2)\n#define SYS_TRBSR_EL1\t\t\tsys_reg(3, 0, 9, 11, 3)\n#define SYS_TRBMAR_EL1\t\t\tsys_reg(3, 0, 9, 11, 4)\n#define SYS_TRBTRG_EL1\t\t\tsys_reg(3, 0, 9, 11, 6)\n#define SYS_TRBIDR_EL1\t\t\tsys_reg(3, 0, 9, 11, 7)\n\n#define TRBLIMITR_LIMIT_MASK\t\tGENMASK_ULL(51, 0)\n#define TRBLIMITR_LIMIT_SHIFT\t\t12\n#define TRBLIMITR_NVM\t\t\tBIT(5)\n#define TRBLIMITR_TRIG_MODE_MASK\tGENMASK(1, 0)\n#define TRBLIMITR_TRIG_MODE_SHIFT\t3\n#define TRBLIMITR_FILL_MODE_MASK\tGENMASK(1, 0)\n#define TRBLIMITR_FILL_MODE_SHIFT\t1\n#define TRBLIMITR_ENABLE\t\tBIT(0)\n#define TRBPTR_PTR_MASK\t\t\tGENMASK_ULL(63, 0)\n#define TRBPTR_PTR_SHIFT\t\t0\n#define TRBBASER_BASE_MASK\t\tGENMASK_ULL(51, 0)\n#define TRBBASER_BASE_SHIFT\t\t12\n#define TRBSR_EC_MASK\t\t\tGENMASK(5, 0)\n#define TRBSR_EC_SHIFT\t\t\t26\n#define TRBSR_IRQ\t\t\tBIT(22)\n#define TRBSR_TRG\t\t\tBIT(21)\n#define TRBSR_WRAP\t\t\tBIT(20)\n#define TRBSR_ABORT\t\t\tBIT(18)\n#define TRBSR_STOP\t\t\tBIT(17)\n#define TRBSR_MSS_MASK\t\t\tGENMASK(15, 0)\n#define TRBSR_MSS_SHIFT\t\t\t0\n#define TRBSR_BSC_MASK\t\t\tGENMASK(5, 0)\n#define TRBSR_BSC_SHIFT\t\t\t0\n#define TRBSR_FSC_MASK\t\t\tGENMASK(5, 0)\n#define TRBSR_FSC_SHIFT\t\t\t0\n#define TRBMAR_SHARE_MASK\t\tGENMASK(1, 0)\n#define TRBMAR_SHARE_SHIFT\t\t8\n#define TRBMAR_OUTER_MASK\t\tGENMASK(3, 0)\n#define TRBMAR_OUTER_SHIFT\t\t4\n#define TRBMAR_INNER_MASK\t\tGENMASK(3, 0)\n#define TRBMAR_INNER_SHIFT\t\t0\n#define TRBTRG_TRG_MASK\t\t\tGENMASK(31, 0)\n#define TRBTRG_TRG_SHIFT\t\t0\n#define TRBIDR_FLAG\t\t\tBIT(5)\n#define TRBIDR_PROG\t\t\tBIT(4)\n#define TRBIDR_ALIGN_MASK\t\tGENMASK(3, 0)\n#define TRBIDR_ALIGN_SHIFT\t\t0\n\n#define SYS_PMINTENSET_EL1\t\tsys_reg(3, 0, 9, 14, 1)\n#define SYS_PMINTENCLR_EL1\t\tsys_reg(3, 0, 9, 14, 2)\n\n#define SYS_PMMIR_EL1\t\t\tsys_reg(3, 0, 9, 14, 6)\n\n#define SYS_MAIR_EL1\t\t\tsys_reg(3, 0, 10, 2, 0)\n#define SYS_AMAIR_EL1\t\t\tsys_reg(3, 0, 10, 3, 0)\n\n#define SYS_LORSA_EL1\t\t\tsys_reg(3, 0, 10, 4, 0)\n#define SYS_LOREA_EL1\t\t\tsys_reg(3, 0, 10, 4, 1)\n#define SYS_LORN_EL1\t\t\tsys_reg(3, 0, 10, 4, 2)\n#define SYS_LORC_EL1\t\t\tsys_reg(3, 0, 10, 4, 3)\n#define SYS_LORID_EL1\t\t\tsys_reg(3, 0, 10, 4, 7)\n\n#define SYS_VBAR_EL1\t\t\tsys_reg(3, 0, 12, 0, 0)\n#define SYS_DISR_EL1\t\t\tsys_reg(3, 0, 12, 1, 1)\n\n#define SYS_ICC_IAR0_EL1\t\tsys_reg(3, 0, 12, 8, 0)\n#define SYS_ICC_EOIR0_EL1\t\tsys_reg(3, 0, 12, 8, 1)\n#define SYS_ICC_HPPIR0_EL1\t\tsys_reg(3, 0, 12, 8, 2)\n#define SYS_ICC_BPR0_EL1\t\tsys_reg(3, 0, 12, 8, 3)\n#define SYS_ICC_AP0Rn_EL1(n)\t\tsys_reg(3, 0, 12, 8, 4 | n)\n#define SYS_ICC_AP0R0_EL1\t\tSYS_ICC_AP0Rn_EL1(0)\n#define SYS_ICC_AP0R1_EL1\t\tSYS_ICC_AP0Rn_EL1(1)\n#define SYS_ICC_AP0R2_EL1\t\tSYS_ICC_AP0Rn_EL1(2)\n#define SYS_ICC_AP0R3_EL1\t\tSYS_ICC_AP0Rn_EL1(3)\n#define SYS_ICC_AP1Rn_EL1(n)\t\tsys_reg(3, 0, 12, 9, n)\n#define SYS_ICC_AP1R0_EL1\t\tSYS_ICC_AP1Rn_EL1(0)\n#define SYS_ICC_AP1R1_EL1\t\tSYS_ICC_AP1Rn_EL1(1)\n#define SYS_ICC_AP1R2_EL1\t\tSYS_ICC_AP1Rn_EL1(2)\n#define SYS_ICC_AP1R3_EL1\t\tSYS_ICC_AP1Rn_EL1(3)\n#define SYS_ICC_DIR_EL1\t\t\tsys_reg(3, 0, 12, 11, 1)\n#define SYS_ICC_RPR_EL1\t\t\tsys_reg(3, 0, 12, 11, 3)\n#define SYS_ICC_SGI1R_EL1\t\tsys_reg(3, 0, 12, 11, 5)\n#define SYS_ICC_ASGI1R_EL1\t\tsys_reg(3, 0, 12, 11, 6)\n#define SYS_ICC_SGI0R_EL1\t\tsys_reg(3, 0, 12, 11, 7)\n#define SYS_ICC_IAR1_EL1\t\tsys_reg(3, 0, 12, 12, 0)\n#define SYS_ICC_EOIR1_EL1\t\tsys_reg(3, 0, 12, 12, 1)\n#define SYS_ICC_HPPIR1_EL1\t\tsys_reg(3, 0, 12, 12, 2)\n#define SYS_ICC_BPR1_EL1\t\tsys_reg(3, 0, 12, 12, 3)\n#define SYS_ICC_CTLR_EL1\t\tsys_reg(3, 0, 12, 12, 4)\n#define SYS_ICC_SRE_EL1\t\t\tsys_reg(3, 0, 12, 12, 5)\n#define SYS_ICC_IGRPEN0_EL1\t\tsys_reg(3, 0, 12, 12, 6)\n#define SYS_ICC_IGRPEN1_EL1\t\tsys_reg(3, 0, 12, 12, 7)\n\n#define SYS_CONTEXTIDR_EL1\t\tsys_reg(3, 0, 13, 0, 1)\n#define SYS_TPIDR_EL1\t\t\tsys_reg(3, 0, 13, 0, 4)\n\n#define SYS_SCXTNUM_EL1\t\t\tsys_reg(3, 0, 13, 0, 7)\n\n#define SYS_CNTKCTL_EL1\t\t\tsys_reg(3, 0, 14, 1, 0)\n\n#define SYS_CCSIDR_EL1\t\t\tsys_reg(3, 1, 0, 0, 0)\n#define SYS_CLIDR_EL1\t\t\tsys_reg(3, 1, 0, 0, 1)\n#define SYS_GMID_EL1\t\t\tsys_reg(3, 1, 0, 0, 4)\n#define SYS_AIDR_EL1\t\t\tsys_reg(3, 1, 0, 0, 7)\n\n#define SYS_CSSELR_EL1\t\t\tsys_reg(3, 2, 0, 0, 0)\n\n#define SYS_CTR_EL0\t\t\tsys_reg(3, 3, 0, 0, 1)\n#define SYS_DCZID_EL0\t\t\tsys_reg(3, 3, 0, 0, 7)\n\n#define SYS_RNDR_EL0\t\t\tsys_reg(3, 3, 2, 4, 0)\n#define SYS_RNDRRS_EL0\t\t\tsys_reg(3, 3, 2, 4, 1)\n\n#define SYS_PMCR_EL0\t\t\tsys_reg(3, 3, 9, 12, 0)\n#define SYS_PMCNTENSET_EL0\t\tsys_reg(3, 3, 9, 12, 1)\n#define SYS_PMCNTENCLR_EL0\t\tsys_reg(3, 3, 9, 12, 2)\n#define SYS_PMOVSCLR_EL0\t\tsys_reg(3, 3, 9, 12, 3)\n#define SYS_PMSWINC_EL0\t\t\tsys_reg(3, 3, 9, 12, 4)\n#define SYS_PMSELR_EL0\t\t\tsys_reg(3, 3, 9, 12, 5)\n#define SYS_PMCEID0_EL0\t\t\tsys_reg(3, 3, 9, 12, 6)\n#define SYS_PMCEID1_EL0\t\t\tsys_reg(3, 3, 9, 12, 7)\n#define SYS_PMCCNTR_EL0\t\t\tsys_reg(3, 3, 9, 13, 0)\n#define SYS_PMXEVTYPER_EL0\t\tsys_reg(3, 3, 9, 13, 1)\n#define SYS_PMXEVCNTR_EL0\t\tsys_reg(3, 3, 9, 13, 2)\n#define SYS_PMUSERENR_EL0\t\tsys_reg(3, 3, 9, 14, 0)\n#define SYS_PMOVSSET_EL0\t\tsys_reg(3, 3, 9, 14, 3)\n\n#define SYS_TPIDR_EL0\t\t\tsys_reg(3, 3, 13, 0, 2)\n#define SYS_TPIDRRO_EL0\t\t\tsys_reg(3, 3, 13, 0, 3)\n\n#define SYS_SCXTNUM_EL0\t\t\tsys_reg(3, 3, 13, 0, 7)\n\n \n#define SYS_AM_EL0(crm, op2)\t\tsys_reg(3, 3, 13, (crm), (op2))\n#define SYS_AMCR_EL0\t\t\tSYS_AM_EL0(2, 0)\n#define SYS_AMCFGR_EL0\t\t\tSYS_AM_EL0(2, 1)\n#define SYS_AMCGCR_EL0\t\t\tSYS_AM_EL0(2, 2)\n#define SYS_AMUSERENR_EL0\t\tSYS_AM_EL0(2, 3)\n#define SYS_AMCNTENCLR0_EL0\t\tSYS_AM_EL0(2, 4)\n#define SYS_AMCNTENSET0_EL0\t\tSYS_AM_EL0(2, 5)\n#define SYS_AMCNTENCLR1_EL0\t\tSYS_AM_EL0(3, 0)\n#define SYS_AMCNTENSET1_EL0\t\tSYS_AM_EL0(3, 1)\n\n \n\n#define SYS_AMEVCNTR0_EL0(n)\t\tSYS_AM_EL0(4 + ((n) >> 3), (n) & 7)\n#define SYS_AMEVTYPER0_EL0(n)\t\tSYS_AM_EL0(6 + ((n) >> 3), (n) & 7)\n#define SYS_AMEVCNTR1_EL0(n)\t\tSYS_AM_EL0(12 + ((n) >> 3), (n) & 7)\n#define SYS_AMEVTYPER1_EL0(n)\t\tSYS_AM_EL0(14 + ((n) >> 3), (n) & 7)\n\n \n#define SYS_AMEVCNTR0_CORE_EL0\t\tSYS_AMEVCNTR0_EL0(0)\n#define SYS_AMEVCNTR0_CONST_EL0\t\tSYS_AMEVCNTR0_EL0(1)\n#define SYS_AMEVCNTR0_INST_RET_EL0\tSYS_AMEVCNTR0_EL0(2)\n#define SYS_AMEVCNTR0_MEM_STALL\t\tSYS_AMEVCNTR0_EL0(3)\n\n#define SYS_CNTFRQ_EL0\t\t\tsys_reg(3, 3, 14, 0, 0)\n\n#define SYS_CNTP_TVAL_EL0\t\tsys_reg(3, 3, 14, 2, 0)\n#define SYS_CNTP_CTL_EL0\t\tsys_reg(3, 3, 14, 2, 1)\n#define SYS_CNTP_CVAL_EL0\t\tsys_reg(3, 3, 14, 2, 2)\n\n#define SYS_CNTV_CTL_EL0\t\tsys_reg(3, 3, 14, 3, 1)\n#define SYS_CNTV_CVAL_EL0\t\tsys_reg(3, 3, 14, 3, 2)\n\n#define SYS_AARCH32_CNTP_TVAL\t\tsys_reg(0, 0, 14, 2, 0)\n#define SYS_AARCH32_CNTP_CTL\t\tsys_reg(0, 0, 14, 2, 1)\n#define SYS_AARCH32_CNTP_CVAL\t\tsys_reg(0, 2, 0, 14, 0)\n\n#define __PMEV_op2(n)\t\t\t((n) & 0x7)\n#define __CNTR_CRm(n)\t\t\t(0x8 | (((n) >> 3) & 0x3))\n#define SYS_PMEVCNTRn_EL0(n)\t\tsys_reg(3, 3, 14, __CNTR_CRm(n), __PMEV_op2(n))\n#define __TYPER_CRm(n)\t\t\t(0xc | (((n) >> 3) & 0x3))\n#define SYS_PMEVTYPERn_EL0(n)\t\tsys_reg(3, 3, 14, __TYPER_CRm(n), __PMEV_op2(n))\n\n#define SYS_PMCCFILTR_EL0\t\tsys_reg(3, 3, 14, 15, 7)\n\n#define SYS_SCTLR_EL2\t\t\tsys_reg(3, 4, 1, 0, 0)\n#define SYS_HFGRTR_EL2\t\t\tsys_reg(3, 4, 1, 1, 4)\n#define SYS_HFGWTR_EL2\t\t\tsys_reg(3, 4, 1, 1, 5)\n#define SYS_HFGITR_EL2\t\t\tsys_reg(3, 4, 1, 1, 6)\n#define SYS_ZCR_EL2\t\t\tsys_reg(3, 4, 1, 2, 0)\n#define SYS_TRFCR_EL2\t\t\tsys_reg(3, 4, 1, 2, 1)\n#define SYS_DACR32_EL2\t\t\tsys_reg(3, 4, 3, 0, 0)\n#define SYS_HDFGRTR_EL2\t\t\tsys_reg(3, 4, 3, 1, 4)\n#define SYS_HDFGWTR_EL2\t\t\tsys_reg(3, 4, 3, 1, 5)\n#define SYS_HAFGRTR_EL2\t\t\tsys_reg(3, 4, 3, 1, 6)\n#define SYS_SPSR_EL2\t\t\tsys_reg(3, 4, 4, 0, 0)\n#define SYS_ELR_EL2\t\t\tsys_reg(3, 4, 4, 0, 1)\n#define SYS_IFSR32_EL2\t\t\tsys_reg(3, 4, 5, 0, 1)\n#define SYS_ESR_EL2\t\t\tsys_reg(3, 4, 5, 2, 0)\n#define SYS_VSESR_EL2\t\t\tsys_reg(3, 4, 5, 2, 3)\n#define SYS_FPEXC32_EL2\t\t\tsys_reg(3, 4, 5, 3, 0)\n#define SYS_TFSR_EL2\t\t\tsys_reg(3, 4, 5, 6, 0)\n#define SYS_FAR_EL2\t\t\tsys_reg(3, 4, 6, 0, 0)\n\n#define SYS_VDISR_EL2\t\t\tsys_reg(3, 4, 12, 1,  1)\n#define __SYS__AP0Rx_EL2(x)\t\tsys_reg(3, 4, 12, 8, x)\n#define SYS_ICH_AP0R0_EL2\t\t__SYS__AP0Rx_EL2(0)\n#define SYS_ICH_AP0R1_EL2\t\t__SYS__AP0Rx_EL2(1)\n#define SYS_ICH_AP0R2_EL2\t\t__SYS__AP0Rx_EL2(2)\n#define SYS_ICH_AP0R3_EL2\t\t__SYS__AP0Rx_EL2(3)\n\n#define __SYS__AP1Rx_EL2(x)\t\tsys_reg(3, 4, 12, 9, x)\n#define SYS_ICH_AP1R0_EL2\t\t__SYS__AP1Rx_EL2(0)\n#define SYS_ICH_AP1R1_EL2\t\t__SYS__AP1Rx_EL2(1)\n#define SYS_ICH_AP1R2_EL2\t\t__SYS__AP1Rx_EL2(2)\n#define SYS_ICH_AP1R3_EL2\t\t__SYS__AP1Rx_EL2(3)\n\n#define SYS_ICH_VSEIR_EL2\t\tsys_reg(3, 4, 12, 9, 4)\n#define SYS_ICC_SRE_EL2\t\t\tsys_reg(3, 4, 12, 9, 5)\n#define SYS_ICH_HCR_EL2\t\t\tsys_reg(3, 4, 12, 11, 0)\n#define SYS_ICH_VTR_EL2\t\t\tsys_reg(3, 4, 12, 11, 1)\n#define SYS_ICH_MISR_EL2\t\tsys_reg(3, 4, 12, 11, 2)\n#define SYS_ICH_EISR_EL2\t\tsys_reg(3, 4, 12, 11, 3)\n#define SYS_ICH_ELRSR_EL2\t\tsys_reg(3, 4, 12, 11, 5)\n#define SYS_ICH_VMCR_EL2\t\tsys_reg(3, 4, 12, 11, 7)\n\n#define __SYS__LR0_EL2(x)\t\tsys_reg(3, 4, 12, 12, x)\n#define SYS_ICH_LR0_EL2\t\t\t__SYS__LR0_EL2(0)\n#define SYS_ICH_LR1_EL2\t\t\t__SYS__LR0_EL2(1)\n#define SYS_ICH_LR2_EL2\t\t\t__SYS__LR0_EL2(2)\n#define SYS_ICH_LR3_EL2\t\t\t__SYS__LR0_EL2(3)\n#define SYS_ICH_LR4_EL2\t\t\t__SYS__LR0_EL2(4)\n#define SYS_ICH_LR5_EL2\t\t\t__SYS__LR0_EL2(5)\n#define SYS_ICH_LR6_EL2\t\t\t__SYS__LR0_EL2(6)\n#define SYS_ICH_LR7_EL2\t\t\t__SYS__LR0_EL2(7)\n\n#define __SYS__LR8_EL2(x)\t\tsys_reg(3, 4, 12, 13, x)\n#define SYS_ICH_LR8_EL2\t\t\t__SYS__LR8_EL2(0)\n#define SYS_ICH_LR9_EL2\t\t\t__SYS__LR8_EL2(1)\n#define SYS_ICH_LR10_EL2\t\t__SYS__LR8_EL2(2)\n#define SYS_ICH_LR11_EL2\t\t__SYS__LR8_EL2(3)\n#define SYS_ICH_LR12_EL2\t\t__SYS__LR8_EL2(4)\n#define SYS_ICH_LR13_EL2\t\t__SYS__LR8_EL2(5)\n#define SYS_ICH_LR14_EL2\t\t__SYS__LR8_EL2(6)\n#define SYS_ICH_LR15_EL2\t\t__SYS__LR8_EL2(7)\n\n \n#define SYS_SCTLR_EL12\t\t\tsys_reg(3, 5, 1, 0, 0)\n#define SYS_CPACR_EL12\t\t\tsys_reg(3, 5, 1, 0, 2)\n#define SYS_ZCR_EL12\t\t\tsys_reg(3, 5, 1, 2, 0)\n#define SYS_TTBR0_EL12\t\t\tsys_reg(3, 5, 2, 0, 0)\n#define SYS_TTBR1_EL12\t\t\tsys_reg(3, 5, 2, 0, 1)\n#define SYS_TCR_EL12\t\t\tsys_reg(3, 5, 2, 0, 2)\n#define SYS_SPSR_EL12\t\t\tsys_reg(3, 5, 4, 0, 0)\n#define SYS_ELR_EL12\t\t\tsys_reg(3, 5, 4, 0, 1)\n#define SYS_AFSR0_EL12\t\t\tsys_reg(3, 5, 5, 1, 0)\n#define SYS_AFSR1_EL12\t\t\tsys_reg(3, 5, 5, 1, 1)\n#define SYS_ESR_EL12\t\t\tsys_reg(3, 5, 5, 2, 0)\n#define SYS_TFSR_EL12\t\t\tsys_reg(3, 5, 5, 6, 0)\n#define SYS_FAR_EL12\t\t\tsys_reg(3, 5, 6, 0, 0)\n#define SYS_MAIR_EL12\t\t\tsys_reg(3, 5, 10, 2, 0)\n#define SYS_AMAIR_EL12\t\t\tsys_reg(3, 5, 10, 3, 0)\n#define SYS_VBAR_EL12\t\t\tsys_reg(3, 5, 12, 0, 0)\n#define SYS_CONTEXTIDR_EL12\t\tsys_reg(3, 5, 13, 0, 1)\n#define SYS_CNTKCTL_EL12\t\tsys_reg(3, 5, 14, 1, 0)\n#define SYS_CNTP_TVAL_EL02\t\tsys_reg(3, 5, 14, 2, 0)\n#define SYS_CNTP_CTL_EL02\t\tsys_reg(3, 5, 14, 2, 1)\n#define SYS_CNTP_CVAL_EL02\t\tsys_reg(3, 5, 14, 2, 2)\n#define SYS_CNTV_TVAL_EL02\t\tsys_reg(3, 5, 14, 3, 0)\n#define SYS_CNTV_CTL_EL02\t\tsys_reg(3, 5, 14, 3, 1)\n#define SYS_CNTV_CVAL_EL02\t\tsys_reg(3, 5, 14, 3, 2)\n\n \n#define SCTLR_ELx_DSSBS\t(BIT(44))\n#define SCTLR_ELx_ATA\t(BIT(43))\n\n#define SCTLR_ELx_TCF_SHIFT\t40\n#define SCTLR_ELx_TCF_NONE\t(UL(0x0) << SCTLR_ELx_TCF_SHIFT)\n#define SCTLR_ELx_TCF_SYNC\t(UL(0x1) << SCTLR_ELx_TCF_SHIFT)\n#define SCTLR_ELx_TCF_ASYNC\t(UL(0x2) << SCTLR_ELx_TCF_SHIFT)\n#define SCTLR_ELx_TCF_MASK\t(UL(0x3) << SCTLR_ELx_TCF_SHIFT)\n\n#define SCTLR_ELx_ENIA_SHIFT\t31\n\n#define SCTLR_ELx_ITFSB\t(BIT(37))\n#define SCTLR_ELx_ENIA\t(BIT(SCTLR_ELx_ENIA_SHIFT))\n#define SCTLR_ELx_ENIB\t(BIT(30))\n#define SCTLR_ELx_ENDA\t(BIT(27))\n#define SCTLR_ELx_EE    (BIT(25))\n#define SCTLR_ELx_IESB\t(BIT(21))\n#define SCTLR_ELx_WXN\t(BIT(19))\n#define SCTLR_ELx_ENDB\t(BIT(13))\n#define SCTLR_ELx_I\t(BIT(12))\n#define SCTLR_ELx_SA\t(BIT(3))\n#define SCTLR_ELx_C\t(BIT(2))\n#define SCTLR_ELx_A\t(BIT(1))\n#define SCTLR_ELx_M\t(BIT(0))\n\n \n#define SCTLR_EL2_RES1\t((BIT(4))  | (BIT(5))  | (BIT(11)) | (BIT(16)) | \\\n\t\t\t (BIT(18)) | (BIT(22)) | (BIT(23)) | (BIT(28)) | \\\n\t\t\t (BIT(29)))\n\n#ifdef CONFIG_CPU_BIG_ENDIAN\n#define ENDIAN_SET_EL2\t\tSCTLR_ELx_EE\n#else\n#define ENDIAN_SET_EL2\t\t0\n#endif\n\n#define INIT_SCTLR_EL2_MMU_ON\t\t\t\t\t\t\\\n\t(SCTLR_ELx_M  | SCTLR_ELx_C | SCTLR_ELx_SA | SCTLR_ELx_I |\t\\\n\t SCTLR_ELx_IESB | SCTLR_ELx_WXN | ENDIAN_SET_EL2 |\t\t\\\n\t SCTLR_ELx_ITFSB | SCTLR_EL2_RES1)\n\n#define INIT_SCTLR_EL2_MMU_OFF \\\n\t(SCTLR_EL2_RES1 | ENDIAN_SET_EL2)\n\n \n#define SCTLR_EL1_EPAN\t\t(BIT(57))\n#define SCTLR_EL1_ATA0\t\t(BIT(42))\n\n#define SCTLR_EL1_TCF0_SHIFT\t38\n#define SCTLR_EL1_TCF0_NONE\t(UL(0x0) << SCTLR_EL1_TCF0_SHIFT)\n#define SCTLR_EL1_TCF0_SYNC\t(UL(0x1) << SCTLR_EL1_TCF0_SHIFT)\n#define SCTLR_EL1_TCF0_ASYNC\t(UL(0x2) << SCTLR_EL1_TCF0_SHIFT)\n#define SCTLR_EL1_TCF0_MASK\t(UL(0x3) << SCTLR_EL1_TCF0_SHIFT)\n\n#define SCTLR_EL1_BT1\t\t(BIT(36))\n#define SCTLR_EL1_BT0\t\t(BIT(35))\n#define SCTLR_EL1_UCI\t\t(BIT(26))\n#define SCTLR_EL1_E0E\t\t(BIT(24))\n#define SCTLR_EL1_SPAN\t\t(BIT(23))\n#define SCTLR_EL1_NTWE\t\t(BIT(18))\n#define SCTLR_EL1_NTWI\t\t(BIT(16))\n#define SCTLR_EL1_UCT\t\t(BIT(15))\n#define SCTLR_EL1_DZE\t\t(BIT(14))\n#define SCTLR_EL1_UMA\t\t(BIT(9))\n#define SCTLR_EL1_SED\t\t(BIT(8))\n#define SCTLR_EL1_ITD\t\t(BIT(7))\n#define SCTLR_EL1_CP15BEN\t(BIT(5))\n#define SCTLR_EL1_SA0\t\t(BIT(4))\n\n#define SCTLR_EL1_RES1\t((BIT(11)) | (BIT(20)) | (BIT(22)) | (BIT(28)) | \\\n\t\t\t (BIT(29)))\n\n#ifdef CONFIG_CPU_BIG_ENDIAN\n#define ENDIAN_SET_EL1\t\t(SCTLR_EL1_E0E | SCTLR_ELx_EE)\n#else\n#define ENDIAN_SET_EL1\t\t0\n#endif\n\n#define INIT_SCTLR_EL1_MMU_OFF \\\n\t(ENDIAN_SET_EL1 | SCTLR_EL1_RES1)\n\n#define INIT_SCTLR_EL1_MMU_ON \\\n\t(SCTLR_ELx_M    | SCTLR_ELx_C    | SCTLR_ELx_SA   | SCTLR_EL1_SA0   | \\\n\t SCTLR_EL1_SED  | SCTLR_ELx_I    | SCTLR_EL1_DZE  | SCTLR_EL1_UCT   | \\\n\t SCTLR_EL1_NTWE | SCTLR_ELx_IESB | SCTLR_EL1_SPAN | SCTLR_ELx_ITFSB | \\\n\t SCTLR_ELx_ATA  | SCTLR_EL1_ATA0 | ENDIAN_SET_EL1 | SCTLR_EL1_UCI   | \\\n\t SCTLR_EL1_EPAN | SCTLR_EL1_RES1)\n\n \n#define MAIR_ATTR_DEVICE_nGnRnE\t\tUL(0x00)\n#define MAIR_ATTR_DEVICE_nGnRE\t\tUL(0x04)\n#define MAIR_ATTR_NORMAL_NC\t\tUL(0x44)\n#define MAIR_ATTR_NORMAL_TAGGED\t\tUL(0xf0)\n#define MAIR_ATTR_NORMAL\t\tUL(0xff)\n#define MAIR_ATTR_MASK\t\t\tUL(0xff)\n\n \n#define MAIR_ATTRIDX(attr, idx)\t\t((attr) << ((idx) * 8))\n\n \n#define ID_AA64ISAR0_RNDR_SHIFT\t\t60\n#define ID_AA64ISAR0_TLB_SHIFT\t\t56\n#define ID_AA64ISAR0_TS_SHIFT\t\t52\n#define ID_AA64ISAR0_FHM_SHIFT\t\t48\n#define ID_AA64ISAR0_DP_SHIFT\t\t44\n#define ID_AA64ISAR0_SM4_SHIFT\t\t40\n#define ID_AA64ISAR0_SM3_SHIFT\t\t36\n#define ID_AA64ISAR0_SHA3_SHIFT\t\t32\n#define ID_AA64ISAR0_RDM_SHIFT\t\t28\n#define ID_AA64ISAR0_ATOMICS_SHIFT\t20\n#define ID_AA64ISAR0_CRC32_SHIFT\t16\n#define ID_AA64ISAR0_SHA2_SHIFT\t\t12\n#define ID_AA64ISAR0_SHA1_SHIFT\t\t8\n#define ID_AA64ISAR0_AES_SHIFT\t\t4\n\n#define ID_AA64ISAR0_TLB_RANGE_NI\t0x0\n#define ID_AA64ISAR0_TLB_RANGE\t\t0x2\n\n \n#define ID_AA64ISAR1_I8MM_SHIFT\t\t52\n#define ID_AA64ISAR1_DGH_SHIFT\t\t48\n#define ID_AA64ISAR1_BF16_SHIFT\t\t44\n#define ID_AA64ISAR1_SPECRES_SHIFT\t40\n#define ID_AA64ISAR1_SB_SHIFT\t\t36\n#define ID_AA64ISAR1_FRINTTS_SHIFT\t32\n#define ID_AA64ISAR1_GPI_SHIFT\t\t28\n#define ID_AA64ISAR1_GPA_SHIFT\t\t24\n#define ID_AA64ISAR1_LRCPC_SHIFT\t20\n#define ID_AA64ISAR1_FCMA_SHIFT\t\t16\n#define ID_AA64ISAR1_JSCVT_SHIFT\t12\n#define ID_AA64ISAR1_API_SHIFT\t\t8\n#define ID_AA64ISAR1_APA_SHIFT\t\t4\n#define ID_AA64ISAR1_DPB_SHIFT\t\t0\n\n#define ID_AA64ISAR1_APA_NI\t\t\t0x0\n#define ID_AA64ISAR1_APA_ARCHITECTED\t\t0x1\n#define ID_AA64ISAR1_APA_ARCH_EPAC\t\t0x2\n#define ID_AA64ISAR1_APA_ARCH_EPAC2\t\t0x3\n#define ID_AA64ISAR1_APA_ARCH_EPAC2_FPAC\t0x4\n#define ID_AA64ISAR1_APA_ARCH_EPAC2_FPAC_CMB\t0x5\n#define ID_AA64ISAR1_API_NI\t\t\t0x0\n#define ID_AA64ISAR1_API_IMP_DEF\t\t0x1\n#define ID_AA64ISAR1_API_IMP_DEF_EPAC\t\t0x2\n#define ID_AA64ISAR1_API_IMP_DEF_EPAC2\t\t0x3\n#define ID_AA64ISAR1_API_IMP_DEF_EPAC2_FPAC\t0x4\n#define ID_AA64ISAR1_API_IMP_DEF_EPAC2_FPAC_CMB\t0x5\n#define ID_AA64ISAR1_GPA_NI\t\t\t0x0\n#define ID_AA64ISAR1_GPA_ARCHITECTED\t\t0x1\n#define ID_AA64ISAR1_GPI_NI\t\t\t0x0\n#define ID_AA64ISAR1_GPI_IMP_DEF\t\t0x1\n\n \n#define ID_AA64PFR0_CSV3_SHIFT\t\t60\n#define ID_AA64PFR0_CSV2_SHIFT\t\t56\n#define ID_AA64PFR0_DIT_SHIFT\t\t48\n#define ID_AA64PFR0_AMU_SHIFT\t\t44\n#define ID_AA64PFR0_MPAM_SHIFT\t\t40\n#define ID_AA64PFR0_SEL2_SHIFT\t\t36\n#define ID_AA64PFR0_SVE_SHIFT\t\t32\n#define ID_AA64PFR0_RAS_SHIFT\t\t28\n#define ID_AA64PFR0_GIC_SHIFT\t\t24\n#define ID_AA64PFR0_ASIMD_SHIFT\t\t20\n#define ID_AA64PFR0_FP_SHIFT\t\t16\n#define ID_AA64PFR0_EL3_SHIFT\t\t12\n#define ID_AA64PFR0_EL2_SHIFT\t\t8\n#define ID_AA64PFR0_EL1_SHIFT\t\t4\n#define ID_AA64PFR0_EL0_SHIFT\t\t0\n\n#define ID_AA64PFR0_AMU\t\t\t0x1\n#define ID_AA64PFR0_SVE\t\t\t0x1\n#define ID_AA64PFR0_RAS_V1\t\t0x1\n#define ID_AA64PFR0_RAS_V1P1\t\t0x2\n#define ID_AA64PFR0_FP_NI\t\t0xf\n#define ID_AA64PFR0_FP_SUPPORTED\t0x0\n#define ID_AA64PFR0_ASIMD_NI\t\t0xf\n#define ID_AA64PFR0_ASIMD_SUPPORTED\t0x0\n#define ID_AA64PFR0_ELx_64BIT_ONLY\t0x1\n#define ID_AA64PFR0_ELx_32BIT_64BIT\t0x2\n\n \n#define ID_AA64PFR1_MPAMFRAC_SHIFT\t16\n#define ID_AA64PFR1_RASFRAC_SHIFT\t12\n#define ID_AA64PFR1_MTE_SHIFT\t\t8\n#define ID_AA64PFR1_SSBS_SHIFT\t\t4\n#define ID_AA64PFR1_BT_SHIFT\t\t0\n\n#define ID_AA64PFR1_SSBS_PSTATE_NI\t0\n#define ID_AA64PFR1_SSBS_PSTATE_ONLY\t1\n#define ID_AA64PFR1_SSBS_PSTATE_INSNS\t2\n#define ID_AA64PFR1_BT_BTI\t\t0x1\n\n#define ID_AA64PFR1_MTE_NI\t\t0x0\n#define ID_AA64PFR1_MTE_EL0\t\t0x1\n#define ID_AA64PFR1_MTE\t\t\t0x2\n\n \n#define ID_AA64ZFR0_F64MM_SHIFT\t\t56\n#define ID_AA64ZFR0_F32MM_SHIFT\t\t52\n#define ID_AA64ZFR0_I8MM_SHIFT\t\t44\n#define ID_AA64ZFR0_SM4_SHIFT\t\t40\n#define ID_AA64ZFR0_SHA3_SHIFT\t\t32\n#define ID_AA64ZFR0_BF16_SHIFT\t\t20\n#define ID_AA64ZFR0_BITPERM_SHIFT\t16\n#define ID_AA64ZFR0_AES_SHIFT\t\t4\n#define ID_AA64ZFR0_SVEVER_SHIFT\t0\n\n#define ID_AA64ZFR0_F64MM\t\t0x1\n#define ID_AA64ZFR0_F32MM\t\t0x1\n#define ID_AA64ZFR0_I8MM\t\t0x1\n#define ID_AA64ZFR0_BF16\t\t0x1\n#define ID_AA64ZFR0_SM4\t\t\t0x1\n#define ID_AA64ZFR0_SHA3\t\t0x1\n#define ID_AA64ZFR0_BITPERM\t\t0x1\n#define ID_AA64ZFR0_AES\t\t\t0x1\n#define ID_AA64ZFR0_AES_PMULL\t\t0x2\n#define ID_AA64ZFR0_SVEVER_SVE2\t\t0x1\n\n \n#define ID_AA64MMFR0_ECV_SHIFT\t\t60\n#define ID_AA64MMFR0_FGT_SHIFT\t\t56\n#define ID_AA64MMFR0_EXS_SHIFT\t\t44\n#define ID_AA64MMFR0_TGRAN4_2_SHIFT\t40\n#define ID_AA64MMFR0_TGRAN64_2_SHIFT\t36\n#define ID_AA64MMFR0_TGRAN16_2_SHIFT\t32\n#define ID_AA64MMFR0_TGRAN4_SHIFT\t28\n#define ID_AA64MMFR0_TGRAN64_SHIFT\t24\n#define ID_AA64MMFR0_TGRAN16_SHIFT\t20\n#define ID_AA64MMFR0_BIGENDEL0_SHIFT\t16\n#define ID_AA64MMFR0_SNSMEM_SHIFT\t12\n#define ID_AA64MMFR0_BIGENDEL_SHIFT\t8\n#define ID_AA64MMFR0_ASID_SHIFT\t\t4\n#define ID_AA64MMFR0_PARANGE_SHIFT\t0\n\n#define ID_AA64MMFR0_ASID_8\t\t0x0\n#define ID_AA64MMFR0_ASID_16\t\t0x2\n\n#define ID_AA64MMFR0_TGRAN4_NI\t\t\t0xf\n#define ID_AA64MMFR0_TGRAN4_SUPPORTED_MIN\t0x0\n#define ID_AA64MMFR0_TGRAN4_SUPPORTED_MAX\t0x7\n#define ID_AA64MMFR0_TGRAN64_NI\t\t\t0xf\n#define ID_AA64MMFR0_TGRAN64_SUPPORTED_MIN\t0x0\n#define ID_AA64MMFR0_TGRAN64_SUPPORTED_MAX\t0x7\n#define ID_AA64MMFR0_TGRAN16_NI\t\t\t0x0\n#define ID_AA64MMFR0_TGRAN16_SUPPORTED_MIN\t0x1\n#define ID_AA64MMFR0_TGRAN16_SUPPORTED_MAX\t0xf\n\n#define ID_AA64MMFR0_PARANGE_32\t\t0x0\n#define ID_AA64MMFR0_PARANGE_36\t\t0x1\n#define ID_AA64MMFR0_PARANGE_40\t\t0x2\n#define ID_AA64MMFR0_PARANGE_42\t\t0x3\n#define ID_AA64MMFR0_PARANGE_44\t\t0x4\n#define ID_AA64MMFR0_PARANGE_48\t\t0x5\n#define ID_AA64MMFR0_PARANGE_52\t\t0x6\n\n#define ARM64_MIN_PARANGE_BITS\t\t32\n\n#define ID_AA64MMFR0_TGRAN_2_SUPPORTED_DEFAULT\t0x0\n#define ID_AA64MMFR0_TGRAN_2_SUPPORTED_NONE\t0x1\n#define ID_AA64MMFR0_TGRAN_2_SUPPORTED_MIN\t0x2\n#define ID_AA64MMFR0_TGRAN_2_SUPPORTED_MAX\t0x7\n\n#ifdef CONFIG_ARM64_PA_BITS_52\n#define ID_AA64MMFR0_PARANGE_MAX\tID_AA64MMFR0_PARANGE_52\n#else\n#define ID_AA64MMFR0_PARANGE_MAX\tID_AA64MMFR0_PARANGE_48\n#endif\n\n \n#define ID_AA64MMFR1_ETS_SHIFT\t\t36\n#define ID_AA64MMFR1_TWED_SHIFT\t\t32\n#define ID_AA64MMFR1_XNX_SHIFT\t\t28\n#define ID_AA64MMFR1_SPECSEI_SHIFT\t24\n#define ID_AA64MMFR1_PAN_SHIFT\t\t20\n#define ID_AA64MMFR1_LOR_SHIFT\t\t16\n#define ID_AA64MMFR1_HPD_SHIFT\t\t12\n#define ID_AA64MMFR1_VHE_SHIFT\t\t8\n#define ID_AA64MMFR1_VMIDBITS_SHIFT\t4\n#define ID_AA64MMFR1_HADBS_SHIFT\t0\n\n#define ID_AA64MMFR1_VMIDBITS_8\t\t0\n#define ID_AA64MMFR1_VMIDBITS_16\t2\n\n \n#define ID_AA64MMFR2_E0PD_SHIFT\t\t60\n#define ID_AA64MMFR2_EVT_SHIFT\t\t56\n#define ID_AA64MMFR2_BBM_SHIFT\t\t52\n#define ID_AA64MMFR2_TTL_SHIFT\t\t48\n#define ID_AA64MMFR2_FWB_SHIFT\t\t40\n#define ID_AA64MMFR2_IDS_SHIFT\t\t36\n#define ID_AA64MMFR2_AT_SHIFT\t\t32\n#define ID_AA64MMFR2_ST_SHIFT\t\t28\n#define ID_AA64MMFR2_NV_SHIFT\t\t24\n#define ID_AA64MMFR2_CCIDX_SHIFT\t20\n#define ID_AA64MMFR2_LVA_SHIFT\t\t16\n#define ID_AA64MMFR2_IESB_SHIFT\t\t12\n#define ID_AA64MMFR2_LSM_SHIFT\t\t8\n#define ID_AA64MMFR2_UAO_SHIFT\t\t4\n#define ID_AA64MMFR2_CNP_SHIFT\t\t0\n\n \n#define ID_AA64DFR0_MTPMU_SHIFT\t\t48\n#define ID_AA64DFR0_TRBE_SHIFT\t\t44\n#define ID_AA64DFR0_TRACE_FILT_SHIFT\t40\n#define ID_AA64DFR0_DOUBLELOCK_SHIFT\t36\n#define ID_AA64DFR0_PMSVER_SHIFT\t32\n#define ID_AA64DFR0_CTX_CMPS_SHIFT\t28\n#define ID_AA64DFR0_WRPS_SHIFT\t\t20\n#define ID_AA64DFR0_BRPS_SHIFT\t\t12\n#define ID_AA64DFR0_PMUVER_SHIFT\t8\n#define ID_AA64DFR0_TRACEVER_SHIFT\t4\n#define ID_AA64DFR0_DEBUGVER_SHIFT\t0\n\n#define ID_AA64DFR0_PMUVER_8_0\t\t0x1\n#define ID_AA64DFR0_PMUVER_8_1\t\t0x4\n#define ID_AA64DFR0_PMUVER_8_4\t\t0x5\n#define ID_AA64DFR0_PMUVER_8_5\t\t0x6\n#define ID_AA64DFR0_PMUVER_IMP_DEF\t0xf\n\n#define ID_AA64DFR0_PMSVER_8_2\t\t0x1\n#define ID_AA64DFR0_PMSVER_8_3\t\t0x2\n\n#define ID_DFR0_PERFMON_SHIFT\t\t24\n\n#define ID_DFR0_PERFMON_8_0\t\t0x3\n#define ID_DFR0_PERFMON_8_1\t\t0x4\n#define ID_DFR0_PERFMON_8_4\t\t0x5\n#define ID_DFR0_PERFMON_8_5\t\t0x6\n\n#define ID_ISAR4_SWP_FRAC_SHIFT\t\t28\n#define ID_ISAR4_PSR_M_SHIFT\t\t24\n#define ID_ISAR4_SYNCH_PRIM_FRAC_SHIFT\t20\n#define ID_ISAR4_BARRIER_SHIFT\t\t16\n#define ID_ISAR4_SMC_SHIFT\t\t12\n#define ID_ISAR4_WRITEBACK_SHIFT\t8\n#define ID_ISAR4_WITHSHIFTS_SHIFT\t4\n#define ID_ISAR4_UNPRIV_SHIFT\t\t0\n\n#define ID_DFR1_MTPMU_SHIFT\t\t0\n\n#define ID_ISAR0_DIVIDE_SHIFT\t\t24\n#define ID_ISAR0_DEBUG_SHIFT\t\t20\n#define ID_ISAR0_COPROC_SHIFT\t\t16\n#define ID_ISAR0_CMPBRANCH_SHIFT\t12\n#define ID_ISAR0_BITFIELD_SHIFT\t\t8\n#define ID_ISAR0_BITCOUNT_SHIFT\t\t4\n#define ID_ISAR0_SWAP_SHIFT\t\t0\n\n#define ID_ISAR5_RDM_SHIFT\t\t24\n#define ID_ISAR5_CRC32_SHIFT\t\t16\n#define ID_ISAR5_SHA2_SHIFT\t\t12\n#define ID_ISAR5_SHA1_SHIFT\t\t8\n#define ID_ISAR5_AES_SHIFT\t\t4\n#define ID_ISAR5_SEVL_SHIFT\t\t0\n\n#define ID_ISAR6_I8MM_SHIFT\t\t24\n#define ID_ISAR6_BF16_SHIFT\t\t20\n#define ID_ISAR6_SPECRES_SHIFT\t\t16\n#define ID_ISAR6_SB_SHIFT\t\t12\n#define ID_ISAR6_FHM_SHIFT\t\t8\n#define ID_ISAR6_DP_SHIFT\t\t4\n#define ID_ISAR6_JSCVT_SHIFT\t\t0\n\n#define ID_MMFR0_INNERSHR_SHIFT\t\t28\n#define ID_MMFR0_FCSE_SHIFT\t\t24\n#define ID_MMFR0_AUXREG_SHIFT\t\t20\n#define ID_MMFR0_TCM_SHIFT\t\t16\n#define ID_MMFR0_SHARELVL_SHIFT\t\t12\n#define ID_MMFR0_OUTERSHR_SHIFT\t\t8\n#define ID_MMFR0_PMSA_SHIFT\t\t4\n#define ID_MMFR0_VMSA_SHIFT\t\t0\n\n#define ID_MMFR4_EVT_SHIFT\t\t28\n#define ID_MMFR4_CCIDX_SHIFT\t\t24\n#define ID_MMFR4_LSM_SHIFT\t\t20\n#define ID_MMFR4_HPDS_SHIFT\t\t16\n#define ID_MMFR4_CNP_SHIFT\t\t12\n#define ID_MMFR4_XNX_SHIFT\t\t8\n#define ID_MMFR4_AC2_SHIFT\t\t4\n#define ID_MMFR4_SPECSEI_SHIFT\t\t0\n\n#define ID_MMFR5_ETS_SHIFT\t\t0\n\n#define ID_PFR0_DIT_SHIFT\t\t24\n#define ID_PFR0_CSV2_SHIFT\t\t16\n#define ID_PFR0_STATE3_SHIFT\t\t12\n#define ID_PFR0_STATE2_SHIFT\t\t8\n#define ID_PFR0_STATE1_SHIFT\t\t4\n#define ID_PFR0_STATE0_SHIFT\t\t0\n\n#define ID_DFR0_PERFMON_SHIFT\t\t24\n#define ID_DFR0_MPROFDBG_SHIFT\t\t20\n#define ID_DFR0_MMAPTRC_SHIFT\t\t16\n#define ID_DFR0_COPTRC_SHIFT\t\t12\n#define ID_DFR0_MMAPDBG_SHIFT\t\t8\n#define ID_DFR0_COPSDBG_SHIFT\t\t4\n#define ID_DFR0_COPDBG_SHIFT\t\t0\n\n#define ID_PFR2_SSBS_SHIFT\t\t4\n#define ID_PFR2_CSV3_SHIFT\t\t0\n\n#define MVFR0_FPROUND_SHIFT\t\t28\n#define MVFR0_FPSHVEC_SHIFT\t\t24\n#define MVFR0_FPSQRT_SHIFT\t\t20\n#define MVFR0_FPDIVIDE_SHIFT\t\t16\n#define MVFR0_FPTRAP_SHIFT\t\t12\n#define MVFR0_FPDP_SHIFT\t\t8\n#define MVFR0_FPSP_SHIFT\t\t4\n#define MVFR0_SIMD_SHIFT\t\t0\n\n#define MVFR1_SIMDFMAC_SHIFT\t\t28\n#define MVFR1_FPHP_SHIFT\t\t24\n#define MVFR1_SIMDHP_SHIFT\t\t20\n#define MVFR1_SIMDSP_SHIFT\t\t16\n#define MVFR1_SIMDINT_SHIFT\t\t12\n#define MVFR1_SIMDLS_SHIFT\t\t8\n#define MVFR1_FPDNAN_SHIFT\t\t4\n#define MVFR1_FPFTZ_SHIFT\t\t0\n\n#define ID_PFR1_GIC_SHIFT\t\t28\n#define ID_PFR1_VIRT_FRAC_SHIFT\t\t24\n#define ID_PFR1_SEC_FRAC_SHIFT\t\t20\n#define ID_PFR1_GENTIMER_SHIFT\t\t16\n#define ID_PFR1_VIRTUALIZATION_SHIFT\t12\n#define ID_PFR1_MPROGMOD_SHIFT\t\t8\n#define ID_PFR1_SECURITY_SHIFT\t\t4\n#define ID_PFR1_PROGMOD_SHIFT\t\t0\n\n#if defined(CONFIG_ARM64_4K_PAGES)\n#define ID_AA64MMFR0_TGRAN_SHIFT\t\tID_AA64MMFR0_TGRAN4_SHIFT\n#define ID_AA64MMFR0_TGRAN_SUPPORTED_MIN\tID_AA64MMFR0_TGRAN4_SUPPORTED_MIN\n#define ID_AA64MMFR0_TGRAN_SUPPORTED_MAX\tID_AA64MMFR0_TGRAN4_SUPPORTED_MAX\n#define ID_AA64MMFR0_TGRAN_2_SHIFT\t\tID_AA64MMFR0_TGRAN4_2_SHIFT\n#elif defined(CONFIG_ARM64_16K_PAGES)\n#define ID_AA64MMFR0_TGRAN_SHIFT\t\tID_AA64MMFR0_TGRAN16_SHIFT\n#define ID_AA64MMFR0_TGRAN_SUPPORTED_MIN\tID_AA64MMFR0_TGRAN16_SUPPORTED_MIN\n#define ID_AA64MMFR0_TGRAN_SUPPORTED_MAX\tID_AA64MMFR0_TGRAN16_SUPPORTED_MAX\n#define ID_AA64MMFR0_TGRAN_2_SHIFT\t\tID_AA64MMFR0_TGRAN16_2_SHIFT\n#elif defined(CONFIG_ARM64_64K_PAGES)\n#define ID_AA64MMFR0_TGRAN_SHIFT\t\tID_AA64MMFR0_TGRAN64_SHIFT\n#define ID_AA64MMFR0_TGRAN_SUPPORTED_MIN\tID_AA64MMFR0_TGRAN64_SUPPORTED_MIN\n#define ID_AA64MMFR0_TGRAN_SUPPORTED_MAX\tID_AA64MMFR0_TGRAN64_SUPPORTED_MAX\n#define ID_AA64MMFR0_TGRAN_2_SHIFT\t\tID_AA64MMFR0_TGRAN64_2_SHIFT\n#endif\n\n#define MVFR2_FPMISC_SHIFT\t\t4\n#define MVFR2_SIMDMISC_SHIFT\t\t0\n\n#define DCZID_DZP_SHIFT\t\t\t4\n#define DCZID_BS_SHIFT\t\t\t0\n\n \n#define ZCR_ELx_LEN_SHIFT\t0\n#define ZCR_ELx_LEN_SIZE\t9\n#define ZCR_ELx_LEN_MASK\t0x1ff\n\n#define CPACR_EL1_ZEN_EL1EN\t(BIT(16))  \n#define CPACR_EL1_ZEN_EL0EN\t(BIT(17))  \n#define CPACR_EL1_ZEN\t\t(CPACR_EL1_ZEN_EL1EN | CPACR_EL1_ZEN_EL0EN)\n\n \n#define SYS_TCR_EL1_TCMA1\t(BIT(58))\n#define SYS_TCR_EL1_TCMA0\t(BIT(57))\n\n \n#define SYS_GCR_EL1_RRND\t(BIT(16))\n#define SYS_GCR_EL1_EXCL_MASK\t0xffffUL\n\n \n#define SYS_RGSR_EL1_TAG_MASK\t0xfUL\n#define SYS_RGSR_EL1_SEED_SHIFT\t8\n#define SYS_RGSR_EL1_SEED_MASK\t0xffffUL\n\n \n#define SYS_GMID_EL1_BS_SHIFT\t0\n#define SYS_GMID_EL1_BS_SIZE\t4\n\n \n#define SYS_TFSR_EL1_TF0_SHIFT\t0\n#define SYS_TFSR_EL1_TF1_SHIFT\t1\n#define SYS_TFSR_EL1_TF0\t(UL(1) << SYS_TFSR_EL1_TF0_SHIFT)\n#define SYS_TFSR_EL1_TF1\t(UL(1) << SYS_TFSR_EL1_TF1_SHIFT)\n\n \n#define SYS_MPIDR_SAFE_VAL\t(BIT(31))\n\n#define TRFCR_ELx_TS_SHIFT\t\t5\n#define TRFCR_ELx_TS_VIRTUAL\t\t((0x1UL) << TRFCR_ELx_TS_SHIFT)\n#define TRFCR_ELx_TS_GUEST_PHYSICAL\t((0x2UL) << TRFCR_ELx_TS_SHIFT)\n#define TRFCR_ELx_TS_PHYSICAL\t\t((0x3UL) << TRFCR_ELx_TS_SHIFT)\n#define TRFCR_EL2_CX\t\t\tBIT(3)\n#define TRFCR_ELx_ExTRE\t\t\tBIT(1)\n#define TRFCR_ELx_E0TRE\t\t\tBIT(0)\n\n\n \n \n#define ICH_MISR_EOI\t\t(1 << 0)\n#define ICH_MISR_U\t\t(1 << 1)\n\n \n#define ICH_LR_VIRTUAL_ID_MASK\t((1ULL << 32) - 1)\n\n#define ICH_LR_EOI\t\t(1ULL << 41)\n#define ICH_LR_GROUP\t\t(1ULL << 60)\n#define ICH_LR_HW\t\t(1ULL << 61)\n#define ICH_LR_STATE\t\t(3ULL << 62)\n#define ICH_LR_PENDING_BIT\t(1ULL << 62)\n#define ICH_LR_ACTIVE_BIT\t(1ULL << 63)\n#define ICH_LR_PHYS_ID_SHIFT\t32\n#define ICH_LR_PHYS_ID_MASK\t(0x3ffULL << ICH_LR_PHYS_ID_SHIFT)\n#define ICH_LR_PRIORITY_SHIFT\t48\n#define ICH_LR_PRIORITY_MASK\t(0xffULL << ICH_LR_PRIORITY_SHIFT)\n\n \n#define ICH_HCR_EN\t\t(1 << 0)\n#define ICH_HCR_UIE\t\t(1 << 1)\n#define ICH_HCR_NPIE\t\t(1 << 3)\n#define ICH_HCR_TC\t\t(1 << 10)\n#define ICH_HCR_TALL0\t\t(1 << 11)\n#define ICH_HCR_TALL1\t\t(1 << 12)\n#define ICH_HCR_EOIcount_SHIFT\t27\n#define ICH_HCR_EOIcount_MASK\t(0x1f << ICH_HCR_EOIcount_SHIFT)\n\n \n#define ICH_VMCR_ACK_CTL_SHIFT\t2\n#define ICH_VMCR_ACK_CTL_MASK\t(1 << ICH_VMCR_ACK_CTL_SHIFT)\n#define ICH_VMCR_FIQ_EN_SHIFT\t3\n#define ICH_VMCR_FIQ_EN_MASK\t(1 << ICH_VMCR_FIQ_EN_SHIFT)\n#define ICH_VMCR_CBPR_SHIFT\t4\n#define ICH_VMCR_CBPR_MASK\t(1 << ICH_VMCR_CBPR_SHIFT)\n#define ICH_VMCR_EOIM_SHIFT\t9\n#define ICH_VMCR_EOIM_MASK\t(1 << ICH_VMCR_EOIM_SHIFT)\n#define ICH_VMCR_BPR1_SHIFT\t18\n#define ICH_VMCR_BPR1_MASK\t(7 << ICH_VMCR_BPR1_SHIFT)\n#define ICH_VMCR_BPR0_SHIFT\t21\n#define ICH_VMCR_BPR0_MASK\t(7 << ICH_VMCR_BPR0_SHIFT)\n#define ICH_VMCR_PMR_SHIFT\t24\n#define ICH_VMCR_PMR_MASK\t(0xffUL << ICH_VMCR_PMR_SHIFT)\n#define ICH_VMCR_ENG0_SHIFT\t0\n#define ICH_VMCR_ENG0_MASK\t(1 << ICH_VMCR_ENG0_SHIFT)\n#define ICH_VMCR_ENG1_SHIFT\t1\n#define ICH_VMCR_ENG1_MASK\t(1 << ICH_VMCR_ENG1_SHIFT)\n\n \n#define ICH_VTR_PRI_BITS_SHIFT\t29\n#define ICH_VTR_PRI_BITS_MASK\t(7 << ICH_VTR_PRI_BITS_SHIFT)\n#define ICH_VTR_ID_BITS_SHIFT\t23\n#define ICH_VTR_ID_BITS_MASK\t(7 << ICH_VTR_ID_BITS_SHIFT)\n#define ICH_VTR_SEIS_SHIFT\t22\n#define ICH_VTR_SEIS_MASK\t(1 << ICH_VTR_SEIS_SHIFT)\n#define ICH_VTR_A3V_SHIFT\t21\n#define ICH_VTR_A3V_MASK\t(1 << ICH_VTR_A3V_SHIFT)\n\n#define ARM64_FEATURE_FIELD_BITS\t4\n\n \n#define ARM64_FEATURE_MASK(x)\t(GENMASK_ULL(x##_SHIFT + ARM64_FEATURE_FIELD_BITS - 1, x##_SHIFT))\n\n#ifdef __ASSEMBLY__\n\n\t.irp\tnum,0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30\n\t.equ\t.L__reg_num_x\\num, \\num\n\t.endr\n\t.equ\t.L__reg_num_xzr, 31\n\n\t.macro\tmrs_s, rt, sreg\n\t __emit_inst(0xd5200000|(\\sreg)|(.L__reg_num_\\rt))\n\t.endm\n\n\t.macro\tmsr_s, sreg, rt\n\t__emit_inst(0xd5000000|(\\sreg)|(.L__reg_num_\\rt))\n\t.endm\n\n#else\n\n#include <linux/build_bug.h>\n#include <linux/types.h>\n#include <asm/alternative.h>\n\n#define __DEFINE_MRS_MSR_S_REGNUM\t\t\t\t\\\n\"\t.irp\tnum,0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30\\n\" \\\n\"\t.equ\t.L__reg_num_x\\\\num, \\\\num\\n\"\t\t\t\\\n\"\t.endr\\n\"\t\t\t\t\t\t\\\n\"\t.equ\t.L__reg_num_xzr, 31\\n\"\n\n#define DEFINE_MRS_S\t\t\t\t\t\t\\\n\t__DEFINE_MRS_MSR_S_REGNUM\t\t\t\t\\\n\"\t.macro\tmrs_s, rt, sreg\\n\"\t\t\t\t\\\n\t__emit_inst(0xd5200000|(\\\\sreg)|(.L__reg_num_\\\\rt))\t\\\n\"\t.endm\\n\"\n\n#define DEFINE_MSR_S\t\t\t\t\t\t\\\n\t__DEFINE_MRS_MSR_S_REGNUM\t\t\t\t\\\n\"\t.macro\tmsr_s, sreg, rt\\n\"\t\t\t\t\\\n\t__emit_inst(0xd5000000|(\\\\sreg)|(.L__reg_num_\\\\rt))\t\\\n\"\t.endm\\n\"\n\n#define UNDEFINE_MRS_S\t\t\t\t\t\t\\\n\"\t.purgem\tmrs_s\\n\"\n\n#define UNDEFINE_MSR_S\t\t\t\t\t\t\\\n\"\t.purgem\tmsr_s\\n\"\n\n#define __mrs_s(v, r)\t\t\t\t\t\t\\\n\tDEFINE_MRS_S\t\t\t\t\t\t\\\n\"\tmrs_s \" v \", \" __stringify(r) \"\\n\"\t\t\t\\\n\tUNDEFINE_MRS_S\n\n#define __msr_s(r, v)\t\t\t\t\t\t\\\n\tDEFINE_MSR_S\t\t\t\t\t\t\\\n\"\tmsr_s \" __stringify(r) \", \" v \"\\n\"\t\t\t\\\n\tUNDEFINE_MSR_S\n\n \n#define read_sysreg(r) ({\t\t\t\t\t\\\n\tu64 __val;\t\t\t\t\t\t\\\n\tasm volatile(\"mrs %0, \" __stringify(r) : \"=r\" (__val));\t\\\n\t__val;\t\t\t\t\t\t\t\\\n})\n\n \n#define write_sysreg(v, r) do {\t\t\t\t\t\\\n\tu64 __val = (u64)(v);\t\t\t\t\t\\\n\tasm volatile(\"msr \" __stringify(r) \", %x0\"\t\t\\\n\t\t     : : \"rZ\" (__val));\t\t\t\t\\\n} while (0)\n\n \n#define read_sysreg_s(r) ({\t\t\t\t\t\t\\\n\tu64 __val;\t\t\t\t\t\t\t\\\n\tasm volatile(__mrs_s(\"%0\", r) : \"=r\" (__val));\t\t\t\\\n\t__val;\t\t\t\t\t\t\t\t\\\n})\n\n#define write_sysreg_s(v, r) do {\t\t\t\t\t\\\n\tu64 __val = (u64)(v);\t\t\t\t\t\t\\\n\tasm volatile(__msr_s(r, \"%x0\") : : \"rZ\" (__val));\t\t\\\n} while (0)\n\n \n#define sysreg_clear_set(sysreg, clear, set) do {\t\t\t\\\n\tu64 __scs_val = read_sysreg(sysreg);\t\t\t\t\\\n\tu64 __scs_new = (__scs_val & ~(u64)(clear)) | (set);\t\t\\\n\tif (__scs_new != __scs_val)\t\t\t\t\t\\\n\t\twrite_sysreg(__scs_new, sysreg);\t\t\t\\\n} while (0)\n\n#define sysreg_clear_set_s(sysreg, clear, set) do {\t\t\t\\\n\tu64 __scs_val = read_sysreg_s(sysreg);\t\t\t\t\\\n\tu64 __scs_new = (__scs_val & ~(u64)(clear)) | (set);\t\t\\\n\tif (__scs_new != __scs_val)\t\t\t\t\t\\\n\t\twrite_sysreg_s(__scs_new, sysreg);\t\t\t\\\n} while (0)\n\n#define read_sysreg_par() ({\t\t\t\t\t\t\\\n\tu64 par;\t\t\t\t\t\t\t\\\n\tasm(ALTERNATIVE(\"nop\", \"dmb sy\", ARM64_WORKAROUND_1508412));\t\\\n\tpar = read_sysreg(par_el1);\t\t\t\t\t\\\n\tasm(ALTERNATIVE(\"nop\", \"dmb sy\", ARM64_WORKAROUND_1508412));\t\\\n\tpar;\t\t\t\t\t\t\t\t\\\n})\n\n#endif\n\n#endif\t \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}