// Seed: 535915725
module module_0 (
    input supply1 id_0,
    input wire id_1,
    output wire id_2,
    input uwire id_3,
    input wire id_4,
    output tri0 id_5,
    input tri id_6,
    input supply1 id_7,
    output wor id_8,
    output tri0 id_9
);
  wire [1 'b0 : -1] id_11;
  logic id_12, id_13;
  wire [1 'b0 : -1  ~^  -1] id_14;
  parameter id_15 = 1 == -1;
  assign id_5 = id_11;
endmodule
module module_1 (
    input uwire id_0,
    input uwire id_1,
    output supply0 id_2,
    input tri id_3,
    input tri id_4,
    output supply1 id_5
    , id_16,
    output wire id_6,
    input uwire id_7,
    input wor id_8,
    output wor id_9,
    output uwire id_10,
    input uwire id_11,
    input tri id_12,
    input wand id_13,
    output wire id_14
);
  assign id_14 = 1 ? 1'b0 : -1;
  nand primCall (id_14, id_11, id_3, id_8, id_12, id_4, id_1, id_0, id_7, id_13);
  module_0 modCall_1 (
      id_0,
      id_12,
      id_14,
      id_3,
      id_1,
      id_2,
      id_11,
      id_4,
      id_14,
      id_14
  );
  assign modCall_1.id_8 = 0;
  assign id_16 = 1'b0;
  assign id_6 = -1 ^ 1;
  wire id_17;
endmodule
