read -sv run_verilog_mid/adder_32b_10_102_e43153f8fca938c9364abf2cfeecaac1.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_10_102_e43153f8fca938c9364abf2cfeecaac1_yosys.v
