Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri May 30 19:17:40 2025
| Host         : korchamHoyoun24 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file OV7670_VGA_Display_timing_summary_routed.rpt -pb OV7670_VGA_Display_timing_summary_routed.pb -rpx OV7670_VGA_Display_timing_summary_routed.rpx -warn_on_violation
| Design       : OV7670_VGA_Display
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (94)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (806)
5. checking no_input_delay (11)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (94)
-------------------------
 There are 74 register/latch pins with no clock driven by root clock pin: ov7670_pclk (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: U_VGAController/U_Pix_Clk_gen/pclk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (806)
--------------------------------------------------
 There are 806 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.108        0.000                      0                   20        0.264        0.000                      0                   20        4.500        0.000                       0                    46  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.108        0.000                      0                   20        0.264        0.000                      0                   20        4.500        0.000                       0                    46  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.108ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.108ns  (required time - arrival time)
  Source:                 U_Frame_Buffer/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Frame_Buffer/mem_reg_0_7/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.146ns  (logic 0.572ns (18.184%)  route 2.574ns (81.816%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.552     5.073    U_Frame_Buffer/clk_IBUF_BUFG
    SLICE_X36Y58         FDCE                                         r  U_Frame_Buffer/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDCE (Prop_fdce_C_Q)         0.456     5.529 f  U_Frame_Buffer/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/Q
                         net (fo=12, routed)          1.611     7.140    U_Frame_Buffer/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_sig_25
    SLICE_X12Y51         LUT4 (Prop_lut4_I3_O)        0.116     7.256 r  U_Frame_Buffer/mem_reg_0_7_ENBWREN_cooolgate_en_gate_68_LOPT_REMAP/O
                         net (fo=1, routed)           0.963     8.219    U_Frame_Buffer/mem_reg_0_7_ENBWREN_cooolgate_en_sig_35
    RAMB36_X0Y7          RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_7/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.488    14.829    U_Frame_Buffer/clk_IBUF_BUFG
    RAMB36_X0Y7          RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_7/CLKBWRCLK
                         clock pessimism              0.180    15.009    
                         clock uncertainty           -0.035    14.973    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.647    14.326    U_Frame_Buffer/mem_reg_0_7
  -------------------------------------------------------------------
                         required time                         14.326    
                         arrival time                          -8.219    
  -------------------------------------------------------------------
                         slack                                  6.108    

Slack (MET) :             6.188ns  (required time - arrival time)
  Source:                 U_Frame_Buffer/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Frame_Buffer/mem_reg_0_1/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.266ns  (logic 0.580ns (17.758%)  route 2.686ns (82.242%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 14.818 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.552     5.073    U_Frame_Buffer/clk_IBUF_BUFG
    SLICE_X36Y58         FDCE                                         r  U_Frame_Buffer/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDCE (Prop_fdce_C_Q)         0.456     5.529 f  U_Frame_Buffer/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/Q
                         net (fo=12, routed)          1.511     7.040    U_Frame_Buffer/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_sig_25
    SLICE_X12Y68         LUT4 (Prop_lut4_I3_O)        0.124     7.164 r  U_Frame_Buffer/mem_reg_0_1_ENBWREN_cooolgate_en_gate_50_LOPT_REMAP/O
                         net (fo=1, routed)           1.175     8.339    U_Frame_Buffer/mem_reg_0_1_ENBWREN_cooolgate_en_sig_26
    RAMB36_X0Y17         RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_1/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.477    14.818    U_Frame_Buffer/clk_IBUF_BUFG
    RAMB36_X0Y17         RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_1/CLKBWRCLK
                         clock pessimism              0.187    15.005    
                         clock uncertainty           -0.035    14.970    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    14.527    U_Frame_Buffer/mem_reg_0_1
  -------------------------------------------------------------------
                         required time                         14.527    
                         arrival time                          -8.339    
  -------------------------------------------------------------------
                         slack                                  6.188    

Slack (MET) :             6.464ns  (required time - arrival time)
  Source:                 U_Frame_Buffer/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Frame_Buffer/mem_reg_0_3/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.784ns  (logic 0.604ns (21.698%)  route 2.180ns (78.302%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 14.816 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.552     5.073    U_Frame_Buffer/clk_IBUF_BUFG
    SLICE_X36Y58         FDCE                                         r  U_Frame_Buffer/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDCE (Prop_fdce_C_Q)         0.456     5.529 f  U_Frame_Buffer/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/Q
                         net (fo=12, routed)          1.511     7.040    U_Frame_Buffer/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_sig_25
    SLICE_X12Y68         LUT4 (Prop_lut4_I3_O)        0.148     7.188 r  U_Frame_Buffer/mem_reg_0_3_ENBWREN_cooolgate_en_gate_64_LOPT_REMAP/O
                         net (fo=1, routed)           0.668     7.857    U_Frame_Buffer/mem_reg_0_3_ENBWREN_cooolgate_en_sig_33
    RAMB36_X0Y13         RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_3/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.475    14.816    U_Frame_Buffer/clk_IBUF_BUFG
    RAMB36_X0Y13         RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_3/CLKBWRCLK
                         clock pessimism              0.187    15.003    
                         clock uncertainty           -0.035    14.968    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.647    14.321    U_Frame_Buffer/mem_reg_0_3
  -------------------------------------------------------------------
                         required time                         14.321    
                         arrival time                          -7.857    
  -------------------------------------------------------------------
                         slack                                  6.464    

Slack (MET) :             6.559ns  (required time - arrival time)
  Source:                 U_Frame_Buffer/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Frame_Buffer/mem_reg_0_9/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.900ns  (logic 0.580ns (20.003%)  route 2.320ns (79.997%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.552     5.073    U_Frame_Buffer/clk_IBUF_BUFG
    SLICE_X36Y58         FDCE                                         r  U_Frame_Buffer/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDCE (Prop_fdce_C_Q)         0.456     5.529 f  U_Frame_Buffer/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/Q
                         net (fo=12, routed)          1.603     7.132    U_Frame_Buffer/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_sig_25
    SLICE_X12Y62         LUT4 (Prop_lut4_I3_O)        0.124     7.256 r  U_Frame_Buffer/mem_reg_0_9_ENBWREN_cooolgate_en_gate_72_LOPT_REMAP/O
                         net (fo=1, routed)           0.716     7.972    U_Frame_Buffer/mem_reg_0_9_ENBWREN_cooolgate_en_sig_37
    RAMB36_X0Y11         RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_9/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.482    14.823    U_Frame_Buffer/clk_IBUF_BUFG
    RAMB36_X0Y11         RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_9/CLKBWRCLK
                         clock pessimism              0.187    15.010    
                         clock uncertainty           -0.035    14.975    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    14.532    U_Frame_Buffer/mem_reg_0_9
  -------------------------------------------------------------------
                         required time                         14.532    
                         arrival time                          -7.972    
  -------------------------------------------------------------------
                         slack                                  6.559    

Slack (MET) :             6.652ns  (required time - arrival time)
  Source:                 U_Frame_Buffer/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Frame_Buffer/mem_reg_0_2/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.791ns  (logic 0.580ns (20.778%)  route 2.211ns (79.222%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 14.808 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.552     5.073    U_Frame_Buffer/clk_IBUF_BUFG
    SLICE_X36Y58         FDCE                                         r  U_Frame_Buffer/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDCE (Prop_fdce_C_Q)         0.456     5.529 f  U_Frame_Buffer/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/Q
                         net (fo=12, routed)          1.276     6.805    U_Frame_Buffer/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_sig_25
    SLICE_X12Y68         LUT4 (Prop_lut4_I3_O)        0.124     6.929 r  U_Frame_Buffer/mem_reg_0_2_ENBWREN_cooolgate_en_gate_62_LOPT_REMAP/O
                         net (fo=1, routed)           0.935     7.864    U_Frame_Buffer/mem_reg_0_2_ENBWREN_cooolgate_en_sig_32
    RAMB36_X0Y15         RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_2/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.467    14.808    U_Frame_Buffer/clk_IBUF_BUFG
    RAMB36_X0Y15         RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_2/CLKBWRCLK
                         clock pessimism              0.187    14.995    
                         clock uncertainty           -0.035    14.960    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    14.517    U_Frame_Buffer/mem_reg_0_2
  -------------------------------------------------------------------
                         required time                         14.517    
                         arrival time                          -7.864    
  -------------------------------------------------------------------
                         slack                                  6.652    

Slack (MET) :             6.691ns  (required time - arrival time)
  Source:                 U_Frame_Buffer/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Frame_Buffer/mem_reg_0_14/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.572ns  (logic 0.574ns (22.319%)  route 1.998ns (77.681%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.552     5.073    U_Frame_Buffer/clk_IBUF_BUFG
    SLICE_X36Y58         FDCE                                         r  U_Frame_Buffer/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDCE (Prop_fdce_C_Q)         0.456     5.529 f  U_Frame_Buffer/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/Q
                         net (fo=12, routed)          1.076     6.605    U_Frame_Buffer/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_sig_25
    SLICE_X48Y51         LUT4 (Prop_lut4_I3_O)        0.118     6.723 r  U_Frame_Buffer/mem_reg_0_14_ENBWREN_cooolgate_en_gate_58_LOPT_REMAP/O
                         net (fo=1, routed)           0.922     7.645    U_Frame_Buffer/mem_reg_0_14_ENBWREN_cooolgate_en_sig_30
    RAMB36_X2Y8          RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_14/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.495    14.836    U_Frame_Buffer/clk_IBUF_BUFG
    RAMB36_X2Y8          RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_14/CLKBWRCLK
                         clock pessimism              0.180    15.016    
                         clock uncertainty           -0.035    14.980    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.645    14.335    U_Frame_Buffer/mem_reg_0_14
  -------------------------------------------------------------------
                         required time                         14.335    
                         arrival time                          -7.645    
  -------------------------------------------------------------------
                         slack                                  6.691    

Slack (MET) :             6.695ns  (required time - arrival time)
  Source:                 U_Frame_Buffer/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Frame_Buffer/mem_reg_0_10/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.768ns  (logic 0.580ns (20.954%)  route 2.188ns (79.046%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.552     5.073    U_Frame_Buffer/clk_IBUF_BUFG
    SLICE_X36Y58         FDCE                                         r  U_Frame_Buffer/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDCE (Prop_fdce_C_Q)         0.456     5.529 f  U_Frame_Buffer/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/Q
                         net (fo=12, routed)          1.611     7.140    U_Frame_Buffer/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_sig_25
    SLICE_X12Y51         LUT4 (Prop_lut4_I3_O)        0.124     7.264 r  U_Frame_Buffer/mem_reg_0_10_ENBWREN_cooolgate_en_gate_52_LOPT_REMAP/O
                         net (fo=1, routed)           0.577     7.841    U_Frame_Buffer/mem_reg_0_10_ENBWREN_cooolgate_en_sig_27
    RAMB36_X0Y9          RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_10/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.493    14.834    U_Frame_Buffer/clk_IBUF_BUFG
    RAMB36_X0Y9          RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_10/CLKBWRCLK
                         clock pessimism              0.180    15.014    
                         clock uncertainty           -0.035    14.978    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    14.535    U_Frame_Buffer/mem_reg_0_10
  -------------------------------------------------------------------
                         required time                         14.535    
                         arrival time                          -7.841    
  -------------------------------------------------------------------
                         slack                                  6.695    

Slack (MET) :             6.797ns  (required time - arrival time)
  Source:                 U_Frame_Buffer/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Frame_Buffer/mem_reg_0_8/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.527ns  (logic 0.574ns (22.715%)  route 1.953ns (77.285%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.552     5.073    U_Frame_Buffer/clk_IBUF_BUFG
    SLICE_X36Y58         FDCE                                         r  U_Frame_Buffer/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDCE (Prop_fdce_C_Q)         0.456     5.529 f  U_Frame_Buffer/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/Q
                         net (fo=12, routed)          1.207     6.736    U_Frame_Buffer/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_sig_25
    SLICE_X48Y67         LUT4 (Prop_lut4_I3_O)        0.118     6.854 r  U_Frame_Buffer/mem_reg_0_8_ENBWREN_cooolgate_en_gate_70_LOPT_REMAP/O
                         net (fo=1, routed)           0.746     7.600    U_Frame_Buffer/mem_reg_0_8_ENBWREN_cooolgate_en_sig_36
    RAMB36_X2Y13         RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_8/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.478    14.819    U_Frame_Buffer/clk_IBUF_BUFG
    RAMB36_X2Y13         RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_8/CLKBWRCLK
                         clock pessimism              0.258    15.077    
                         clock uncertainty           -0.035    15.042    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.645    14.397    U_Frame_Buffer/mem_reg_0_8
  -------------------------------------------------------------------
                         required time                         14.397    
                         arrival time                          -7.600    
  -------------------------------------------------------------------
                         slack                                  6.797    

Slack (MET) :             6.855ns  (required time - arrival time)
  Source:                 U_Frame_Buffer/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Frame_Buffer/mem_reg_0_4/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.664ns  (logic 0.580ns (21.772%)  route 2.084ns (78.228%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 14.812 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.552     5.073    U_Frame_Buffer/clk_IBUF_BUFG
    SLICE_X36Y58         FDCE                                         r  U_Frame_Buffer/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDCE (Prop_fdce_C_Q)         0.456     5.529 f  U_Frame_Buffer/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/Q
                         net (fo=12, routed)          1.207     6.736    U_Frame_Buffer/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_sig_25
    SLICE_X48Y67         LUT4 (Prop_lut4_I3_O)        0.124     6.860 r  U_Frame_Buffer/mem_reg_0_4_ENBWREN_cooolgate_en_gate_66_LOPT_REMAP/O
                         net (fo=1, routed)           0.877     7.737    U_Frame_Buffer/mem_reg_0_4_ENBWREN_cooolgate_en_sig_34
    RAMB36_X1Y14         RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_4/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.471    14.812    U_Frame_Buffer/clk_IBUF_BUFG
    RAMB36_X1Y14         RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_4/CLKBWRCLK
                         clock pessimism              0.258    15.070    
                         clock uncertainty           -0.035    15.035    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    14.592    U_Frame_Buffer/mem_reg_0_4
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                          -7.737    
  -------------------------------------------------------------------
                         slack                                  6.855    

Slack (MET) :             6.973ns  (required time - arrival time)
  Source:                 U_Frame_Buffer/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Frame_Buffer/mem_reg_0_12/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.489ns  (logic 0.580ns (23.301%)  route 1.909ns (76.699%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.552     5.073    U_Frame_Buffer/clk_IBUF_BUFG
    SLICE_X36Y58         FDCE                                         r  U_Frame_Buffer/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDCE (Prop_fdce_C_Q)         0.456     5.529 f  U_Frame_Buffer/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/Q
                         net (fo=12, routed)          1.076     6.605    U_Frame_Buffer/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_sig_25
    SLICE_X48Y51         LUT4 (Prop_lut4_I3_O)        0.124     6.729 r  U_Frame_Buffer/mem_reg_0_12_ENBWREN_cooolgate_en_gate_54_LOPT_REMAP/O
                         net (fo=1, routed)           0.833     7.562    U_Frame_Buffer/mem_reg_0_12_ENBWREN_cooolgate_en_sig_28
    RAMB36_X1Y8          RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_12/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.493    14.834    U_Frame_Buffer/clk_IBUF_BUFG
    RAMB36_X1Y8          RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_12/CLKBWRCLK
                         clock pessimism              0.180    15.014    
                         clock uncertainty           -0.035    14.978    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    14.535    U_Frame_Buffer/mem_reg_0_12
  -------------------------------------------------------------------
                         required time                         14.535    
                         arrival time                          -7.562    
  -------------------------------------------------------------------
                         slack                                  6.973    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U_VGAController/U_Pix_Clk_gen/p_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_VGAController/U_Pix_Clk_gen/p_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.560     1.443    U_VGAController/U_Pix_Clk_gen/clk_IBUF_BUFG
    SLICE_X14Y65         FDCE                                         r  U_VGAController/U_Pix_Clk_gen/p_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y65         FDCE (Prop_fdce_C_Q)         0.164     1.607 f  U_VGAController/U_Pix_Clk_gen/p_counter_reg[0]/Q
                         net (fo=3, routed)           0.175     1.782    U_VGAController/U_Pix_Clk_gen/p_counter[0]
    SLICE_X14Y65         LUT1 (Prop_lut1_I0_O)        0.045     1.827 r  U_VGAController/U_Pix_Clk_gen/p_counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.827    U_VGAController/U_Pix_Clk_gen/p_counter[0]_i_1__0_n_0
    SLICE_X14Y65         FDCE                                         r  U_VGAController/U_Pix_Clk_gen/p_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.827     1.955    U_VGAController/U_Pix_Clk_gen/clk_IBUF_BUFG
    SLICE_X14Y65         FDCE                                         r  U_VGAController/U_Pix_Clk_gen/p_counter_reg[0]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X14Y65         FDCE (Hold_fdce_C_D)         0.120     1.563    U_VGAController/U_Pix_Clk_gen/p_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 U_VGAController/U_Pix_Clk_gen/p_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_VGAController/U_Pix_Clk_gen/pclk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.208ns (48.473%)  route 0.221ns (51.527%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.560     1.443    U_VGAController/U_Pix_Clk_gen/clk_IBUF_BUFG
    SLICE_X14Y65         FDCE                                         r  U_VGAController/U_Pix_Clk_gen/p_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y65         FDCE (Prop_fdce_C_Q)         0.164     1.607 r  U_VGAController/U_Pix_Clk_gen/p_counter_reg[1]/Q
                         net (fo=2, routed)           0.221     1.828    U_VGAController/U_Pix_Clk_gen/p_counter[1]
    SLICE_X14Y65         LUT2 (Prop_lut2_I1_O)        0.044     1.872 r  U_VGAController/U_Pix_Clk_gen/pclk_i_1__0/O
                         net (fo=1, routed)           0.000     1.872    U_VGAController/U_Pix_Clk_gen/pclk_i_1__0_n_0
    SLICE_X14Y65         FDCE                                         r  U_VGAController/U_Pix_Clk_gen/pclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.827     1.955    U_VGAController/U_Pix_Clk_gen/clk_IBUF_BUFG
    SLICE_X14Y65         FDCE                                         r  U_VGAController/U_Pix_Clk_gen/pclk_reg/C
                         clock pessimism             -0.512     1.443    
    SLICE_X14Y65         FDCE (Hold_fdce_C_D)         0.131     1.574    U_VGAController/U_Pix_Clk_gen/pclk_reg
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 U_VGAController/U_Pix_Clk_gen/p_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_VGAController/U_Pix_Clk_gen/p_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.209ns (48.593%)  route 0.221ns (51.407%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.560     1.443    U_VGAController/U_Pix_Clk_gen/clk_IBUF_BUFG
    SLICE_X14Y65         FDCE                                         r  U_VGAController/U_Pix_Clk_gen/p_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y65         FDCE (Prop_fdce_C_Q)         0.164     1.607 r  U_VGAController/U_Pix_Clk_gen/p_counter_reg[1]/Q
                         net (fo=2, routed)           0.221     1.828    U_VGAController/U_Pix_Clk_gen/p_counter[1]
    SLICE_X14Y65         LUT2 (Prop_lut2_I1_O)        0.045     1.873 r  U_VGAController/U_Pix_Clk_gen/p_counter[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.873    U_VGAController/U_Pix_Clk_gen/p_counter[1]_i_1__0_n_0
    SLICE_X14Y65         FDCE                                         r  U_VGAController/U_Pix_Clk_gen/p_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.827     1.955    U_VGAController/U_Pix_Clk_gen/clk_IBUF_BUFG
    SLICE_X14Y65         FDCE                                         r  U_VGAController/U_Pix_Clk_gen/p_counter_reg[1]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X14Y65         FDCE (Hold_fdce_C_D)         0.121     1.564    U_VGAController/U_Pix_Clk_gen/p_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 U_OV7670_Clk_Gen/p_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Clk_Gen/pclk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.185ns (44.361%)  route 0.232ns (55.639%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.588     1.471    U_OV7670_Clk_Gen/clk_IBUF_BUFG
    SLICE_X0Y66          FDCE                                         r  U_OV7670_Clk_Gen/p_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  U_OV7670_Clk_Gen/p_counter_reg[0]/Q
                         net (fo=3, routed)           0.232     1.844    U_OV7670_Clk_Gen/p_counter[0]
    SLICE_X0Y66          LUT2 (Prop_lut2_I0_O)        0.044     1.888 r  U_OV7670_Clk_Gen/pclk_i_1/O
                         net (fo=1, routed)           0.000     1.888    U_OV7670_Clk_Gen/pclk_i_1_n_0
    SLICE_X0Y66          FDCE                                         r  U_OV7670_Clk_Gen/pclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.856     1.984    U_OV7670_Clk_Gen/clk_IBUF_BUFG
    SLICE_X0Y66          FDCE                                         r  U_OV7670_Clk_Gen/pclk_reg/C
                         clock pessimism             -0.513     1.471    
    SLICE_X0Y66          FDCE (Hold_fdce_C_D)         0.107     1.578    U_OV7670_Clk_Gen/pclk_reg
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 U_Frame_Buffer/mem_reg_mux_sel__14/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Frame_Buffer/mem_reg_mux_sel__14/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.209ns (48.279%)  route 0.224ns (51.721%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.560     1.443    U_Frame_Buffer/clk_IBUF_BUFG
    SLICE_X30Y57         FDRE                                         r  U_Frame_Buffer/mem_reg_mux_sel__14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y57         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  U_Frame_Buffer/mem_reg_mux_sel__14/Q
                         net (fo=56, routed)          0.224     1.831    U_QVGA_MemController/mem_reg_mux_sel__14
    SLICE_X30Y57         LUT3 (Prop_lut3_I2_O)        0.045     1.876 r  U_QVGA_MemController/mem_mux_sel__14_i_1/O
                         net (fo=1, routed)           0.000     1.876    U_Frame_Buffer/mem_reg_mux_sel__14_1
    SLICE_X30Y57         FDRE                                         r  U_Frame_Buffer/mem_reg_mux_sel__14/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.828     1.956    U_Frame_Buffer/clk_IBUF_BUFG
    SLICE_X30Y57         FDRE                                         r  U_Frame_Buffer/mem_reg_mux_sel__14/C
                         clock pessimism             -0.513     1.443    
    SLICE_X30Y57         FDRE (Hold_fdre_C_D)         0.120     1.563    U_Frame_Buffer/mem_reg_mux_sel__14
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 U_OV7670_Clk_Gen/p_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Clk_Gen/p_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.494%)  route 0.232ns (55.506%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.588     1.471    U_OV7670_Clk_Gen/clk_IBUF_BUFG
    SLICE_X0Y66          FDCE                                         r  U_OV7670_Clk_Gen/p_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  U_OV7670_Clk_Gen/p_counter_reg[0]/Q
                         net (fo=3, routed)           0.232     1.844    U_OV7670_Clk_Gen/p_counter[0]
    SLICE_X0Y66          LUT2 (Prop_lut2_I0_O)        0.045     1.889 r  U_OV7670_Clk_Gen/p_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.889    U_OV7670_Clk_Gen/p_counter[1]_i_1_n_0
    SLICE_X0Y66          FDCE                                         r  U_OV7670_Clk_Gen/p_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.856     1.984    U_OV7670_Clk_Gen/clk_IBUF_BUFG
    SLICE_X0Y66          FDCE                                         r  U_OV7670_Clk_Gen/p_counter_reg[1]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X0Y66          FDCE (Hold_fdce_C_D)         0.091     1.562    U_OV7670_Clk_Gen/p_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 U_OV7670_Clk_Gen/p_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Clk_Gen/p_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.186ns (44.105%)  route 0.236ns (55.895%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.588     1.471    U_OV7670_Clk_Gen/clk_IBUF_BUFG
    SLICE_X0Y66          FDCE                                         r  U_OV7670_Clk_Gen/p_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDCE (Prop_fdce_C_Q)         0.141     1.612 f  U_OV7670_Clk_Gen/p_counter_reg[0]/Q
                         net (fo=3, routed)           0.236     1.848    U_OV7670_Clk_Gen/p_counter[0]
    SLICE_X0Y66          LUT1 (Prop_lut1_I0_O)        0.045     1.893 r  U_OV7670_Clk_Gen/p_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.893    U_OV7670_Clk_Gen/p_counter[0]_i_1_n_0
    SLICE_X0Y66          FDCE                                         r  U_OV7670_Clk_Gen/p_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.856     1.984    U_OV7670_Clk_Gen/clk_IBUF_BUFG
    SLICE_X0Y66          FDCE                                         r  U_OV7670_Clk_Gen/p_counter_reg[0]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X0Y66          FDCE (Hold_fdce_C_D)         0.092     1.563    U_OV7670_Clk_Gen/p_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 U_Frame_Buffer/mem_reg_mux_sel__46/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Frame_Buffer/mem_reg_mux_sel__46/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.245ns (38.647%)  route 0.389ns (61.353%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.560     1.443    U_Frame_Buffer/clk_IBUF_BUFG
    SLICE_X30Y57         FDRE                                         r  U_Frame_Buffer/mem_reg_mux_sel__46/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y57         FDRE (Prop_fdre_C_Q)         0.148     1.591 r  U_Frame_Buffer/mem_reg_mux_sel__46/Q
                         net (fo=56, routed)          0.389     1.980    U_QVGA_MemController/mem_reg_mux_sel__46
    SLICE_X30Y57         LUT3 (Prop_lut3_I2_O)        0.097     2.077 r  U_QVGA_MemController/mem_mux_sel__46_i_1/O
                         net (fo=1, routed)           0.000     2.077    U_Frame_Buffer/mem_reg_mux_sel__46_1
    SLICE_X30Y57         FDRE                                         r  U_Frame_Buffer/mem_reg_mux_sel__46/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.828     1.956    U_Frame_Buffer/clk_IBUF_BUFG
    SLICE_X30Y57         FDRE                                         r  U_Frame_Buffer/mem_reg_mux_sel__46/C
                         clock pessimism             -0.513     1.443    
    SLICE_X30Y57         FDRE (Hold_fdre_C_D)         0.131     1.574    U_Frame_Buffer/mem_reg_mux_sel__46
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.603ns  (arrival time - required time)
  Source:                 U_Frame_Buffer/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Frame_Buffer/mem_reg_0_12/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.016ns  (logic 0.186ns (18.304%)  route 0.830ns (81.696%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.560     1.443    U_Frame_Buffer/clk_IBUF_BUFG
    SLICE_X36Y58         FDCE                                         r  U_Frame_Buffer/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDCE (Prop_fdce_C_Q)         0.141     1.584 f  U_Frame_Buffer/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/Q
                         net (fo=12, routed)          0.476     2.060    U_Frame_Buffer/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_sig_25
    SLICE_X48Y51         LUT4 (Prop_lut4_I3_O)        0.045     2.105 r  U_Frame_Buffer/mem_reg_0_12_ENBWREN_cooolgate_en_gate_54_LOPT_REMAP/O
                         net (fo=1, routed)           0.354     2.459    U_Frame_Buffer/mem_reg_0_12_ENBWREN_cooolgate_en_sig_28
    RAMB36_X1Y8          RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_12/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.877     2.005    U_Frame_Buffer/clk_IBUF_BUFG
    RAMB36_X1Y8          RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_12/CLKBWRCLK
                         clock pessimism             -0.244     1.761    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ENBWREN)
                                                      0.096     1.857    U_Frame_Buffer/mem_reg_0_12
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           2.459    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.621ns  (arrival time - required time)
  Source:                 U_Frame_Buffer/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Frame_Buffer/mem_reg_0_15/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.189ns (25.626%)  route 0.549ns (74.374%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.560     1.443    U_Frame_Buffer/clk_IBUF_BUFG
    SLICE_X36Y58         FDCE                                         r  U_Frame_Buffer/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDCE (Prop_fdce_C_Q)         0.141     1.584 f  U_Frame_Buffer/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/Q
                         net (fo=12, routed)          0.393     1.977    U_Frame_Buffer/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_sig_25
    SLICE_X48Y57         LUT4 (Prop_lut4_I3_O)        0.048     2.025 r  U_Frame_Buffer/mem_reg_0_15_ENBWREN_cooolgate_en_gate_60_LOPT_REMAP/O
                         net (fo=1, routed)           0.156     2.181    U_Frame_Buffer/mem_reg_0_15_ENBWREN_cooolgate_en_sig_31
    RAMB36_X1Y11         RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_15/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.876     2.004    U_Frame_Buffer/clk_IBUF_BUFG
    RAMB36_X1Y11         RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_15/CLKBWRCLK
                         clock pessimism             -0.478     1.526    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ENBWREN)
                                                      0.034     1.560    U_Frame_Buffer/mem_reg_0_15
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           2.181    
  -------------------------------------------------------------------
                         slack                                  0.621    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y17  U_Frame_Buffer/mem_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y11  U_Frame_Buffer/mem_reg_0_15/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y13  U_Frame_Buffer/mem_reg_0_8/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y9   U_Frame_Buffer/mem_reg_1_12/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y8   U_Frame_Buffer/mem_reg_1_7/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y9   U_Frame_Buffer/mem_reg_0_10/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y15  U_Frame_Buffer/mem_reg_0_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y11  U_Frame_Buffer/mem_reg_0_9/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y12  U_Frame_Buffer/mem_reg_1_15/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y14  U_Frame_Buffer/mem_reg_1_3/CLKBWRCLK
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y66   U_OV7670_Clk_Gen/p_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y66   U_OV7670_Clk_Gen/p_counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y66   U_OV7670_Clk_Gen/pclk_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X36Y58  U_Frame_Buffer/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X36Y58  U_Frame_Buffer/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y65  U_VGAController/U_Pix_Clk_gen/p_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y65  U_VGAController/U_Pix_Clk_gen/p_counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y65  U_VGAController/U_Pix_Clk_gen/pclk_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y57  U_Frame_Buffer/mem_reg_mux_sel__14/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y57  U_Frame_Buffer/mem_reg_mux_sel__14/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X36Y58  U_Frame_Buffer/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y65  U_VGAController/U_Pix_Clk_gen/p_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y65  U_VGAController/U_Pix_Clk_gen/p_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y65  U_VGAController/U_Pix_Clk_gen/p_counter_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y65  U_VGAController/U_Pix_Clk_gen/p_counter_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y65  U_VGAController/U_Pix_Clk_gen/pclk_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y65  U_VGAController/U_Pix_Clk_gen/pclk_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y57  U_Frame_Buffer/mem_reg_mux_sel__14/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y57  U_Frame_Buffer/mem_reg_mux_sel__46/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y66   U_OV7670_Clk_Gen/p_counter_reg[0]/C



