{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1687462538742 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1687462538742 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 22 16:35:38 2023 " "Processing started: Thu Jun 22 16:35:38 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1687462538742 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1687462538742 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta tpriscv_g4 -c tpriscv_g4 " "Command: quartus_sta tpriscv_g4 -c tpriscv_g4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1687462538742 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1687462538823 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1687462539106 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1687462539106 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687462539171 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687462539171 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1061 " "The Timing Analyzer is analyzing 1061 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1687462539695 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "tpriscv_g4.sdc " "Synopsys Design Constraints File file not found: 'tpriscv_g4.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1687462540056 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1687462540057 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk_core1 clk_core1 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk_core1 clk_core1" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1687462540072 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst17\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 40000 -duty_cycle 50.00 -name \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{inst17\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 40000 -duty_cycle 50.00 -name \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1687462540072 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1687462540072 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1687462540073 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name stage_ifid:inst3\|inst\[0\] stage_ifid:inst3\|inst\[0\] " "create_clock -period 1.000 -name stage_ifid:inst3\|inst\[0\] stage_ifid:inst3\|inst\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1687462540079 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1687462540079 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst21\|Equal1~0  from: dataa  to: combout " "Cell: inst21\|Equal1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687462540124 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst21\|Equal1~0  from: datab  to: combout " "Cell: inst21\|Equal1~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687462540124 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst21\|Equal1~0  from: datac  to: combout " "Cell: inst21\|Equal1~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687462540124 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst21\|Equal1~0  from: datad  to: combout " "Cell: inst21\|Equal1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687462540124 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst21\|Equal1~3  from: dataa  to: combout " "Cell: inst21\|Equal1~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687462540124 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst21\|Equal1~3  from: datac  to: combout " "Cell: inst21\|Equal1~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687462540124 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst21\|Selector48~0  from: dataa  to: combout " "Cell: inst21\|Selector48~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687462540124 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst21\|Selector48~0  from: datac  to: combout " "Cell: inst21\|Selector48~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687462540124 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst21\|Selector49~0  from: datac  to: combout " "Cell: inst21\|Selector49~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687462540124 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst21\|Selector49~0  from: datad  to: combout " "Cell: inst21\|Selector49~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687462540124 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst21\|Selector50~0  from: datac  to: combout " "Cell: inst21\|Selector50~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687462540124 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst21\|Selector50~0  from: datad  to: combout " "Cell: inst21\|Selector50~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687462540124 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst21\|Selector51~0  from: datac  to: combout " "Cell: inst21\|Selector51~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687462540124 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst21\|Selector51~0  from: datad  to: combout " "Cell: inst21\|Selector51~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687462540124 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rtl~32  from: datad  to: combout " "Cell: rtl~32  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687462540124 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rtl~33  from: datad  to: combout " "Cell: rtl~33  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687462540124 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1687462540124 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1687462540171 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1687462540175 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1687462540184 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1687462540194 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1687462540829 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1687462540829 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.149 " "Worst-case setup slack is -8.149" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687462540831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687462540831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.149           -5163.465 stage_ifid:inst3\|inst\[0\]  " "   -8.149           -5163.465 stage_ifid:inst3\|inst\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687462540831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.705            -463.924 inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -5.705            -463.924 inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687462540831 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687462540831 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.602 " "Worst-case hold slack is -0.602" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687462540904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687462540904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.602              -4.036 stage_ifid:inst3\|inst\[0\]  " "   -0.602              -4.036 stage_ifid:inst3\|inst\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687462540904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.063               0.000 inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.063               0.000 inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687462540904 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687462540904 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1687462540912 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1687462540918 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.848 " "Worst-case minimum pulse width slack is -1.848" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687462540925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687462540925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.848          -11702.801 stage_ifid:inst3\|inst\[0\]  " "   -1.848          -11702.801 stage_ifid:inst3\|inst\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687462540925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.835               0.000 clk_core1  " "    9.835               0.000 clk_core1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687462540925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "399999.718               0.000 inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "399999.718               0.000 inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687462540925 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687462540925 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1687462541217 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1687462541250 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1687462542818 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst21\|Equal1~0  from: dataa  to: combout " "Cell: inst21\|Equal1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687462543260 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst21\|Equal1~0  from: datab  to: combout " "Cell: inst21\|Equal1~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687462543260 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst21\|Equal1~0  from: datac  to: combout " "Cell: inst21\|Equal1~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687462543260 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst21\|Equal1~0  from: datad  to: combout " "Cell: inst21\|Equal1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687462543260 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst21\|Equal1~3  from: dataa  to: combout " "Cell: inst21\|Equal1~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687462543260 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst21\|Equal1~3  from: datac  to: combout " "Cell: inst21\|Equal1~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687462543260 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst21\|Selector48~0  from: dataa  to: combout " "Cell: inst21\|Selector48~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687462543260 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst21\|Selector48~0  from: datac  to: combout " "Cell: inst21\|Selector48~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687462543260 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst21\|Selector49~0  from: datac  to: combout " "Cell: inst21\|Selector49~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687462543260 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst21\|Selector49~0  from: datad  to: combout " "Cell: inst21\|Selector49~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687462543260 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst21\|Selector50~0  from: datac  to: combout " "Cell: inst21\|Selector50~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687462543260 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst21\|Selector50~0  from: datad  to: combout " "Cell: inst21\|Selector50~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687462543260 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst21\|Selector51~0  from: datac  to: combout " "Cell: inst21\|Selector51~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687462543260 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst21\|Selector51~0  from: datad  to: combout " "Cell: inst21\|Selector51~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687462543260 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rtl~32  from: datad  to: combout " "Cell: rtl~32  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687462543260 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rtl~33  from: datad  to: combout " "Cell: rtl~33  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687462543260 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1687462543260 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1687462543275 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1687462543568 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1687462543568 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.237 " "Worst-case setup slack is -7.237" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687462543572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687462543572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.237           -4681.756 stage_ifid:inst3\|inst\[0\]  " "   -7.237           -4681.756 stage_ifid:inst3\|inst\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687462543572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.937            -393.680 inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -4.937            -393.680 inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687462543572 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687462543572 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.400 " "Worst-case hold slack is -0.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687462543647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687462543647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.400              -1.984 stage_ifid:inst3\|inst\[0\]  " "   -0.400              -1.984 stage_ifid:inst3\|inst\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687462543647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.006               0.000 inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.006               0.000 inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687462543647 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687462543647 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1687462543658 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1687462543663 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.594 " "Worst-case minimum pulse width slack is -1.594" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687462543673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687462543673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.594          -10119.072 stage_ifid:inst3\|inst\[0\]  " "   -1.594          -10119.072 stage_ifid:inst3\|inst\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687462543673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.818               0.000 clk_core1  " "    9.818               0.000 clk_core1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687462543673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "399999.684               0.000 inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "399999.684               0.000 inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687462543673 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687462543673 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1687462543987 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst21\|Equal1~0  from: dataa  to: combout " "Cell: inst21\|Equal1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687462544265 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst21\|Equal1~0  from: datab  to: combout " "Cell: inst21\|Equal1~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687462544265 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst21\|Equal1~0  from: datac  to: combout " "Cell: inst21\|Equal1~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687462544265 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst21\|Equal1~0  from: datad  to: combout " "Cell: inst21\|Equal1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687462544265 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst21\|Equal1~3  from: dataa  to: combout " "Cell: inst21\|Equal1~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687462544265 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst21\|Equal1~3  from: datac  to: combout " "Cell: inst21\|Equal1~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687462544265 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst21\|Selector48~0  from: dataa  to: combout " "Cell: inst21\|Selector48~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687462544265 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst21\|Selector48~0  from: datac  to: combout " "Cell: inst21\|Selector48~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687462544265 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst21\|Selector49~0  from: datac  to: combout " "Cell: inst21\|Selector49~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687462544265 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst21\|Selector49~0  from: datad  to: combout " "Cell: inst21\|Selector49~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687462544265 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst21\|Selector50~0  from: datac  to: combout " "Cell: inst21\|Selector50~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687462544265 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst21\|Selector50~0  from: datad  to: combout " "Cell: inst21\|Selector50~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687462544265 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst21\|Selector51~0  from: datac  to: combout " "Cell: inst21\|Selector51~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687462544265 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst21\|Selector51~0  from: datad  to: combout " "Cell: inst21\|Selector51~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687462544265 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rtl~32  from: datad  to: combout " "Cell: rtl~32  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687462544265 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rtl~33  from: datad  to: combout " "Cell: rtl~33  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687462544265 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1687462544265 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1687462544270 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1687462544344 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1687462544344 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.394 " "Worst-case setup slack is -4.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687462544349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687462544349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.394           -2867.108 stage_ifid:inst3\|inst\[0\]  " "   -4.394           -2867.108 stage_ifid:inst3\|inst\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687462544349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.324            -268.061 inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -3.324            -268.061 inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687462544349 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687462544349 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.669 " "Worst-case hold slack is -0.669" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687462544425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687462544425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.669              -9.861 stage_ifid:inst3\|inst\[0\]  " "   -0.669              -9.861 stage_ifid:inst3\|inst\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687462544425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.042              -0.136 inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.042              -0.136 inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687462544425 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687462544425 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1687462544434 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1687462544441 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.946 " "Worst-case minimum pulse width slack is -0.946" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687462544451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687462544451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.946           -4517.813 stage_ifid:inst3\|inst\[0\]  " "   -0.946           -4517.813 stage_ifid:inst3\|inst\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687462544451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.587               0.000 clk_core1  " "    9.587               0.000 clk_core1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687462544451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "399999.664               0.000 inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "399999.664               0.000 inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687462544451 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687462544451 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1687462545157 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1687462545165 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4887 " "Peak virtual memory: 4887 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1687462545317 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 22 16:35:45 2023 " "Processing ended: Thu Jun 22 16:35:45 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1687462545317 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1687462545317 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1687462545317 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1687462545317 ""}
