

================================================================
== Vitis HLS Report for 'backprop_Pipeline_VITIS_LOOP_8_1'
================================================================
* Date:           Wed Dec 20 21:42:28 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        backprop_syn
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.015 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       28|       28|  0.280 us|  0.280 us|   28|   28|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_8_1  |       26|       26|        19|          4|          1|     3|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 19


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 1
  Pipeline-0 : II = 4, D = 19, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.69>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sum = alloca i32 1"   --->   Operation 22 'alloca' 'sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 23 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%activations3_2_8_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %activations3_2_8_reload"   --->   Operation 24 'read' 'activations3_2_8_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%activations3_1_8_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %activations3_1_8_reload"   --->   Operation 25 'read' 'activations3_1_8_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%activations3_0_8_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %activations3_0_8_reload"   --->   Operation 26 'read' 'activations3_0_8_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.84ns)   --->   "%store_ln0 = store i2 0, i2 %i"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 28 [1/1] (0.84ns)   --->   "%store_ln0 = store i64 0, i64 %sum"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i97"   --->   Operation 29 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%i_6 = load i2 %i" [backprop.c:8]   --->   Operation 30 'load' 'i_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 31 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.48ns)   --->   "%icmp_ln8 = icmp_eq  i2 %i_6, i2 3" [backprop.c:8]   --->   Operation 32 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 0.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 33 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.85ns)   --->   "%add_ln8 = add i2 %i_6, i2 1" [backprop.c:8]   --->   Operation 34 'add' 'add_ln8' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln8 = br i1 %icmp_ln8, void %for.inc.i97.split, void %for.inc9.i.preheader.exitStub" [backprop.c:8]   --->   Operation 35 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.85ns)   --->   "%tmp_7 = mux i64 @_ssdm_op_Mux.ap_auto.3double.i2, i64 %activations3_0_8_reload_read, i64 %activations3_1_8_reload_read, i64 %activations3_2_8_reload_read, i2 %i_6" [backprop.c:9]   --->   Operation 36 'mux' 'tmp_7' <Predicate = (!icmp_ln8)> <Delay = 0.85> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%bitcast_ln9 = bitcast i64 %tmp_7" [backprop.c:9]   --->   Operation 37 'bitcast' 'bitcast_ln9' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.54ns)   --->   "%xor_ln9 = xor i64 %bitcast_ln9, i64 9223372036854775808" [backprop.c:9]   --->   Operation 38 'xor' 'xor_ln9' <Predicate = (!icmp_ln8)> <Delay = 0.54> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.84ns)   --->   "%store_ln8 = store i2 %add_ln8, i2 %i" [backprop.c:8]   --->   Operation 39 'store' 'store_ln8' <Predicate = (!icmp_ln8)> <Delay = 0.84>

State 2 <SV = 1> <Delay = 7.01>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%bitcast_ln9_1 = bitcast i64 %xor_ln9" [backprop.c:9]   --->   Operation 40 'bitcast' 'bitcast_ln9_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 41 [13/13] (7.01ns)   --->   "%tmp_3 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln9_1" [backprop.c:9]   --->   Operation 41 'dexp' 'tmp_3' <Predicate = (!icmp_ln8)> <Delay = 7.01> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 12> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.01>
ST_3 : Operation 42 [12/13] (7.01ns)   --->   "%tmp_3 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln9_1" [backprop.c:9]   --->   Operation 42 'dexp' 'tmp_3' <Predicate = (!icmp_ln8)> <Delay = 7.01> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 12> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.01>
ST_4 : Operation 43 [11/13] (7.01ns)   --->   "%tmp_3 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln9_1" [backprop.c:9]   --->   Operation 43 'dexp' 'tmp_3' <Predicate = (!icmp_ln8)> <Delay = 7.01> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 12> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.01>
ST_5 : Operation 44 [10/13] (7.01ns)   --->   "%tmp_3 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln9_1" [backprop.c:9]   --->   Operation 44 'dexp' 'tmp_3' <Predicate = true> <Delay = 7.01> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 12> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.01>
ST_6 : Operation 45 [9/13] (7.01ns)   --->   "%tmp_3 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln9_1" [backprop.c:9]   --->   Operation 45 'dexp' 'tmp_3' <Predicate = true> <Delay = 7.01> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 12> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.01>
ST_7 : Operation 46 [8/13] (7.01ns)   --->   "%tmp_3 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln9_1" [backprop.c:9]   --->   Operation 46 'dexp' 'tmp_3' <Predicate = true> <Delay = 7.01> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 12> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.01>
ST_8 : Operation 47 [7/13] (7.01ns)   --->   "%tmp_3 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln9_1" [backprop.c:9]   --->   Operation 47 'dexp' 'tmp_3' <Predicate = true> <Delay = 7.01> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 12> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.01>
ST_9 : Operation 48 [6/13] (7.01ns)   --->   "%tmp_3 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln9_1" [backprop.c:9]   --->   Operation 48 'dexp' 'tmp_3' <Predicate = true> <Delay = 7.01> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 12> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.01>
ST_10 : Operation 49 [5/13] (7.01ns)   --->   "%tmp_3 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln9_1" [backprop.c:9]   --->   Operation 49 'dexp' 'tmp_3' <Predicate = true> <Delay = 7.01> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 12> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.01>
ST_11 : Operation 50 [4/13] (7.01ns)   --->   "%tmp_3 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln9_1" [backprop.c:9]   --->   Operation 50 'dexp' 'tmp_3' <Predicate = true> <Delay = 7.01> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 12> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.01>
ST_12 : Operation 51 [3/13] (7.01ns)   --->   "%tmp_3 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln9_1" [backprop.c:9]   --->   Operation 51 'dexp' 'tmp_3' <Predicate = true> <Delay = 7.01> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 12> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.01>
ST_13 : Operation 52 [2/13] (7.01ns)   --->   "%tmp_3 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln9_1" [backprop.c:9]   --->   Operation 52 'dexp' 'tmp_3' <Predicate = true> <Delay = 7.01> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 12> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.01>
ST_14 : Operation 53 [1/13] (7.01ns)   --->   "%tmp_3 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln9_1" [backprop.c:9]   --->   Operation 53 'dexp' 'tmp_3' <Predicate = true> <Delay = 7.01> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 12> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 14> <Delay = 5.86>
ST_15 : Operation 54 [1/1] (0.00ns)   --->   "%sum_load = load i64 %sum" [backprop.c:9]   --->   Operation 54 'load' 'sum_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 55 [5/5] (5.86ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %tmp_3" [backprop.c:9]   --->   Operation 55 'dadd' 'sum_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 63 [1/1] (0.00ns)   --->   "%sum_load_1 = load i64 %sum"   --->   Operation 63 'load' 'sum_load_1' <Predicate = (icmp_ln8)> <Delay = 0.00>
ST_15 : Operation 64 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %sum_out, i64 %sum_load_1"   --->   Operation 64 'write' 'write_ln0' <Predicate = (icmp_ln8)> <Delay = 0.00>
ST_15 : Operation 65 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 65 'ret' 'ret_ln0' <Predicate = (icmp_ln8)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 5.86>
ST_16 : Operation 56 [4/5] (5.86ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %tmp_3" [backprop.c:9]   --->   Operation 56 'dadd' 'sum_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 5.86>
ST_17 : Operation 57 [3/5] (5.86ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %tmp_3" [backprop.c:9]   --->   Operation 57 'dadd' 'sum_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.86>
ST_18 : Operation 58 [2/5] (5.86ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %tmp_3" [backprop.c:9]   --->   Operation 58 'dadd' 'sum_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.70>
ST_19 : Operation 59 [1/1] (0.00ns)   --->   "%specloopname_ln4 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [backprop.c:4]   --->   Operation 59 'specloopname' 'specloopname_ln4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 60 [1/5] (5.86ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %tmp_3" [backprop.c:9]   --->   Operation 60 'dadd' 'sum_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 61 [1/1] (0.84ns)   --->   "%store_ln8 = store i64 %sum_1, i64 %sum" [backprop.c:8]   --->   Operation 61 'store' 'store_ln8' <Predicate = true> <Delay = 0.84>
ST_19 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln8 = br void %for.inc.i97" [backprop.c:8]   --->   Operation 62 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ activations3_0_8_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ activations3_1_8_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ activations3_2_8_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sum_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
sum                          (alloca           ) [ 01111111111111111111]
i                            (alloca           ) [ 01000000000000000000]
activations3_2_8_reload_read (read             ) [ 00000000000000000000]
activations3_1_8_reload_read (read             ) [ 00000000000000000000]
activations3_0_8_reload_read (read             ) [ 00000000000000000000]
store_ln0                    (store            ) [ 00000000000000000000]
store_ln0                    (store            ) [ 00000000000000000000]
br_ln0                       (br               ) [ 00000000000000000000]
i_6                          (load             ) [ 00000000000000000000]
specpipeline_ln0             (specpipeline     ) [ 00000000000000000000]
icmp_ln8                     (icmp             ) [ 01111111111111110000]
empty                        (speclooptripcount) [ 00000000000000000000]
add_ln8                      (add              ) [ 00000000000000000000]
br_ln8                       (br               ) [ 00000000000000000000]
tmp_7                        (mux              ) [ 00000000000000000000]
bitcast_ln9                  (bitcast          ) [ 00000000000000000000]
xor_ln9                      (xor              ) [ 00100000000000000000]
store_ln8                    (store            ) [ 00000000000000000000]
bitcast_ln9_1                (bitcast          ) [ 01111111111111100000]
tmp_3                        (dexp             ) [ 01111000000000011111]
sum_load                     (load             ) [ 01111000000000001111]
specloopname_ln4             (specloopname     ) [ 00000000000000000000]
sum_1                        (dadd             ) [ 00000000000000000000]
store_ln8                    (store            ) [ 00000000000000000000]
br_ln8                       (br               ) [ 00000000000000000000]
sum_load_1                   (load             ) [ 00000000000000000000]
write_ln0                    (write            ) [ 00000000000000000000]
ret_ln0                      (ret              ) [ 00000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="activations3_0_8_reload">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activations3_0_8_reload"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="activations3_1_8_reload">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activations3_1_8_reload"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="activations3_2_8_reload">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activations3_2_8_reload"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sum_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3double.i2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.exp.f64"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.doubleP0A"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="sum_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="i_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="activations3_2_8_reload_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="64" slack="0"/>
<pin id="54" dir="0" index="1" bw="64" slack="0"/>
<pin id="55" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="activations3_2_8_reload_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="activations3_1_8_reload_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="64" slack="0"/>
<pin id="60" dir="0" index="1" bw="64" slack="0"/>
<pin id="61" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="activations3_1_8_reload_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="activations3_0_8_reload_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="64" slack="0"/>
<pin id="66" dir="0" index="1" bw="64" slack="0"/>
<pin id="67" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="activations3_0_8_reload_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="write_ln0_write_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="0" slack="0"/>
<pin id="72" dir="0" index="1" bw="64" slack="0"/>
<pin id="73" dir="0" index="2" bw="64" slack="0"/>
<pin id="74" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/15 "/>
</bind>
</comp>

<comp id="77" class="1004" name="grp_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="64" slack="0"/>
<pin id="79" dir="0" index="1" bw="64" slack="1"/>
<pin id="80" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="sum_1/15 "/>
</bind>
</comp>

<comp id="81" class="1004" name="grp_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="64" slack="0"/>
<pin id="83" dir="0" index="1" bw="64" slack="0"/>
<pin id="84" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dexp(522) " fcode="dexp"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="store_ln0_store_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="0" index="1" bw="2" slack="0"/>
<pin id="89" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="store_ln0_store_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="64" slack="0"/>
<pin id="93" dir="0" index="1" bw="64" slack="0"/>
<pin id="94" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="i_6_load_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="2" slack="0"/>
<pin id="98" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_6/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="icmp_ln8_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="2" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="add_ln8_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="2" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="tmp_7_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="64" slack="0"/>
<pin id="113" dir="0" index="1" bw="64" slack="0"/>
<pin id="114" dir="0" index="2" bw="64" slack="0"/>
<pin id="115" dir="0" index="3" bw="64" slack="0"/>
<pin id="116" dir="0" index="4" bw="2" slack="0"/>
<pin id="117" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="bitcast_ln9_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="64" slack="0"/>
<pin id="125" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln9/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="xor_ln9_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="64" slack="0"/>
<pin id="129" dir="0" index="1" bw="64" slack="0"/>
<pin id="130" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln9/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="store_ln8_store_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="2" slack="0"/>
<pin id="135" dir="0" index="1" bw="2" slack="0"/>
<pin id="136" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="bitcast_ln9_1_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="64" slack="1"/>
<pin id="140" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln9_1/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="sum_load_load_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="64" slack="14"/>
<pin id="144" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_load/15 "/>
</bind>
</comp>

<comp id="146" class="1004" name="store_ln8_store_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="64" slack="0"/>
<pin id="148" dir="0" index="1" bw="64" slack="18"/>
<pin id="149" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/19 "/>
</bind>
</comp>

<comp id="151" class="1004" name="sum_load_1_load_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="64" slack="14"/>
<pin id="153" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_load_1/15 "/>
</bind>
</comp>

<comp id="155" class="1005" name="sum_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="64" slack="0"/>
<pin id="157" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="163" class="1005" name="i_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="2" slack="0"/>
<pin id="165" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="170" class="1005" name="icmp_ln8_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="1"/>
<pin id="172" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln8 "/>
</bind>
</comp>

<comp id="174" class="1005" name="xor_ln9_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="64" slack="1"/>
<pin id="176" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln9 "/>
</bind>
</comp>

<comp id="179" class="1005" name="bitcast_ln9_1_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="64" slack="1"/>
<pin id="181" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln9_1 "/>
</bind>
</comp>

<comp id="184" class="1005" name="tmp_3_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="64" slack="1"/>
<pin id="186" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="189" class="1005" name="sum_load_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="64" slack="1"/>
<pin id="191" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sum_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="8" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="8" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="56"><net_src comp="10" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="4" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="10" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="2" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="10" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="42" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="6" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="85"><net_src comp="36" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="90"><net_src comp="12" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="95"><net_src comp="14" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="103"><net_src comp="96" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="104"><net_src comp="24" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="109"><net_src comp="96" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="110"><net_src comp="30" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="118"><net_src comp="32" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="119"><net_src comp="64" pin="2"/><net_sink comp="111" pin=1"/></net>

<net id="120"><net_src comp="58" pin="2"/><net_sink comp="111" pin=2"/></net>

<net id="121"><net_src comp="52" pin="2"/><net_sink comp="111" pin=3"/></net>

<net id="122"><net_src comp="96" pin="1"/><net_sink comp="111" pin=4"/></net>

<net id="126"><net_src comp="111" pin="5"/><net_sink comp="123" pin=0"/></net>

<net id="131"><net_src comp="123" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="34" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="137"><net_src comp="105" pin="2"/><net_sink comp="133" pin=0"/></net>

<net id="141"><net_src comp="138" pin="1"/><net_sink comp="81" pin=1"/></net>

<net id="145"><net_src comp="142" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="150"><net_src comp="77" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="154"><net_src comp="151" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="158"><net_src comp="44" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="159"><net_src comp="155" pin="1"/><net_sink comp="91" pin=1"/></net>

<net id="160"><net_src comp="155" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="161"><net_src comp="155" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="162"><net_src comp="155" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="166"><net_src comp="48" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="168"><net_src comp="163" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="169"><net_src comp="163" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="173"><net_src comp="99" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="127" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="182"><net_src comp="138" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="179" pin="1"/><net_sink comp="81" pin=1"/></net>

<net id="187"><net_src comp="81" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="77" pin=1"/></net>

<net id="192"><net_src comp="142" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="77" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sum_out | {15 }
 - Input state : 
	Port: backprop_Pipeline_VITIS_LOOP_8_1 : activations3_0_8_reload | {1 }
	Port: backprop_Pipeline_VITIS_LOOP_8_1 : activations3_1_8_reload | {1 }
	Port: backprop_Pipeline_VITIS_LOOP_8_1 : activations3_2_8_reload | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		i_6 : 1
		icmp_ln8 : 2
		add_ln8 : 2
		br_ln8 : 3
		tmp_7 : 2
		bitcast_ln9 : 3
		xor_ln9 : 4
		store_ln8 : 3
	State 2
		tmp_3 : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
		sum_1 : 1
		write_ln0 : 1
	State 16
	State 17
	State 18
	State 19
		store_ln8 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------|---------|---------|---------|
| Operation|             Functional Unit             |   DSP   |    FF   |   LUT   |
|----------|-----------------------------------------|---------|---------|---------|
|   dexp   |                grp_fu_81                |    26   |   1122  |   2668  |
|----------|-----------------------------------------|---------|---------|---------|
|   dadd   |                grp_fu_77                |    3    |   445   |   782   |
|----------|-----------------------------------------|---------|---------|---------|
|    xor   |              xor_ln9_fu_127             |    0    |    0    |    64   |
|----------|-----------------------------------------|---------|---------|---------|
|    mux   |               tmp_7_fu_111              |    0    |    0    |    13   |
|----------|-----------------------------------------|---------|---------|---------|
|    add   |              add_ln8_fu_105             |    0    |    0    |    10   |
|----------|-----------------------------------------|---------|---------|---------|
|   icmp   |              icmp_ln8_fu_99             |    0    |    0    |    8    |
|----------|-----------------------------------------|---------|---------|---------|
|          | activations3_2_8_reload_read_read_fu_52 |    0    |    0    |    0    |
|   read   | activations3_1_8_reload_read_read_fu_58 |    0    |    0    |    0    |
|          | activations3_0_8_reload_read_read_fu_64 |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|   write  |          write_ln0_write_fu_70          |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|   Total  |                                         |    29   |   1567  |   3545  |
|----------|-----------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|bitcast_ln9_1_reg_179|   64   |
|      i_reg_163      |    2   |
|   icmp_ln8_reg_170  |    1   |
|   sum_load_reg_189  |   64   |
|     sum_reg_155     |   64   |
|    tmp_3_reg_184    |   64   |
|   xor_ln9_reg_174   |   64   |
+---------------------+--------+
|        Total        |   323  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| grp_fu_77 |  p0  |   2  |  64  |   128  ||    9    |
| grp_fu_81 |  p1  |   2  |  64  |   128  ||    9    |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |   256  ||  1.688  ||    18   |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   29   |    -   |  1567  |  3545  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   18   |
|  Register |    -   |    -   |   323  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   29   |    1   |  1890  |  3563  |
+-----------+--------+--------+--------+--------+
