module logic_function (
    Y,
    A1,
    A2,
    B1,
    B2,
    C1
);

    // Module ports
    output Y;
    input A1;
    input A2;
    input B1;
    input B2;
    input C1;

    // Local signals
    wire or0_out;
    wire or1_out;
    wire nand0_out_Y;

    // Instantiate logic gates
    or or0 (or0_out, B2, B1);
    or or1 (or1_out, A2, A1);
    nand nand0 (nand0_out_Y, or1_out, or0_out, C1);
    buf buf0 (Y, nand0_out_Y);

endmodule