// Seed: 1259031541
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout id_5;
  output id_4;
  inout id_3;
  inout id_2;
  input id_1;
  always @(posedge 1) begin
    id_4 <= id_1[1];
    if (1) begin
      id_2 <= 1'd0;
      SystemTFIdentifier(id_1);
    end
  end
endmodule
