0.6
2017.2
Jun 15 2017
18:52:51
D:/GitHub/Image_Downsampling_Processor/Processor.sim/sim_1/synth/func/processor_func_synth.v,1499622802,verilog,,,,Baud_gen;Control_Unit;DRAM;DRAM_blk_mem_gen_0_0;DRAM_blk_mem_gen_0_0_bindec;DRAM_blk_mem_gen_0_0_blk_mem_gen_generic_cstr;DRAM_blk_mem_gen_0_0_blk_mem_gen_mux;DRAM_blk_mem_gen_0_0_blk_mem_gen_prim_width;DRAM_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized0;DRAM_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized1;DRAM_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized10;DRAM_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized11;DRAM_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized12;DRAM_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized13;DRAM_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized14;DRAM_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized15;DRAM_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized16;DRAM_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized17;DRAM_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized18;DRAM_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized19;DRAM_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized2;DRAM_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized20;DRAM_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized21;DRAM_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized3;DRAM_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized4;DRAM_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized5;DRAM_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized6;DRAM_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized7;DRAM_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized8;DRAM_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized9;DRAM_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init;DRAM_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized0;DRAM_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized1;DRAM_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized10;DRAM_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized11;DRAM_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized12;DRAM_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized13;DRAM_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized14;DRAM_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized15;DRAM_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized16;DRAM_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized17;DRAM_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized18;DRAM_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized19;DRAM_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized2;DRAM_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized20;DRAM_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized21;DRAM_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized3;DRAM_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized4;DRAM_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized5;DRAM_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized6;DRAM_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized7;DRAM_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized8;DRAM_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized9;DRAM_blk_mem_gen_0_0_blk_mem_gen_top;DRAM_blk_mem_gen_0_0_blk_mem_gen_v8_3_6;DRAM_blk_mem_gen_0_0_blk_mem_gen_v8_3_6_synth;DRAM_wrapper;IRAM;IR_Reg;Memory_Control;UART_RX;glbl;processor,,,,,,,,
