Time resolution is 1 ps
$finish called at time : 80 ns : File "C:/Users/Varada Govind/Documents/Coding/Verilog/Embedded System Design/Experiment 2a/Experiment 2a.srcs/sim_1/new/Test_Bench.v" Line 54
