Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Dec  7 18:47:23 2019
| Host         : DESKTOP-RQQ2FB3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 28 register/latch pins with no clock driven by root clock pin: minesweeper/state_reg[0]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: minesweeper/state_reg[1]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: minesweeper/state_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 28 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.032     -399.502                    565                 3018        0.081        0.000                      0                 3018        3.000        0.000                       0                  1994  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       -2.032     -399.502                    565                 3018        0.081        0.000                      0                 3018        6.712        0.000                       0                  1990  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :          565  Failing Endpoints,  Worst Slack       -2.032ns,  Total Violation     -399.502ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.712ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.032ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/bomb_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.449ns  (logic 8.910ns (54.166%)  route 7.539ns (45.834%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 13.912 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=1989, routed)        1.715    -0.825    xvga1/clk_65mhz
    SLICE_X72Y56         FDRE                                         r  xvga1/vcount_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y56         FDRE (Prop_fdre_C_Q)         0.456    -0.369 r  xvga1/vcount_out_reg[6]/Q
                         net (fo=28, routed)          0.890     0.521    xvga1/Q[6]
    SLICE_X77Y56         LUT3 (Prop_lut3_I2_O)        0.152     0.673 r  xvga1/image_addr_i_48/O
                         net (fo=4, routed)           0.861     1.534    xvga1/image_addr_i_48_n_0
    SLICE_X77Y56         LUT4 (Prop_lut4_I3_O)        0.332     1.866 r  xvga1/image_addr_i_52/O
                         net (fo=1, routed)           0.000     1.866    xvga1/image_addr_i_52_n_0
    SLICE_X77Y56         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.264 r  xvga1/image_addr_i_36/CO[3]
                         net (fo=1, routed)           0.000     2.264    xvga1/image_addr_i_36_n_0
    SLICE_X77Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.598 r  xvga1/image_addr_i_29/O[1]
                         net (fo=20, routed)          0.915     3.513    xvga1/image_addr_i_29_n_6
    SLICE_X77Y59         LUT5 (Prop_lut5_I3_O)        0.303     3.816 r  xvga1/image_addr_i_57/O
                         net (fo=2, routed)           0.424     4.240    xvga1/image_addr_i_57_n_0
    SLICE_X76Y58         LUT5 (Prop_lut5_I0_O)        0.124     4.364 r  xvga1/image_addr_i_59/O
                         net (fo=1, routed)           0.000     4.364    xvga1/image_addr_i_59_n_0
    SLICE_X76Y58         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     4.822 r  xvga1/image_addr_i_44/CO[1]
                         net (fo=1, routed)           0.307     5.130    xvga1/image_addr_i_44_n_2
    SLICE_X76Y59         LUT6 (Prop_lut6_I0_O)        0.332     5.462 r  xvga1/image_addr_i_30/O
                         net (fo=10, routed)          0.658     6.119    xvga1/image_addr_i_30_n_0
    SLICE_X79Y57         LUT3 (Prop_lut3_I0_O)        0.124     6.243 r  xvga1/image_addr_i_31/O
                         net (fo=2, routed)           0.813     7.056    xvga1/minesweeper/td/B__0[1]
    SLICE_X81Y57         LUT6 (Prop_lut6_I2_O)        0.124     7.180 r  xvga1/image_addr_i_20/O
                         net (fo=1, routed)           0.000     7.180    xvga1/image_addr_i_20_n_0
    SLICE_X81Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.730 r  xvga1/image_addr_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.730    xvga1/image_addr_i_3_n_0
    SLICE_X81Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.952 r  xvga1/image_addr_i_2/O[0]
                         net (fo=1, routed)           0.670     8.622    minesweeper/td/A[11]
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_A[11]_P[4])
                                                      4.016    12.638 r  minesweeper/td/image_addr/P[4]
                         net (fo=2, routed)           0.776    13.414    minesweeper/td/image_addr__0[4]
    SLICE_X75Y56         LUT2 (Prop_lut2_I1_O)        0.124    13.538 r  minesweeper/td/fd_img_rom_i_14/O
                         net (fo=1, routed)           0.000    13.538    minesweeper/td/fd_img_rom_i_14_n_0
    SLICE_X75Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.070 r  minesweeper/td/fd_img_rom_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.070    minesweeper/td/fd_img_rom_i_2_n_0
    SLICE_X75Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    14.399 r  minesweeper/td/fd_img_rom_i_1/O[3]
                         net (fo=12, routed)          1.225    15.625    minesweeper/td/bomb_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y10         RAMB36E1                                     r  minesweeper/td/bomb_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=1989, routed)        1.548    13.912    minesweeper/td/bomb_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  minesweeper/td/bomb_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.471    
                         clock uncertainty           -0.130    14.341    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.748    13.593    minesweeper/td/bomb_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.593    
                         arrival time                         -15.625    
  -------------------------------------------------------------------
                         slack                                 -2.032    

Slack (VIOLATED) :        -2.009ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/five_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.527ns  (logic 8.803ns (53.265%)  route 7.724ns (46.735%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 14.077 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=1989, routed)        1.715    -0.825    xvga1/clk_65mhz
    SLICE_X72Y56         FDRE                                         r  xvga1/vcount_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y56         FDRE (Prop_fdre_C_Q)         0.456    -0.369 r  xvga1/vcount_out_reg[6]/Q
                         net (fo=28, routed)          0.890     0.521    xvga1/Q[6]
    SLICE_X77Y56         LUT3 (Prop_lut3_I2_O)        0.152     0.673 r  xvga1/image_addr_i_48/O
                         net (fo=4, routed)           0.861     1.534    xvga1/image_addr_i_48_n_0
    SLICE_X77Y56         LUT4 (Prop_lut4_I3_O)        0.332     1.866 r  xvga1/image_addr_i_52/O
                         net (fo=1, routed)           0.000     1.866    xvga1/image_addr_i_52_n_0
    SLICE_X77Y56         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.264 r  xvga1/image_addr_i_36/CO[3]
                         net (fo=1, routed)           0.000     2.264    xvga1/image_addr_i_36_n_0
    SLICE_X77Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.598 r  xvga1/image_addr_i_29/O[1]
                         net (fo=20, routed)          0.915     3.513    xvga1/image_addr_i_29_n_6
    SLICE_X77Y59         LUT5 (Prop_lut5_I3_O)        0.303     3.816 r  xvga1/image_addr_i_57/O
                         net (fo=2, routed)           0.424     4.240    xvga1/image_addr_i_57_n_0
    SLICE_X76Y58         LUT5 (Prop_lut5_I0_O)        0.124     4.364 r  xvga1/image_addr_i_59/O
                         net (fo=1, routed)           0.000     4.364    xvga1/image_addr_i_59_n_0
    SLICE_X76Y58         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     4.822 r  xvga1/image_addr_i_44/CO[1]
                         net (fo=1, routed)           0.307     5.130    xvga1/image_addr_i_44_n_2
    SLICE_X76Y59         LUT6 (Prop_lut6_I0_O)        0.332     5.462 r  xvga1/image_addr_i_30/O
                         net (fo=10, routed)          0.658     6.119    xvga1/image_addr_i_30_n_0
    SLICE_X79Y57         LUT3 (Prop_lut3_I0_O)        0.124     6.243 r  xvga1/image_addr_i_31/O
                         net (fo=2, routed)           0.813     7.056    xvga1/minesweeper/td/B__0[1]
    SLICE_X81Y57         LUT6 (Prop_lut6_I2_O)        0.124     7.180 r  xvga1/image_addr_i_20/O
                         net (fo=1, routed)           0.000     7.180    xvga1/image_addr_i_20_n_0
    SLICE_X81Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.730 r  xvga1/image_addr_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.730    xvga1/image_addr_i_3_n_0
    SLICE_X81Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.952 r  xvga1/image_addr_i_2/O[0]
                         net (fo=1, routed)           0.670     8.622    minesweeper/td/A[11]
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_A[11]_P[4])
                                                      4.016    12.638 r  minesweeper/td/image_addr/P[4]
                         net (fo=2, routed)           0.776    13.414    minesweeper/td/image_addr__0[4]
    SLICE_X75Y56         LUT2 (Prop_lut2_I1_O)        0.124    13.538 r  minesweeper/td/fd_img_rom_i_14/O
                         net (fo=1, routed)           0.000    13.538    minesweeper/td/fd_img_rom_i_14_n_0
    SLICE_X75Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.070 r  minesweeper/td/fd_img_rom_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.070    minesweeper/td/fd_img_rom_i_2_n_0
    SLICE_X75Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.292 r  minesweeper/td/fd_img_rom_i_1/O[0]
                         net (fo=11, routed)          1.410    15.702    minesweeper/td/five_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB36_X1Y9          RAMB36E1                                     r  minesweeper/td/five_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=1989, routed)        1.713    14.077    minesweeper/td/five_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  minesweeper/td/five_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.487    14.565    
                         clock uncertainty           -0.130    14.434    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.741    13.693    minesweeper/td/five_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.693    
                         arrival time                         -15.702    
  -------------------------------------------------------------------
                         slack                                 -2.009    

Slack (VIOLATED) :        -1.943ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/four_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.358ns  (logic 8.910ns (54.468%)  route 7.448ns (45.532%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 13.910 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=1989, routed)        1.715    -0.825    xvga1/clk_65mhz
    SLICE_X72Y56         FDRE                                         r  xvga1/vcount_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y56         FDRE (Prop_fdre_C_Q)         0.456    -0.369 r  xvga1/vcount_out_reg[6]/Q
                         net (fo=28, routed)          0.890     0.521    xvga1/Q[6]
    SLICE_X77Y56         LUT3 (Prop_lut3_I2_O)        0.152     0.673 r  xvga1/image_addr_i_48/O
                         net (fo=4, routed)           0.861     1.534    xvga1/image_addr_i_48_n_0
    SLICE_X77Y56         LUT4 (Prop_lut4_I3_O)        0.332     1.866 r  xvga1/image_addr_i_52/O
                         net (fo=1, routed)           0.000     1.866    xvga1/image_addr_i_52_n_0
    SLICE_X77Y56         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.264 r  xvga1/image_addr_i_36/CO[3]
                         net (fo=1, routed)           0.000     2.264    xvga1/image_addr_i_36_n_0
    SLICE_X77Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.598 r  xvga1/image_addr_i_29/O[1]
                         net (fo=20, routed)          0.915     3.513    xvga1/image_addr_i_29_n_6
    SLICE_X77Y59         LUT5 (Prop_lut5_I3_O)        0.303     3.816 r  xvga1/image_addr_i_57/O
                         net (fo=2, routed)           0.424     4.240    xvga1/image_addr_i_57_n_0
    SLICE_X76Y58         LUT5 (Prop_lut5_I0_O)        0.124     4.364 r  xvga1/image_addr_i_59/O
                         net (fo=1, routed)           0.000     4.364    xvga1/image_addr_i_59_n_0
    SLICE_X76Y58         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     4.822 r  xvga1/image_addr_i_44/CO[1]
                         net (fo=1, routed)           0.307     5.130    xvga1/image_addr_i_44_n_2
    SLICE_X76Y59         LUT6 (Prop_lut6_I0_O)        0.332     5.462 r  xvga1/image_addr_i_30/O
                         net (fo=10, routed)          0.658     6.119    xvga1/image_addr_i_30_n_0
    SLICE_X79Y57         LUT3 (Prop_lut3_I0_O)        0.124     6.243 r  xvga1/image_addr_i_31/O
                         net (fo=2, routed)           0.813     7.056    xvga1/minesweeper/td/B__0[1]
    SLICE_X81Y57         LUT6 (Prop_lut6_I2_O)        0.124     7.180 r  xvga1/image_addr_i_20/O
                         net (fo=1, routed)           0.000     7.180    xvga1/image_addr_i_20_n_0
    SLICE_X81Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.730 r  xvga1/image_addr_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.730    xvga1/image_addr_i_3_n_0
    SLICE_X81Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.952 r  xvga1/image_addr_i_2/O[0]
                         net (fo=1, routed)           0.670     8.622    minesweeper/td/A[11]
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_A[11]_P[4])
                                                      4.016    12.638 r  minesweeper/td/image_addr/P[4]
                         net (fo=2, routed)           0.776    13.414    minesweeper/td/image_addr__0[4]
    SLICE_X75Y56         LUT2 (Prop_lut2_I1_O)        0.124    13.538 r  minesweeper/td/fd_img_rom_i_14/O
                         net (fo=1, routed)           0.000    13.538    minesweeper/td/fd_img_rom_i_14_n_0
    SLICE_X75Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.070 r  minesweeper/td/fd_img_rom_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.070    minesweeper/td/fd_img_rom_i_2_n_0
    SLICE_X75Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    14.399 r  minesweeper/td/fd_img_rom_i_1/O[3]
                         net (fo=12, routed)          1.134    15.533    minesweeper/td/four_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y11         RAMB36E1                                     r  minesweeper/td/four_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=1989, routed)        1.546    13.910    minesweeper/td/four_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  minesweeper/td/four_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.469    
                         clock uncertainty           -0.130    14.339    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.748    13.591    minesweeper/td/four_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.591    
                         arrival time                         -15.533    
  -------------------------------------------------------------------
                         slack                                 -1.943    

Slack (VIOLATED) :        -1.937ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/bomb_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.359ns  (logic 8.837ns (54.019%)  route 7.522ns (45.981%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 13.912 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=1989, routed)        1.715    -0.825    xvga1/clk_65mhz
    SLICE_X72Y56         FDRE                                         r  xvga1/vcount_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y56         FDRE (Prop_fdre_C_Q)         0.456    -0.369 r  xvga1/vcount_out_reg[6]/Q
                         net (fo=28, routed)          0.890     0.521    xvga1/Q[6]
    SLICE_X77Y56         LUT3 (Prop_lut3_I2_O)        0.152     0.673 r  xvga1/image_addr_i_48/O
                         net (fo=4, routed)           0.861     1.534    xvga1/image_addr_i_48_n_0
    SLICE_X77Y56         LUT4 (Prop_lut4_I3_O)        0.332     1.866 r  xvga1/image_addr_i_52/O
                         net (fo=1, routed)           0.000     1.866    xvga1/image_addr_i_52_n_0
    SLICE_X77Y56         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.264 r  xvga1/image_addr_i_36/CO[3]
                         net (fo=1, routed)           0.000     2.264    xvga1/image_addr_i_36_n_0
    SLICE_X77Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.598 r  xvga1/image_addr_i_29/O[1]
                         net (fo=20, routed)          0.915     3.513    xvga1/image_addr_i_29_n_6
    SLICE_X77Y59         LUT5 (Prop_lut5_I3_O)        0.303     3.816 r  xvga1/image_addr_i_57/O
                         net (fo=2, routed)           0.424     4.240    xvga1/image_addr_i_57_n_0
    SLICE_X76Y58         LUT5 (Prop_lut5_I0_O)        0.124     4.364 r  xvga1/image_addr_i_59/O
                         net (fo=1, routed)           0.000     4.364    xvga1/image_addr_i_59_n_0
    SLICE_X76Y58         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     4.822 r  xvga1/image_addr_i_44/CO[1]
                         net (fo=1, routed)           0.307     5.130    xvga1/image_addr_i_44_n_2
    SLICE_X76Y59         LUT6 (Prop_lut6_I0_O)        0.332     5.462 r  xvga1/image_addr_i_30/O
                         net (fo=10, routed)          0.658     6.119    xvga1/image_addr_i_30_n_0
    SLICE_X79Y57         LUT3 (Prop_lut3_I0_O)        0.124     6.243 r  xvga1/image_addr_i_31/O
                         net (fo=2, routed)           0.813     7.056    xvga1/minesweeper/td/B__0[1]
    SLICE_X81Y57         LUT6 (Prop_lut6_I2_O)        0.124     7.180 r  xvga1/image_addr_i_20/O
                         net (fo=1, routed)           0.000     7.180    xvga1/image_addr_i_20_n_0
    SLICE_X81Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.730 r  xvga1/image_addr_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.730    xvga1/image_addr_i_3_n_0
    SLICE_X81Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.952 r  xvga1/image_addr_i_2/O[0]
                         net (fo=1, routed)           0.670     8.622    minesweeper/td/A[11]
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_A[11]_P[4])
                                                      4.016    12.638 r  minesweeper/td/image_addr/P[4]
                         net (fo=2, routed)           0.776    13.414    minesweeper/td/image_addr__0[4]
    SLICE_X75Y56         LUT2 (Prop_lut2_I1_O)        0.124    13.538 r  minesweeper/td/fd_img_rom_i_14/O
                         net (fo=1, routed)           0.000    13.538    minesweeper/td/fd_img_rom_i_14_n_0
    SLICE_X75Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.070 r  minesweeper/td/fd_img_rom_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.070    minesweeper/td/fd_img_rom_i_2_n_0
    SLICE_X75Y57         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    14.326 r  minesweeper/td/fd_img_rom_i_1/O[2]
                         net (fo=12, routed)          1.208    15.534    minesweeper/td/bomb_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y10         RAMB36E1                                     r  minesweeper/td/bomb_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=1989, routed)        1.548    13.912    minesweeper/td/bomb_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  minesweeper/td/bomb_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.471    
                         clock uncertainty           -0.130    14.341    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.744    13.597    minesweeper/td/bomb_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.597    
                         arrival time                         -15.534    
  -------------------------------------------------------------------
                         slack                                 -1.937    

Slack (VIOLATED) :        -1.936ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/five_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.447ns  (logic 8.910ns (54.173%)  route 7.537ns (45.827%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 14.077 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=1989, routed)        1.715    -0.825    xvga1/clk_65mhz
    SLICE_X72Y56         FDRE                                         r  xvga1/vcount_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y56         FDRE (Prop_fdre_C_Q)         0.456    -0.369 r  xvga1/vcount_out_reg[6]/Q
                         net (fo=28, routed)          0.890     0.521    xvga1/Q[6]
    SLICE_X77Y56         LUT3 (Prop_lut3_I2_O)        0.152     0.673 r  xvga1/image_addr_i_48/O
                         net (fo=4, routed)           0.861     1.534    xvga1/image_addr_i_48_n_0
    SLICE_X77Y56         LUT4 (Prop_lut4_I3_O)        0.332     1.866 r  xvga1/image_addr_i_52/O
                         net (fo=1, routed)           0.000     1.866    xvga1/image_addr_i_52_n_0
    SLICE_X77Y56         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.264 r  xvga1/image_addr_i_36/CO[3]
                         net (fo=1, routed)           0.000     2.264    xvga1/image_addr_i_36_n_0
    SLICE_X77Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.598 r  xvga1/image_addr_i_29/O[1]
                         net (fo=20, routed)          0.915     3.513    xvga1/image_addr_i_29_n_6
    SLICE_X77Y59         LUT5 (Prop_lut5_I3_O)        0.303     3.816 r  xvga1/image_addr_i_57/O
                         net (fo=2, routed)           0.424     4.240    xvga1/image_addr_i_57_n_0
    SLICE_X76Y58         LUT5 (Prop_lut5_I0_O)        0.124     4.364 r  xvga1/image_addr_i_59/O
                         net (fo=1, routed)           0.000     4.364    xvga1/image_addr_i_59_n_0
    SLICE_X76Y58         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     4.822 r  xvga1/image_addr_i_44/CO[1]
                         net (fo=1, routed)           0.307     5.130    xvga1/image_addr_i_44_n_2
    SLICE_X76Y59         LUT6 (Prop_lut6_I0_O)        0.332     5.462 r  xvga1/image_addr_i_30/O
                         net (fo=10, routed)          0.658     6.119    xvga1/image_addr_i_30_n_0
    SLICE_X79Y57         LUT3 (Prop_lut3_I0_O)        0.124     6.243 r  xvga1/image_addr_i_31/O
                         net (fo=2, routed)           0.813     7.056    xvga1/minesweeper/td/B__0[1]
    SLICE_X81Y57         LUT6 (Prop_lut6_I2_O)        0.124     7.180 r  xvga1/image_addr_i_20/O
                         net (fo=1, routed)           0.000     7.180    xvga1/image_addr_i_20_n_0
    SLICE_X81Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.730 r  xvga1/image_addr_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.730    xvga1/image_addr_i_3_n_0
    SLICE_X81Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.952 r  xvga1/image_addr_i_2/O[0]
                         net (fo=1, routed)           0.670     8.622    minesweeper/td/A[11]
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_A[11]_P[4])
                                                      4.016    12.638 r  minesweeper/td/image_addr/P[4]
                         net (fo=2, routed)           0.776    13.414    minesweeper/td/image_addr__0[4]
    SLICE_X75Y56         LUT2 (Prop_lut2_I1_O)        0.124    13.538 r  minesweeper/td/fd_img_rom_i_14/O
                         net (fo=1, routed)           0.000    13.538    minesweeper/td/fd_img_rom_i_14_n_0
    SLICE_X75Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.070 r  minesweeper/td/fd_img_rom_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.070    minesweeper/td/fd_img_rom_i_2_n_0
    SLICE_X75Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    14.399 r  minesweeper/td/fd_img_rom_i_1/O[3]
                         net (fo=12, routed)          1.223    15.622    minesweeper/td/five_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y9          RAMB36E1                                     r  minesweeper/td/five_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=1989, routed)        1.713    14.077    minesweeper/td/five_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  minesweeper/td/five_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.487    14.565    
                         clock uncertainty           -0.130    14.434    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.748    13.686    minesweeper/td/five_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.686    
                         arrival time                         -15.622    
  -------------------------------------------------------------------
                         slack                                 -1.936    

Slack (VIOLATED) :        -1.923ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/five_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.437ns  (logic 8.915ns (54.237%)  route 7.522ns (45.763%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 14.077 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=1989, routed)        1.715    -0.825    xvga1/clk_65mhz
    SLICE_X72Y56         FDRE                                         r  xvga1/vcount_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y56         FDRE (Prop_fdre_C_Q)         0.456    -0.369 r  xvga1/vcount_out_reg[6]/Q
                         net (fo=28, routed)          0.890     0.521    xvga1/Q[6]
    SLICE_X77Y56         LUT3 (Prop_lut3_I2_O)        0.152     0.673 r  xvga1/image_addr_i_48/O
                         net (fo=4, routed)           0.861     1.534    xvga1/image_addr_i_48_n_0
    SLICE_X77Y56         LUT4 (Prop_lut4_I3_O)        0.332     1.866 r  xvga1/image_addr_i_52/O
                         net (fo=1, routed)           0.000     1.866    xvga1/image_addr_i_52_n_0
    SLICE_X77Y56         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.264 r  xvga1/image_addr_i_36/CO[3]
                         net (fo=1, routed)           0.000     2.264    xvga1/image_addr_i_36_n_0
    SLICE_X77Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.598 r  xvga1/image_addr_i_29/O[1]
                         net (fo=20, routed)          0.915     3.513    xvga1/image_addr_i_29_n_6
    SLICE_X77Y59         LUT5 (Prop_lut5_I3_O)        0.303     3.816 r  xvga1/image_addr_i_57/O
                         net (fo=2, routed)           0.424     4.240    xvga1/image_addr_i_57_n_0
    SLICE_X76Y58         LUT5 (Prop_lut5_I0_O)        0.124     4.364 r  xvga1/image_addr_i_59/O
                         net (fo=1, routed)           0.000     4.364    xvga1/image_addr_i_59_n_0
    SLICE_X76Y58         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     4.822 r  xvga1/image_addr_i_44/CO[1]
                         net (fo=1, routed)           0.307     5.130    xvga1/image_addr_i_44_n_2
    SLICE_X76Y59         LUT6 (Prop_lut6_I0_O)        0.332     5.462 r  xvga1/image_addr_i_30/O
                         net (fo=10, routed)          0.658     6.119    xvga1/image_addr_i_30_n_0
    SLICE_X79Y57         LUT3 (Prop_lut3_I0_O)        0.124     6.243 r  xvga1/image_addr_i_31/O
                         net (fo=2, routed)           0.813     7.056    xvga1/minesweeper/td/B__0[1]
    SLICE_X81Y57         LUT6 (Prop_lut6_I2_O)        0.124     7.180 r  xvga1/image_addr_i_20/O
                         net (fo=1, routed)           0.000     7.180    xvga1/image_addr_i_20_n_0
    SLICE_X81Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.730 r  xvga1/image_addr_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.730    xvga1/image_addr_i_3_n_0
    SLICE_X81Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.952 r  xvga1/image_addr_i_2/O[0]
                         net (fo=1, routed)           0.670     8.622    minesweeper/td/A[11]
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_A[11]_P[4])
                                                      4.016    12.638 r  minesweeper/td/image_addr/P[4]
                         net (fo=2, routed)           0.776    13.414    minesweeper/td/image_addr__0[4]
    SLICE_X75Y56         LUT2 (Prop_lut2_I1_O)        0.124    13.538 r  minesweeper/td/fd_img_rom_i_14/O
                         net (fo=1, routed)           0.000    13.538    minesweeper/td/fd_img_rom_i_14_n_0
    SLICE_X75Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.070 r  minesweeper/td/fd_img_rom_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.070    minesweeper/td/fd_img_rom_i_2_n_0
    SLICE_X75Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.404 r  minesweeper/td/fd_img_rom_i_1/O[1]
                         net (fo=11, routed)          1.208    15.613    minesweeper/td/five_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB36_X1Y9          RAMB36E1                                     r  minesweeper/td/five_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=1989, routed)        1.713    14.077    minesweeper/td/five_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  minesweeper/td/five_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.487    14.565    
                         clock uncertainty           -0.130    14.434    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.745    13.689    minesweeper/td/five_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.689    
                         arrival time                         -15.613    
  -------------------------------------------------------------------
                         slack                                 -1.923    

Slack (VIOLATED) :        -1.916ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/four_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.335ns  (logic 8.915ns (54.576%)  route 7.420ns (45.424%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 13.910 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=1989, routed)        1.715    -0.825    xvga1/clk_65mhz
    SLICE_X72Y56         FDRE                                         r  xvga1/vcount_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y56         FDRE (Prop_fdre_C_Q)         0.456    -0.369 r  xvga1/vcount_out_reg[6]/Q
                         net (fo=28, routed)          0.890     0.521    xvga1/Q[6]
    SLICE_X77Y56         LUT3 (Prop_lut3_I2_O)        0.152     0.673 r  xvga1/image_addr_i_48/O
                         net (fo=4, routed)           0.861     1.534    xvga1/image_addr_i_48_n_0
    SLICE_X77Y56         LUT4 (Prop_lut4_I3_O)        0.332     1.866 r  xvga1/image_addr_i_52/O
                         net (fo=1, routed)           0.000     1.866    xvga1/image_addr_i_52_n_0
    SLICE_X77Y56         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.264 r  xvga1/image_addr_i_36/CO[3]
                         net (fo=1, routed)           0.000     2.264    xvga1/image_addr_i_36_n_0
    SLICE_X77Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.598 r  xvga1/image_addr_i_29/O[1]
                         net (fo=20, routed)          0.915     3.513    xvga1/image_addr_i_29_n_6
    SLICE_X77Y59         LUT5 (Prop_lut5_I3_O)        0.303     3.816 r  xvga1/image_addr_i_57/O
                         net (fo=2, routed)           0.424     4.240    xvga1/image_addr_i_57_n_0
    SLICE_X76Y58         LUT5 (Prop_lut5_I0_O)        0.124     4.364 r  xvga1/image_addr_i_59/O
                         net (fo=1, routed)           0.000     4.364    xvga1/image_addr_i_59_n_0
    SLICE_X76Y58         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     4.822 r  xvga1/image_addr_i_44/CO[1]
                         net (fo=1, routed)           0.307     5.130    xvga1/image_addr_i_44_n_2
    SLICE_X76Y59         LUT6 (Prop_lut6_I0_O)        0.332     5.462 r  xvga1/image_addr_i_30/O
                         net (fo=10, routed)          0.658     6.119    xvga1/image_addr_i_30_n_0
    SLICE_X79Y57         LUT3 (Prop_lut3_I0_O)        0.124     6.243 r  xvga1/image_addr_i_31/O
                         net (fo=2, routed)           0.813     7.056    xvga1/minesweeper/td/B__0[1]
    SLICE_X81Y57         LUT6 (Prop_lut6_I2_O)        0.124     7.180 r  xvga1/image_addr_i_20/O
                         net (fo=1, routed)           0.000     7.180    xvga1/image_addr_i_20_n_0
    SLICE_X81Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.730 r  xvga1/image_addr_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.730    xvga1/image_addr_i_3_n_0
    SLICE_X81Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.952 r  xvga1/image_addr_i_2/O[0]
                         net (fo=1, routed)           0.670     8.622    minesweeper/td/A[11]
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_A[11]_P[4])
                                                      4.016    12.638 r  minesweeper/td/image_addr/P[4]
                         net (fo=2, routed)           0.776    13.414    minesweeper/td/image_addr__0[4]
    SLICE_X75Y56         LUT2 (Prop_lut2_I1_O)        0.124    13.538 r  minesweeper/td/fd_img_rom_i_14/O
                         net (fo=1, routed)           0.000    13.538    minesweeper/td/fd_img_rom_i_14_n_0
    SLICE_X75Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.070 r  minesweeper/td/fd_img_rom_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.070    minesweeper/td/fd_img_rom_i_2_n_0
    SLICE_X75Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.404 r  minesweeper/td/fd_img_rom_i_1/O[1]
                         net (fo=11, routed)          1.106    15.510    minesweeper/td/four_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB36_X1Y11         RAMB36E1                                     r  minesweeper/td/four_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=1989, routed)        1.546    13.910    minesweeper/td/four_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  minesweeper/td/four_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.469    
                         clock uncertainty           -0.130    14.339    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.745    13.594    minesweeper/td/four_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.594    
                         arrival time                         -15.510    
  -------------------------------------------------------------------
                         slack                                 -1.916    

Slack (VIOLATED) :        -1.889ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/bomb_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.314ns  (logic 8.803ns (53.960%)  route 7.511ns (46.040%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 13.912 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=1989, routed)        1.715    -0.825    xvga1/clk_65mhz
    SLICE_X72Y56         FDRE                                         r  xvga1/vcount_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y56         FDRE (Prop_fdre_C_Q)         0.456    -0.369 r  xvga1/vcount_out_reg[6]/Q
                         net (fo=28, routed)          0.890     0.521    xvga1/Q[6]
    SLICE_X77Y56         LUT3 (Prop_lut3_I2_O)        0.152     0.673 r  xvga1/image_addr_i_48/O
                         net (fo=4, routed)           0.861     1.534    xvga1/image_addr_i_48_n_0
    SLICE_X77Y56         LUT4 (Prop_lut4_I3_O)        0.332     1.866 r  xvga1/image_addr_i_52/O
                         net (fo=1, routed)           0.000     1.866    xvga1/image_addr_i_52_n_0
    SLICE_X77Y56         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.264 r  xvga1/image_addr_i_36/CO[3]
                         net (fo=1, routed)           0.000     2.264    xvga1/image_addr_i_36_n_0
    SLICE_X77Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.598 r  xvga1/image_addr_i_29/O[1]
                         net (fo=20, routed)          0.915     3.513    xvga1/image_addr_i_29_n_6
    SLICE_X77Y59         LUT5 (Prop_lut5_I3_O)        0.303     3.816 r  xvga1/image_addr_i_57/O
                         net (fo=2, routed)           0.424     4.240    xvga1/image_addr_i_57_n_0
    SLICE_X76Y58         LUT5 (Prop_lut5_I0_O)        0.124     4.364 r  xvga1/image_addr_i_59/O
                         net (fo=1, routed)           0.000     4.364    xvga1/image_addr_i_59_n_0
    SLICE_X76Y58         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     4.822 r  xvga1/image_addr_i_44/CO[1]
                         net (fo=1, routed)           0.307     5.130    xvga1/image_addr_i_44_n_2
    SLICE_X76Y59         LUT6 (Prop_lut6_I0_O)        0.332     5.462 r  xvga1/image_addr_i_30/O
                         net (fo=10, routed)          0.658     6.119    xvga1/image_addr_i_30_n_0
    SLICE_X79Y57         LUT3 (Prop_lut3_I0_O)        0.124     6.243 r  xvga1/image_addr_i_31/O
                         net (fo=2, routed)           0.813     7.056    xvga1/minesweeper/td/B__0[1]
    SLICE_X81Y57         LUT6 (Prop_lut6_I2_O)        0.124     7.180 r  xvga1/image_addr_i_20/O
                         net (fo=1, routed)           0.000     7.180    xvga1/image_addr_i_20_n_0
    SLICE_X81Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.730 r  xvga1/image_addr_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.730    xvga1/image_addr_i_3_n_0
    SLICE_X81Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.952 r  xvga1/image_addr_i_2/O[0]
                         net (fo=1, routed)           0.670     8.622    minesweeper/td/A[11]
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_A[11]_P[4])
                                                      4.016    12.638 r  minesweeper/td/image_addr/P[4]
                         net (fo=2, routed)           0.776    13.414    minesweeper/td/image_addr__0[4]
    SLICE_X75Y56         LUT2 (Prop_lut2_I1_O)        0.124    13.538 r  minesweeper/td/fd_img_rom_i_14/O
                         net (fo=1, routed)           0.000    13.538    minesweeper/td/fd_img_rom_i_14_n_0
    SLICE_X75Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.070 r  minesweeper/td/fd_img_rom_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.070    minesweeper/td/fd_img_rom_i_2_n_0
    SLICE_X75Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.292 r  minesweeper/td/fd_img_rom_i_1/O[0]
                         net (fo=11, routed)          1.197    15.489    minesweeper/td/bomb_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB36_X1Y10         RAMB36E1                                     r  minesweeper/td/bomb_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=1989, routed)        1.548    13.912    minesweeper/td/bomb_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  minesweeper/td/bomb_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.471    
                         clock uncertainty           -0.130    14.341    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.741    13.600    minesweeper/td/bomb_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.600    
                         arrival time                         -15.489    
  -------------------------------------------------------------------
                         slack                                 -1.889    

Slack (VIOLATED) :        -1.888ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/five_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.403ns  (logic 8.837ns (53.875%)  route 7.566ns (46.125%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 14.077 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=1989, routed)        1.715    -0.825    xvga1/clk_65mhz
    SLICE_X72Y56         FDRE                                         r  xvga1/vcount_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y56         FDRE (Prop_fdre_C_Q)         0.456    -0.369 r  xvga1/vcount_out_reg[6]/Q
                         net (fo=28, routed)          0.890     0.521    xvga1/Q[6]
    SLICE_X77Y56         LUT3 (Prop_lut3_I2_O)        0.152     0.673 r  xvga1/image_addr_i_48/O
                         net (fo=4, routed)           0.861     1.534    xvga1/image_addr_i_48_n_0
    SLICE_X77Y56         LUT4 (Prop_lut4_I3_O)        0.332     1.866 r  xvga1/image_addr_i_52/O
                         net (fo=1, routed)           0.000     1.866    xvga1/image_addr_i_52_n_0
    SLICE_X77Y56         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.264 r  xvga1/image_addr_i_36/CO[3]
                         net (fo=1, routed)           0.000     2.264    xvga1/image_addr_i_36_n_0
    SLICE_X77Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.598 r  xvga1/image_addr_i_29/O[1]
                         net (fo=20, routed)          0.915     3.513    xvga1/image_addr_i_29_n_6
    SLICE_X77Y59         LUT5 (Prop_lut5_I3_O)        0.303     3.816 r  xvga1/image_addr_i_57/O
                         net (fo=2, routed)           0.424     4.240    xvga1/image_addr_i_57_n_0
    SLICE_X76Y58         LUT5 (Prop_lut5_I0_O)        0.124     4.364 r  xvga1/image_addr_i_59/O
                         net (fo=1, routed)           0.000     4.364    xvga1/image_addr_i_59_n_0
    SLICE_X76Y58         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     4.822 r  xvga1/image_addr_i_44/CO[1]
                         net (fo=1, routed)           0.307     5.130    xvga1/image_addr_i_44_n_2
    SLICE_X76Y59         LUT6 (Prop_lut6_I0_O)        0.332     5.462 r  xvga1/image_addr_i_30/O
                         net (fo=10, routed)          0.658     6.119    xvga1/image_addr_i_30_n_0
    SLICE_X79Y57         LUT3 (Prop_lut3_I0_O)        0.124     6.243 r  xvga1/image_addr_i_31/O
                         net (fo=2, routed)           0.813     7.056    xvga1/minesweeper/td/B__0[1]
    SLICE_X81Y57         LUT6 (Prop_lut6_I2_O)        0.124     7.180 r  xvga1/image_addr_i_20/O
                         net (fo=1, routed)           0.000     7.180    xvga1/image_addr_i_20_n_0
    SLICE_X81Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.730 r  xvga1/image_addr_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.730    xvga1/image_addr_i_3_n_0
    SLICE_X81Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.952 r  xvga1/image_addr_i_2/O[0]
                         net (fo=1, routed)           0.670     8.622    minesweeper/td/A[11]
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_A[11]_P[4])
                                                      4.016    12.638 r  minesweeper/td/image_addr/P[4]
                         net (fo=2, routed)           0.776    13.414    minesweeper/td/image_addr__0[4]
    SLICE_X75Y56         LUT2 (Prop_lut2_I1_O)        0.124    13.538 r  minesweeper/td/fd_img_rom_i_14/O
                         net (fo=1, routed)           0.000    13.538    minesweeper/td/fd_img_rom_i_14_n_0
    SLICE_X75Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.070 r  minesweeper/td/fd_img_rom_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.070    minesweeper/td/fd_img_rom_i_2_n_0
    SLICE_X75Y57         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    14.326 r  minesweeper/td/fd_img_rom_i_1/O[2]
                         net (fo=12, routed)          1.252    15.578    minesweeper/td/five_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y9          RAMB36E1                                     r  minesweeper/td/five_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=1989, routed)        1.713    14.077    minesweeper/td/five_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  minesweeper/td/five_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.487    14.565    
                         clock uncertainty           -0.130    14.434    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.744    13.690    minesweeper/td/five_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.690    
                         arrival time                         -15.578    
  -------------------------------------------------------------------
                         slack                                 -1.888    

Slack (VIOLATED) :        -1.861ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/three_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.371ns  (logic 8.915ns (54.457%)  route 7.456ns (45.543%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 13.985 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=1989, routed)        1.715    -0.825    xvga1/clk_65mhz
    SLICE_X72Y56         FDRE                                         r  xvga1/vcount_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y56         FDRE (Prop_fdre_C_Q)         0.456    -0.369 r  xvga1/vcount_out_reg[6]/Q
                         net (fo=28, routed)          0.890     0.521    xvga1/Q[6]
    SLICE_X77Y56         LUT3 (Prop_lut3_I2_O)        0.152     0.673 r  xvga1/image_addr_i_48/O
                         net (fo=4, routed)           0.861     1.534    xvga1/image_addr_i_48_n_0
    SLICE_X77Y56         LUT4 (Prop_lut4_I3_O)        0.332     1.866 r  xvga1/image_addr_i_52/O
                         net (fo=1, routed)           0.000     1.866    xvga1/image_addr_i_52_n_0
    SLICE_X77Y56         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.264 r  xvga1/image_addr_i_36/CO[3]
                         net (fo=1, routed)           0.000     2.264    xvga1/image_addr_i_36_n_0
    SLICE_X77Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.598 r  xvga1/image_addr_i_29/O[1]
                         net (fo=20, routed)          0.915     3.513    xvga1/image_addr_i_29_n_6
    SLICE_X77Y59         LUT5 (Prop_lut5_I3_O)        0.303     3.816 r  xvga1/image_addr_i_57/O
                         net (fo=2, routed)           0.424     4.240    xvga1/image_addr_i_57_n_0
    SLICE_X76Y58         LUT5 (Prop_lut5_I0_O)        0.124     4.364 r  xvga1/image_addr_i_59/O
                         net (fo=1, routed)           0.000     4.364    xvga1/image_addr_i_59_n_0
    SLICE_X76Y58         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     4.822 r  xvga1/image_addr_i_44/CO[1]
                         net (fo=1, routed)           0.307     5.130    xvga1/image_addr_i_44_n_2
    SLICE_X76Y59         LUT6 (Prop_lut6_I0_O)        0.332     5.462 r  xvga1/image_addr_i_30/O
                         net (fo=10, routed)          0.658     6.119    xvga1/image_addr_i_30_n_0
    SLICE_X79Y57         LUT3 (Prop_lut3_I0_O)        0.124     6.243 r  xvga1/image_addr_i_31/O
                         net (fo=2, routed)           0.813     7.056    xvga1/minesweeper/td/B__0[1]
    SLICE_X81Y57         LUT6 (Prop_lut6_I2_O)        0.124     7.180 r  xvga1/image_addr_i_20/O
                         net (fo=1, routed)           0.000     7.180    xvga1/image_addr_i_20_n_0
    SLICE_X81Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.730 r  xvga1/image_addr_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.730    xvga1/image_addr_i_3_n_0
    SLICE_X81Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.952 r  xvga1/image_addr_i_2/O[0]
                         net (fo=1, routed)           0.670     8.622    minesweeper/td/A[11]
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_A[11]_P[4])
                                                      4.016    12.638 r  minesweeper/td/image_addr/P[4]
                         net (fo=2, routed)           0.776    13.414    minesweeper/td/image_addr__0[4]
    SLICE_X75Y56         LUT2 (Prop_lut2_I1_O)        0.124    13.538 r  minesweeper/td/fd_img_rom_i_14/O
                         net (fo=1, routed)           0.000    13.538    minesweeper/td/fd_img_rom_i_14_n_0
    SLICE_X75Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.070 r  minesweeper/td/fd_img_rom_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.070    minesweeper/td/fd_img_rom_i_2_n_0
    SLICE_X75Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.404 r  minesweeper/td/fd_img_rom_i_1/O[1]
                         net (fo=11, routed)          1.142    15.546    minesweeper/td/three_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB36_X2Y13         RAMB36E1                                     r  minesweeper/td/three_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=1989, routed)        1.621    13.985    minesweeper/td/three_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  minesweeper/td/three_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.575    14.560    
                         clock uncertainty           -0.130    14.430    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.745    13.685    minesweeper/td/three_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.685    
                         arrival time                         -15.546    
  -------------------------------------------------------------------
                         slack                                 -1.861    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 MouseCtl/y_pos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            MouseCtl/ypos_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.267%)  route 0.259ns (64.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=1989, routed)        0.563    -0.601    MouseCtl/clk_65mhz
    SLICE_X55Y91         FDRE                                         r  MouseCtl/y_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  MouseCtl/y_pos_reg[0]/Q
                         net (fo=6, routed)           0.259    -0.201    MouseCtl/y_pos[0]
    SLICE_X50Y95         FDRE                                         r  MouseCtl/ypos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=1989, routed)        0.835    -0.838    MouseCtl/clk_65mhz
    SLICE_X50Y95         FDRE                                         r  MouseCtl/ypos_reg[0]/C
                         clock pessimism              0.504    -0.334    
    SLICE_X50Y95         FDRE (Hold_fdre_C_D)         0.052    -0.282    MouseCtl/ypos_reg[0]
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 MouseCtl/y_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            MouseCtl/ypos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.141ns (32.868%)  route 0.288ns (67.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=1989, routed)        0.563    -0.601    MouseCtl/clk_65mhz
    SLICE_X55Y90         FDRE                                         r  MouseCtl/y_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  MouseCtl/y_pos_reg[1]/Q
                         net (fo=5, routed)           0.288    -0.172    MouseCtl/y_pos[1]
    SLICE_X48Y95         FDRE                                         r  MouseCtl/ypos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=1989, routed)        0.837    -0.836    MouseCtl/clk_65mhz
    SLICE_X48Y95         FDRE                                         r  MouseCtl/ypos_reg[1]/C
                         clock pessimism              0.504    -0.332    
    SLICE_X48Y95         FDRE (Hold_fdre_C_D)         0.070    -0.262    MouseCtl/ypos_reg[1]
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 MouseCtl/y_pos_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            MouseCtl/ypos_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.164ns (37.465%)  route 0.274ns (62.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=1989, routed)        0.565    -0.599    MouseCtl/clk_65mhz
    SLICE_X56Y93         FDRE                                         r  MouseCtl/y_pos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  MouseCtl/y_pos_reg[8]/Q
                         net (fo=5, routed)           0.274    -0.162    MouseCtl/y_pos[8]
    SLICE_X49Y96         FDRE                                         r  MouseCtl/ypos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=1989, routed)        0.837    -0.836    MouseCtl/clk_65mhz
    SLICE_X49Y96         FDRE                                         r  MouseCtl/ypos_reg[8]/C
                         clock pessimism              0.504    -0.332    
    SLICE_X49Y96         FDRE (Hold_fdre_C_D)         0.066    -0.266    MouseCtl/ypos_reg[8]
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 MouseCtl/y_pos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            MouseCtl/ypos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.164ns (37.376%)  route 0.275ns (62.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=1989, routed)        0.563    -0.601    MouseCtl/clk_65mhz
    SLICE_X56Y89         FDRE                                         r  MouseCtl/y_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y89         FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  MouseCtl/y_pos_reg[2]/Q
                         net (fo=5, routed)           0.275    -0.162    MouseCtl/y_pos[2]
    SLICE_X50Y95         FDRE                                         r  MouseCtl/ypos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=1989, routed)        0.835    -0.838    MouseCtl/clk_65mhz
    SLICE_X50Y95         FDRE                                         r  MouseCtl/ypos_reg[2]/C
                         clock pessimism              0.504    -0.334    
    SLICE_X50Y95         FDRE (Hold_fdre_C_D)         0.059    -0.275    MouseCtl/ypos_reg[2]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 MouseCtl/y_pos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            MouseCtl/ypos_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.164ns (36.284%)  route 0.288ns (63.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=1989, routed)        0.563    -0.601    MouseCtl/clk_65mhz
    SLICE_X54Y91         FDRE                                         r  MouseCtl/y_pos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y91         FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  MouseCtl/y_pos_reg[7]/Q
                         net (fo=5, routed)           0.288    -0.149    MouseCtl/y_pos[7]
    SLICE_X48Y96         FDRE                                         r  MouseCtl/ypos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=1989, routed)        0.837    -0.836    MouseCtl/clk_65mhz
    SLICE_X48Y96         FDRE                                         r  MouseCtl/ypos_reg[7]/C
                         clock pessimism              0.504    -0.332    
    SLICE_X48Y96         FDRE (Hold_fdre_C_D)         0.070    -0.262    MouseCtl/ypos_reg[7]
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 MouseCtl/y_pos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            MouseCtl/ypos_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.141ns (30.752%)  route 0.318ns (69.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=1989, routed)        0.563    -0.601    MouseCtl/clk_65mhz
    SLICE_X55Y91         FDRE                                         r  MouseCtl/y_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  MouseCtl/y_pos_reg[6]/Q
                         net (fo=5, routed)           0.318    -0.143    MouseCtl/y_pos[6]
    SLICE_X49Y96         FDRE                                         r  MouseCtl/ypos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=1989, routed)        0.837    -0.836    MouseCtl/clk_65mhz
    SLICE_X49Y96         FDRE                                         r  MouseCtl/ypos_reg[6]/C
                         clock pessimism              0.504    -0.332    
    SLICE_X49Y96         FDRE (Hold_fdre_C_D)         0.070    -0.262    MouseCtl/ypos_reg[6]
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 MouseCtl/Inst_Ps2Interface/frame_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            MouseCtl/Inst_Ps2Interface/rx_parity_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.810%)  route 0.080ns (30.190%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=1989, routed)        0.562    -0.602    MouseCtl/Inst_Ps2Interface/clk_65mhz
    SLICE_X61Y86         FDRE                                         r  MouseCtl/Inst_Ps2Interface/frame_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  MouseCtl/Inst_Ps2Interface/frame_reg[6]/Q
                         net (fo=3, routed)           0.080    -0.381    MouseCtl/Inst_Ps2Interface/CONV_INTEGER[5]
    SLICE_X60Y86         LUT4 (Prop_lut4_I2_O)        0.045    -0.336 r  MouseCtl/Inst_Ps2Interface/rx_parity_i_1/O
                         net (fo=1, routed)           0.000    -0.336    MouseCtl/Inst_Ps2Interface/rx_parity_i_1_n_0
    SLICE_X60Y86         FDRE                                         r  MouseCtl/Inst_Ps2Interface/rx_parity_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=1989, routed)        0.832    -0.841    MouseCtl/Inst_Ps2Interface/clk_65mhz
    SLICE_X60Y86         FDRE                                         r  MouseCtl/Inst_Ps2Interface/rx_parity_reg/C
                         clock pessimism              0.252    -0.589    
    SLICE_X60Y86         FDRE (Hold_fdre_C_D)         0.120    -0.469    MouseCtl/Inst_Ps2Interface/rx_parity_reg
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 MouseCtl/Inst_Ps2Interface/ps2_data_clean_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            MouseCtl/Inst_Ps2Interface/ps2_data_s_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=1989, routed)        0.564    -0.600    MouseCtl/Inst_Ps2Interface/clk_65mhz
    SLICE_X67Y86         FDRE                                         r  MouseCtl/Inst_Ps2Interface/ps2_data_clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  MouseCtl/Inst_Ps2Interface/ps2_data_clean_reg/Q
                         net (fo=2, routed)           0.067    -0.392    MouseCtl/Inst_Ps2Interface/ps2_data_clean
    SLICE_X67Y86         FDRE                                         r  MouseCtl/Inst_Ps2Interface/ps2_data_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=1989, routed)        0.835    -0.838    MouseCtl/Inst_Ps2Interface/clk_65mhz
    SLICE_X67Y86         FDRE                                         r  MouseCtl/Inst_Ps2Interface/ps2_data_s_reg/C
                         clock pessimism              0.238    -0.600    
    SLICE_X67Y86         FDRE (Hold_fdre_C_D)         0.071    -0.529    MouseCtl/Inst_Ps2Interface/ps2_data_s_reg
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.392    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 MouseCtl/Inst_Ps2Interface/bit_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.317%)  route 0.090ns (32.683%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=1989, routed)        0.564    -0.600    MouseCtl/Inst_Ps2Interface/clk_65mhz
    SLICE_X63Y85         FDRE                                         r  MouseCtl/Inst_Ps2Interface/bit_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  MouseCtl/Inst_Ps2Interface/bit_count_reg[2]/Q
                         net (fo=8, routed)           0.090    -0.369    MouseCtl/Inst_Ps2Interface/bit_count_reg[2]
    SLICE_X62Y85         LUT6 (Prop_lut6_I2_O)        0.045    -0.324 r  MouseCtl/Inst_Ps2Interface/FSM_onehot_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.324    MouseCtl/Inst_Ps2Interface/FSM_onehot_state[1]_i_1__0_n_0
    SLICE_X62Y85         FDCE                                         r  MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=1989, routed)        0.834    -0.839    MouseCtl/Inst_Ps2Interface/clk_65mhz
    SLICE_X62Y85         FDCE                                         r  MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.252    -0.587    
    SLICE_X62Y85         FDCE (Hold_fdce_C_D)         0.120    -0.467    MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 MouseCtl/FSM_onehot_state_reg[36]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            MouseCtl/FSM_onehot_state_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.267%)  route 0.091ns (32.733%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=1989, routed)        0.564    -0.600    MouseCtl/clk_65mhz
    SLICE_X61Y88         FDCE                                         r  MouseCtl/FSM_onehot_state_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y88         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  MouseCtl/FSM_onehot_state_reg[36]/Q
                         net (fo=4, routed)           0.091    -0.369    MouseCtl/Inst_Ps2Interface/Q[36]
    SLICE_X60Y88         LUT6 (Prop_lut6_I1_O)        0.045    -0.324 r  MouseCtl/Inst_Ps2Interface/FSM_onehot_state[29]_i_1/O
                         net (fo=1, routed)           0.000    -0.324    MouseCtl/Inst_Ps2Interface_n_10
    SLICE_X60Y88         FDCE                                         r  MouseCtl/FSM_onehot_state_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=1989, routed)        0.835    -0.838    MouseCtl/clk_65mhz
    SLICE_X60Y88         FDCE                                         r  MouseCtl/FSM_onehot_state_reg[29]/C
                         clock pessimism              0.251    -0.587    
    SLICE_X60Y88         FDCE (Hold_fdce_C_D)         0.120    -0.467    MouseCtl/FSM_onehot_state_reg[29]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.144    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clkdivider/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y33     minesweeper/td/five_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y33     minesweeper/td/five_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X2Y33     minesweeper/td/one_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X2Y33     minesweeper/td/one_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y34     minesweeper/td/two_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y34     minesweeper/td/two_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y30     minesweeper/td/five_gcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y30     minesweeper/td/five_gcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y11     minesweeper/td/four_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y11     minesweeper/td/four_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X60Y75     minesweeper/vcount_reg[1][0]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X60Y75     minesweeper/vcount_reg[1][0]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X60Y75     minesweeper/vcount_reg[1][1]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X60Y75     minesweeper/vcount_reg[1][1]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X60Y75     minesweeper/vcount_reg[1][2]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X60Y75     minesweeper/vcount_reg[1][2]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X60Y75     minesweeper/vcount_reg[1][3]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X60Y75     minesweeper/vcount_reg[1][3]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X60Y75     minesweeper/vcount_reg[1][4]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X60Y75     minesweeper/vcount_reg[1][4]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X60Y77     minesweeper/hcount_reg[1][0]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X60Y82     minesweeper/hcount_reg[1][10]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X60Y77     minesweeper/hcount_reg[1][1]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X60Y77     minesweeper/hcount_reg[1][2]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X60Y77     minesweeper/hcount_reg[1][3]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X60Y77     minesweeper/hcount_reg[1][4]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X60Y77     minesweeper/hcount_reg[1][5]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X60Y77     minesweeper/hcount_reg[1][6]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X60Y77     minesweeper/hcount_reg[1][7]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X60Y82     minesweeper/hcount_reg[1][8]_srl5/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clkdivider/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clkdivider/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBOUT



