package Tutorial

import Chisel._
import Node._
import Literal._
import scala.collection.mutable.HashMap
import scala.collection.mutable.ArrayBuffer


/*This source implements a PageRank accelerator */
//The module is supposed to work in a distributed environment
//through NIC IO. In our test environment, we have a work distributor
//which gets a piece of work and distribute it among different update
//generators. Update generators generates updates for each piece of work 
//and send them to the Update writers.
//The tester send only one bulk piece of work to work distributor.
//work distributor divides this bulk piece of work 
// among generators and send a finish signal
//at the end. Update generator will change the mode after getting the finish
//signal and pass the finish signal. Update writers are also pass the finish 
//signals at the end.
class gInOutAndMemBundle[inT <: Data, outT <: Data]  (inData: () => inT, outData: () => outT) extends Bundle {
  val in = (new MyFIFOIO()) {inData}.flip
  val out = (new MyFIFOIO()) {outData}
  val pcIn = (new PipeIO()) {new PcBundle}.flip
  val pcOut = (new PipeIO()) {new PcBundle}
  val off = new Bundle {
    val dram = new gOffBundle(() => new mem_req_t, () => new mem_rep_t)
  }
  override def clone = { new gInOutBundle(inData, outData).asInstanceOf[this.type]; }
}


class Top extends Component with include {
  var myIo = new gInOutAndMemBundle (() => new bulkUpdate_t , () => new update_t)
  if (compilerControl.includeDramModel) {
   myIo = new gInOutAndMemBundle (() => new bulkUpdate_t , () => new update_t)
  } else {
   myIo = new gInOutAndMemBundle (() => new bulkUpdate_t , () => new update_t)
  }
  val io = myIo
  val md = new gComponentMD(() => UFix(width=32) , () => UFix(width=32), 
   ArrayBuffer())
  val cacheMissPipe = (md, () => new gPipe(#NUM_OF_CACHE_MISS_PIPE_STAGES)).
   asInstanceOf[(gComponentMD[Chisel.Data,Chisel.Data], 
   () => gComponent[Chisel.Data,Chisel.Data])]

  val cache = MTEngine("cache.c", 10)
  val cachePlus = Offload(cache, cacheMissPipe, "cacheMissPipe") 
  val mem1 = cachePlus 
  val mem2 = cachePlus 

  val uw = MTEngine("updateWriter.c", #uwThreads)
  val ug =  MTEngine("updateGenerator.c", #ugThreads)
  val lock = PipeEngine("lock.c")
  //var add : (gComponentMD[Chisel.Data,Chisel.Data], () => gComponent[Chisel.Data,Chisel.Data])
  val add1 = PipedFPDPAdder()
  val add2 = FPDPAdder()
  var add = add1
  if (#addPipelined) {
    add = add1 
  } else {
    add = add2 
  }
  //var mul : (gComponentMD[Chisel.Data,Chisel.Data], () => gComponent[Chisel.Data,Chisel.Data])
  val mul1 = PipedFPDPMultiplier()
  val mul2 = FPDPMultiplier()
  var mul = mul1
  if (#mulPipelined) {
    mul = mul1 
  } else {
    mul = mul2 
  }
  //var div :  (gComponentMD[Chisel.Data,Chisel.Data], () => gComponent[Chisel.Data,Chisel.Data])
  val div1 = PipedFPDPDivider()
  val div2 = FPDPDivider()
  var div = div1
  if (#divPipelined) {
    div = div1 
  } else {
    div = div2 
  }
  val rcOffs = ArrayBuffer((mul, "mul"), (div, "div"))
  //var rc :  (gComponentMD[Chisel.Data,Chisel.Data], () => gComponent[Chisel.Data,Chisel.Data])
  val rc2 = Offload(Engine("rankCalculator.c"), rcOffs) 
  var rc = rc2
  if (#rcPipelined) {
    //rc = rc1 
  } else {
    rc = rc2 
  }
  //var ugPlus : (gComponentMD[Chisel.Data,Chisel.Data], () => gComponent[Chisel.Data,Chisel.Data])
  val ugPlus1 = Offload(Offload(Replicate(ug, #ugRepFactor), rc , "rankCalc"), mem1, "mem")
  val ugPlus2 = Offload(Replicate(Offload(ug, rc, "rankCalc"), #ugRepFactor), mem1, "mem")
  var ugPlus = ugPlus1
  if (#sharedRc) {
    ugPlus = ugPlus1
  } else {
    ugPlus = ugPlus2
  }
  val ablm = ArrayBuffer((lock, "lock"), (mem2, "mem"))
  val ablma = ArrayBuffer((lock, "lock"), (mem2, "mem"), (add, "add"))
  val uwPlus1 = Offload(Replicate(uw, #uwRepFactor), ablma)
  val uwPlus2 = Offload(Replicate(Offload(uw, add, "add"), #uwRepFactor), ablm)
  var uwPlus = uwPlus1
  if (#sharedRa) {
    uwPlus = uwPlus1
  } else {
    uwPlus = uwPlus2
  }
  val result = Chain(ugPlus, uwPlus)   
}

