module tb_not_gate;
    reg a;
    wire y;

    not_gate uut (.a(a), .y(y));

    initial begin
        $monitor("time=%0t | a=%b | y=%b", $time, a, y);

        a = 0; #10;
        a = 1; #10;

        $finish;
    end
endmodule
