Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Jun  6 15:44:39 2024
| Host         : Lenovo-Jochem running 64-bit major release  (build 9200)
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 22
+-----------+------------------+--------------------------------+------------+
| Rule      | Severity         | Description                    | Violations |
+-----------+------------------+--------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell    | 1          |
| TIMING-18 | Warning          | Missing input or output delay  | 10         |
| TIMING-20 | Warning          | Non-clocked latch              | 10         |
| LATCH-1   | Advisory         | Existing latches in the design | 1          |
+-----------+------------------+--------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/status_led/rgb_led_controller_0/U0/blink_active_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on reset_in relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on signal_i relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on LED_0 relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on LED_1 relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on digitaal_status_led[0] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on digitaal_status_led[1] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on digitaal_status_led[2] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on embedded_status_led[0] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on embedded_status_led[1] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on embedded_status_led[2] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[0] cannot be properly analyzed as its control pin design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[1] cannot be properly analyzed as its control pin design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[2] cannot be properly analyzed as its control pin design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[3] cannot be properly analyzed as its control pin design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[4] cannot be properly analyzed as its control pin design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[5] cannot be properly analyzed as its control pin design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch design_1_i/module_demodulator/demodulator_0/U0/data_o_save_reg cannot be properly analyzed as its control pin design_1_i/module_demodulator/demodulator_0/U0/data_o_save_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch design_1_i/module_demodulator/demodulator_0/U0/output_ready_o_reg cannot be properly analyzed as its control pin design_1_i/module_demodulator/demodulator_0/U0/output_ready_o_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch design_1_i/module_demodulator/demodulator_0/U0/timer_enable_o_reg cannot be properly analyzed as its control pin design_1_i/module_demodulator/demodulator_0/U0/timer_enable_o_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch design_1_i/module_demodulator/demodulator_0/U0/timer_reset_o_reg cannot be properly analyzed as its control pin design_1_i/module_demodulator/demodulator_0/U0/timer_reset_o_reg/G is not reached by a timing clock
Related violations: <none>

LATCH-1#1 Advisory
Existing latches in the design  
There are 10 latches found in the design. Inferred latches are often the result of HDL coding mistakes, such as incomplete if or case statements.
Related violations: <none>


