`timescale 1ns / 1ps
// Generated by CIRCT firtool-1.128.0
module uart_tx_b115200_f50000000 (
    input        clock,
    reset,
    output       UART_Tx_txd,
    UART_Tx_channel_ready,
    input        UART_Tx_channel_valid,
    input  [7:0] UART_Tx_channel_bits
);

  reg  [1:0] state;
  reg  [7:0] data;
  reg  [2:0] bitCounter;
  reg  [8:0] tickCounter;
  wire       tick = tickCounter == 9'h1B1;
  wire       UART_Tx_channel_ready_0 = state == 2'h0;
  wire       _GEN = state == 2'h1;
  wire       _GEN_0 = state == 2'h2;
  reg  [1:0] casez_tmp;
  always_comb begin
    casez (state)
      2'b00:   casez_tmp = UART_Tx_channel_valid ? 2'h1 : state;
      2'b01:   casez_tmp = tick ? 2'h2 : state;
      2'b10:   casez_tmp = tick & (&bitCounter) ? 2'h3 : state;
      default: casez_tmp = (&state) & tick ? 2'h0 : state;
    endcase
  end  // always_comb
  wire _GEN_1 = _GEN_0 & tick;
  always @(posedge clock) begin
    if (reset) begin
      state <= 2'h0;
      bitCounter <= 3'h0;
      tickCounter <= 9'h0;
    end else begin
      state <= casez_tmp;
      if (~UART_Tx_channel_ready_0) begin
        if (_GEN) begin
          if (tick) bitCounter <= 3'h0;
        end else
        if (~_GEN_1 | (&bitCounter)) begin
        end else bitCounter <= bitCounter + 3'h1;
      end
      tickCounter <=
        UART_Tx_channel_ready_0 & UART_Tx_channel_valid | tick
          ? 9'h0
          : tickCounter + 9'h1;
    end
    if (UART_Tx_channel_ready_0) begin
      if (UART_Tx_channel_valid) data <= UART_Tx_channel_bits;
    end else
    if (_GEN | ~_GEN_1 | (&bitCounter)) begin
    end else data <= {1'h0, data[7:1]};
  end  // always @(posedge)
  assign UART_Tx_txd = UART_Tx_channel_ready_0 | ~_GEN & (~_GEN_0 | data[0]);
  assign UART_Tx_channel_ready = UART_Tx_channel_ready_0;
endmodule

module uart_rx_b115200_f50000000 (
    input        clock,
    reset,
    UART_Rx_rxd,
    output       UART_Rx_channel_valid,
    output [7:0] UART_Rx_channel_bits,
    output       UART_Rx_error
);

  reg  [1:0] state;
  reg  [7:0] data;
  reg  [2:0] bitCounter;
  reg  [8:0] tickCounter;
  wire       tick = tickCounter == 9'h1B1;
  reg        rxd_REG;
  reg        rxd;
  wire       _GEN = state == 2'h0;
  wire       _GEN_0 = state == 2'h1;
  wire       _GEN_1 = state == 2'h2;
  wire       _GEN_2 = _GEN | _GEN_0 | _GEN_1;
  wire       _GEN_3 = (&state) & tick;
  reg  [1:0] casez_tmp;
  always_comb begin
    casez (state)
      2'b00:   casez_tmp = rxd ? state : 2'h1;
      2'b01:   casez_tmp = tick ? {~rxd, 1'h0} : state;
      2'b10:   casez_tmp = tick & (&bitCounter) ? 2'h3 : state;
      default: casez_tmp = _GEN_3 ? 2'h0 : state;
    endcase
  end  // always_comb
  wire _GEN_4 = _GEN_1 & tick;
  always @(posedge clock) begin
    if (reset) begin
      state <= 2'h0;
      bitCounter <= 3'h0;
      tickCounter <= 9'h0;
    end else begin
      state <= casez_tmp;
      if (~_GEN) begin
        if (_GEN_0) begin
          if (tick & ~rxd) bitCounter <= 3'h0;
        end else
        if (~_GEN_4 | (&bitCounter)) begin
        end else bitCounter <= bitCounter + 3'h1;
      end
      tickCounter <= _GEN & ~rxd ? 9'hD9 : tick ? 9'h0 : tickCounter + 9'h1;
    end
    if (_GEN | _GEN_0 | ~_GEN_4) begin
    end else data <= {rxd, data[7:1]};
    rxd_REG <= UART_Rx_rxd;
    rxd <= rxd_REG;
  end  // always @(posedge)
  assign UART_Rx_channel_valid = ~_GEN_2 & (&state) & tick;
  assign UART_Rx_channel_bits = _GEN_2 | ~_GEN_3 ? 8'h0 : data;
  assign UART_Rx_error = ~_GEN_2 & _GEN_3 & ~rxd;
endmodule

module uart_level_b115200_f50000000_big (
    input         clock,
    reset,
    output        UART_CMD_txd,
    input         UART_CMD_rxd,
    output        UART_CMD_cmd_valid,
    output [ 1:0] UART_CMD_cmd_type,
    output [31:0] UART_CMD_cmd_addr,
    UART_CMD_cmd_wdata,
    input         UART_CMD_resp_valid,
    input  [31:0] UART_CMD_resp_rdata
);

  wire        _uart_rx_UART_Rx_channel_valid;
  wire [ 7:0] _uart_rx_UART_Rx_channel_bits;
  wire        _uart_rx_UART_Rx_error;
  wire        _uart_tx_UART_Tx_channel_ready;
  reg  [ 1:0] rx_state;
  reg  [ 3:0] rx_byte_cnt;
  reg  [ 7:0] rx_buffer_0;
  reg  [ 7:0] rx_buffer_1;
  reg  [ 7:0] rx_buffer_2;
  reg  [ 7:0] rx_buffer_3;
  reg  [ 7:0] rx_buffer_4;
  reg  [ 7:0] rx_buffer_5;
  reg  [ 7:0] rx_buffer_6;
  reg  [ 7:0] rx_buffer_7;
  reg         cmd_valid_reg;
  reg  [ 1:0] cmd_type_reg;
  reg  [31:0] cmd_addr_reg;
  reg  [31:0] cmd_wdata_reg;
  reg  [ 1:0] tx_state;
  reg  [ 2:0] tx_byte_cnt;
  reg  [ 7:0] tx_buffer_1;
  reg  [ 7:0] tx_buffer_2;
  reg  [ 7:0] tx_buffer_3;
  reg  [ 7:0] tx_buffer_4;
  reg  [ 3:0] tx_total_bytes;
  wire        _GEN = tx_state == 2'h0;
  wire        _GEN_0 = tx_state == 2'h1;
  reg  [ 7:0] casez_tmp;
  always_comb begin
    casez (tx_byte_cnt)
      3'b000:  casez_tmp = 8'h0;
      3'b001:  casez_tmp = tx_buffer_1;
      3'b010:  casez_tmp = tx_buffer_2;
      3'b011:  casez_tmp = tx_buffer_3;
      3'b100:  casez_tmp = tx_buffer_4;
      3'b101:  casez_tmp = 8'h0;
      3'b110:  casez_tmp = 8'h0;
      default: casez_tmp = 8'h0;
    endcase
  end  // always_comb
  wire       _GEN_1 = {1'h0, tx_byte_cnt} == tx_total_bytes - 4'h1;
  wire       _GEN_2 = rx_state == 2'h0;
  wire       _GEN_3 = _uart_rx_UART_Rx_channel_valid & ~_uart_rx_UART_Rx_error;
  wire       _GEN_4 = rx_state == 2'h1;
  wire [3:0] _next_byte_cnt_T = rx_byte_cnt + 4'h1;
  wire       _GEN_5 = _next_byte_cnt_T == 4'h9;
  wire       _GEN_6 = _GEN_4 & _GEN_3 & _GEN_5;
  wire       _GEN_7 = _GEN_2 | ~_GEN_6;
  wire       _GEN_8 = _GEN & UART_CMD_resp_valid;
  always @(posedge clock) begin
    if (reset) begin
      rx_state <= 2'h0;
      rx_byte_cnt <= 4'h0;
      cmd_valid_reg <= 1'h0;
      cmd_addr_reg <= 32'h0;
      cmd_wdata_reg <= 32'h0;
      tx_state <= 2'h0;
      tx_byte_cnt <= 3'h0;
      tx_total_bytes <= 4'h0;
    end else begin
      if (_GEN_2) begin
        if (_GEN_3) begin
          rx_state <= 2'h1;
          rx_byte_cnt <= 4'h1;
        end
      end else begin
        if (_GEN_6) rx_state <= 2'h0;
        if (_GEN_4 & _GEN_3) rx_byte_cnt <= _GEN_5 ? 4'h0 : _next_byte_cnt_T;
      end
      cmd_valid_reg <= ~_GEN_2 & _GEN_6;
      if (_GEN_7) begin
      end else begin
        cmd_addr_reg  <= {rx_buffer_1, rx_buffer_2, rx_buffer_3, rx_buffer_4};
        cmd_wdata_reg <= {rx_buffer_5, rx_buffer_6, rx_buffer_7, _uart_rx_UART_Rx_channel_bits};
      end
      if (_GEN) begin
        if (UART_CMD_resp_valid) begin
          tx_state <= 2'h1;
          tx_byte_cnt <= 3'h0;
        end
      end else begin
        if (_GEN_0 & _uart_tx_UART_Tx_channel_ready & _GEN_1) tx_state <= 2'h0;
        if (_GEN_0 & _uart_tx_UART_Tx_channel_ready)
          tx_byte_cnt <= _GEN_1 ? 3'h0 : tx_byte_cnt + 3'h1;
      end
      if (_GEN_8) tx_total_bytes <= 4'h5;
    end
    if ((_GEN_2 | _GEN_4 & rx_byte_cnt == 4'h0) & _GEN_3)
      rx_buffer_0 <= _uart_rx_UART_Rx_channel_bits;
    if (_GEN_2 | ~(_GEN_4 & _GEN_3 & rx_byte_cnt == 4'h1)) begin
    end else rx_buffer_1 <= _uart_rx_UART_Rx_channel_bits;
    if (_GEN_2 | ~(_GEN_4 & _GEN_3 & rx_byte_cnt == 4'h2)) begin
    end else rx_buffer_2 <= _uart_rx_UART_Rx_channel_bits;
    if (_GEN_2 | ~(_GEN_4 & _GEN_3 & rx_byte_cnt == 4'h3)) begin
    end else rx_buffer_3 <= _uart_rx_UART_Rx_channel_bits;
    if (_GEN_2 | ~(_GEN_4 & _GEN_3 & rx_byte_cnt == 4'h4)) begin
    end else rx_buffer_4 <= _uart_rx_UART_Rx_channel_bits;
    if (_GEN_2 | ~(_GEN_4 & _GEN_3 & rx_byte_cnt == 4'h5)) begin
    end else rx_buffer_5 <= _uart_rx_UART_Rx_channel_bits;
    if (_GEN_2 | ~(_GEN_4 & _GEN_3 & rx_byte_cnt == 4'h6)) begin
    end else rx_buffer_6 <= _uart_rx_UART_Rx_channel_bits;
    if (_GEN_2 | ~(_GEN_4 & _GEN_3 & rx_byte_cnt == 4'h7)) begin
    end else rx_buffer_7 <= _uart_rx_UART_Rx_channel_bits;
    if (_GEN_7) begin
    end else cmd_type_reg <= rx_buffer_0 == 8'h2 ? 2'h2 : {1'h0, rx_buffer_0 == 8'h1};
    if (_GEN_8) begin
      tx_buffer_1 <= UART_CMD_resp_rdata[31:24];
      tx_buffer_2 <= UART_CMD_resp_rdata[23:16];
      tx_buffer_3 <= UART_CMD_resp_rdata[15:8];
      tx_buffer_4 <= UART_CMD_resp_rdata[7:0];
    end
  end  // always @(posedge)
  uart_tx_b115200_f50000000 uart_tx (
      .clock                (clock),
      .reset                (reset),
      .UART_Tx_txd          (UART_CMD_txd),
      .UART_Tx_channel_ready(_uart_tx_UART_Tx_channel_ready),
      .UART_Tx_channel_valid(~_GEN & _GEN_0),
      .UART_Tx_channel_bits (_GEN | ~_GEN_0 ? 8'h0 : casez_tmp)
  );
  uart_rx_b115200_f50000000 uart_rx (
      .clock                (clock),
      .reset                (reset),
      .UART_Rx_rxd          (UART_CMD_rxd),
      .UART_Rx_channel_valid(_uart_rx_UART_Rx_channel_valid),
      .UART_Rx_channel_bits (_uart_rx_UART_Rx_channel_bits),
      .UART_Rx_error        (_uart_rx_UART_Rx_error)
  );
  assign UART_CMD_cmd_valid = cmd_valid_reg;
  assign UART_CMD_cmd_type  = cmd_type_reg;
  assign UART_CMD_cmd_addr  = cmd_addr_reg;
  assign UART_CMD_cmd_wdata = cmd_wdata_reg;
endmodule

module axilite_master_uart_cmd_32x32_b115200_f50000000 (
    input         clock,
    reset,
    output [31:0] M_AXI_AWADDR,
    output        M_AXI_AWVALID,
    input         M_AXI_AWREADY,
    output [31:0] M_AXI_WDATA,
    output        M_AXI_WVALID,
    input         M_AXI_WREADY,
    M_AXI_BVALID,
    output        M_AXI_BREADY,
    output [31:0] M_AXI_ARADDR,
    output        M_AXI_ARVALID,
    input         M_AXI_ARREADY,
    input  [31:0] M_AXI_RDATA,
    input         M_AXI_RVALID,
    output        M_AXI_RREADY,
    TX,
    input         RX
);

  wire        _uart_cmd_UART_CMD_cmd_valid;
  wire [ 1:0] _uart_cmd_UART_CMD_cmd_type;
  wire [31:0] _uart_cmd_UART_CMD_cmd_addr;
  wire [31:0] _uart_cmd_UART_CMD_cmd_wdata;
  reg  [ 3:0] state;
  reg  [31:0] axi_awaddr;
  reg         axi_awvalid;
  reg  [31:0] axi_wdata;
  reg         axi_wvalid;
  reg         axi_bready;
  reg  [31:0] axi_araddr;
  reg         axi_arvalid;
  reg         axi_rready;
  reg         aw_done;
  reg         w_done;
  reg  [31:0] move_dst_addr;
  reg  [31:0] move_data_buf;
  wire        _GEN = state == 4'h0;
  reg  [31:0] casez_tmp;
  always_comb begin
    casez (_uart_cmd_UART_CMD_cmd_type)
      2'b00:   casez_tmp = axi_araddr;
      2'b01:   casez_tmp = _uart_cmd_UART_CMD_cmd_addr;
      2'b10:   casez_tmp = _uart_cmd_UART_CMD_cmd_addr;
      default: casez_tmp = axi_araddr;
    endcase
  end  // always_comb
  reg [3:0] casez_tmp_0;
  always_comb begin
    casez (_uart_cmd_UART_CMD_cmd_type)
      2'b00:   casez_tmp_0 = 4'h1;
      2'b01:   casez_tmp_0 = 4'h4;
      2'b10:   casez_tmp_0 = 4'h6;
      default: casez_tmp_0 = state;
    endcase
  end  // always_comb
  wire _GEN_0 = state == 4'h1;
  wire _GEN_1 = state == 4'h3;
  wire _GEN_2 = M_AXI_BVALID & axi_bready;
  wire _GEN_3 = state == 4'h4;
  wire _GEN_4 = state == 4'h5;
  wire _GEN_5 = M_AXI_RVALID & axi_rready;
  wire _GEN_6 = state == 4'h6;
  wire _GEN_7 = state == 4'h7;
  wire _GEN_8 = state == 4'h8;
  wire _GEN_9 = state == 4'h9;
  wire _GEN_10 = _GEN_9 & _GEN_2;
  wire _GEN_11 = _GEN_6 | _GEN_7 | _GEN_8;
  wire _GEN_12 = M_AXI_AWREADY & axi_awvalid;
  wire _GEN_13 = M_AXI_WREADY & axi_wvalid;
  wire _GEN_14 = aw_done & w_done;
  wire _GEN_15 = _GEN_14 | axi_bready;
  wire _GEN_16 = _GEN_8 & _GEN_12;
  wire _GEN_17 = _GEN_8 & _GEN_13;
  wire _GEN_18 = _uart_cmd_UART_CMD_cmd_type == 2'h0;
  wire _GEN_19 = _uart_cmd_UART_CMD_cmd_type == 2'h1;
  wire _GEN_20 = _uart_cmd_UART_CMD_cmd_type == 2'h2;
  wire _GEN_21 = _GEN & _uart_cmd_UART_CMD_cmd_valid;
  wire _GEN_22 = M_AXI_ARREADY & axi_arvalid;
  wire _GEN_23 = _GEN_0 | _GEN_1;
  wire _GEN_24 = _GEN_7 & _GEN_5;
  wire _GEN_25 = _GEN_1 | _GEN_3 | _GEN_4 | _GEN_6;
  wire _GEN_26 = _GEN_0 | _GEN_25;
  wire _GEN_27 = _uart_cmd_UART_CMD_cmd_valid & _GEN_18;
  wire _GEN_28 = _GEN_22 | axi_rready;
  always @(posedge clock) begin
    if (reset) begin
      state <= 4'h0;
      axi_awaddr <= 32'h0;
      axi_awvalid <= 1'h0;
      axi_wdata <= 32'h0;
      axi_wvalid <= 1'h0;
      axi_bready <= 1'h0;
      axi_araddr <= 32'h0;
      axi_arvalid <= 1'h0;
      axi_rready <= 1'h0;
      aw_done <= 1'h0;
      w_done <= 1'h0;
      move_dst_addr <= 32'h0;
      move_data_buf <= 32'h0;
    end else begin
      if (_GEN) begin
        if (_uart_cmd_UART_CMD_cmd_valid) state <= casez_tmp_0;
        if (_GEN_27) begin
          axi_awaddr <= _uart_cmd_UART_CMD_cmd_addr;
          axi_wdata  <= _uart_cmd_UART_CMD_cmd_wdata;
        end
        axi_awvalid <= _GEN_27 | axi_awvalid;
        axi_wvalid <= _GEN_27 | axi_wvalid;
        axi_arvalid <= _uart_cmd_UART_CMD_cmd_valid & ~_GEN_18 & (_GEN_19 | _GEN_20) | axi_arvalid;
        aw_done <= ~_GEN_27 & aw_done;
        w_done <= ~_GEN_27 & w_done;
      end else begin
        if (_GEN_0) begin
          if (_GEN_14) state <= 4'h3;
          axi_awvalid <= ~_GEN_12 & axi_awvalid;
          axi_wvalid <= ~_GEN_13 & axi_wvalid;
          axi_bready <= _GEN_15;
          aw_done <= _GEN_12 | aw_done;
          w_done <= _GEN_13 | w_done;
        end else begin
          if (_GEN_1) begin
            if (_GEN_2) state <= 4'h0;
            axi_bready <= ~_GEN_2 & axi_bready;
          end else begin
            if (_GEN_3) begin
              if (_GEN_22) state <= 4'h5;
            end else if (_GEN_4) begin
              if (_GEN_5) state <= 4'h0;
            end else if (_GEN_6) begin
              if (_GEN_22) state <= 4'h7;
            end else if (_GEN_7) begin
              if (_GEN_5) state <= 4'h8;
            end else if (_GEN_8) begin
              if (_GEN_14) state <= 4'h9;
            end else if (_GEN_10) state <= 4'h0;
            if (~(_GEN_3 | _GEN_4 | _GEN_6 | _GEN_7))
              axi_bready <= _GEN_8 ? _GEN_15 : ~_GEN_10 & axi_bready;
          end
          if (~_GEN_25) begin
            axi_awvalid <= _GEN_7 ? _GEN_5 | axi_awvalid : ~_GEN_16 & axi_awvalid;
            axi_wvalid <= _GEN_7 ? _GEN_5 | axi_wvalid : ~_GEN_17 & axi_wvalid;
            aw_done <= _GEN_7 ? ~_GEN_5 & aw_done : _GEN_16 | aw_done;
            w_done <= _GEN_7 ? ~_GEN_5 & w_done : _GEN_17 | w_done;
          end
        end
        if (_GEN_26 | ~_GEN_24) begin
        end else begin
          axi_awaddr <= move_dst_addr;
          axi_wdata  <= M_AXI_RDATA;
        end
        if (~_GEN_23)
          axi_arvalid <=
            _GEN_3
              ? ~_GEN_22 & axi_arvalid
              : (_GEN_4 | ~(_GEN_6 & _GEN_22)) & axi_arvalid;
      end
      if (_GEN_21) axi_araddr <= casez_tmp;
      if (~(_GEN | _GEN_23))
        axi_rready <=
          _GEN_3
            ? _GEN_28
            : _GEN_4 ? ~_GEN_5 & axi_rready : _GEN_6 ? _GEN_28 : ~_GEN_24 & axi_rready;
      if (~_GEN_21 | _GEN_18 | _GEN_19 | ~_GEN_20) begin
      end else move_dst_addr <= _uart_cmd_UART_CMD_cmd_wdata;
      if (_GEN | _GEN_26 | ~_GEN_24) begin
      end else move_data_buf <= M_AXI_RDATA;
    end
  end  // always @(posedge)
  uart_level_b115200_f50000000_big uart_cmd (
      .clock(clock),
      .reset(reset),
      .UART_CMD_txd(TX),
      .UART_CMD_rxd(RX),
      .UART_CMD_cmd_valid(_uart_cmd_UART_CMD_cmd_valid),
      .UART_CMD_cmd_type(_uart_cmd_UART_CMD_cmd_type),
      .UART_CMD_cmd_addr(_uart_cmd_UART_CMD_cmd_addr),
      .UART_CMD_cmd_wdata(_uart_cmd_UART_CMD_cmd_wdata),
      .UART_CMD_resp_valid
      (~(_GEN | _GEN_0)
       & (_GEN_1 ? _GEN_2 : ~_GEN_3 & (_GEN_4 ? _GEN_5 : ~_GEN_11 & _GEN_9 & _GEN_2))),
      .UART_CMD_resp_rdata
      (_GEN | _GEN_0 | _GEN_1 | _GEN_3
         ? 32'h0
         : _GEN_4
             ? (_GEN_5 ? M_AXI_RDATA : 32'h0)
             : _GEN_11 | ~_GEN_10 ? 32'h0 : move_data_buf)
  );
  assign M_AXI_AWADDR  = axi_awaddr;
  assign M_AXI_AWVALID = axi_awvalid;
  assign M_AXI_WDATA   = axi_wdata;
  assign M_AXI_WVALID  = axi_wvalid;
  assign M_AXI_BREADY  = axi_bready;
  assign M_AXI_ARADDR  = axi_araddr;
  assign M_AXI_ARVALID = axi_arvalid;
  assign M_AXI_RREADY  = axi_rready;
endmodule

module axi_lite2full_32x32_i4_u1 (
    input  [31:0] S_AXI_AWADDR,
    input         S_AXI_AWVALID,
    output        S_AXI_AWREADY,
    input  [31:0] S_AXI_WDATA,
    input         S_AXI_WVALID,
    output        S_AXI_WREADY,
    S_AXI_BVALID,
    input         S_AXI_BREADY,
    input  [31:0] S_AXI_ARADDR,
    input         S_AXI_ARVALID,
    output        S_AXI_ARREADY,
    output [31:0] S_AXI_RDATA,
    output        S_AXI_RVALID,
    input         S_AXI_RREADY,
    output [31:0] M_AXI_AWADDR,
    output        M_AXI_AWVALID,
    input         M_AXI_AWREADY,
    output [31:0] M_AXI_WDATA,
    output        M_AXI_WVALID,
    input         M_AXI_WREADY,
    output        M_AXI_BREADY,
    input         M_AXI_BVALID,
    output [31:0] M_AXI_ARADDR,
    output        M_AXI_ARVALID,
    input         M_AXI_ARREADY,
    output        M_AXI_RREADY,
    input  [31:0] M_AXI_RDATA,
    input         M_AXI_RVALID
);

  assign S_AXI_AWREADY = M_AXI_AWREADY;
  assign S_AXI_WREADY  = M_AXI_WREADY;
  assign S_AXI_BVALID  = M_AXI_BVALID;
  assign S_AXI_ARREADY = M_AXI_ARREADY;
  assign S_AXI_RDATA   = M_AXI_RDATA;
  assign S_AXI_RVALID  = M_AXI_RVALID;
  assign M_AXI_AWADDR  = S_AXI_AWADDR;
  assign M_AXI_AWVALID = S_AXI_AWVALID;
  assign M_AXI_WDATA   = S_AXI_WDATA;
  assign M_AXI_WVALID  = S_AXI_WVALID;
  assign M_AXI_BREADY  = S_AXI_BREADY;
  assign M_AXI_ARADDR  = S_AXI_ARADDR;
  assign M_AXI_ARVALID = S_AXI_ARVALID;
  assign M_AXI_RREADY  = S_AXI_RREADY;
endmodule

module axilite_interconnect10_32x32 (
    input  [31:0] S_AXI_AWADDR,
    input         S_AXI_AWVALID,
    output        S_AXI_AWREADY,
    input  [31:0] S_AXI_WDATA,
    input         S_AXI_WVALID,
    output        S_AXI_WREADY,
    S_AXI_BVALID,
    input         S_AXI_BREADY,
    input  [31:0] S_AXI_ARADDR,
    input         S_AXI_ARVALID,
    output        S_AXI_ARREADY,
    output [31:0] S_AXI_RDATA,
    output        S_AXI_RVALID,
    input         S_AXI_RREADY,
    output [31:0] M_AXI_0_AWADDR,
    output        M_AXI_0_AWVALID,
    input         M_AXI_0_AWREADY,
    output [31:0] M_AXI_0_WDATA,
    output        M_AXI_0_WVALID,
    input         M_AXI_0_WREADY,
    M_AXI_0_BVALID,
    output        M_AXI_0_BREADY,
    output [31:0] M_AXI_0_ARADDR,
    output        M_AXI_0_ARVALID,
    input         M_AXI_0_ARREADY,
    input  [31:0] M_AXI_0_RDATA,
    input         M_AXI_0_RVALID,
    output        M_AXI_0_RREADY,
    output [31:0] M_AXI_1_AWADDR,
    output        M_AXI_1_AWVALID,
    input         M_AXI_1_AWREADY,
    output [31:0] M_AXI_1_WDATA,
    output        M_AXI_1_WVALID,
    input         M_AXI_1_WREADY,
    M_AXI_1_BVALID,
    output        M_AXI_1_BREADY,
    output [31:0] M_AXI_1_ARADDR,
    output        M_AXI_1_ARVALID,
    input         M_AXI_1_ARREADY,
    input  [31:0] M_AXI_1_RDATA,
    input         M_AXI_1_RVALID,
    output        M_AXI_1_RREADY,
    output [31:0] M_AXI_2_AWADDR,
    output        M_AXI_2_AWVALID,
    input         M_AXI_2_AWREADY,
    output [31:0] M_AXI_2_WDATA,
    output        M_AXI_2_WVALID,
    input         M_AXI_2_WREADY,
    M_AXI_2_BVALID,
    output        M_AXI_2_BREADY,
    output [31:0] M_AXI_2_ARADDR,
    output        M_AXI_2_ARVALID,
    input         M_AXI_2_ARREADY,
    input  [31:0] M_AXI_2_RDATA,
    input         M_AXI_2_RVALID,
    output        M_AXI_2_RREADY,
    output [31:0] M_AXI_3_AWADDR,
    output        M_AXI_3_AWVALID,
    input         M_AXI_3_AWREADY,
    output [31:0] M_AXI_3_WDATA,
    output        M_AXI_3_WVALID,
    input         M_AXI_3_WREADY,
    M_AXI_3_BVALID,
    output        M_AXI_3_BREADY,
    output [31:0] M_AXI_3_ARADDR,
    output        M_AXI_3_ARVALID,
    input         M_AXI_3_ARREADY,
    input  [31:0] M_AXI_3_RDATA,
    input         M_AXI_3_RVALID,
    output        M_AXI_3_RREADY,
    output [31:0] M_AXI_4_AWADDR,
    output        M_AXI_4_AWVALID,
    input         M_AXI_4_AWREADY,
    output [31:0] M_AXI_4_WDATA,
    output        M_AXI_4_WVALID,
    input         M_AXI_4_WREADY,
    M_AXI_4_BVALID,
    output        M_AXI_4_BREADY,
    output [31:0] M_AXI_4_ARADDR,
    output        M_AXI_4_ARVALID,
    input         M_AXI_4_ARREADY,
    input  [31:0] M_AXI_4_RDATA,
    input         M_AXI_4_RVALID,
    output        M_AXI_4_RREADY,
    output [31:0] M_AXI_5_AWADDR,
    output        M_AXI_5_AWVALID,
    input         M_AXI_5_AWREADY,
    output [31:0] M_AXI_5_WDATA,
    output        M_AXI_5_WVALID,
    input         M_AXI_5_WREADY,
    M_AXI_5_BVALID,
    output        M_AXI_5_BREADY,
    output [31:0] M_AXI_5_ARADDR,
    output        M_AXI_5_ARVALID,
    input         M_AXI_5_ARREADY,
    input  [31:0] M_AXI_5_RDATA,
    input         M_AXI_5_RVALID,
    output        M_AXI_5_RREADY,
    output [31:0] M_AXI_6_AWADDR,
    output        M_AXI_6_AWVALID,
    input         M_AXI_6_AWREADY,
    output [31:0] M_AXI_6_WDATA,
    output        M_AXI_6_WVALID,
    input         M_AXI_6_WREADY,
    M_AXI_6_BVALID,
    output        M_AXI_6_BREADY,
    output [31:0] M_AXI_6_ARADDR,
    output        M_AXI_6_ARVALID,
    input         M_AXI_6_ARREADY,
    input  [31:0] M_AXI_6_RDATA,
    input         M_AXI_6_RVALID,
    output        M_AXI_6_RREADY,
    output [31:0] M_AXI_7_AWADDR,
    output        M_AXI_7_AWVALID,
    input         M_AXI_7_AWREADY,
    output [31:0] M_AXI_7_WDATA,
    output        M_AXI_7_WVALID,
    input         M_AXI_7_WREADY,
    M_AXI_7_BVALID,
    output        M_AXI_7_BREADY,
    output [31:0] M_AXI_7_ARADDR,
    output        M_AXI_7_ARVALID,
    input         M_AXI_7_ARREADY,
    input  [31:0] M_AXI_7_RDATA,
    input         M_AXI_7_RVALID,
    output        M_AXI_7_RREADY,
    output [31:0] M_AXI_8_AWADDR,
    output        M_AXI_8_AWVALID,
    input         M_AXI_8_AWREADY,
    output [31:0] M_AXI_8_WDATA,
    output        M_AXI_8_WVALID,
    input         M_AXI_8_WREADY,
    M_AXI_8_BVALID,
    output        M_AXI_8_BREADY,
    output [31:0] M_AXI_8_ARADDR,
    output        M_AXI_8_ARVALID,
    input         M_AXI_8_ARREADY,
    input  [31:0] M_AXI_8_RDATA,
    input         M_AXI_8_RVALID,
    output        M_AXI_8_RREADY,
    output [31:0] M_AXI_9_AWADDR,
    output        M_AXI_9_AWVALID,
    input         M_AXI_9_AWREADY,
    output [31:0] M_AXI_9_WDATA,
    output        M_AXI_9_WVALID,
    input         M_AXI_9_WREADY,
    M_AXI_9_BVALID,
    output        M_AXI_9_BREADY,
    output [31:0] M_AXI_9_ARADDR,
    output        M_AXI_9_ARVALID,
    input         M_AXI_9_ARREADY,
    input  [31:0] M_AXI_9_RDATA,
    input         M_AXI_9_RVALID,
    output        M_AXI_9_RREADY
);

  wire _slave_b_bits_T_282 = S_AXI_AWADDR > 32'h13FFF;
  wire _slave_b_bits_T_283 = S_AXI_AWADDR < 32'h18000;
  wire _slave_b_bits_T_285 = S_AXI_AWADDR > 32'h17FFF;
  wire _slave_b_bits_T_286 = S_AXI_AWADDR < 32'h1C000;
  wire _slave_b_bits_T_288 = S_AXI_AWADDR > 32'h1BFFF;
  wire _slave_b_bits_T_289 = S_AXI_AWADDR < 32'h20000;
  wire _slave_b_bits_T_292 = S_AXI_AWADDR < 32'h24000;
  wire _slave_b_bits_T_294 = S_AXI_AWADDR > 32'h23FFF;
  wire _slave_b_bits_T_295 = S_AXI_AWADDR < 32'h28000;
  wire _slave_b_bits_T_297 = S_AXI_AWADDR > 32'h27FFF;
  wire _slave_b_bits_T_298 = S_AXI_AWADDR < 32'h2C000;
  wire _slave_b_bits_T_300 = S_AXI_AWADDR > 32'h2BFFF;
  wire _slave_b_bits_T_301 = S_AXI_AWADDR < 32'h30000;
  wire _slave_b_bits_T_303 = S_AXI_AWADDR > 32'h2FFFF;
  wire _slave_b_bits_T_304 = S_AXI_AWADDR < 32'h34000;
  wire _slave_b_bits_T_306 = S_AXI_AWADDR > 32'h33FFF;
  wire _slave_b_bits_T_307 = S_AXI_AWADDR < 32'h38000;
  wire _slave_r_bits_T_282 = S_AXI_ARADDR > 32'h13FFF;
  wire _slave_r_bits_T_283 = S_AXI_ARADDR < 32'h18000;
  wire _slave_r_bits_T_285 = S_AXI_ARADDR > 32'h17FFF;
  wire _slave_r_bits_T_286 = S_AXI_ARADDR < 32'h1C000;
  wire _slave_r_bits_T_288 = S_AXI_ARADDR > 32'h1BFFF;
  wire _slave_r_bits_T_289 = S_AXI_ARADDR < 32'h20000;
  wire _slave_r_bits_T_292 = S_AXI_ARADDR < 32'h24000;
  wire _slave_r_bits_T_294 = S_AXI_ARADDR > 32'h23FFF;
  wire _slave_r_bits_T_295 = S_AXI_ARADDR < 32'h28000;
  wire _slave_r_bits_T_297 = S_AXI_ARADDR > 32'h27FFF;
  wire _slave_r_bits_T_298 = S_AXI_ARADDR < 32'h2C000;
  wire _slave_r_bits_T_300 = S_AXI_ARADDR > 32'h2BFFF;
  wire _slave_r_bits_T_301 = S_AXI_ARADDR < 32'h30000;
  wire _slave_r_bits_T_303 = S_AXI_ARADDR > 32'h2FFFF;
  wire _slave_r_bits_T_304 = S_AXI_ARADDR < 32'h34000;
  wire _slave_r_bits_T_306 = S_AXI_ARADDR > 32'h33FFF;
  wire _slave_r_bits_T_307 = S_AXI_ARADDR < 32'h38000;
  assign S_AXI_AWREADY =
    (_slave_b_bits_T_306 & _slave_b_bits_T_307
       ? 4'h9
       : _slave_b_bits_T_303 & _slave_b_bits_T_304
           ? 4'h8
           : _slave_b_bits_T_300 & _slave_b_bits_T_301
               ? 4'h7
               : _slave_b_bits_T_297 & _slave_b_bits_T_298
                   ? 4'h6
                   : _slave_b_bits_T_294 & _slave_b_bits_T_295
                       ? 4'h5
                       : (|(S_AXI_AWADDR[31:17])) & _slave_b_bits_T_292
                           ? 4'h4
                           : _slave_b_bits_T_288 & _slave_b_bits_T_289
                               ? 4'h3
                               : _slave_b_bits_T_285 & _slave_b_bits_T_286
                                   ? 4'h2
                                   : {3'h0,
                                      _slave_b_bits_T_282 & _slave_b_bits_T_283}) == 4'h0
    & M_AXI_0_AWREADY
    | (_slave_b_bits_T_306 & _slave_b_bits_T_307
         ? 4'h9
         : _slave_b_bits_T_303 & _slave_b_bits_T_304
             ? 4'h8
             : _slave_b_bits_T_300 & _slave_b_bits_T_301
                 ? 4'h7
                 : _slave_b_bits_T_297 & _slave_b_bits_T_298
                     ? 4'h6
                     : _slave_b_bits_T_294 & _slave_b_bits_T_295
                         ? 4'h5
                         : (|(S_AXI_AWADDR[31:17])) & _slave_b_bits_T_292
                             ? 4'h4
                             : _slave_b_bits_T_288 & _slave_b_bits_T_289
                                 ? 4'h3
                                 : _slave_b_bits_T_285 & _slave_b_bits_T_286
                                     ? 4'h2
                                     : {3'h0,
                                        _slave_b_bits_T_282
                                          & _slave_b_bits_T_283}) == 4'h1
    & M_AXI_1_AWREADY
    | (_slave_b_bits_T_306 & _slave_b_bits_T_307
         ? 4'h9
         : _slave_b_bits_T_303 & _slave_b_bits_T_304
             ? 4'h8
             : _slave_b_bits_T_300 & _slave_b_bits_T_301
                 ? 4'h7
                 : _slave_b_bits_T_297 & _slave_b_bits_T_298
                     ? 4'h6
                     : _slave_b_bits_T_294 & _slave_b_bits_T_295
                         ? 4'h5
                         : (|(S_AXI_AWADDR[31:17])) & _slave_b_bits_T_292
                             ? 4'h4
                             : _slave_b_bits_T_288 & _slave_b_bits_T_289
                                 ? 4'h3
                                 : _slave_b_bits_T_285 & _slave_b_bits_T_286
                                     ? 4'h2
                                     : {3'h0,
                                        _slave_b_bits_T_282
                                          & _slave_b_bits_T_283}) == 4'h2
    & M_AXI_2_AWREADY
    | (_slave_b_bits_T_306 & _slave_b_bits_T_307
         ? 4'h9
         : _slave_b_bits_T_303 & _slave_b_bits_T_304
             ? 4'h8
             : _slave_b_bits_T_300 & _slave_b_bits_T_301
                 ? 4'h7
                 : _slave_b_bits_T_297 & _slave_b_bits_T_298
                     ? 4'h6
                     : _slave_b_bits_T_294 & _slave_b_bits_T_295
                         ? 4'h5
                         : (|(S_AXI_AWADDR[31:17])) & _slave_b_bits_T_292
                             ? 4'h4
                             : _slave_b_bits_T_288 & _slave_b_bits_T_289
                                 ? 4'h3
                                 : _slave_b_bits_T_285 & _slave_b_bits_T_286
                                     ? 4'h2
                                     : {3'h0,
                                        _slave_b_bits_T_282
                                          & _slave_b_bits_T_283}) == 4'h3
    & M_AXI_3_AWREADY
    | (_slave_b_bits_T_306 & _slave_b_bits_T_307
         ? 4'h9
         : _slave_b_bits_T_303 & _slave_b_bits_T_304
             ? 4'h8
             : _slave_b_bits_T_300 & _slave_b_bits_T_301
                 ? 4'h7
                 : _slave_b_bits_T_297 & _slave_b_bits_T_298
                     ? 4'h6
                     : _slave_b_bits_T_294 & _slave_b_bits_T_295
                         ? 4'h5
                         : (|(S_AXI_AWADDR[31:17])) & _slave_b_bits_T_292
                             ? 4'h4
                             : _slave_b_bits_T_288 & _slave_b_bits_T_289
                                 ? 4'h3
                                 : _slave_b_bits_T_285 & _slave_b_bits_T_286
                                     ? 4'h2
                                     : {3'h0,
                                        _slave_b_bits_T_282
                                          & _slave_b_bits_T_283}) == 4'h4
    & M_AXI_4_AWREADY
    | (_slave_b_bits_T_306 & _slave_b_bits_T_307
         ? 4'h9
         : _slave_b_bits_T_303 & _slave_b_bits_T_304
             ? 4'h8
             : _slave_b_bits_T_300 & _slave_b_bits_T_301
                 ? 4'h7
                 : _slave_b_bits_T_297 & _slave_b_bits_T_298
                     ? 4'h6
                     : _slave_b_bits_T_294 & _slave_b_bits_T_295
                         ? 4'h5
                         : (|(S_AXI_AWADDR[31:17])) & _slave_b_bits_T_292
                             ? 4'h4
                             : _slave_b_bits_T_288 & _slave_b_bits_T_289
                                 ? 4'h3
                                 : _slave_b_bits_T_285 & _slave_b_bits_T_286
                                     ? 4'h2
                                     : {3'h0,
                                        _slave_b_bits_T_282
                                          & _slave_b_bits_T_283}) == 4'h5
    & M_AXI_5_AWREADY
    | (_slave_b_bits_T_306 & _slave_b_bits_T_307
         ? 4'h9
         : _slave_b_bits_T_303 & _slave_b_bits_T_304
             ? 4'h8
             : _slave_b_bits_T_300 & _slave_b_bits_T_301
                 ? 4'h7
                 : _slave_b_bits_T_297 & _slave_b_bits_T_298
                     ? 4'h6
                     : _slave_b_bits_T_294 & _slave_b_bits_T_295
                         ? 4'h5
                         : (|(S_AXI_AWADDR[31:17])) & _slave_b_bits_T_292
                             ? 4'h4
                             : _slave_b_bits_T_288 & _slave_b_bits_T_289
                                 ? 4'h3
                                 : _slave_b_bits_T_285 & _slave_b_bits_T_286
                                     ? 4'h2
                                     : {3'h0,
                                        _slave_b_bits_T_282
                                          & _slave_b_bits_T_283}) == 4'h6
    & M_AXI_6_AWREADY
    | (_slave_b_bits_T_306 & _slave_b_bits_T_307
         ? 4'h9
         : _slave_b_bits_T_303 & _slave_b_bits_T_304
             ? 4'h8
             : _slave_b_bits_T_300 & _slave_b_bits_T_301
                 ? 4'h7
                 : _slave_b_bits_T_297 & _slave_b_bits_T_298
                     ? 4'h6
                     : _slave_b_bits_T_294 & _slave_b_bits_T_295
                         ? 4'h5
                         : (|(S_AXI_AWADDR[31:17])) & _slave_b_bits_T_292
                             ? 4'h4
                             : _slave_b_bits_T_288 & _slave_b_bits_T_289
                                 ? 4'h3
                                 : _slave_b_bits_T_285 & _slave_b_bits_T_286
                                     ? 4'h2
                                     : {3'h0,
                                        _slave_b_bits_T_282
                                          & _slave_b_bits_T_283}) == 4'h7
    & M_AXI_7_AWREADY
    | (_slave_b_bits_T_306 & _slave_b_bits_T_307
         ? 4'h9
         : _slave_b_bits_T_303 & _slave_b_bits_T_304
             ? 4'h8
             : _slave_b_bits_T_300 & _slave_b_bits_T_301
                 ? 4'h7
                 : _slave_b_bits_T_297 & _slave_b_bits_T_298
                     ? 4'h6
                     : _slave_b_bits_T_294 & _slave_b_bits_T_295
                         ? 4'h5
                         : (|(S_AXI_AWADDR[31:17])) & _slave_b_bits_T_292
                             ? 4'h4
                             : _slave_b_bits_T_288 & _slave_b_bits_T_289
                                 ? 4'h3
                                 : _slave_b_bits_T_285 & _slave_b_bits_T_286
                                     ? 4'h2
                                     : {3'h0,
                                        _slave_b_bits_T_282
                                          & _slave_b_bits_T_283}) == 4'h8
    & M_AXI_8_AWREADY
    | (_slave_b_bits_T_306 & _slave_b_bits_T_307
         ? 4'h9
         : _slave_b_bits_T_303 & _slave_b_bits_T_304
             ? 4'h8
             : _slave_b_bits_T_300 & _slave_b_bits_T_301
                 ? 4'h7
                 : _slave_b_bits_T_297 & _slave_b_bits_T_298
                     ? 4'h6
                     : _slave_b_bits_T_294 & _slave_b_bits_T_295
                         ? 4'h5
                         : (|(S_AXI_AWADDR[31:17])) & _slave_b_bits_T_292
                             ? 4'h4
                             : _slave_b_bits_T_288 & _slave_b_bits_T_289
                                 ? 4'h3
                                 : _slave_b_bits_T_285 & _slave_b_bits_T_286
                                     ? 4'h2
                                     : {3'h0,
                                        _slave_b_bits_T_282
                                          & _slave_b_bits_T_283}) == 4'h9
    & M_AXI_9_AWREADY;
  assign S_AXI_WREADY =
    (_slave_b_bits_T_306 & _slave_b_bits_T_307
       ? 4'h9
       : _slave_b_bits_T_303 & _slave_b_bits_T_304
           ? 4'h8
           : _slave_b_bits_T_300 & _slave_b_bits_T_301
               ? 4'h7
               : _slave_b_bits_T_297 & _slave_b_bits_T_298
                   ? 4'h6
                   : _slave_b_bits_T_294 & _slave_b_bits_T_295
                       ? 4'h5
                       : (|(S_AXI_AWADDR[31:17])) & _slave_b_bits_T_292
                           ? 4'h4
                           : _slave_b_bits_T_288 & _slave_b_bits_T_289
                               ? 4'h3
                               : _slave_b_bits_T_285 & _slave_b_bits_T_286
                                   ? 4'h2
                                   : {3'h0,
                                      _slave_b_bits_T_282 & _slave_b_bits_T_283}) == 4'h0
    & M_AXI_0_WREADY
    | (_slave_b_bits_T_306 & _slave_b_bits_T_307
         ? 4'h9
         : _slave_b_bits_T_303 & _slave_b_bits_T_304
             ? 4'h8
             : _slave_b_bits_T_300 & _slave_b_bits_T_301
                 ? 4'h7
                 : _slave_b_bits_T_297 & _slave_b_bits_T_298
                     ? 4'h6
                     : _slave_b_bits_T_294 & _slave_b_bits_T_295
                         ? 4'h5
                         : (|(S_AXI_AWADDR[31:17])) & _slave_b_bits_T_292
                             ? 4'h4
                             : _slave_b_bits_T_288 & _slave_b_bits_T_289
                                 ? 4'h3
                                 : _slave_b_bits_T_285 & _slave_b_bits_T_286
                                     ? 4'h2
                                     : {3'h0,
                                        _slave_b_bits_T_282
                                          & _slave_b_bits_T_283}) == 4'h1 & M_AXI_1_WREADY
    | (_slave_b_bits_T_306 & _slave_b_bits_T_307
         ? 4'h9
         : _slave_b_bits_T_303 & _slave_b_bits_T_304
             ? 4'h8
             : _slave_b_bits_T_300 & _slave_b_bits_T_301
                 ? 4'h7
                 : _slave_b_bits_T_297 & _slave_b_bits_T_298
                     ? 4'h6
                     : _slave_b_bits_T_294 & _slave_b_bits_T_295
                         ? 4'h5
                         : (|(S_AXI_AWADDR[31:17])) & _slave_b_bits_T_292
                             ? 4'h4
                             : _slave_b_bits_T_288 & _slave_b_bits_T_289
                                 ? 4'h3
                                 : _slave_b_bits_T_285 & _slave_b_bits_T_286
                                     ? 4'h2
                                     : {3'h0,
                                        _slave_b_bits_T_282
                                          & _slave_b_bits_T_283}) == 4'h2 & M_AXI_2_WREADY
    | (_slave_b_bits_T_306 & _slave_b_bits_T_307
         ? 4'h9
         : _slave_b_bits_T_303 & _slave_b_bits_T_304
             ? 4'h8
             : _slave_b_bits_T_300 & _slave_b_bits_T_301
                 ? 4'h7
                 : _slave_b_bits_T_297 & _slave_b_bits_T_298
                     ? 4'h6
                     : _slave_b_bits_T_294 & _slave_b_bits_T_295
                         ? 4'h5
                         : (|(S_AXI_AWADDR[31:17])) & _slave_b_bits_T_292
                             ? 4'h4
                             : _slave_b_bits_T_288 & _slave_b_bits_T_289
                                 ? 4'h3
                                 : _slave_b_bits_T_285 & _slave_b_bits_T_286
                                     ? 4'h2
                                     : {3'h0,
                                        _slave_b_bits_T_282
                                          & _slave_b_bits_T_283}) == 4'h3 & M_AXI_3_WREADY
    | (_slave_b_bits_T_306 & _slave_b_bits_T_307
         ? 4'h9
         : _slave_b_bits_T_303 & _slave_b_bits_T_304
             ? 4'h8
             : _slave_b_bits_T_300 & _slave_b_bits_T_301
                 ? 4'h7
                 : _slave_b_bits_T_297 & _slave_b_bits_T_298
                     ? 4'h6
                     : _slave_b_bits_T_294 & _slave_b_bits_T_295
                         ? 4'h5
                         : (|(S_AXI_AWADDR[31:17])) & _slave_b_bits_T_292
                             ? 4'h4
                             : _slave_b_bits_T_288 & _slave_b_bits_T_289
                                 ? 4'h3
                                 : _slave_b_bits_T_285 & _slave_b_bits_T_286
                                     ? 4'h2
                                     : {3'h0,
                                        _slave_b_bits_T_282
                                          & _slave_b_bits_T_283}) == 4'h4 & M_AXI_4_WREADY
    | (_slave_b_bits_T_306 & _slave_b_bits_T_307
         ? 4'h9
         : _slave_b_bits_T_303 & _slave_b_bits_T_304
             ? 4'h8
             : _slave_b_bits_T_300 & _slave_b_bits_T_301
                 ? 4'h7
                 : _slave_b_bits_T_297 & _slave_b_bits_T_298
                     ? 4'h6
                     : _slave_b_bits_T_294 & _slave_b_bits_T_295
                         ? 4'h5
                         : (|(S_AXI_AWADDR[31:17])) & _slave_b_bits_T_292
                             ? 4'h4
                             : _slave_b_bits_T_288 & _slave_b_bits_T_289
                                 ? 4'h3
                                 : _slave_b_bits_T_285 & _slave_b_bits_T_286
                                     ? 4'h2
                                     : {3'h0,
                                        _slave_b_bits_T_282
                                          & _slave_b_bits_T_283}) == 4'h5 & M_AXI_5_WREADY
    | (_slave_b_bits_T_306 & _slave_b_bits_T_307
         ? 4'h9
         : _slave_b_bits_T_303 & _slave_b_bits_T_304
             ? 4'h8
             : _slave_b_bits_T_300 & _slave_b_bits_T_301
                 ? 4'h7
                 : _slave_b_bits_T_297 & _slave_b_bits_T_298
                     ? 4'h6
                     : _slave_b_bits_T_294 & _slave_b_bits_T_295
                         ? 4'h5
                         : (|(S_AXI_AWADDR[31:17])) & _slave_b_bits_T_292
                             ? 4'h4
                             : _slave_b_bits_T_288 & _slave_b_bits_T_289
                                 ? 4'h3
                                 : _slave_b_bits_T_285 & _slave_b_bits_T_286
                                     ? 4'h2
                                     : {3'h0,
                                        _slave_b_bits_T_282
                                          & _slave_b_bits_T_283}) == 4'h6 & M_AXI_6_WREADY
    | (_slave_b_bits_T_306 & _slave_b_bits_T_307
         ? 4'h9
         : _slave_b_bits_T_303 & _slave_b_bits_T_304
             ? 4'h8
             : _slave_b_bits_T_300 & _slave_b_bits_T_301
                 ? 4'h7
                 : _slave_b_bits_T_297 & _slave_b_bits_T_298
                     ? 4'h6
                     : _slave_b_bits_T_294 & _slave_b_bits_T_295
                         ? 4'h5
                         : (|(S_AXI_AWADDR[31:17])) & _slave_b_bits_T_292
                             ? 4'h4
                             : _slave_b_bits_T_288 & _slave_b_bits_T_289
                                 ? 4'h3
                                 : _slave_b_bits_T_285 & _slave_b_bits_T_286
                                     ? 4'h2
                                     : {3'h0,
                                        _slave_b_bits_T_282
                                          & _slave_b_bits_T_283}) == 4'h7 & M_AXI_7_WREADY
    | (_slave_b_bits_T_306 & _slave_b_bits_T_307
         ? 4'h9
         : _slave_b_bits_T_303 & _slave_b_bits_T_304
             ? 4'h8
             : _slave_b_bits_T_300 & _slave_b_bits_T_301
                 ? 4'h7
                 : _slave_b_bits_T_297 & _slave_b_bits_T_298
                     ? 4'h6
                     : _slave_b_bits_T_294 & _slave_b_bits_T_295
                         ? 4'h5
                         : (|(S_AXI_AWADDR[31:17])) & _slave_b_bits_T_292
                             ? 4'h4
                             : _slave_b_bits_T_288 & _slave_b_bits_T_289
                                 ? 4'h3
                                 : _slave_b_bits_T_285 & _slave_b_bits_T_286
                                     ? 4'h2
                                     : {3'h0,
                                        _slave_b_bits_T_282
                                          & _slave_b_bits_T_283}) == 4'h8 & M_AXI_8_WREADY
    | (_slave_b_bits_T_306 & _slave_b_bits_T_307
         ? 4'h9
         : _slave_b_bits_T_303 & _slave_b_bits_T_304
             ? 4'h8
             : _slave_b_bits_T_300 & _slave_b_bits_T_301
                 ? 4'h7
                 : _slave_b_bits_T_297 & _slave_b_bits_T_298
                     ? 4'h6
                     : _slave_b_bits_T_294 & _slave_b_bits_T_295
                         ? 4'h5
                         : (|(S_AXI_AWADDR[31:17])) & _slave_b_bits_T_292
                             ? 4'h4
                             : _slave_b_bits_T_288 & _slave_b_bits_T_289
                                 ? 4'h3
                                 : _slave_b_bits_T_285 & _slave_b_bits_T_286
                                     ? 4'h2
                                     : {3'h0,
                                        _slave_b_bits_T_282
                                          & _slave_b_bits_T_283}) == 4'h9
    & M_AXI_9_WREADY;
  assign S_AXI_BVALID =
    (_slave_b_bits_T_306 & _slave_b_bits_T_307
       ? 4'h9
       : _slave_b_bits_T_303 & _slave_b_bits_T_304
           ? 4'h8
           : _slave_b_bits_T_300 & _slave_b_bits_T_301
               ? 4'h7
               : _slave_b_bits_T_297 & _slave_b_bits_T_298
                   ? 4'h6
                   : _slave_b_bits_T_294 & _slave_b_bits_T_295
                       ? 4'h5
                       : (|(S_AXI_AWADDR[31:17])) & _slave_b_bits_T_292
                           ? 4'h4
                           : _slave_b_bits_T_288 & _slave_b_bits_T_289
                               ? 4'h3
                               : _slave_b_bits_T_285 & _slave_b_bits_T_286
                                   ? 4'h2
                                   : {3'h0,
                                      _slave_b_bits_T_282 & _slave_b_bits_T_283}) == 4'h0
    & M_AXI_0_BVALID
    | (_slave_b_bits_T_306 & _slave_b_bits_T_307
         ? 4'h9
         : _slave_b_bits_T_303 & _slave_b_bits_T_304
             ? 4'h8
             : _slave_b_bits_T_300 & _slave_b_bits_T_301
                 ? 4'h7
                 : _slave_b_bits_T_297 & _slave_b_bits_T_298
                     ? 4'h6
                     : _slave_b_bits_T_294 & _slave_b_bits_T_295
                         ? 4'h5
                         : (|(S_AXI_AWADDR[31:17])) & _slave_b_bits_T_292
                             ? 4'h4
                             : _slave_b_bits_T_288 & _slave_b_bits_T_289
                                 ? 4'h3
                                 : _slave_b_bits_T_285 & _slave_b_bits_T_286
                                     ? 4'h2
                                     : {3'h0,
                                        _slave_b_bits_T_282
                                          & _slave_b_bits_T_283}) == 4'h1 & M_AXI_1_BVALID
    | (_slave_b_bits_T_306 & _slave_b_bits_T_307
         ? 4'h9
         : _slave_b_bits_T_303 & _slave_b_bits_T_304
             ? 4'h8
             : _slave_b_bits_T_300 & _slave_b_bits_T_301
                 ? 4'h7
                 : _slave_b_bits_T_297 & _slave_b_bits_T_298
                     ? 4'h6
                     : _slave_b_bits_T_294 & _slave_b_bits_T_295
                         ? 4'h5
                         : (|(S_AXI_AWADDR[31:17])) & _slave_b_bits_T_292
                             ? 4'h4
                             : _slave_b_bits_T_288 & _slave_b_bits_T_289
                                 ? 4'h3
                                 : _slave_b_bits_T_285 & _slave_b_bits_T_286
                                     ? 4'h2
                                     : {3'h0,
                                        _slave_b_bits_T_282
                                          & _slave_b_bits_T_283}) == 4'h2 & M_AXI_2_BVALID
    | (_slave_b_bits_T_306 & _slave_b_bits_T_307
         ? 4'h9
         : _slave_b_bits_T_303 & _slave_b_bits_T_304
             ? 4'h8
             : _slave_b_bits_T_300 & _slave_b_bits_T_301
                 ? 4'h7
                 : _slave_b_bits_T_297 & _slave_b_bits_T_298
                     ? 4'h6
                     : _slave_b_bits_T_294 & _slave_b_bits_T_295
                         ? 4'h5
                         : (|(S_AXI_AWADDR[31:17])) & _slave_b_bits_T_292
                             ? 4'h4
                             : _slave_b_bits_T_288 & _slave_b_bits_T_289
                                 ? 4'h3
                                 : _slave_b_bits_T_285 & _slave_b_bits_T_286
                                     ? 4'h2
                                     : {3'h0,
                                        _slave_b_bits_T_282
                                          & _slave_b_bits_T_283}) == 4'h3 & M_AXI_3_BVALID
    | (_slave_b_bits_T_306 & _slave_b_bits_T_307
         ? 4'h9
         : _slave_b_bits_T_303 & _slave_b_bits_T_304
             ? 4'h8
             : _slave_b_bits_T_300 & _slave_b_bits_T_301
                 ? 4'h7
                 : _slave_b_bits_T_297 & _slave_b_bits_T_298
                     ? 4'h6
                     : _slave_b_bits_T_294 & _slave_b_bits_T_295
                         ? 4'h5
                         : (|(S_AXI_AWADDR[31:17])) & _slave_b_bits_T_292
                             ? 4'h4
                             : _slave_b_bits_T_288 & _slave_b_bits_T_289
                                 ? 4'h3
                                 : _slave_b_bits_T_285 & _slave_b_bits_T_286
                                     ? 4'h2
                                     : {3'h0,
                                        _slave_b_bits_T_282
                                          & _slave_b_bits_T_283}) == 4'h4 & M_AXI_4_BVALID
    | (_slave_b_bits_T_306 & _slave_b_bits_T_307
         ? 4'h9
         : _slave_b_bits_T_303 & _slave_b_bits_T_304
             ? 4'h8
             : _slave_b_bits_T_300 & _slave_b_bits_T_301
                 ? 4'h7
                 : _slave_b_bits_T_297 & _slave_b_bits_T_298
                     ? 4'h6
                     : _slave_b_bits_T_294 & _slave_b_bits_T_295
                         ? 4'h5
                         : (|(S_AXI_AWADDR[31:17])) & _slave_b_bits_T_292
                             ? 4'h4
                             : _slave_b_bits_T_288 & _slave_b_bits_T_289
                                 ? 4'h3
                                 : _slave_b_bits_T_285 & _slave_b_bits_T_286
                                     ? 4'h2
                                     : {3'h0,
                                        _slave_b_bits_T_282
                                          & _slave_b_bits_T_283}) == 4'h5 & M_AXI_5_BVALID
    | (_slave_b_bits_T_306 & _slave_b_bits_T_307
         ? 4'h9
         : _slave_b_bits_T_303 & _slave_b_bits_T_304
             ? 4'h8
             : _slave_b_bits_T_300 & _slave_b_bits_T_301
                 ? 4'h7
                 : _slave_b_bits_T_297 & _slave_b_bits_T_298
                     ? 4'h6
                     : _slave_b_bits_T_294 & _slave_b_bits_T_295
                         ? 4'h5
                         : (|(S_AXI_AWADDR[31:17])) & _slave_b_bits_T_292
                             ? 4'h4
                             : _slave_b_bits_T_288 & _slave_b_bits_T_289
                                 ? 4'h3
                                 : _slave_b_bits_T_285 & _slave_b_bits_T_286
                                     ? 4'h2
                                     : {3'h0,
                                        _slave_b_bits_T_282
                                          & _slave_b_bits_T_283}) == 4'h6 & M_AXI_6_BVALID
    | (_slave_b_bits_T_306 & _slave_b_bits_T_307
         ? 4'h9
         : _slave_b_bits_T_303 & _slave_b_bits_T_304
             ? 4'h8
             : _slave_b_bits_T_300 & _slave_b_bits_T_301
                 ? 4'h7
                 : _slave_b_bits_T_297 & _slave_b_bits_T_298
                     ? 4'h6
                     : _slave_b_bits_T_294 & _slave_b_bits_T_295
                         ? 4'h5
                         : (|(S_AXI_AWADDR[31:17])) & _slave_b_bits_T_292
                             ? 4'h4
                             : _slave_b_bits_T_288 & _slave_b_bits_T_289
                                 ? 4'h3
                                 : _slave_b_bits_T_285 & _slave_b_bits_T_286
                                     ? 4'h2
                                     : {3'h0,
                                        _slave_b_bits_T_282
                                          & _slave_b_bits_T_283}) == 4'h7 & M_AXI_7_BVALID
    | (_slave_b_bits_T_306 & _slave_b_bits_T_307
         ? 4'h9
         : _slave_b_bits_T_303 & _slave_b_bits_T_304
             ? 4'h8
             : _slave_b_bits_T_300 & _slave_b_bits_T_301
                 ? 4'h7
                 : _slave_b_bits_T_297 & _slave_b_bits_T_298
                     ? 4'h6
                     : _slave_b_bits_T_294 & _slave_b_bits_T_295
                         ? 4'h5
                         : (|(S_AXI_AWADDR[31:17])) & _slave_b_bits_T_292
                             ? 4'h4
                             : _slave_b_bits_T_288 & _slave_b_bits_T_289
                                 ? 4'h3
                                 : _slave_b_bits_T_285 & _slave_b_bits_T_286
                                     ? 4'h2
                                     : {3'h0,
                                        _slave_b_bits_T_282
                                          & _slave_b_bits_T_283}) == 4'h8 & M_AXI_8_BVALID
    | (_slave_b_bits_T_306 & _slave_b_bits_T_307
         ? 4'h9
         : _slave_b_bits_T_303 & _slave_b_bits_T_304
             ? 4'h8
             : _slave_b_bits_T_300 & _slave_b_bits_T_301
                 ? 4'h7
                 : _slave_b_bits_T_297 & _slave_b_bits_T_298
                     ? 4'h6
                     : _slave_b_bits_T_294 & _slave_b_bits_T_295
                         ? 4'h5
                         : (|(S_AXI_AWADDR[31:17])) & _slave_b_bits_T_292
                             ? 4'h4
                             : _slave_b_bits_T_288 & _slave_b_bits_T_289
                                 ? 4'h3
                                 : _slave_b_bits_T_285 & _slave_b_bits_T_286
                                     ? 4'h2
                                     : {3'h0,
                                        _slave_b_bits_T_282
                                          & _slave_b_bits_T_283}) == 4'h9
    & M_AXI_9_BVALID;
  assign S_AXI_ARREADY =
    (_slave_r_bits_T_306 & _slave_r_bits_T_307
       ? 4'h9
       : _slave_r_bits_T_303 & _slave_r_bits_T_304
           ? 4'h8
           : _slave_r_bits_T_300 & _slave_r_bits_T_301
               ? 4'h7
               : _slave_r_bits_T_297 & _slave_r_bits_T_298
                   ? 4'h6
                   : _slave_r_bits_T_294 & _slave_r_bits_T_295
                       ? 4'h5
                       : (|(S_AXI_ARADDR[31:17])) & _slave_r_bits_T_292
                           ? 4'h4
                           : _slave_r_bits_T_288 & _slave_r_bits_T_289
                               ? 4'h3
                               : _slave_r_bits_T_285 & _slave_r_bits_T_286
                                   ? 4'h2
                                   : {3'h0,
                                      _slave_r_bits_T_282 & _slave_r_bits_T_283}) == 4'h0
    & M_AXI_0_ARREADY
    | (_slave_r_bits_T_306 & _slave_r_bits_T_307
         ? 4'h9
         : _slave_r_bits_T_303 & _slave_r_bits_T_304
             ? 4'h8
             : _slave_r_bits_T_300 & _slave_r_bits_T_301
                 ? 4'h7
                 : _slave_r_bits_T_297 & _slave_r_bits_T_298
                     ? 4'h6
                     : _slave_r_bits_T_294 & _slave_r_bits_T_295
                         ? 4'h5
                         : (|(S_AXI_ARADDR[31:17])) & _slave_r_bits_T_292
                             ? 4'h4
                             : _slave_r_bits_T_288 & _slave_r_bits_T_289
                                 ? 4'h3
                                 : _slave_r_bits_T_285 & _slave_r_bits_T_286
                                     ? 4'h2
                                     : {3'h0,
                                        _slave_r_bits_T_282
                                          & _slave_r_bits_T_283}) == 4'h1
    & M_AXI_1_ARREADY
    | (_slave_r_bits_T_306 & _slave_r_bits_T_307
         ? 4'h9
         : _slave_r_bits_T_303 & _slave_r_bits_T_304
             ? 4'h8
             : _slave_r_bits_T_300 & _slave_r_bits_T_301
                 ? 4'h7
                 : _slave_r_bits_T_297 & _slave_r_bits_T_298
                     ? 4'h6
                     : _slave_r_bits_T_294 & _slave_r_bits_T_295
                         ? 4'h5
                         : (|(S_AXI_ARADDR[31:17])) & _slave_r_bits_T_292
                             ? 4'h4
                             : _slave_r_bits_T_288 & _slave_r_bits_T_289
                                 ? 4'h3
                                 : _slave_r_bits_T_285 & _slave_r_bits_T_286
                                     ? 4'h2
                                     : {3'h0,
                                        _slave_r_bits_T_282
                                          & _slave_r_bits_T_283}) == 4'h2
    & M_AXI_2_ARREADY
    | (_slave_r_bits_T_306 & _slave_r_bits_T_307
         ? 4'h9
         : _slave_r_bits_T_303 & _slave_r_bits_T_304
             ? 4'h8
             : _slave_r_bits_T_300 & _slave_r_bits_T_301
                 ? 4'h7
                 : _slave_r_bits_T_297 & _slave_r_bits_T_298
                     ? 4'h6
                     : _slave_r_bits_T_294 & _slave_r_bits_T_295
                         ? 4'h5
                         : (|(S_AXI_ARADDR[31:17])) & _slave_r_bits_T_292
                             ? 4'h4
                             : _slave_r_bits_T_288 & _slave_r_bits_T_289
                                 ? 4'h3
                                 : _slave_r_bits_T_285 & _slave_r_bits_T_286
                                     ? 4'h2
                                     : {3'h0,
                                        _slave_r_bits_T_282
                                          & _slave_r_bits_T_283}) == 4'h3
    & M_AXI_3_ARREADY
    | (_slave_r_bits_T_306 & _slave_r_bits_T_307
         ? 4'h9
         : _slave_r_bits_T_303 & _slave_r_bits_T_304
             ? 4'h8
             : _slave_r_bits_T_300 & _slave_r_bits_T_301
                 ? 4'h7
                 : _slave_r_bits_T_297 & _slave_r_bits_T_298
                     ? 4'h6
                     : _slave_r_bits_T_294 & _slave_r_bits_T_295
                         ? 4'h5
                         : (|(S_AXI_ARADDR[31:17])) & _slave_r_bits_T_292
                             ? 4'h4
                             : _slave_r_bits_T_288 & _slave_r_bits_T_289
                                 ? 4'h3
                                 : _slave_r_bits_T_285 & _slave_r_bits_T_286
                                     ? 4'h2
                                     : {3'h0,
                                        _slave_r_bits_T_282
                                          & _slave_r_bits_T_283}) == 4'h4
    & M_AXI_4_ARREADY
    | (_slave_r_bits_T_306 & _slave_r_bits_T_307
         ? 4'h9
         : _slave_r_bits_T_303 & _slave_r_bits_T_304
             ? 4'h8
             : _slave_r_bits_T_300 & _slave_r_bits_T_301
                 ? 4'h7
                 : _slave_r_bits_T_297 & _slave_r_bits_T_298
                     ? 4'h6
                     : _slave_r_bits_T_294 & _slave_r_bits_T_295
                         ? 4'h5
                         : (|(S_AXI_ARADDR[31:17])) & _slave_r_bits_T_292
                             ? 4'h4
                             : _slave_r_bits_T_288 & _slave_r_bits_T_289
                                 ? 4'h3
                                 : _slave_r_bits_T_285 & _slave_r_bits_T_286
                                     ? 4'h2
                                     : {3'h0,
                                        _slave_r_bits_T_282
                                          & _slave_r_bits_T_283}) == 4'h5
    & M_AXI_5_ARREADY
    | (_slave_r_bits_T_306 & _slave_r_bits_T_307
         ? 4'h9
         : _slave_r_bits_T_303 & _slave_r_bits_T_304
             ? 4'h8
             : _slave_r_bits_T_300 & _slave_r_bits_T_301
                 ? 4'h7
                 : _slave_r_bits_T_297 & _slave_r_bits_T_298
                     ? 4'h6
                     : _slave_r_bits_T_294 & _slave_r_bits_T_295
                         ? 4'h5
                         : (|(S_AXI_ARADDR[31:17])) & _slave_r_bits_T_292
                             ? 4'h4
                             : _slave_r_bits_T_288 & _slave_r_bits_T_289
                                 ? 4'h3
                                 : _slave_r_bits_T_285 & _slave_r_bits_T_286
                                     ? 4'h2
                                     : {3'h0,
                                        _slave_r_bits_T_282
                                          & _slave_r_bits_T_283}) == 4'h6
    & M_AXI_6_ARREADY
    | (_slave_r_bits_T_306 & _slave_r_bits_T_307
         ? 4'h9
         : _slave_r_bits_T_303 & _slave_r_bits_T_304
             ? 4'h8
             : _slave_r_bits_T_300 & _slave_r_bits_T_301
                 ? 4'h7
                 : _slave_r_bits_T_297 & _slave_r_bits_T_298
                     ? 4'h6
                     : _slave_r_bits_T_294 & _slave_r_bits_T_295
                         ? 4'h5
                         : (|(S_AXI_ARADDR[31:17])) & _slave_r_bits_T_292
                             ? 4'h4
                             : _slave_r_bits_T_288 & _slave_r_bits_T_289
                                 ? 4'h3
                                 : _slave_r_bits_T_285 & _slave_r_bits_T_286
                                     ? 4'h2
                                     : {3'h0,
                                        _slave_r_bits_T_282
                                          & _slave_r_bits_T_283}) == 4'h7
    & M_AXI_7_ARREADY
    | (_slave_r_bits_T_306 & _slave_r_bits_T_307
         ? 4'h9
         : _slave_r_bits_T_303 & _slave_r_bits_T_304
             ? 4'h8
             : _slave_r_bits_T_300 & _slave_r_bits_T_301
                 ? 4'h7
                 : _slave_r_bits_T_297 & _slave_r_bits_T_298
                     ? 4'h6
                     : _slave_r_bits_T_294 & _slave_r_bits_T_295
                         ? 4'h5
                         : (|(S_AXI_ARADDR[31:17])) & _slave_r_bits_T_292
                             ? 4'h4
                             : _slave_r_bits_T_288 & _slave_r_bits_T_289
                                 ? 4'h3
                                 : _slave_r_bits_T_285 & _slave_r_bits_T_286
                                     ? 4'h2
                                     : {3'h0,
                                        _slave_r_bits_T_282
                                          & _slave_r_bits_T_283}) == 4'h8
    & M_AXI_8_ARREADY
    | (_slave_r_bits_T_306 & _slave_r_bits_T_307
         ? 4'h9
         : _slave_r_bits_T_303 & _slave_r_bits_T_304
             ? 4'h8
             : _slave_r_bits_T_300 & _slave_r_bits_T_301
                 ? 4'h7
                 : _slave_r_bits_T_297 & _slave_r_bits_T_298
                     ? 4'h6
                     : _slave_r_bits_T_294 & _slave_r_bits_T_295
                         ? 4'h5
                         : (|(S_AXI_ARADDR[31:17])) & _slave_r_bits_T_292
                             ? 4'h4
                             : _slave_r_bits_T_288 & _slave_r_bits_T_289
                                 ? 4'h3
                                 : _slave_r_bits_T_285 & _slave_r_bits_T_286
                                     ? 4'h2
                                     : {3'h0,
                                        _slave_r_bits_T_282
                                          & _slave_r_bits_T_283}) == 4'h9
    & M_AXI_9_ARREADY;
  assign S_AXI_RDATA =
    ((_slave_r_bits_T_306 & _slave_r_bits_T_307
        ? 4'h9
        : _slave_r_bits_T_303 & _slave_r_bits_T_304
            ? 4'h8
            : _slave_r_bits_T_300 & _slave_r_bits_T_301
                ? 4'h7
                : _slave_r_bits_T_297 & _slave_r_bits_T_298
                    ? 4'h6
                    : _slave_r_bits_T_294 & _slave_r_bits_T_295
                        ? 4'h5
                        : (|(S_AXI_ARADDR[31:17])) & _slave_r_bits_T_292
                            ? 4'h4
                            : _slave_r_bits_T_288 & _slave_r_bits_T_289
                                ? 4'h3
                                : _slave_r_bits_T_285 & _slave_r_bits_T_286
                                    ? 4'h2
                                    : {3'h0,
                                       _slave_r_bits_T_282 & _slave_r_bits_T_283}) == 4'h0
       ? M_AXI_0_RDATA
       : 32'h0)
    | ((_slave_r_bits_T_306 & _slave_r_bits_T_307
          ? 4'h9
          : _slave_r_bits_T_303 & _slave_r_bits_T_304
              ? 4'h8
              : _slave_r_bits_T_300 & _slave_r_bits_T_301
                  ? 4'h7
                  : _slave_r_bits_T_297 & _slave_r_bits_T_298
                      ? 4'h6
                      : _slave_r_bits_T_294 & _slave_r_bits_T_295
                          ? 4'h5
                          : (|(S_AXI_ARADDR[31:17])) & _slave_r_bits_T_292
                              ? 4'h4
                              : _slave_r_bits_T_288 & _slave_r_bits_T_289
                                  ? 4'h3
                                  : _slave_r_bits_T_285 & _slave_r_bits_T_286
                                      ? 4'h2
                                      : {3'h0,
                                         _slave_r_bits_T_282
                                           & _slave_r_bits_T_283}) == 4'h1
         ? M_AXI_1_RDATA
         : 32'h0)
    | ((_slave_r_bits_T_306 & _slave_r_bits_T_307
          ? 4'h9
          : _slave_r_bits_T_303 & _slave_r_bits_T_304
              ? 4'h8
              : _slave_r_bits_T_300 & _slave_r_bits_T_301
                  ? 4'h7
                  : _slave_r_bits_T_297 & _slave_r_bits_T_298
                      ? 4'h6
                      : _slave_r_bits_T_294 & _slave_r_bits_T_295
                          ? 4'h5
                          : (|(S_AXI_ARADDR[31:17])) & _slave_r_bits_T_292
                              ? 4'h4
                              : _slave_r_bits_T_288 & _slave_r_bits_T_289
                                  ? 4'h3
                                  : _slave_r_bits_T_285 & _slave_r_bits_T_286
                                      ? 4'h2
                                      : {3'h0,
                                         _slave_r_bits_T_282
                                           & _slave_r_bits_T_283}) == 4'h2
         ? M_AXI_2_RDATA
         : 32'h0)
    | ((_slave_r_bits_T_306 & _slave_r_bits_T_307
          ? 4'h9
          : _slave_r_bits_T_303 & _slave_r_bits_T_304
              ? 4'h8
              : _slave_r_bits_T_300 & _slave_r_bits_T_301
                  ? 4'h7
                  : _slave_r_bits_T_297 & _slave_r_bits_T_298
                      ? 4'h6
                      : _slave_r_bits_T_294 & _slave_r_bits_T_295
                          ? 4'h5
                          : (|(S_AXI_ARADDR[31:17])) & _slave_r_bits_T_292
                              ? 4'h4
                              : _slave_r_bits_T_288 & _slave_r_bits_T_289
                                  ? 4'h3
                                  : _slave_r_bits_T_285 & _slave_r_bits_T_286
                                      ? 4'h2
                                      : {3'h0,
                                         _slave_r_bits_T_282
                                           & _slave_r_bits_T_283}) == 4'h3
         ? M_AXI_3_RDATA
         : 32'h0)
    | ((_slave_r_bits_T_306 & _slave_r_bits_T_307
          ? 4'h9
          : _slave_r_bits_T_303 & _slave_r_bits_T_304
              ? 4'h8
              : _slave_r_bits_T_300 & _slave_r_bits_T_301
                  ? 4'h7
                  : _slave_r_bits_T_297 & _slave_r_bits_T_298
                      ? 4'h6
                      : _slave_r_bits_T_294 & _slave_r_bits_T_295
                          ? 4'h5
                          : (|(S_AXI_ARADDR[31:17])) & _slave_r_bits_T_292
                              ? 4'h4
                              : _slave_r_bits_T_288 & _slave_r_bits_T_289
                                  ? 4'h3
                                  : _slave_r_bits_T_285 & _slave_r_bits_T_286
                                      ? 4'h2
                                      : {3'h0,
                                         _slave_r_bits_T_282
                                           & _slave_r_bits_T_283}) == 4'h4
         ? M_AXI_4_RDATA
         : 32'h0)
    | ((_slave_r_bits_T_306 & _slave_r_bits_T_307
          ? 4'h9
          : _slave_r_bits_T_303 & _slave_r_bits_T_304
              ? 4'h8
              : _slave_r_bits_T_300 & _slave_r_bits_T_301
                  ? 4'h7
                  : _slave_r_bits_T_297 & _slave_r_bits_T_298
                      ? 4'h6
                      : _slave_r_bits_T_294 & _slave_r_bits_T_295
                          ? 4'h5
                          : (|(S_AXI_ARADDR[31:17])) & _slave_r_bits_T_292
                              ? 4'h4
                              : _slave_r_bits_T_288 & _slave_r_bits_T_289
                                  ? 4'h3
                                  : _slave_r_bits_T_285 & _slave_r_bits_T_286
                                      ? 4'h2
                                      : {3'h0,
                                         _slave_r_bits_T_282
                                           & _slave_r_bits_T_283}) == 4'h5
         ? M_AXI_5_RDATA
         : 32'h0)
    | ((_slave_r_bits_T_306 & _slave_r_bits_T_307
          ? 4'h9
          : _slave_r_bits_T_303 & _slave_r_bits_T_304
              ? 4'h8
              : _slave_r_bits_T_300 & _slave_r_bits_T_301
                  ? 4'h7
                  : _slave_r_bits_T_297 & _slave_r_bits_T_298
                      ? 4'h6
                      : _slave_r_bits_T_294 & _slave_r_bits_T_295
                          ? 4'h5
                          : (|(S_AXI_ARADDR[31:17])) & _slave_r_bits_T_292
                              ? 4'h4
                              : _slave_r_bits_T_288 & _slave_r_bits_T_289
                                  ? 4'h3
                                  : _slave_r_bits_T_285 & _slave_r_bits_T_286
                                      ? 4'h2
                                      : {3'h0,
                                         _slave_r_bits_T_282
                                           & _slave_r_bits_T_283}) == 4'h6
         ? M_AXI_6_RDATA
         : 32'h0)
    | ((_slave_r_bits_T_306 & _slave_r_bits_T_307
          ? 4'h9
          : _slave_r_bits_T_303 & _slave_r_bits_T_304
              ? 4'h8
              : _slave_r_bits_T_300 & _slave_r_bits_T_301
                  ? 4'h7
                  : _slave_r_bits_T_297 & _slave_r_bits_T_298
                      ? 4'h6
                      : _slave_r_bits_T_294 & _slave_r_bits_T_295
                          ? 4'h5
                          : (|(S_AXI_ARADDR[31:17])) & _slave_r_bits_T_292
                              ? 4'h4
                              : _slave_r_bits_T_288 & _slave_r_bits_T_289
                                  ? 4'h3
                                  : _slave_r_bits_T_285 & _slave_r_bits_T_286
                                      ? 4'h2
                                      : {3'h0,
                                         _slave_r_bits_T_282
                                           & _slave_r_bits_T_283}) == 4'h7
         ? M_AXI_7_RDATA
         : 32'h0)
    | ((_slave_r_bits_T_306 & _slave_r_bits_T_307
          ? 4'h9
          : _slave_r_bits_T_303 & _slave_r_bits_T_304
              ? 4'h8
              : _slave_r_bits_T_300 & _slave_r_bits_T_301
                  ? 4'h7
                  : _slave_r_bits_T_297 & _slave_r_bits_T_298
                      ? 4'h6
                      : _slave_r_bits_T_294 & _slave_r_bits_T_295
                          ? 4'h5
                          : (|(S_AXI_ARADDR[31:17])) & _slave_r_bits_T_292
                              ? 4'h4
                              : _slave_r_bits_T_288 & _slave_r_bits_T_289
                                  ? 4'h3
                                  : _slave_r_bits_T_285 & _slave_r_bits_T_286
                                      ? 4'h2
                                      : {3'h0,
                                         _slave_r_bits_T_282
                                           & _slave_r_bits_T_283}) == 4'h8
         ? M_AXI_8_RDATA
         : 32'h0)
    | ((_slave_r_bits_T_306 & _slave_r_bits_T_307
          ? 4'h9
          : _slave_r_bits_T_303 & _slave_r_bits_T_304
              ? 4'h8
              : _slave_r_bits_T_300 & _slave_r_bits_T_301
                  ? 4'h7
                  : _slave_r_bits_T_297 & _slave_r_bits_T_298
                      ? 4'h6
                      : _slave_r_bits_T_294 & _slave_r_bits_T_295
                          ? 4'h5
                          : (|(S_AXI_ARADDR[31:17])) & _slave_r_bits_T_292
                              ? 4'h4
                              : _slave_r_bits_T_288 & _slave_r_bits_T_289
                                  ? 4'h3
                                  : _slave_r_bits_T_285 & _slave_r_bits_T_286
                                      ? 4'h2
                                      : {3'h0,
                                         _slave_r_bits_T_282
                                           & _slave_r_bits_T_283}) == 4'h9
         ? M_AXI_9_RDATA
         : 32'h0);
  assign S_AXI_RVALID =
    (_slave_r_bits_T_306 & _slave_r_bits_T_307
       ? 4'h9
       : _slave_r_bits_T_303 & _slave_r_bits_T_304
           ? 4'h8
           : _slave_r_bits_T_300 & _slave_r_bits_T_301
               ? 4'h7
               : _slave_r_bits_T_297 & _slave_r_bits_T_298
                   ? 4'h6
                   : _slave_r_bits_T_294 & _slave_r_bits_T_295
                       ? 4'h5
                       : (|(S_AXI_ARADDR[31:17])) & _slave_r_bits_T_292
                           ? 4'h4
                           : _slave_r_bits_T_288 & _slave_r_bits_T_289
                               ? 4'h3
                               : _slave_r_bits_T_285 & _slave_r_bits_T_286
                                   ? 4'h2
                                   : {3'h0,
                                      _slave_r_bits_T_282 & _slave_r_bits_T_283}) == 4'h0
    & M_AXI_0_RVALID
    | (_slave_r_bits_T_306 & _slave_r_bits_T_307
         ? 4'h9
         : _slave_r_bits_T_303 & _slave_r_bits_T_304
             ? 4'h8
             : _slave_r_bits_T_300 & _slave_r_bits_T_301
                 ? 4'h7
                 : _slave_r_bits_T_297 & _slave_r_bits_T_298
                     ? 4'h6
                     : _slave_r_bits_T_294 & _slave_r_bits_T_295
                         ? 4'h5
                         : (|(S_AXI_ARADDR[31:17])) & _slave_r_bits_T_292
                             ? 4'h4
                             : _slave_r_bits_T_288 & _slave_r_bits_T_289
                                 ? 4'h3
                                 : _slave_r_bits_T_285 & _slave_r_bits_T_286
                                     ? 4'h2
                                     : {3'h0,
                                        _slave_r_bits_T_282
                                          & _slave_r_bits_T_283}) == 4'h1 & M_AXI_1_RVALID
    | (_slave_r_bits_T_306 & _slave_r_bits_T_307
         ? 4'h9
         : _slave_r_bits_T_303 & _slave_r_bits_T_304
             ? 4'h8
             : _slave_r_bits_T_300 & _slave_r_bits_T_301
                 ? 4'h7
                 : _slave_r_bits_T_297 & _slave_r_bits_T_298
                     ? 4'h6
                     : _slave_r_bits_T_294 & _slave_r_bits_T_295
                         ? 4'h5
                         : (|(S_AXI_ARADDR[31:17])) & _slave_r_bits_T_292
                             ? 4'h4
                             : _slave_r_bits_T_288 & _slave_r_bits_T_289
                                 ? 4'h3
                                 : _slave_r_bits_T_285 & _slave_r_bits_T_286
                                     ? 4'h2
                                     : {3'h0,
                                        _slave_r_bits_T_282
                                          & _slave_r_bits_T_283}) == 4'h2 & M_AXI_2_RVALID
    | (_slave_r_bits_T_306 & _slave_r_bits_T_307
         ? 4'h9
         : _slave_r_bits_T_303 & _slave_r_bits_T_304
             ? 4'h8
             : _slave_r_bits_T_300 & _slave_r_bits_T_301
                 ? 4'h7
                 : _slave_r_bits_T_297 & _slave_r_bits_T_298
                     ? 4'h6
                     : _slave_r_bits_T_294 & _slave_r_bits_T_295
                         ? 4'h5
                         : (|(S_AXI_ARADDR[31:17])) & _slave_r_bits_T_292
                             ? 4'h4
                             : _slave_r_bits_T_288 & _slave_r_bits_T_289
                                 ? 4'h3
                                 : _slave_r_bits_T_285 & _slave_r_bits_T_286
                                     ? 4'h2
                                     : {3'h0,
                                        _slave_r_bits_T_282
                                          & _slave_r_bits_T_283}) == 4'h3 & M_AXI_3_RVALID
    | (_slave_r_bits_T_306 & _slave_r_bits_T_307
         ? 4'h9
         : _slave_r_bits_T_303 & _slave_r_bits_T_304
             ? 4'h8
             : _slave_r_bits_T_300 & _slave_r_bits_T_301
                 ? 4'h7
                 : _slave_r_bits_T_297 & _slave_r_bits_T_298
                     ? 4'h6
                     : _slave_r_bits_T_294 & _slave_r_bits_T_295
                         ? 4'h5
                         : (|(S_AXI_ARADDR[31:17])) & _slave_r_bits_T_292
                             ? 4'h4
                             : _slave_r_bits_T_288 & _slave_r_bits_T_289
                                 ? 4'h3
                                 : _slave_r_bits_T_285 & _slave_r_bits_T_286
                                     ? 4'h2
                                     : {3'h0,
                                        _slave_r_bits_T_282
                                          & _slave_r_bits_T_283}) == 4'h4 & M_AXI_4_RVALID
    | (_slave_r_bits_T_306 & _slave_r_bits_T_307
         ? 4'h9
         : _slave_r_bits_T_303 & _slave_r_bits_T_304
             ? 4'h8
             : _slave_r_bits_T_300 & _slave_r_bits_T_301
                 ? 4'h7
                 : _slave_r_bits_T_297 & _slave_r_bits_T_298
                     ? 4'h6
                     : _slave_r_bits_T_294 & _slave_r_bits_T_295
                         ? 4'h5
                         : (|(S_AXI_ARADDR[31:17])) & _slave_r_bits_T_292
                             ? 4'h4
                             : _slave_r_bits_T_288 & _slave_r_bits_T_289
                                 ? 4'h3
                                 : _slave_r_bits_T_285 & _slave_r_bits_T_286
                                     ? 4'h2
                                     : {3'h0,
                                        _slave_r_bits_T_282
                                          & _slave_r_bits_T_283}) == 4'h5 & M_AXI_5_RVALID
    | (_slave_r_bits_T_306 & _slave_r_bits_T_307
         ? 4'h9
         : _slave_r_bits_T_303 & _slave_r_bits_T_304
             ? 4'h8
             : _slave_r_bits_T_300 & _slave_r_bits_T_301
                 ? 4'h7
                 : _slave_r_bits_T_297 & _slave_r_bits_T_298
                     ? 4'h6
                     : _slave_r_bits_T_294 & _slave_r_bits_T_295
                         ? 4'h5
                         : (|(S_AXI_ARADDR[31:17])) & _slave_r_bits_T_292
                             ? 4'h4
                             : _slave_r_bits_T_288 & _slave_r_bits_T_289
                                 ? 4'h3
                                 : _slave_r_bits_T_285 & _slave_r_bits_T_286
                                     ? 4'h2
                                     : {3'h0,
                                        _slave_r_bits_T_282
                                          & _slave_r_bits_T_283}) == 4'h6 & M_AXI_6_RVALID
    | (_slave_r_bits_T_306 & _slave_r_bits_T_307
         ? 4'h9
         : _slave_r_bits_T_303 & _slave_r_bits_T_304
             ? 4'h8
             : _slave_r_bits_T_300 & _slave_r_bits_T_301
                 ? 4'h7
                 : _slave_r_bits_T_297 & _slave_r_bits_T_298
                     ? 4'h6
                     : _slave_r_bits_T_294 & _slave_r_bits_T_295
                         ? 4'h5
                         : (|(S_AXI_ARADDR[31:17])) & _slave_r_bits_T_292
                             ? 4'h4
                             : _slave_r_bits_T_288 & _slave_r_bits_T_289
                                 ? 4'h3
                                 : _slave_r_bits_T_285 & _slave_r_bits_T_286
                                     ? 4'h2
                                     : {3'h0,
                                        _slave_r_bits_T_282
                                          & _slave_r_bits_T_283}) == 4'h7 & M_AXI_7_RVALID
    | (_slave_r_bits_T_306 & _slave_r_bits_T_307
         ? 4'h9
         : _slave_r_bits_T_303 & _slave_r_bits_T_304
             ? 4'h8
             : _slave_r_bits_T_300 & _slave_r_bits_T_301
                 ? 4'h7
                 : _slave_r_bits_T_297 & _slave_r_bits_T_298
                     ? 4'h6
                     : _slave_r_bits_T_294 & _slave_r_bits_T_295
                         ? 4'h5
                         : (|(S_AXI_ARADDR[31:17])) & _slave_r_bits_T_292
                             ? 4'h4
                             : _slave_r_bits_T_288 & _slave_r_bits_T_289
                                 ? 4'h3
                                 : _slave_r_bits_T_285 & _slave_r_bits_T_286
                                     ? 4'h2
                                     : {3'h0,
                                        _slave_r_bits_T_282
                                          & _slave_r_bits_T_283}) == 4'h8 & M_AXI_8_RVALID
    | (_slave_r_bits_T_306 & _slave_r_bits_T_307
         ? 4'h9
         : _slave_r_bits_T_303 & _slave_r_bits_T_304
             ? 4'h8
             : _slave_r_bits_T_300 & _slave_r_bits_T_301
                 ? 4'h7
                 : _slave_r_bits_T_297 & _slave_r_bits_T_298
                     ? 4'h6
                     : _slave_r_bits_T_294 & _slave_r_bits_T_295
                         ? 4'h5
                         : (|(S_AXI_ARADDR[31:17])) & _slave_r_bits_T_292
                             ? 4'h4
                             : _slave_r_bits_T_288 & _slave_r_bits_T_289
                                 ? 4'h3
                                 : _slave_r_bits_T_285 & _slave_r_bits_T_286
                                     ? 4'h2
                                     : {3'h0,
                                        _slave_r_bits_T_282
                                          & _slave_r_bits_T_283}) == 4'h9
    & M_AXI_9_RVALID;
  assign M_AXI_0_AWADDR = S_AXI_AWADDR;
  assign M_AXI_0_AWVALID =
    S_AXI_AWVALID
    & (_slave_b_bits_T_306 & _slave_b_bits_T_307
         ? 4'h9
         : _slave_b_bits_T_303 & _slave_b_bits_T_304
             ? 4'h8
             : _slave_b_bits_T_300 & _slave_b_bits_T_301
                 ? 4'h7
                 : _slave_b_bits_T_297 & _slave_b_bits_T_298
                     ? 4'h6
                     : _slave_b_bits_T_294 & _slave_b_bits_T_295
                         ? 4'h5
                         : (|(S_AXI_AWADDR[31:17])) & _slave_b_bits_T_292
                             ? 4'h4
                             : _slave_b_bits_T_288 & _slave_b_bits_T_289
                                 ? 4'h3
                                 : _slave_b_bits_T_285 & _slave_b_bits_T_286
                                     ? 4'h2
                                     : {3'h0,
                                        _slave_b_bits_T_282
                                          & _slave_b_bits_T_283}) == 4'h0;
  assign M_AXI_0_WDATA = S_AXI_WDATA;
  assign M_AXI_0_WVALID =
    S_AXI_WVALID
    & (_slave_b_bits_T_306 & _slave_b_bits_T_307
         ? 4'h9
         : _slave_b_bits_T_303 & _slave_b_bits_T_304
             ? 4'h8
             : _slave_b_bits_T_300 & _slave_b_bits_T_301
                 ? 4'h7
                 : _slave_b_bits_T_297 & _slave_b_bits_T_298
                     ? 4'h6
                     : _slave_b_bits_T_294 & _slave_b_bits_T_295
                         ? 4'h5
                         : (|(S_AXI_AWADDR[31:17])) & _slave_b_bits_T_292
                             ? 4'h4
                             : _slave_b_bits_T_288 & _slave_b_bits_T_289
                                 ? 4'h3
                                 : _slave_b_bits_T_285 & _slave_b_bits_T_286
                                     ? 4'h2
                                     : {3'h0,
                                        _slave_b_bits_T_282
                                          & _slave_b_bits_T_283}) == 4'h0;
  assign M_AXI_0_BREADY =
    S_AXI_BREADY
    & (_slave_b_bits_T_306 & _slave_b_bits_T_307
         ? 4'h9
         : _slave_b_bits_T_303 & _slave_b_bits_T_304
             ? 4'h8
             : _slave_b_bits_T_300 & _slave_b_bits_T_301
                 ? 4'h7
                 : _slave_b_bits_T_297 & _slave_b_bits_T_298
                     ? 4'h6
                     : _slave_b_bits_T_294 & _slave_b_bits_T_295
                         ? 4'h5
                         : (|(S_AXI_AWADDR[31:17])) & _slave_b_bits_T_292
                             ? 4'h4
                             : _slave_b_bits_T_288 & _slave_b_bits_T_289
                                 ? 4'h3
                                 : _slave_b_bits_T_285 & _slave_b_bits_T_286
                                     ? 4'h2
                                     : {3'h0,
                                        _slave_b_bits_T_282
                                          & _slave_b_bits_T_283}) == 4'h0;
  assign M_AXI_0_ARADDR = S_AXI_ARADDR;
  assign M_AXI_0_ARVALID =
    S_AXI_ARVALID
    & (_slave_r_bits_T_306 & _slave_r_bits_T_307
         ? 4'h9
         : _slave_r_bits_T_303 & _slave_r_bits_T_304
             ? 4'h8
             : _slave_r_bits_T_300 & _slave_r_bits_T_301
                 ? 4'h7
                 : _slave_r_bits_T_297 & _slave_r_bits_T_298
                     ? 4'h6
                     : _slave_r_bits_T_294 & _slave_r_bits_T_295
                         ? 4'h5
                         : (|(S_AXI_ARADDR[31:17])) & _slave_r_bits_T_292
                             ? 4'h4
                             : _slave_r_bits_T_288 & _slave_r_bits_T_289
                                 ? 4'h3
                                 : _slave_r_bits_T_285 & _slave_r_bits_T_286
                                     ? 4'h2
                                     : {3'h0,
                                        _slave_r_bits_T_282
                                          & _slave_r_bits_T_283}) == 4'h0;
  assign M_AXI_0_RREADY =
    S_AXI_RREADY
    & (_slave_r_bits_T_306 & _slave_r_bits_T_307
         ? 4'h9
         : _slave_r_bits_T_303 & _slave_r_bits_T_304
             ? 4'h8
             : _slave_r_bits_T_300 & _slave_r_bits_T_301
                 ? 4'h7
                 : _slave_r_bits_T_297 & _slave_r_bits_T_298
                     ? 4'h6
                     : _slave_r_bits_T_294 & _slave_r_bits_T_295
                         ? 4'h5
                         : (|(S_AXI_ARADDR[31:17])) & _slave_r_bits_T_292
                             ? 4'h4
                             : _slave_r_bits_T_288 & _slave_r_bits_T_289
                                 ? 4'h3
                                 : _slave_r_bits_T_285 & _slave_r_bits_T_286
                                     ? 4'h2
                                     : {3'h0,
                                        _slave_r_bits_T_282
                                          & _slave_r_bits_T_283}) == 4'h0;
  assign M_AXI_1_AWADDR = S_AXI_AWADDR;
  assign M_AXI_1_AWVALID =
    S_AXI_AWVALID
    & (_slave_b_bits_T_306 & _slave_b_bits_T_307
         ? 4'h9
         : _slave_b_bits_T_303 & _slave_b_bits_T_304
             ? 4'h8
             : _slave_b_bits_T_300 & _slave_b_bits_T_301
                 ? 4'h7
                 : _slave_b_bits_T_297 & _slave_b_bits_T_298
                     ? 4'h6
                     : _slave_b_bits_T_294 & _slave_b_bits_T_295
                         ? 4'h5
                         : (|(S_AXI_AWADDR[31:17])) & _slave_b_bits_T_292
                             ? 4'h4
                             : _slave_b_bits_T_288 & _slave_b_bits_T_289
                                 ? 4'h3
                                 : _slave_b_bits_T_285 & _slave_b_bits_T_286
                                     ? 4'h2
                                     : {3'h0,
                                        _slave_b_bits_T_282
                                          & _slave_b_bits_T_283}) == 4'h1;
  assign M_AXI_1_WDATA = S_AXI_WDATA;
  assign M_AXI_1_WVALID =
    S_AXI_WVALID
    & (_slave_b_bits_T_306 & _slave_b_bits_T_307
         ? 4'h9
         : _slave_b_bits_T_303 & _slave_b_bits_T_304
             ? 4'h8
             : _slave_b_bits_T_300 & _slave_b_bits_T_301
                 ? 4'h7
                 : _slave_b_bits_T_297 & _slave_b_bits_T_298
                     ? 4'h6
                     : _slave_b_bits_T_294 & _slave_b_bits_T_295
                         ? 4'h5
                         : (|(S_AXI_AWADDR[31:17])) & _slave_b_bits_T_292
                             ? 4'h4
                             : _slave_b_bits_T_288 & _slave_b_bits_T_289
                                 ? 4'h3
                                 : _slave_b_bits_T_285 & _slave_b_bits_T_286
                                     ? 4'h2
                                     : {3'h0,
                                        _slave_b_bits_T_282
                                          & _slave_b_bits_T_283}) == 4'h1;
  assign M_AXI_1_BREADY =
    S_AXI_BREADY
    & (_slave_b_bits_T_306 & _slave_b_bits_T_307
         ? 4'h9
         : _slave_b_bits_T_303 & _slave_b_bits_T_304
             ? 4'h8
             : _slave_b_bits_T_300 & _slave_b_bits_T_301
                 ? 4'h7
                 : _slave_b_bits_T_297 & _slave_b_bits_T_298
                     ? 4'h6
                     : _slave_b_bits_T_294 & _slave_b_bits_T_295
                         ? 4'h5
                         : (|(S_AXI_AWADDR[31:17])) & _slave_b_bits_T_292
                             ? 4'h4
                             : _slave_b_bits_T_288 & _slave_b_bits_T_289
                                 ? 4'h3
                                 : _slave_b_bits_T_285 & _slave_b_bits_T_286
                                     ? 4'h2
                                     : {3'h0,
                                        _slave_b_bits_T_282
                                          & _slave_b_bits_T_283}) == 4'h1;
  assign M_AXI_1_ARADDR = S_AXI_ARADDR;
  assign M_AXI_1_ARVALID =
    S_AXI_ARVALID
    & (_slave_r_bits_T_306 & _slave_r_bits_T_307
         ? 4'h9
         : _slave_r_bits_T_303 & _slave_r_bits_T_304
             ? 4'h8
             : _slave_r_bits_T_300 & _slave_r_bits_T_301
                 ? 4'h7
                 : _slave_r_bits_T_297 & _slave_r_bits_T_298
                     ? 4'h6
                     : _slave_r_bits_T_294 & _slave_r_bits_T_295
                         ? 4'h5
                         : (|(S_AXI_ARADDR[31:17])) & _slave_r_bits_T_292
                             ? 4'h4
                             : _slave_r_bits_T_288 & _slave_r_bits_T_289
                                 ? 4'h3
                                 : _slave_r_bits_T_285 & _slave_r_bits_T_286
                                     ? 4'h2
                                     : {3'h0,
                                        _slave_r_bits_T_282
                                          & _slave_r_bits_T_283}) == 4'h1;
  assign M_AXI_1_RREADY =
    S_AXI_RREADY
    & (_slave_r_bits_T_306 & _slave_r_bits_T_307
         ? 4'h9
         : _slave_r_bits_T_303 & _slave_r_bits_T_304
             ? 4'h8
             : _slave_r_bits_T_300 & _slave_r_bits_T_301
                 ? 4'h7
                 : _slave_r_bits_T_297 & _slave_r_bits_T_298
                     ? 4'h6
                     : _slave_r_bits_T_294 & _slave_r_bits_T_295
                         ? 4'h5
                         : (|(S_AXI_ARADDR[31:17])) & _slave_r_bits_T_292
                             ? 4'h4
                             : _slave_r_bits_T_288 & _slave_r_bits_T_289
                                 ? 4'h3
                                 : _slave_r_bits_T_285 & _slave_r_bits_T_286
                                     ? 4'h2
                                     : {3'h0,
                                        _slave_r_bits_T_282
                                          & _slave_r_bits_T_283}) == 4'h1;
  assign M_AXI_2_AWADDR = S_AXI_AWADDR;
  assign M_AXI_2_AWVALID =
    S_AXI_AWVALID
    & (_slave_b_bits_T_306 & _slave_b_bits_T_307
         ? 4'h9
         : _slave_b_bits_T_303 & _slave_b_bits_T_304
             ? 4'h8
             : _slave_b_bits_T_300 & _slave_b_bits_T_301
                 ? 4'h7
                 : _slave_b_bits_T_297 & _slave_b_bits_T_298
                     ? 4'h6
                     : _slave_b_bits_T_294 & _slave_b_bits_T_295
                         ? 4'h5
                         : (|(S_AXI_AWADDR[31:17])) & _slave_b_bits_T_292
                             ? 4'h4
                             : _slave_b_bits_T_288 & _slave_b_bits_T_289
                                 ? 4'h3
                                 : _slave_b_bits_T_285 & _slave_b_bits_T_286
                                     ? 4'h2
                                     : {3'h0,
                                        _slave_b_bits_T_282
                                          & _slave_b_bits_T_283}) == 4'h2;
  assign M_AXI_2_WDATA = S_AXI_WDATA;
  assign M_AXI_2_WVALID =
    S_AXI_WVALID
    & (_slave_b_bits_T_306 & _slave_b_bits_T_307
         ? 4'h9
         : _slave_b_bits_T_303 & _slave_b_bits_T_304
             ? 4'h8
             : _slave_b_bits_T_300 & _slave_b_bits_T_301
                 ? 4'h7
                 : _slave_b_bits_T_297 & _slave_b_bits_T_298
                     ? 4'h6
                     : _slave_b_bits_T_294 & _slave_b_bits_T_295
                         ? 4'h5
                         : (|(S_AXI_AWADDR[31:17])) & _slave_b_bits_T_292
                             ? 4'h4
                             : _slave_b_bits_T_288 & _slave_b_bits_T_289
                                 ? 4'h3
                                 : _slave_b_bits_T_285 & _slave_b_bits_T_286
                                     ? 4'h2
                                     : {3'h0,
                                        _slave_b_bits_T_282
                                          & _slave_b_bits_T_283}) == 4'h2;
  assign M_AXI_2_BREADY =
    S_AXI_BREADY
    & (_slave_b_bits_T_306 & _slave_b_bits_T_307
         ? 4'h9
         : _slave_b_bits_T_303 & _slave_b_bits_T_304
             ? 4'h8
             : _slave_b_bits_T_300 & _slave_b_bits_T_301
                 ? 4'h7
                 : _slave_b_bits_T_297 & _slave_b_bits_T_298
                     ? 4'h6
                     : _slave_b_bits_T_294 & _slave_b_bits_T_295
                         ? 4'h5
                         : (|(S_AXI_AWADDR[31:17])) & _slave_b_bits_T_292
                             ? 4'h4
                             : _slave_b_bits_T_288 & _slave_b_bits_T_289
                                 ? 4'h3
                                 : _slave_b_bits_T_285 & _slave_b_bits_T_286
                                     ? 4'h2
                                     : {3'h0,
                                        _slave_b_bits_T_282
                                          & _slave_b_bits_T_283}) == 4'h2;
  assign M_AXI_2_ARADDR = S_AXI_ARADDR;
  assign M_AXI_2_ARVALID =
    S_AXI_ARVALID
    & (_slave_r_bits_T_306 & _slave_r_bits_T_307
         ? 4'h9
         : _slave_r_bits_T_303 & _slave_r_bits_T_304
             ? 4'h8
             : _slave_r_bits_T_300 & _slave_r_bits_T_301
                 ? 4'h7
                 : _slave_r_bits_T_297 & _slave_r_bits_T_298
                     ? 4'h6
                     : _slave_r_bits_T_294 & _slave_r_bits_T_295
                         ? 4'h5
                         : (|(S_AXI_ARADDR[31:17])) & _slave_r_bits_T_292
                             ? 4'h4
                             : _slave_r_bits_T_288 & _slave_r_bits_T_289
                                 ? 4'h3
                                 : _slave_r_bits_T_285 & _slave_r_bits_T_286
                                     ? 4'h2
                                     : {3'h0,
                                        _slave_r_bits_T_282
                                          & _slave_r_bits_T_283}) == 4'h2;
  assign M_AXI_2_RREADY =
    S_AXI_RREADY
    & (_slave_r_bits_T_306 & _slave_r_bits_T_307
         ? 4'h9
         : _slave_r_bits_T_303 & _slave_r_bits_T_304
             ? 4'h8
             : _slave_r_bits_T_300 & _slave_r_bits_T_301
                 ? 4'h7
                 : _slave_r_bits_T_297 & _slave_r_bits_T_298
                     ? 4'h6
                     : _slave_r_bits_T_294 & _slave_r_bits_T_295
                         ? 4'h5
                         : (|(S_AXI_ARADDR[31:17])) & _slave_r_bits_T_292
                             ? 4'h4
                             : _slave_r_bits_T_288 & _slave_r_bits_T_289
                                 ? 4'h3
                                 : _slave_r_bits_T_285 & _slave_r_bits_T_286
                                     ? 4'h2
                                     : {3'h0,
                                        _slave_r_bits_T_282
                                          & _slave_r_bits_T_283}) == 4'h2;
  assign M_AXI_3_AWADDR = S_AXI_AWADDR;
  assign M_AXI_3_AWVALID =
    S_AXI_AWVALID
    & (_slave_b_bits_T_306 & _slave_b_bits_T_307
         ? 4'h9
         : _slave_b_bits_T_303 & _slave_b_bits_T_304
             ? 4'h8
             : _slave_b_bits_T_300 & _slave_b_bits_T_301
                 ? 4'h7
                 : _slave_b_bits_T_297 & _slave_b_bits_T_298
                     ? 4'h6
                     : _slave_b_bits_T_294 & _slave_b_bits_T_295
                         ? 4'h5
                         : (|(S_AXI_AWADDR[31:17])) & _slave_b_bits_T_292
                             ? 4'h4
                             : _slave_b_bits_T_288 & _slave_b_bits_T_289
                                 ? 4'h3
                                 : _slave_b_bits_T_285 & _slave_b_bits_T_286
                                     ? 4'h2
                                     : {3'h0,
                                        _slave_b_bits_T_282
                                          & _slave_b_bits_T_283}) == 4'h3;
  assign M_AXI_3_WDATA = S_AXI_WDATA;
  assign M_AXI_3_WVALID =
    S_AXI_WVALID
    & (_slave_b_bits_T_306 & _slave_b_bits_T_307
         ? 4'h9
         : _slave_b_bits_T_303 & _slave_b_bits_T_304
             ? 4'h8
             : _slave_b_bits_T_300 & _slave_b_bits_T_301
                 ? 4'h7
                 : _slave_b_bits_T_297 & _slave_b_bits_T_298
                     ? 4'h6
                     : _slave_b_bits_T_294 & _slave_b_bits_T_295
                         ? 4'h5
                         : (|(S_AXI_AWADDR[31:17])) & _slave_b_bits_T_292
                             ? 4'h4
                             : _slave_b_bits_T_288 & _slave_b_bits_T_289
                                 ? 4'h3
                                 : _slave_b_bits_T_285 & _slave_b_bits_T_286
                                     ? 4'h2
                                     : {3'h0,
                                        _slave_b_bits_T_282
                                          & _slave_b_bits_T_283}) == 4'h3;
  assign M_AXI_3_BREADY =
    S_AXI_BREADY
    & (_slave_b_bits_T_306 & _slave_b_bits_T_307
         ? 4'h9
         : _slave_b_bits_T_303 & _slave_b_bits_T_304
             ? 4'h8
             : _slave_b_bits_T_300 & _slave_b_bits_T_301
                 ? 4'h7
                 : _slave_b_bits_T_297 & _slave_b_bits_T_298
                     ? 4'h6
                     : _slave_b_bits_T_294 & _slave_b_bits_T_295
                         ? 4'h5
                         : (|(S_AXI_AWADDR[31:17])) & _slave_b_bits_T_292
                             ? 4'h4
                             : _slave_b_bits_T_288 & _slave_b_bits_T_289
                                 ? 4'h3
                                 : _slave_b_bits_T_285 & _slave_b_bits_T_286
                                     ? 4'h2
                                     : {3'h0,
                                        _slave_b_bits_T_282
                                          & _slave_b_bits_T_283}) == 4'h3;
  assign M_AXI_3_ARADDR = S_AXI_ARADDR;
  assign M_AXI_3_ARVALID =
    S_AXI_ARVALID
    & (_slave_r_bits_T_306 & _slave_r_bits_T_307
         ? 4'h9
         : _slave_r_bits_T_303 & _slave_r_bits_T_304
             ? 4'h8
             : _slave_r_bits_T_300 & _slave_r_bits_T_301
                 ? 4'h7
                 : _slave_r_bits_T_297 & _slave_r_bits_T_298
                     ? 4'h6
                     : _slave_r_bits_T_294 & _slave_r_bits_T_295
                         ? 4'h5
                         : (|(S_AXI_ARADDR[31:17])) & _slave_r_bits_T_292
                             ? 4'h4
                             : _slave_r_bits_T_288 & _slave_r_bits_T_289
                                 ? 4'h3
                                 : _slave_r_bits_T_285 & _slave_r_bits_T_286
                                     ? 4'h2
                                     : {3'h0,
                                        _slave_r_bits_T_282
                                          & _slave_r_bits_T_283}) == 4'h3;
  assign M_AXI_3_RREADY =
    S_AXI_RREADY
    & (_slave_r_bits_T_306 & _slave_r_bits_T_307
         ? 4'h9
         : _slave_r_bits_T_303 & _slave_r_bits_T_304
             ? 4'h8
             : _slave_r_bits_T_300 & _slave_r_bits_T_301
                 ? 4'h7
                 : _slave_r_bits_T_297 & _slave_r_bits_T_298
                     ? 4'h6
                     : _slave_r_bits_T_294 & _slave_r_bits_T_295
                         ? 4'h5
                         : (|(S_AXI_ARADDR[31:17])) & _slave_r_bits_T_292
                             ? 4'h4
                             : _slave_r_bits_T_288 & _slave_r_bits_T_289
                                 ? 4'h3
                                 : _slave_r_bits_T_285 & _slave_r_bits_T_286
                                     ? 4'h2
                                     : {3'h0,
                                        _slave_r_bits_T_282
                                          & _slave_r_bits_T_283}) == 4'h3;
  assign M_AXI_4_AWADDR = S_AXI_AWADDR;
  assign M_AXI_4_AWVALID =
    S_AXI_AWVALID
    & (_slave_b_bits_T_306 & _slave_b_bits_T_307
         ? 4'h9
         : _slave_b_bits_T_303 & _slave_b_bits_T_304
             ? 4'h8
             : _slave_b_bits_T_300 & _slave_b_bits_T_301
                 ? 4'h7
                 : _slave_b_bits_T_297 & _slave_b_bits_T_298
                     ? 4'h6
                     : _slave_b_bits_T_294 & _slave_b_bits_T_295
                         ? 4'h5
                         : (|(S_AXI_AWADDR[31:17])) & _slave_b_bits_T_292
                             ? 4'h4
                             : _slave_b_bits_T_288 & _slave_b_bits_T_289
                                 ? 4'h3
                                 : _slave_b_bits_T_285 & _slave_b_bits_T_286
                                     ? 4'h2
                                     : {3'h0,
                                        _slave_b_bits_T_282
                                          & _slave_b_bits_T_283}) == 4'h4;
  assign M_AXI_4_WDATA = S_AXI_WDATA;
  assign M_AXI_4_WVALID =
    S_AXI_WVALID
    & (_slave_b_bits_T_306 & _slave_b_bits_T_307
         ? 4'h9
         : _slave_b_bits_T_303 & _slave_b_bits_T_304
             ? 4'h8
             : _slave_b_bits_T_300 & _slave_b_bits_T_301
                 ? 4'h7
                 : _slave_b_bits_T_297 & _slave_b_bits_T_298
                     ? 4'h6
                     : _slave_b_bits_T_294 & _slave_b_bits_T_295
                         ? 4'h5
                         : (|(S_AXI_AWADDR[31:17])) & _slave_b_bits_T_292
                             ? 4'h4
                             : _slave_b_bits_T_288 & _slave_b_bits_T_289
                                 ? 4'h3
                                 : _slave_b_bits_T_285 & _slave_b_bits_T_286
                                     ? 4'h2
                                     : {3'h0,
                                        _slave_b_bits_T_282
                                          & _slave_b_bits_T_283}) == 4'h4;
  assign M_AXI_4_BREADY =
    S_AXI_BREADY
    & (_slave_b_bits_T_306 & _slave_b_bits_T_307
         ? 4'h9
         : _slave_b_bits_T_303 & _slave_b_bits_T_304
             ? 4'h8
             : _slave_b_bits_T_300 & _slave_b_bits_T_301
                 ? 4'h7
                 : _slave_b_bits_T_297 & _slave_b_bits_T_298
                     ? 4'h6
                     : _slave_b_bits_T_294 & _slave_b_bits_T_295
                         ? 4'h5
                         : (|(S_AXI_AWADDR[31:17])) & _slave_b_bits_T_292
                             ? 4'h4
                             : _slave_b_bits_T_288 & _slave_b_bits_T_289
                                 ? 4'h3
                                 : _slave_b_bits_T_285 & _slave_b_bits_T_286
                                     ? 4'h2
                                     : {3'h0,
                                        _slave_b_bits_T_282
                                          & _slave_b_bits_T_283}) == 4'h4;
  assign M_AXI_4_ARADDR = S_AXI_ARADDR;
  assign M_AXI_4_ARVALID =
    S_AXI_ARVALID
    & (_slave_r_bits_T_306 & _slave_r_bits_T_307
         ? 4'h9
         : _slave_r_bits_T_303 & _slave_r_bits_T_304
             ? 4'h8
             : _slave_r_bits_T_300 & _slave_r_bits_T_301
                 ? 4'h7
                 : _slave_r_bits_T_297 & _slave_r_bits_T_298
                     ? 4'h6
                     : _slave_r_bits_T_294 & _slave_r_bits_T_295
                         ? 4'h5
                         : (|(S_AXI_ARADDR[31:17])) & _slave_r_bits_T_292
                             ? 4'h4
                             : _slave_r_bits_T_288 & _slave_r_bits_T_289
                                 ? 4'h3
                                 : _slave_r_bits_T_285 & _slave_r_bits_T_286
                                     ? 4'h2
                                     : {3'h0,
                                        _slave_r_bits_T_282
                                          & _slave_r_bits_T_283}) == 4'h4;
  assign M_AXI_4_RREADY =
    S_AXI_RREADY
    & (_slave_r_bits_T_306 & _slave_r_bits_T_307
         ? 4'h9
         : _slave_r_bits_T_303 & _slave_r_bits_T_304
             ? 4'h8
             : _slave_r_bits_T_300 & _slave_r_bits_T_301
                 ? 4'h7
                 : _slave_r_bits_T_297 & _slave_r_bits_T_298
                     ? 4'h6
                     : _slave_r_bits_T_294 & _slave_r_bits_T_295
                         ? 4'h5
                         : (|(S_AXI_ARADDR[31:17])) & _slave_r_bits_T_292
                             ? 4'h4
                             : _slave_r_bits_T_288 & _slave_r_bits_T_289
                                 ? 4'h3
                                 : _slave_r_bits_T_285 & _slave_r_bits_T_286
                                     ? 4'h2
                                     : {3'h0,
                                        _slave_r_bits_T_282
                                          & _slave_r_bits_T_283}) == 4'h4;
  assign M_AXI_5_AWADDR = S_AXI_AWADDR;
  assign M_AXI_5_AWVALID =
    S_AXI_AWVALID
    & (_slave_b_bits_T_306 & _slave_b_bits_T_307
         ? 4'h9
         : _slave_b_bits_T_303 & _slave_b_bits_T_304
             ? 4'h8
             : _slave_b_bits_T_300 & _slave_b_bits_T_301
                 ? 4'h7
                 : _slave_b_bits_T_297 & _slave_b_bits_T_298
                     ? 4'h6
                     : _slave_b_bits_T_294 & _slave_b_bits_T_295
                         ? 4'h5
                         : (|(S_AXI_AWADDR[31:17])) & _slave_b_bits_T_292
                             ? 4'h4
                             : _slave_b_bits_T_288 & _slave_b_bits_T_289
                                 ? 4'h3
                                 : _slave_b_bits_T_285 & _slave_b_bits_T_286
                                     ? 4'h2
                                     : {3'h0,
                                        _slave_b_bits_T_282
                                          & _slave_b_bits_T_283}) == 4'h5;
  assign M_AXI_5_WDATA = S_AXI_WDATA;
  assign M_AXI_5_WVALID =
    S_AXI_WVALID
    & (_slave_b_bits_T_306 & _slave_b_bits_T_307
         ? 4'h9
         : _slave_b_bits_T_303 & _slave_b_bits_T_304
             ? 4'h8
             : _slave_b_bits_T_300 & _slave_b_bits_T_301
                 ? 4'h7
                 : _slave_b_bits_T_297 & _slave_b_bits_T_298
                     ? 4'h6
                     : _slave_b_bits_T_294 & _slave_b_bits_T_295
                         ? 4'h5
                         : (|(S_AXI_AWADDR[31:17])) & _slave_b_bits_T_292
                             ? 4'h4
                             : _slave_b_bits_T_288 & _slave_b_bits_T_289
                                 ? 4'h3
                                 : _slave_b_bits_T_285 & _slave_b_bits_T_286
                                     ? 4'h2
                                     : {3'h0,
                                        _slave_b_bits_T_282
                                          & _slave_b_bits_T_283}) == 4'h5;
  assign M_AXI_5_BREADY =
    S_AXI_BREADY
    & (_slave_b_bits_T_306 & _slave_b_bits_T_307
         ? 4'h9
         : _slave_b_bits_T_303 & _slave_b_bits_T_304
             ? 4'h8
             : _slave_b_bits_T_300 & _slave_b_bits_T_301
                 ? 4'h7
                 : _slave_b_bits_T_297 & _slave_b_bits_T_298
                     ? 4'h6
                     : _slave_b_bits_T_294 & _slave_b_bits_T_295
                         ? 4'h5
                         : (|(S_AXI_AWADDR[31:17])) & _slave_b_bits_T_292
                             ? 4'h4
                             : _slave_b_bits_T_288 & _slave_b_bits_T_289
                                 ? 4'h3
                                 : _slave_b_bits_T_285 & _slave_b_bits_T_286
                                     ? 4'h2
                                     : {3'h0,
                                        _slave_b_bits_T_282
                                          & _slave_b_bits_T_283}) == 4'h5;
  assign M_AXI_5_ARADDR = S_AXI_ARADDR;
  assign M_AXI_5_ARVALID =
    S_AXI_ARVALID
    & (_slave_r_bits_T_306 & _slave_r_bits_T_307
         ? 4'h9
         : _slave_r_bits_T_303 & _slave_r_bits_T_304
             ? 4'h8
             : _slave_r_bits_T_300 & _slave_r_bits_T_301
                 ? 4'h7
                 : _slave_r_bits_T_297 & _slave_r_bits_T_298
                     ? 4'h6
                     : _slave_r_bits_T_294 & _slave_r_bits_T_295
                         ? 4'h5
                         : (|(S_AXI_ARADDR[31:17])) & _slave_r_bits_T_292
                             ? 4'h4
                             : _slave_r_bits_T_288 & _slave_r_bits_T_289
                                 ? 4'h3
                                 : _slave_r_bits_T_285 & _slave_r_bits_T_286
                                     ? 4'h2
                                     : {3'h0,
                                        _slave_r_bits_T_282
                                          & _slave_r_bits_T_283}) == 4'h5;
  assign M_AXI_5_RREADY =
    S_AXI_RREADY
    & (_slave_r_bits_T_306 & _slave_r_bits_T_307
         ? 4'h9
         : _slave_r_bits_T_303 & _slave_r_bits_T_304
             ? 4'h8
             : _slave_r_bits_T_300 & _slave_r_bits_T_301
                 ? 4'h7
                 : _slave_r_bits_T_297 & _slave_r_bits_T_298
                     ? 4'h6
                     : _slave_r_bits_T_294 & _slave_r_bits_T_295
                         ? 4'h5
                         : (|(S_AXI_ARADDR[31:17])) & _slave_r_bits_T_292
                             ? 4'h4
                             : _slave_r_bits_T_288 & _slave_r_bits_T_289
                                 ? 4'h3
                                 : _slave_r_bits_T_285 & _slave_r_bits_T_286
                                     ? 4'h2
                                     : {3'h0,
                                        _slave_r_bits_T_282
                                          & _slave_r_bits_T_283}) == 4'h5;
  assign M_AXI_6_AWADDR = S_AXI_AWADDR;
  assign M_AXI_6_AWVALID =
    S_AXI_AWVALID
    & (_slave_b_bits_T_306 & _slave_b_bits_T_307
         ? 4'h9
         : _slave_b_bits_T_303 & _slave_b_bits_T_304
             ? 4'h8
             : _slave_b_bits_T_300 & _slave_b_bits_T_301
                 ? 4'h7
                 : _slave_b_bits_T_297 & _slave_b_bits_T_298
                     ? 4'h6
                     : _slave_b_bits_T_294 & _slave_b_bits_T_295
                         ? 4'h5
                         : (|(S_AXI_AWADDR[31:17])) & _slave_b_bits_T_292
                             ? 4'h4
                             : _slave_b_bits_T_288 & _slave_b_bits_T_289
                                 ? 4'h3
                                 : _slave_b_bits_T_285 & _slave_b_bits_T_286
                                     ? 4'h2
                                     : {3'h0,
                                        _slave_b_bits_T_282
                                          & _slave_b_bits_T_283}) == 4'h6;
  assign M_AXI_6_WDATA = S_AXI_WDATA;
  assign M_AXI_6_WVALID =
    S_AXI_WVALID
    & (_slave_b_bits_T_306 & _slave_b_bits_T_307
         ? 4'h9
         : _slave_b_bits_T_303 & _slave_b_bits_T_304
             ? 4'h8
             : _slave_b_bits_T_300 & _slave_b_bits_T_301
                 ? 4'h7
                 : _slave_b_bits_T_297 & _slave_b_bits_T_298
                     ? 4'h6
                     : _slave_b_bits_T_294 & _slave_b_bits_T_295
                         ? 4'h5
                         : (|(S_AXI_AWADDR[31:17])) & _slave_b_bits_T_292
                             ? 4'h4
                             : _slave_b_bits_T_288 & _slave_b_bits_T_289
                                 ? 4'h3
                                 : _slave_b_bits_T_285 & _slave_b_bits_T_286
                                     ? 4'h2
                                     : {3'h0,
                                        _slave_b_bits_T_282
                                          & _slave_b_bits_T_283}) == 4'h6;
  assign M_AXI_6_BREADY =
    S_AXI_BREADY
    & (_slave_b_bits_T_306 & _slave_b_bits_T_307
         ? 4'h9
         : _slave_b_bits_T_303 & _slave_b_bits_T_304
             ? 4'h8
             : _slave_b_bits_T_300 & _slave_b_bits_T_301
                 ? 4'h7
                 : _slave_b_bits_T_297 & _slave_b_bits_T_298
                     ? 4'h6
                     : _slave_b_bits_T_294 & _slave_b_bits_T_295
                         ? 4'h5
                         : (|(S_AXI_AWADDR[31:17])) & _slave_b_bits_T_292
                             ? 4'h4
                             : _slave_b_bits_T_288 & _slave_b_bits_T_289
                                 ? 4'h3
                                 : _slave_b_bits_T_285 & _slave_b_bits_T_286
                                     ? 4'h2
                                     : {3'h0,
                                        _slave_b_bits_T_282
                                          & _slave_b_bits_T_283}) == 4'h6;
  assign M_AXI_6_ARADDR = S_AXI_ARADDR;
  assign M_AXI_6_ARVALID =
    S_AXI_ARVALID
    & (_slave_r_bits_T_306 & _slave_r_bits_T_307
         ? 4'h9
         : _slave_r_bits_T_303 & _slave_r_bits_T_304
             ? 4'h8
             : _slave_r_bits_T_300 & _slave_r_bits_T_301
                 ? 4'h7
                 : _slave_r_bits_T_297 & _slave_r_bits_T_298
                     ? 4'h6
                     : _slave_r_bits_T_294 & _slave_r_bits_T_295
                         ? 4'h5
                         : (|(S_AXI_ARADDR[31:17])) & _slave_r_bits_T_292
                             ? 4'h4
                             : _slave_r_bits_T_288 & _slave_r_bits_T_289
                                 ? 4'h3
                                 : _slave_r_bits_T_285 & _slave_r_bits_T_286
                                     ? 4'h2
                                     : {3'h0,
                                        _slave_r_bits_T_282
                                          & _slave_r_bits_T_283}) == 4'h6;
  assign M_AXI_6_RREADY =
    S_AXI_RREADY
    & (_slave_r_bits_T_306 & _slave_r_bits_T_307
         ? 4'h9
         : _slave_r_bits_T_303 & _slave_r_bits_T_304
             ? 4'h8
             : _slave_r_bits_T_300 & _slave_r_bits_T_301
                 ? 4'h7
                 : _slave_r_bits_T_297 & _slave_r_bits_T_298
                     ? 4'h6
                     : _slave_r_bits_T_294 & _slave_r_bits_T_295
                         ? 4'h5
                         : (|(S_AXI_ARADDR[31:17])) & _slave_r_bits_T_292
                             ? 4'h4
                             : _slave_r_bits_T_288 & _slave_r_bits_T_289
                                 ? 4'h3
                                 : _slave_r_bits_T_285 & _slave_r_bits_T_286
                                     ? 4'h2
                                     : {3'h0,
                                        _slave_r_bits_T_282
                                          & _slave_r_bits_T_283}) == 4'h6;
  assign M_AXI_7_AWADDR = S_AXI_AWADDR;
  assign M_AXI_7_AWVALID =
    S_AXI_AWVALID
    & (_slave_b_bits_T_306 & _slave_b_bits_T_307
         ? 4'h9
         : _slave_b_bits_T_303 & _slave_b_bits_T_304
             ? 4'h8
             : _slave_b_bits_T_300 & _slave_b_bits_T_301
                 ? 4'h7
                 : _slave_b_bits_T_297 & _slave_b_bits_T_298
                     ? 4'h6
                     : _slave_b_bits_T_294 & _slave_b_bits_T_295
                         ? 4'h5
                         : (|(S_AXI_AWADDR[31:17])) & _slave_b_bits_T_292
                             ? 4'h4
                             : _slave_b_bits_T_288 & _slave_b_bits_T_289
                                 ? 4'h3
                                 : _slave_b_bits_T_285 & _slave_b_bits_T_286
                                     ? 4'h2
                                     : {3'h0,
                                        _slave_b_bits_T_282
                                          & _slave_b_bits_T_283}) == 4'h7;
  assign M_AXI_7_WDATA = S_AXI_WDATA;
  assign M_AXI_7_WVALID =
    S_AXI_WVALID
    & (_slave_b_bits_T_306 & _slave_b_bits_T_307
         ? 4'h9
         : _slave_b_bits_T_303 & _slave_b_bits_T_304
             ? 4'h8
             : _slave_b_bits_T_300 & _slave_b_bits_T_301
                 ? 4'h7
                 : _slave_b_bits_T_297 & _slave_b_bits_T_298
                     ? 4'h6
                     : _slave_b_bits_T_294 & _slave_b_bits_T_295
                         ? 4'h5
                         : (|(S_AXI_AWADDR[31:17])) & _slave_b_bits_T_292
                             ? 4'h4
                             : _slave_b_bits_T_288 & _slave_b_bits_T_289
                                 ? 4'h3
                                 : _slave_b_bits_T_285 & _slave_b_bits_T_286
                                     ? 4'h2
                                     : {3'h0,
                                        _slave_b_bits_T_282
                                          & _slave_b_bits_T_283}) == 4'h7;
  assign M_AXI_7_BREADY =
    S_AXI_BREADY
    & (_slave_b_bits_T_306 & _slave_b_bits_T_307
         ? 4'h9
         : _slave_b_bits_T_303 & _slave_b_bits_T_304
             ? 4'h8
             : _slave_b_bits_T_300 & _slave_b_bits_T_301
                 ? 4'h7
                 : _slave_b_bits_T_297 & _slave_b_bits_T_298
                     ? 4'h6
                     : _slave_b_bits_T_294 & _slave_b_bits_T_295
                         ? 4'h5
                         : (|(S_AXI_AWADDR[31:17])) & _slave_b_bits_T_292
                             ? 4'h4
                             : _slave_b_bits_T_288 & _slave_b_bits_T_289
                                 ? 4'h3
                                 : _slave_b_bits_T_285 & _slave_b_bits_T_286
                                     ? 4'h2
                                     : {3'h0,
                                        _slave_b_bits_T_282
                                          & _slave_b_bits_T_283}) == 4'h7;
  assign M_AXI_7_ARADDR = S_AXI_ARADDR;
  assign M_AXI_7_ARVALID =
    S_AXI_ARVALID
    & (_slave_r_bits_T_306 & _slave_r_bits_T_307
         ? 4'h9
         : _slave_r_bits_T_303 & _slave_r_bits_T_304
             ? 4'h8
             : _slave_r_bits_T_300 & _slave_r_bits_T_301
                 ? 4'h7
                 : _slave_r_bits_T_297 & _slave_r_bits_T_298
                     ? 4'h6
                     : _slave_r_bits_T_294 & _slave_r_bits_T_295
                         ? 4'h5
                         : (|(S_AXI_ARADDR[31:17])) & _slave_r_bits_T_292
                             ? 4'h4
                             : _slave_r_bits_T_288 & _slave_r_bits_T_289
                                 ? 4'h3
                                 : _slave_r_bits_T_285 & _slave_r_bits_T_286
                                     ? 4'h2
                                     : {3'h0,
                                        _slave_r_bits_T_282
                                          & _slave_r_bits_T_283}) == 4'h7;
  assign M_AXI_7_RREADY =
    S_AXI_RREADY
    & (_slave_r_bits_T_306 & _slave_r_bits_T_307
         ? 4'h9
         : _slave_r_bits_T_303 & _slave_r_bits_T_304
             ? 4'h8
             : _slave_r_bits_T_300 & _slave_r_bits_T_301
                 ? 4'h7
                 : _slave_r_bits_T_297 & _slave_r_bits_T_298
                     ? 4'h6
                     : _slave_r_bits_T_294 & _slave_r_bits_T_295
                         ? 4'h5
                         : (|(S_AXI_ARADDR[31:17])) & _slave_r_bits_T_292
                             ? 4'h4
                             : _slave_r_bits_T_288 & _slave_r_bits_T_289
                                 ? 4'h3
                                 : _slave_r_bits_T_285 & _slave_r_bits_T_286
                                     ? 4'h2
                                     : {3'h0,
                                        _slave_r_bits_T_282
                                          & _slave_r_bits_T_283}) == 4'h7;
  assign M_AXI_8_AWADDR = S_AXI_AWADDR;
  assign M_AXI_8_AWVALID =
    S_AXI_AWVALID
    & (_slave_b_bits_T_306 & _slave_b_bits_T_307
         ? 4'h9
         : _slave_b_bits_T_303 & _slave_b_bits_T_304
             ? 4'h8
             : _slave_b_bits_T_300 & _slave_b_bits_T_301
                 ? 4'h7
                 : _slave_b_bits_T_297 & _slave_b_bits_T_298
                     ? 4'h6
                     : _slave_b_bits_T_294 & _slave_b_bits_T_295
                         ? 4'h5
                         : (|(S_AXI_AWADDR[31:17])) & _slave_b_bits_T_292
                             ? 4'h4
                             : _slave_b_bits_T_288 & _slave_b_bits_T_289
                                 ? 4'h3
                                 : _slave_b_bits_T_285 & _slave_b_bits_T_286
                                     ? 4'h2
                                     : {3'h0,
                                        _slave_b_bits_T_282
                                          & _slave_b_bits_T_283}) == 4'h8;
  assign M_AXI_8_WDATA = S_AXI_WDATA;
  assign M_AXI_8_WVALID =
    S_AXI_WVALID
    & (_slave_b_bits_T_306 & _slave_b_bits_T_307
         ? 4'h9
         : _slave_b_bits_T_303 & _slave_b_bits_T_304
             ? 4'h8
             : _slave_b_bits_T_300 & _slave_b_bits_T_301
                 ? 4'h7
                 : _slave_b_bits_T_297 & _slave_b_bits_T_298
                     ? 4'h6
                     : _slave_b_bits_T_294 & _slave_b_bits_T_295
                         ? 4'h5
                         : (|(S_AXI_AWADDR[31:17])) & _slave_b_bits_T_292
                             ? 4'h4
                             : _slave_b_bits_T_288 & _slave_b_bits_T_289
                                 ? 4'h3
                                 : _slave_b_bits_T_285 & _slave_b_bits_T_286
                                     ? 4'h2
                                     : {3'h0,
                                        _slave_b_bits_T_282
                                          & _slave_b_bits_T_283}) == 4'h8;
  assign M_AXI_8_BREADY =
    S_AXI_BREADY
    & (_slave_b_bits_T_306 & _slave_b_bits_T_307
         ? 4'h9
         : _slave_b_bits_T_303 & _slave_b_bits_T_304
             ? 4'h8
             : _slave_b_bits_T_300 & _slave_b_bits_T_301
                 ? 4'h7
                 : _slave_b_bits_T_297 & _slave_b_bits_T_298
                     ? 4'h6
                     : _slave_b_bits_T_294 & _slave_b_bits_T_295
                         ? 4'h5
                         : (|(S_AXI_AWADDR[31:17])) & _slave_b_bits_T_292
                             ? 4'h4
                             : _slave_b_bits_T_288 & _slave_b_bits_T_289
                                 ? 4'h3
                                 : _slave_b_bits_T_285 & _slave_b_bits_T_286
                                     ? 4'h2
                                     : {3'h0,
                                        _slave_b_bits_T_282
                                          & _slave_b_bits_T_283}) == 4'h8;
  assign M_AXI_8_ARADDR = S_AXI_ARADDR;
  assign M_AXI_8_ARVALID =
    S_AXI_ARVALID
    & (_slave_r_bits_T_306 & _slave_r_bits_T_307
         ? 4'h9
         : _slave_r_bits_T_303 & _slave_r_bits_T_304
             ? 4'h8
             : _slave_r_bits_T_300 & _slave_r_bits_T_301
                 ? 4'h7
                 : _slave_r_bits_T_297 & _slave_r_bits_T_298
                     ? 4'h6
                     : _slave_r_bits_T_294 & _slave_r_bits_T_295
                         ? 4'h5
                         : (|(S_AXI_ARADDR[31:17])) & _slave_r_bits_T_292
                             ? 4'h4
                             : _slave_r_bits_T_288 & _slave_r_bits_T_289
                                 ? 4'h3
                                 : _slave_r_bits_T_285 & _slave_r_bits_T_286
                                     ? 4'h2
                                     : {3'h0,
                                        _slave_r_bits_T_282
                                          & _slave_r_bits_T_283}) == 4'h8;
  assign M_AXI_8_RREADY =
    S_AXI_RREADY
    & (_slave_r_bits_T_306 & _slave_r_bits_T_307
         ? 4'h9
         : _slave_r_bits_T_303 & _slave_r_bits_T_304
             ? 4'h8
             : _slave_r_bits_T_300 & _slave_r_bits_T_301
                 ? 4'h7
                 : _slave_r_bits_T_297 & _slave_r_bits_T_298
                     ? 4'h6
                     : _slave_r_bits_T_294 & _slave_r_bits_T_295
                         ? 4'h5
                         : (|(S_AXI_ARADDR[31:17])) & _slave_r_bits_T_292
                             ? 4'h4
                             : _slave_r_bits_T_288 & _slave_r_bits_T_289
                                 ? 4'h3
                                 : _slave_r_bits_T_285 & _slave_r_bits_T_286
                                     ? 4'h2
                                     : {3'h0,
                                        _slave_r_bits_T_282
                                          & _slave_r_bits_T_283}) == 4'h8;
  assign M_AXI_9_AWADDR = S_AXI_AWADDR;
  assign M_AXI_9_AWVALID =
    S_AXI_AWVALID
    & (_slave_b_bits_T_306 & _slave_b_bits_T_307
         ? 4'h9
         : _slave_b_bits_T_303 & _slave_b_bits_T_304
             ? 4'h8
             : _slave_b_bits_T_300 & _slave_b_bits_T_301
                 ? 4'h7
                 : _slave_b_bits_T_297 & _slave_b_bits_T_298
                     ? 4'h6
                     : _slave_b_bits_T_294 & _slave_b_bits_T_295
                         ? 4'h5
                         : (|(S_AXI_AWADDR[31:17])) & _slave_b_bits_T_292
                             ? 4'h4
                             : _slave_b_bits_T_288 & _slave_b_bits_T_289
                                 ? 4'h3
                                 : _slave_b_bits_T_285 & _slave_b_bits_T_286
                                     ? 4'h2
                                     : {3'h0,
                                        _slave_b_bits_T_282
                                          & _slave_b_bits_T_283}) == 4'h9;
  assign M_AXI_9_WDATA = S_AXI_WDATA;
  assign M_AXI_9_WVALID =
    S_AXI_WVALID
    & (_slave_b_bits_T_306 & _slave_b_bits_T_307
         ? 4'h9
         : _slave_b_bits_T_303 & _slave_b_bits_T_304
             ? 4'h8
             : _slave_b_bits_T_300 & _slave_b_bits_T_301
                 ? 4'h7
                 : _slave_b_bits_T_297 & _slave_b_bits_T_298
                     ? 4'h6
                     : _slave_b_bits_T_294 & _slave_b_bits_T_295
                         ? 4'h5
                         : (|(S_AXI_AWADDR[31:17])) & _slave_b_bits_T_292
                             ? 4'h4
                             : _slave_b_bits_T_288 & _slave_b_bits_T_289
                                 ? 4'h3
                                 : _slave_b_bits_T_285 & _slave_b_bits_T_286
                                     ? 4'h2
                                     : {3'h0,
                                        _slave_b_bits_T_282
                                          & _slave_b_bits_T_283}) == 4'h9;
  assign M_AXI_9_BREADY =
    S_AXI_BREADY
    & (_slave_b_bits_T_306 & _slave_b_bits_T_307
         ? 4'h9
         : _slave_b_bits_T_303 & _slave_b_bits_T_304
             ? 4'h8
             : _slave_b_bits_T_300 & _slave_b_bits_T_301
                 ? 4'h7
                 : _slave_b_bits_T_297 & _slave_b_bits_T_298
                     ? 4'h6
                     : _slave_b_bits_T_294 & _slave_b_bits_T_295
                         ? 4'h5
                         : (|(S_AXI_AWADDR[31:17])) & _slave_b_bits_T_292
                             ? 4'h4
                             : _slave_b_bits_T_288 & _slave_b_bits_T_289
                                 ? 4'h3
                                 : _slave_b_bits_T_285 & _slave_b_bits_T_286
                                     ? 4'h2
                                     : {3'h0,
                                        _slave_b_bits_T_282
                                          & _slave_b_bits_T_283}) == 4'h9;
  assign M_AXI_9_ARADDR = S_AXI_ARADDR;
  assign M_AXI_9_ARVALID =
    S_AXI_ARVALID
    & (_slave_r_bits_T_306 & _slave_r_bits_T_307
         ? 4'h9
         : _slave_r_bits_T_303 & _slave_r_bits_T_304
             ? 4'h8
             : _slave_r_bits_T_300 & _slave_r_bits_T_301
                 ? 4'h7
                 : _slave_r_bits_T_297 & _slave_r_bits_T_298
                     ? 4'h6
                     : _slave_r_bits_T_294 & _slave_r_bits_T_295
                         ? 4'h5
                         : (|(S_AXI_ARADDR[31:17])) & _slave_r_bits_T_292
                             ? 4'h4
                             : _slave_r_bits_T_288 & _slave_r_bits_T_289
                                 ? 4'h3
                                 : _slave_r_bits_T_285 & _slave_r_bits_T_286
                                     ? 4'h2
                                     : {3'h0,
                                        _slave_r_bits_T_282
                                          & _slave_r_bits_T_283}) == 4'h9;
  assign M_AXI_9_RREADY =
    S_AXI_RREADY
    & (_slave_r_bits_T_306 & _slave_r_bits_T_307
         ? 4'h9
         : _slave_r_bits_T_303 & _slave_r_bits_T_304
             ? 4'h8
             : _slave_r_bits_T_300 & _slave_r_bits_T_301
                 ? 4'h7
                 : _slave_r_bits_T_297 & _slave_r_bits_T_298
                     ? 4'h6
                     : _slave_r_bits_T_294 & _slave_r_bits_T_295
                         ? 4'h5
                         : (|(S_AXI_ARADDR[31:17])) & _slave_r_bits_T_292
                             ? 4'h4
                             : _slave_r_bits_T_288 & _slave_r_bits_T_289
                                 ? 4'h3
                                 : _slave_r_bits_T_285 & _slave_r_bits_T_286
                                     ? 4'h2
                                     : {3'h0,
                                        _slave_r_bits_T_282
                                          & _slave_r_bits_T_283}) == 4'h9;
endmodule

module mmap_regs_32x32_r4 (
    input         clock,
    reset,
    MMAP_write_en,
    input  [31:0] MMAP_write_addr,
    MMAP_write_data,
    input         MMAP_read_en,
    input  [31:0] MMAP_read_addr,
    output [31:0] MMAP_read_data
);

  reg [31:0] regs_0;
  reg [31:0] regs_1;
  reg [31:0] regs_2;
  reg [31:0] regs_3;
  wire _MMAP_read_data_T = MMAP_read_addr == 32'h10000;
  wire _MMAP_read_data_T_2 = MMAP_read_addr == 32'h11000;
  wire _MMAP_read_data_T_4 = MMAP_read_addr == 32'h12000;
  wire _MMAP_read_data_T_6 = MMAP_read_addr == 32'h13000;
  wire _write_access_allowed_T = MMAP_write_addr == 32'h10000;
  wire _write_access_allowed_T_1 = MMAP_write_addr == 32'h11000;
  wire _write_access_allowed_T_2 = MMAP_write_addr == 32'h12000;
  wire _write_access_allowed_T_4 = MMAP_write_addr == 32'h13000;
  wire        _GEN =
    MMAP_write_en
    & (_write_access_allowed_T | _write_access_allowed_T_1 | _write_access_allowed_T_2
       | _write_access_allowed_T_4)
    & (_write_access_allowed_T | _write_access_allowed_T_1 | _write_access_allowed_T_2
       | _write_access_allowed_T_4);
  always @(posedge clock) begin
    if (reset) begin
      regs_0 <= 32'h0;
      regs_1 <= 32'h0;
      regs_2 <= 32'h0;
      regs_3 <= 32'h0;
    end else begin
      if (_GEN & _write_access_allowed_T) regs_0 <= MMAP_write_data;
      if (_GEN & _write_access_allowed_T_1) regs_1 <= MMAP_write_data;
      if (_GEN & _write_access_allowed_T_2) regs_2 <= MMAP_write_data;
      if (_GEN & _write_access_allowed_T_4) regs_3 <= MMAP_write_data;
    end
  end  // always @(posedge)
  assign MMAP_read_data =
    MMAP_read_en
    & (_MMAP_read_data_T | _MMAP_read_data_T_2 | _MMAP_read_data_T_4
       | _MMAP_read_data_T_6)
    & (_MMAP_read_data_T | _MMAP_read_data_T_2 | _MMAP_read_data_T_4
       | _MMAP_read_data_T_6)
      ? (_MMAP_read_data_T
           ? regs_0
           : _MMAP_read_data_T_2
               ? regs_1
               : _MMAP_read_data_T_4 ? regs_2 : _MMAP_read_data_T_6 ? regs_3 : 32'h0)
      : 32'h0;
endmodule

module axilite_slave_mmap_32x32_r4 (
    input         clock,
    reset,
    input  [31:0] S_AXI_AWADDR,
    input         S_AXI_AWVALID,
    output        S_AXI_AWREADY,
    input  [31:0] S_AXI_WDATA,
    input         S_AXI_WVALID,
    output        S_AXI_WREADY,
    S_AXI_BVALID,
    input         S_AXI_BREADY,
    input  [31:0] S_AXI_ARADDR,
    input         S_AXI_ARVALID,
    output        S_AXI_ARREADY,
    output [31:0] S_AXI_RDATA,
    output        S_AXI_RVALID,
    input         S_AXI_RREADY
);

  wire [31:0] _mmap_regs_MMAP_read_data;
  reg         axi_awready;
  reg  [31:0] axi_awaddr;
  reg         axi_wready;
  reg         axi_bvalid;
  reg         axi_arready;
  reg  [31:0] axi_araddr;
  reg  [31:0] axi_rdata;
  reg         axi_rvalid;
  wire        _GEN = ~axi_awready & S_AXI_AWVALID;
  wire        _GEN_0 = ~axi_arready & S_AXI_ARVALID;
  always @(posedge clock) begin
    if (reset) begin
      axi_awready <= 1'h0;
      axi_awaddr  <= 32'h0;
      axi_wready  <= 1'h0;
      axi_bvalid  <= 1'h0;
      axi_arready <= 1'h0;
      axi_araddr  <= 32'h0;
      axi_rdata   <= 32'h0;
      axi_rvalid  <= 1'h0;
    end else begin
      axi_awready <= _GEN;
      if (_GEN) axi_awaddr <= S_AXI_AWADDR;
      axi_wready <=
        ~axi_wready & axi_awready & S_AXI_AWVALID | ~(axi_wready & S_AXI_WVALID)
        & axi_wready;
      axi_bvalid <=
        ~axi_bvalid & axi_wready & S_AXI_WVALID | ~(S_AXI_BREADY & axi_bvalid)
        & axi_bvalid;
      axi_arready <= _GEN_0;
      if (_GEN_0) axi_araddr <= S_AXI_ARADDR;
      axi_rdata <= _mmap_regs_MMAP_read_data;
      axi_rvalid <=
        ~axi_rvalid & axi_arready & S_AXI_ARVALID | ~(axi_rvalid & S_AXI_RREADY)
        & axi_rvalid;
    end
  end  // always @(posedge)
  mmap_regs_32x32_r4 mmap_regs (
      .clock          (clock),
      .reset          (reset),
      .MMAP_write_en  (axi_awready & S_AXI_AWVALID & ~axi_bvalid),
      .MMAP_write_addr(axi_awaddr),
      .MMAP_write_data(S_AXI_WDATA),
      .MMAP_read_en   (axi_arready & S_AXI_ARVALID & ~axi_rvalid),
      .MMAP_read_addr (axi_araddr),
      .MMAP_read_data (_mmap_regs_MMAP_read_data)
  );
  assign S_AXI_AWREADY = axi_awready;
  assign S_AXI_WREADY  = axi_wready;
  assign S_AXI_BVALID  = axi_bvalid;
  assign S_AXI_ARREADY = axi_arready;
  assign S_AXI_RDATA   = axi_rdata;
  assign S_AXI_RVALID  = axi_rvalid;
endmodule

// VCS coverage exclude_file
module ram_8x32 (
    input  [ 2:0] R0_addr,
    input         R0_en,
    R0_clk,
    output [31:0] R0_data,
    input  [ 2:0] W0_addr,
    input         W0_en,
    W0_clk,
    input  [31:0] W0_data,
    input  [ 3:0] W0_mask
);

  reg [31:0] Memory      [0:7];
  reg        _R0_en_d0;
  reg [ 2:0] _R0_addr_d0;
  always @(posedge R0_clk) begin
    _R0_en_d0   <= R0_en;
    _R0_addr_d0 <= R0_addr;
  end  // always @(posedge)
  always @(posedge W0_clk) begin
    if (W0_en & W0_mask[0]) Memory[W0_addr][32'h0+:8] <= W0_data[7:0];
    if (W0_en & W0_mask[1]) Memory[W0_addr][32'h8+:8] <= W0_data[15:8];
    if (W0_en & W0_mask[2]) Memory[W0_addr][32'h10+:8] <= W0_data[23:16];
    if (W0_en & W0_mask[3]) Memory[W0_addr][32'h18+:8] <= W0_data[31:24];
  end  // always @(posedge)
  assign R0_data = _R0_en_d0 ? Memory[_R0_addr_d0] : 32'bx;
endmodule

module ram_syncmem_32x32_s8_b81920 (
    input         clock,
    RAM_write_en,
    input  [31:0] RAM_write_addr,
    RAM_write_data,
    input  [ 3:0] RAM_write_strb,
    input  [31:0] RAM_read_addr,
    output [31:0] RAM_read_data,
    output        RAM_read_resp
);

  wire [31:0] _aw_offset_addr_T = RAM_write_addr - 32'h14000;
  wire [31:0] _ar_offset_addr_T = RAM_read_addr - 32'h14000;
  ram_8x32 ram_ext (
      .R0_addr(_ar_offset_addr_T[4:2]),
      .R0_en  (1'h1),
      .R0_clk (clock),
      .R0_data(RAM_read_data),
      .W0_addr(_aw_offset_addr_T[4:2]),
      .W0_en  (RAM_write_en & RAM_write_addr > 32'h13FFF & _aw_offset_addr_T < 32'h20),
      .W0_clk (clock),
      .W0_data(RAM_write_data),
      .W0_mask(RAM_write_strb)
  );
  assign RAM_read_resp = RAM_read_addr > 32'h13FFF & _ar_offset_addr_T < 32'h20;
endmodule

module axifull_slave_ram_32x32_i4_u1_s8_b81920 (
    input         clock,
    reset,
    input  [31:0] S_AXI_AWADDR,
    input         S_AXI_AWVALID,
    output        S_AXI_AWREADY,
    input  [31:0] S_AXI_WDATA,
    input         S_AXI_WVALID,
    output        S_AXI_WREADY,
    input         S_AXI_BREADY,
    output        S_AXI_BVALID,
    input  [31:0] S_AXI_ARADDR,
    input         S_AXI_ARVALID,
    output        S_AXI_ARREADY,
    input         S_AXI_RREADY,
    output [31:0] S_AXI_RDATA,
    output        S_AXI_RVALID
);

  wire [31:0] _mmap_region_RAM_read_data;
  wire        _mmap_region_RAM_read_resp;
  reg         axi_awready;
  reg         axi_awv_awr_flag;
  reg  [31:0] axi_awaddr;
  reg  [ 1:0] axi_awburst;
  reg  [ 7:0] axi_awlen_cntr;
  reg         axi_wready;
  reg         axi_bvalid;
  reg         axi_arready;
  reg  [31:0] axi_araddr;
  reg  [ 1:0] axi_arburst;
  reg  [ 7:0] axi_arlen_cntr;
  reg         axi_arv_arr_flag;
  reg         axi_rvalid;
  reg  [31:0] casez_tmp;
  always_comb begin
    casez (axi_awburst)
      2'b00:   casez_tmp = axi_awaddr;
      2'b01:   casez_tmp = {axi_awaddr[31:2] + 30'h1, 2'h0};
      2'b10:   casez_tmp = axi_awaddr;
      default: casez_tmp = {2'h0, axi_awaddr[31:2] + 30'h1};
    endcase
  end  // always_comb
  reg [31:0] casez_tmp_0;
  always_comb begin
    casez (axi_arburst)
      2'b00:   casez_tmp_0 = axi_araddr;
      2'b01:   casez_tmp_0 = {axi_araddr[31:2] + 30'h1, 2'h0};
      2'b10:   casez_tmp_0 = axi_araddr;
      default: casez_tmp_0 = {2'h0, S_AXI_ARADDR[31:2] + 30'h1};
    endcase
  end  // always_comb
  wire _GEN = ~axi_awready & S_AXI_AWVALID & ~axi_awv_awr_flag;
  wire _GEN_0 = _GEN & ~axi_arv_arr_flag;
  wire _GEN_1 = ~axi_arready & S_AXI_ARVALID;
  wire _GEN_2 = _GEN_1 & ~axi_awv_awr_flag & ~axi_arv_arr_flag;
  wire _GEN_3 = axi_rvalid & S_AXI_RREADY;
  wire _GEN_4 = axi_arlen_cntr == 8'h0;
  wire _GEN_5 = _GEN_3 & _GEN_4;
  always @(posedge clock) begin
    if (reset) begin
      axi_awready <= 1'h0;
      axi_awv_awr_flag <= 1'h0;
      axi_awaddr <= 32'h0;
      axi_awburst <= 2'h0;
      axi_awlen_cntr <= 8'h0;
      axi_wready <= 1'h0;
      axi_bvalid <= 1'h0;
      axi_arready <= 1'h0;
      axi_araddr <= 32'h0;
      axi_arburst <= 2'h0;
      axi_arlen_cntr <= 8'h0;
      axi_arv_arr_flag <= 1'h0;
      axi_rvalid <= 1'h0;
    end else begin
      axi_awready <= _GEN_0 | axi_wready & axi_awready;
      axi_awv_awr_flag <= _GEN_0 | ~axi_wready & axi_awv_awr_flag;
      if (_GEN) begin
        axi_awaddr <= S_AXI_AWADDR;
        axi_awburst <= 2'h1;
        axi_awlen_cntr <= 8'h0;
      end else if (axi_awlen_cntr == 8'h0 & axi_wready & S_AXI_WVALID) begin
        axi_awaddr <= casez_tmp;
        axi_awlen_cntr <= axi_awlen_cntr + 8'h1;
      end
      axi_wready <= ~axi_wready & S_AXI_WVALID & axi_awv_awr_flag;
      axi_bvalid <=
        axi_awv_awr_flag & axi_wready & S_AXI_WVALID & ~axi_bvalid
        | ~(S_AXI_BREADY & axi_bvalid) & axi_bvalid;
      axi_arready <= _GEN_2 | _GEN_5 & axi_arready;
      if (_GEN_1 & ~axi_arv_arr_flag) begin
        axi_araddr <= S_AXI_ARADDR;
        axi_arburst <= 2'h1;
        axi_arlen_cntr <= 8'h0;
      end else if (_GEN_4 & axi_rvalid & S_AXI_RREADY) begin
        axi_araddr <= casez_tmp_0;
        axi_arlen_cntr <= axi_arlen_cntr + 8'h1;
      end
      axi_arv_arr_flag <= _GEN_2 | ~_GEN_5 & axi_arv_arr_flag;
      axi_rvalid <= axi_arv_arr_flag & ~axi_rvalid | ~_GEN_3 & axi_rvalid;
    end
  end  // always @(posedge)
  ram_syncmem_32x32_s8_b81920 mmap_region (
      .clock         (clock),
      .RAM_write_en  (axi_wready & S_AXI_WVALID),
      .RAM_write_addr(axi_awaddr),
      .RAM_write_data(S_AXI_WDATA),
      .RAM_write_strb(4'hF),
      .RAM_read_addr (axi_araddr),
      .RAM_read_data (_mmap_region_RAM_read_data),
      .RAM_read_resp (_mmap_region_RAM_read_resp)
  );
  assign S_AXI_AWREADY = axi_awready;
  assign S_AXI_WREADY = axi_wready;
  assign S_AXI_BVALID = axi_bvalid;
  assign S_AXI_ARREADY = axi_arready;
  assign S_AXI_RDATA = axi_rvalid & _mmap_region_RAM_read_resp ? _mmap_region_RAM_read_data : 32'h0;
  assign S_AXI_RVALID = axi_rvalid;
endmodule

module acm2108_wrapper (
    input         clock,
    reset,
    input  [31:0] S_AXI_AWADDR,
    input         S_AXI_AWVALID,
    output        S_AXI_AWREADY,
    input  [31:0] S_AXI_WDATA,
    input         S_AXI_WVALID,
    output        S_AXI_WREADY,
    S_AXI_BVALID,
    input         S_AXI_BREADY,
    input  [31:0] S_AXI_ARADDR,
    input         S_AXI_ARVALID,
    output        S_AXI_ARREADY,
    output [31:0] S_AXI_RDATA,
    output        S_AXI_RVALID,
    input         S_AXI_RREADY,
    output [ 1:0] led,
    input         key_in,
    input  [ 7:0] AD0,
    AD1,
    output        AD0_CLK,
    AD1_CLK,
    output [ 7:0] DA0_Data,
    DA1_Data,
    output        DA0_Clk,
    DA1_Clk,
    output [13:0] O_ddr_addr,
    output [ 2:0] O_ddr_ba,
    output        O_ddr_cs_n,
    O_ddr_ras_n,
    O_ddr_cas_n,
    O_ddr_we_n,
    O_ddr_clk,
    O_ddr_clk_n,
    O_ddr_cke,
    O_ddr_odt,
    O_ddr_reset_n,
    output [ 1:0] O_ddr_dqm,
    inout  [15:0] IO_ddr_dq,
    inout  [ 1:0] IO_ddr_dqs,
    IO_ddr_dqs_n,
    input         rgmii_rx_clk_i,
    input  [ 3:0] rgmii_rxd,
    input         rgmii_rxdv,
    output        eth_rst_n,
    eth_mdc,
    eth_mdio,
    rgmii_tx_clk,
    output [ 3:0] rgmii_txd,
    output        rgmii_txen
);

  wire [ 1:0] _acm2108_led;
  reg  [ 7:0] regChannelSel;
  reg  [31:0] regDataNum;
  reg  [31:0] regAdcSpeed;
  reg         regRestartReq;
  reg  [ 2:0] regDdsWaveSel;
  reg  [31:0] regDdsFtw;
  reg         regDdsRestart;
  reg         axi_awready;
  reg  [31:0] axi_awaddr;
  reg         axi_wready;
  reg         axi_bvalid;
  reg         axi_arready;
  reg  [31:0] axi_araddr;
  reg  [31:0] axi_rdata;
  reg         axi_rvalid;
  wire [31:0] _raddr_T = axi_araddr - 32'h18000;
  wire        _GEN = ~axi_awready & S_AXI_AWVALID;
  wire        _GEN_0 = ~axi_bvalid & axi_wready & S_AXI_WVALID;
  wire [31:0] _waddr_T = axi_awaddr - 32'h18000;
  wire        _GEN_1 = _waddr_T == 32'h8;
  wire        _GEN_2 = _waddr_T == 32'hC;
  wire        _GEN_3 = _waddr_T == 32'h10;
  wire        _GEN_4 = _waddr_T == 32'h14;
  wire        _GEN_5 = _waddr_T == 32'h1C;
  wire        _GEN_6 = _waddr_T == 32'h20;
  wire        _GEN_7 = ~axi_arready & S_AXI_ARVALID;
  wire        _GEN_8 = ~axi_rvalid & axi_arready & S_AXI_ARVALID;
  always @(posedge clock) begin
    if (reset) begin
      regChannelSel <= 8'h0;
      regDataNum <= 32'h400;
      regAdcSpeed <= 32'h1;
      regRestartReq <= 1'h0;
      regDdsWaveSel <= 3'h0;
      regDdsFtw <= 32'h0;
      regDdsRestart <= 1'h0;
      axi_awready <= 1'h0;
      axi_awaddr <= 32'h0;
      axi_wready <= 1'h0;
      axi_bvalid <= 1'h0;
      axi_arready <= 1'h0;
      axi_araddr <= 32'h0;
      axi_rdata <= 32'h0;
      axi_rvalid <= 1'h0;
    end else begin
      if (_GEN_0 & _GEN_1) regChannelSel <= S_AXI_WDATA[7:0];
      if (~_GEN_0 | _GEN_1 | ~_GEN_2) begin
      end else regDataNum <= S_AXI_WDATA;
      if (~_GEN_0 | _GEN_1 | _GEN_2 | ~_GEN_3) begin
      end else regAdcSpeed <= S_AXI_WDATA;
      regRestartReq <= _GEN_0 & ~(_GEN_1 | _GEN_2 | _GEN_3) & _GEN_4 & S_AXI_WDATA[0];
      if (~_GEN_0 | _GEN_1 | _GEN_2 | _GEN_3 | _GEN_4 | ~_GEN_5) begin
      end else regDdsWaveSel <= S_AXI_WDATA[2:0];
      if (~_GEN_0 | _GEN_1 | _GEN_2 | _GEN_3 | _GEN_4 | _GEN_5 | ~_GEN_6) begin
      end else regDdsFtw <= S_AXI_WDATA;
      regDdsRestart <=
        _GEN_0 & ~(_GEN_1 | _GEN_2 | _GEN_3 | _GEN_4 | _GEN_5 | _GEN_6)
        & _waddr_T == 32'h18 & S_AXI_WDATA[0];
      axi_awready <= _GEN;
      if (_GEN) axi_awaddr <= S_AXI_AWADDR;
      axi_wready <=
        ~axi_wready & axi_awready & S_AXI_AWVALID | ~(axi_wready & S_AXI_WVALID)
        & axi_wready;
      axi_bvalid <= _GEN_0 | ~(S_AXI_BREADY & axi_bvalid) & axi_bvalid;
      axi_arready <= _GEN_7;
      if (_GEN_7) axi_araddr <= S_AXI_ARADDR;
      if (_GEN_8)
        axi_rdata <=
          _raddr_T == 32'h24
            ? {31'h0, _acm2108_led[1]}
            : _raddr_T == 32'h20
                ? regDdsFtw
                : _raddr_T == 32'h1C
                    ? {29'h0, regDdsWaveSel}
                    : _raddr_T == 32'h10
                        ? regAdcSpeed
                        : _raddr_T == 32'hC
                            ? regDataNum
                            : _raddr_T == 32'h8
                                ? {24'h0, regChannelSel}
                                : _raddr_T == 32'h4
                                    ? {30'h0, _acm2108_led}
                                    : _raddr_T == 32'h0 ? {31'h0, regRestartReq} : 32'h0;
      axi_rvalid <= _GEN_8 | ~(axi_rvalid & S_AXI_RREADY) & axi_rvalid;
    end
  end  // always @(posedge)
  acm2108_ddr3_udp acm2108 (
      .clk           (clock),
      .reset_n       (~reset),
      .ChannelSel    (regChannelSel),
      .DataNum       (regDataNum),
      .ADC_Speed_Set (regAdcSpeed),
      .RestartReq    (regRestartReq),
      .RestartReq_DDS(regDdsRestart),
      .DDS_WaveSel   (regDdsWaveSel),
      .DDS_FTW       (regDdsFtw),
      .led           (_acm2108_led),
      .key_in        (key_in),
      .AD0           (AD0),
      .AD1           (AD1),
      .AD0_CLK       (AD0_CLK),
      .AD1_CLK       (AD1_CLK),
      .DA0_Data      (DA0_Data),
      .DA1_Data      (DA1_Data),
      .DA0_Clk       (DA0_Clk),
      .DA1_Clk       (DA1_Clk),
      .O_ddr_addr    (O_ddr_addr),
      .O_ddr_ba      (O_ddr_ba),
      .O_ddr_cs_n    (O_ddr_cs_n),
      .O_ddr_ras_n   (O_ddr_ras_n),
      .O_ddr_cas_n   (O_ddr_cas_n),
      .O_ddr_we_n    (O_ddr_we_n),
      .O_ddr_clk     (O_ddr_clk),
      .O_ddr_clk_n   (O_ddr_clk_n),
      .O_ddr_cke     (O_ddr_cke),
      .O_ddr_odt     (O_ddr_odt),
      .O_ddr_reset_n (O_ddr_reset_n),
      .O_ddr_dqm     (O_ddr_dqm),
      .IO_ddr_dq     (IO_ddr_dq),
      .IO_ddr_dqs    (IO_ddr_dqs),
      .IO_ddr_dqs_n  (IO_ddr_dqs_n),
      .rgmii_rx_clk_i(rgmii_rx_clk_i),
      .rgmii_rxd     (rgmii_rxd),
      .rgmii_rxdv    (rgmii_rxdv),
      .eth_rst_n     (eth_rst_n),
      .eth_mdc       (eth_mdc),
      .eth_mdio      (eth_mdio),
      .rgmii_tx_clk  (rgmii_tx_clk),
      .rgmii_txd     (rgmii_txd),
      .rgmii_txen    (rgmii_txen)
  );
  assign S_AXI_AWREADY = axi_awready;
  assign S_AXI_WREADY = axi_wready;
  assign S_AXI_BVALID = axi_bvalid;
  assign S_AXI_ARREADY = axi_arready;
  assign S_AXI_RDATA = axi_rdata;
  assign S_AXI_RVALID = axi_rvalid;
  assign led = _acm2108_led;
endmodule

module signal_measure_wrapper (
    input         clock,
    reset,
    input  [31:0] S_AXI_AWADDR,
    input         S_AXI_AWVALID,
    output        S_AXI_AWREADY,
    input  [31:0] S_AXI_WDATA,
    input         S_AXI_WVALID,
    output        S_AXI_WREADY,
    S_AXI_BVALID,
    input         S_AXI_BREADY,
    input  [31:0] S_AXI_ARADDR,
    input         S_AXI_ARVALID,
    output        S_AXI_ARREADY,
    output [31:0] S_AXI_RDATA,
    output        S_AXI_RVALID,
    input         S_AXI_RREADY,
    sig_in
);

  wire        _signalMeasure_busy;
  wire        _signalMeasure_finish;
  wire [25:0] _signalMeasure_period_out;
  wire [19:0] _signalMeasure_high_time;
  reg         regEnable;
  reg         axi_awready;
  reg  [31:0] axi_awaddr;
  reg         axi_wready;
  reg         axi_bvalid;
  reg         axi_arready;
  reg  [31:0] axi_araddr;
  reg  [31:0] axi_rdata;
  reg         axi_rvalid;
  wire [31:0] _raddr_T = axi_araddr - 32'h1C000;
  wire        _GEN = ~axi_awready & S_AXI_AWVALID;
  wire        _GEN_0 = ~axi_bvalid & axi_wready & S_AXI_WVALID;
  wire        _GEN_1 = ~axi_arready & S_AXI_ARVALID;
  wire        _GEN_2 = ~axi_rvalid & axi_arready & S_AXI_ARVALID;
  always @(posedge clock) begin
    if (reset) begin
      regEnable   <= 1'h0;
      axi_awready <= 1'h0;
      axi_awaddr  <= 32'h0;
      axi_wready  <= 1'h0;
      axi_bvalid  <= 1'h0;
      axi_arready <= 1'h0;
      axi_araddr  <= 32'h0;
      axi_rdata   <= 32'h0;
      axi_rvalid  <= 1'h0;
    end else begin
      regEnable <=
        _GEN_0 & axi_awaddr - 32'h1C000 == 32'h0
          ? S_AXI_WDATA[0]
          : ~(regEnable & _signalMeasure_busy) & regEnable;
      axi_awready <= _GEN;
      if (_GEN) axi_awaddr <= S_AXI_AWADDR;
      axi_wready <=
        ~axi_wready & axi_awready & S_AXI_AWVALID | ~(axi_wready & S_AXI_WVALID)
        & axi_wready;
      axi_bvalid <= _GEN_0 | ~(S_AXI_BREADY & axi_bvalid) & axi_bvalid;
      axi_arready <= _GEN_1;
      if (_GEN_1) axi_araddr <= S_AXI_ARADDR;
      if (_GEN_2)
        axi_rdata <=
          _raddr_T == 32'hC
            ? {12'h0, _signalMeasure_high_time}
            : _raddr_T == 32'h8
                ? {6'h0, _signalMeasure_period_out}
                : _raddr_T == 32'h4
                    ? {30'h0, _signalMeasure_finish, _signalMeasure_busy}
                    : _raddr_T == 32'h0 ? {31'h0, regEnable} : 32'h0;
      axi_rvalid <= _GEN_2 | ~(axi_rvalid & S_AXI_RREADY) & axi_rvalid;
    end
  end  // always @(posedge)
  signal_measure_ctrl signalMeasure (
      .clk       (clock),
      .rst_n     (~reset),
      .enable    (regEnable),
      .sig_in    (sig_in),
      .busy      (_signalMeasure_busy),
      .finish    (_signalMeasure_finish),
      .period_out(_signalMeasure_period_out),
      .duty      (  /* unused */),
      .high_time (_signalMeasure_high_time),
      .low_time  (  /* unused */)
  );
  assign S_AXI_AWREADY = axi_awready;
  assign S_AXI_WREADY  = axi_wready;
  assign S_AXI_BVALID  = axi_bvalid;
  assign S_AXI_ARREADY = axi_arready;
  assign S_AXI_RDATA   = axi_rdata;
  assign S_AXI_RVALID  = axi_rvalid;
endmodule

module bitseq_looper_wrapper (
    input         clock,
    reset,
    input  [31:0] S_AXI_AWADDR,
    input         S_AXI_AWVALID,
    output        S_AXI_AWREADY,
    input  [31:0] S_AXI_WDATA,
    input         S_AXI_WVALID,
    output        S_AXI_WREADY,
    S_AXI_BVALID,
    input         S_AXI_BREADY,
    input  [31:0] S_AXI_ARADDR,
    input         S_AXI_ARVALID,
    output        S_AXI_ARREADY,
    output [31:0] S_AXI_RDATA,
    output        S_AXI_RVALID,
    input         S_AXI_RREADY,
    output [ 7:0] io_out
);

  wire [ 7:0] _bitseqLooper_playing;
  reg  [31:0] regControl;
  reg  [ 7:0] regArmMask;
  reg  [ 7:0] regStartCh;
  reg  [ 7:0] regStopCh;
  reg  [31:0] regWrControl;
  reg  [ 7:0] regWrAddr;
  reg         regWrData;
  reg  [31:0] regLenBus_0;
  reg  [31:0] regLenBus_1;
  reg  [31:0] regLenBus_2;
  reg  [31:0] regLenBus_3;
  reg  [31:0] regLenBus_4;
  reg  [31:0] regLenBus_5;
  reg  [31:0] regLenBus_6;
  reg  [31:0] regLenBus_7;
  reg  [31:0] regRateDivBus_0;
  reg  [31:0] regRateDivBus_1;
  reg  [31:0] regRateDivBus_2;
  reg  [31:0] regRateDivBus_3;
  reg  [31:0] regRateDivBus_4;
  reg  [31:0] regRateDivBus_5;
  reg  [31:0] regRateDivBus_6;
  reg  [31:0] regRateDivBus_7;
  reg  [31:0] regPhaseOffBus_0;
  reg  [31:0] regPhaseOffBus_1;
  reg  [31:0] regPhaseOffBus_2;
  reg  [31:0] regPhaseOffBus_3;
  reg  [31:0] regPhaseOffBus_4;
  reg  [31:0] regPhaseOffBus_5;
  reg  [31:0] regPhaseOffBus_6;
  reg  [31:0] regPhaseOffBus_7;
  reg         axi_awready;
  reg  [31:0] axi_awaddr;
  reg         axi_wready;
  reg         axi_bvalid;
  reg         axi_arready;
  reg  [31:0] axi_araddr;
  reg  [31:0] axi_rdata;
  reg         axi_rvalid;
  wire [31:0] _raddr_T = axi_araddr - 32'h20000;
  wire        _GEN = ~axi_awready & S_AXI_AWVALID;
  wire        _GEN_0 = ~axi_arready & S_AXI_ARVALID;
  wire        _GEN_1 = ~axi_rvalid & axi_arready & S_AXI_ARVALID;
  wire        _GEN_2 = ~axi_bvalid & axi_wready & S_AXI_WVALID;
  wire [31:0] _waddr_T = axi_awaddr - 32'h20000;
  wire        _GEN_3 = _waddr_T == 32'h0;
  wire        _GEN_4 = _waddr_T == 32'h8;
  wire        _GEN_5 = _waddr_T == 32'hC;
  wire        _GEN_6 = _waddr_T == 32'h10;
  wire        _GEN_7 = _waddr_T == 32'h14;
  wire        _GEN_8 = _waddr_T == 32'h18;
  always @(posedge clock) begin
    if (reset) begin
      regControl <= 32'h0;
      regArmMask <= 8'h0;
      regStartCh <= 8'h0;
      regStopCh <= 8'h0;
      regWrControl <= 32'h0;
      regWrAddr <= 8'h0;
      regWrData <= 1'h0;
      axi_awready <= 1'h0;
      axi_awaddr <= 32'h0;
      axi_wready <= 1'h0;
      axi_bvalid <= 1'h0;
      axi_arready <= 1'h0;
      axi_araddr <= 32'h0;
      axi_rdata <= 32'h0;
      axi_rvalid <= 1'h0;
    end else begin
      if (_GEN_2 & _GEN_3) regControl <= S_AXI_WDATA;
      else if (regControl[2]) regControl <= {30'h0, regControl[1:0]};
      else if (regControl[1]) regControl <= {31'h0, regControl[0]};
      if (~_GEN_2 | _GEN_3 | ~_GEN_4) begin
      end else regArmMask <= S_AXI_WDATA[7:0];
      if (~_GEN_2 | _GEN_3 | _GEN_4 | ~_GEN_5) begin
        if (|regStartCh) regStartCh <= 8'h0;
      end else regStartCh <= S_AXI_WDATA[7:0];
      if (~_GEN_2 | _GEN_3 | _GEN_4 | _GEN_5 | ~_GEN_6) begin
        if (|regStopCh) regStopCh <= 8'h0;
      end else regStopCh <= S_AXI_WDATA[7:0];
      if (~_GEN_2 | _GEN_3 | _GEN_4 | _GEN_5 | _GEN_6 | ~_GEN_7) begin
      end else regWrControl <= S_AXI_WDATA;
      if (~_GEN_2 | _GEN_3 | _GEN_4 | _GEN_5 | _GEN_6 | _GEN_7 | ~_GEN_8) begin
      end else regWrAddr <= S_AXI_WDATA[7:0];
      if (~_GEN_2 | _GEN_3 | _GEN_4 | _GEN_5 | _GEN_6 | _GEN_7 | _GEN_8 | _waddr_T != 32'h1C) begin
      end else regWrData <= S_AXI_WDATA[0];
      axi_awready <= _GEN;
      if (_GEN) axi_awaddr <= S_AXI_AWADDR;
      axi_wready <=
        ~axi_wready & axi_awready & S_AXI_AWVALID | ~(axi_wready & S_AXI_WVALID)
        & axi_wready;
      axi_bvalid <= _GEN_2 | ~(S_AXI_BREADY & axi_bvalid) & axi_bvalid;
      axi_arready <= _GEN_0;
      if (_GEN_0) axi_araddr <= S_AXI_ARADDR;
      if (_GEN_1)
        axi_rdata <=
          (_raddr_T == 32'h1C
             ? {31'h0, regWrData}
             : _raddr_T == 32'h18
                 ? {24'h0, regWrAddr}
                 : _raddr_T == 32'h14
                     ? regWrControl
                     : _raddr_T == 32'h10
                         ? {24'h0, regStopCh}
                         : _raddr_T == 32'hC
                             ? {24'h0, regStartCh}
                             : _raddr_T == 32'h8
                                 ? {24'h0, regArmMask}
                                 : _raddr_T == 32'h4
                                     ? {24'h0, _bitseqLooper_playing}
                                     : _raddr_T == 32'h0 ? regControl : 32'h0)
          | (_raddr_T == 32'h3C
               ? {23'h0, regLenBus_7[8:0]}
               : _raddr_T == 32'h38
                   ? {23'h0, regLenBus_6[8:0]}
                   : _raddr_T == 32'h34
                       ? {23'h0, regLenBus_5[8:0]}
                       : _raddr_T == 32'h30
                           ? {23'h0, regLenBus_4[8:0]}
                           : _raddr_T == 32'h2C
                               ? {23'h0, regLenBus_3[8:0]}
                               : _raddr_T == 32'h28
                                   ? {23'h0, regLenBus_2[8:0]}
                                   : _raddr_T == 32'h24
                                       ? {23'h0, regLenBus_1[8:0]}
                                       : _raddr_T == 32'h20
                                           ? {23'h0, regLenBus_0[8:0]}
                                           : 32'h0)
          | (_raddr_T == 32'h5C
               ? regRateDivBus_7
               : _raddr_T == 32'h58
                   ? regRateDivBus_6
                   : _raddr_T == 32'h54
                       ? regRateDivBus_5
                       : _raddr_T == 32'h50
                           ? regRateDivBus_4
                           : _raddr_T == 32'h4C
                               ? regRateDivBus_3
                               : _raddr_T == 32'h48
                                   ? regRateDivBus_2
                                   : _raddr_T == 32'h44
                                       ? regRateDivBus_1
                                       : _raddr_T == 32'h40 ? regRateDivBus_0 : 32'h0)
          | (_raddr_T == 32'h7C
               ? regPhaseOffBus_7
               : _raddr_T == 32'h78
                   ? regPhaseOffBus_6
                   : _raddr_T == 32'h74
                       ? regPhaseOffBus_5
                       : _raddr_T == 32'h70
                           ? regPhaseOffBus_4
                           : _raddr_T == 32'h6C
                               ? regPhaseOffBus_3
                               : _raddr_T == 32'h68
                                   ? regPhaseOffBus_2
                                   : _raddr_T == 32'h64
                                       ? regPhaseOffBus_1
                                       : _raddr_T == 32'h60 ? regPhaseOffBus_0 : 32'h0);
      axi_rvalid <= _GEN_1 | ~(axi_rvalid & S_AXI_RREADY) & axi_rvalid;
    end
    if (_GEN_2 & _waddr_T == 32'h20) regLenBus_0 <= S_AXI_WDATA;
    if (_GEN_2 & _waddr_T == 32'h24) regLenBus_1 <= S_AXI_WDATA;
    if (_GEN_2 & _waddr_T == 32'h28) regLenBus_2 <= S_AXI_WDATA;
    if (_GEN_2 & _waddr_T == 32'h2C) regLenBus_3 <= S_AXI_WDATA;
    if (_GEN_2 & _waddr_T == 32'h30) regLenBus_4 <= S_AXI_WDATA;
    if (_GEN_2 & _waddr_T == 32'h34) regLenBus_5 <= S_AXI_WDATA;
    if (_GEN_2 & _waddr_T == 32'h38) regLenBus_6 <= S_AXI_WDATA;
    if (_GEN_2 & _waddr_T == 32'h3C) regLenBus_7 <= S_AXI_WDATA;
    if (_GEN_2 & _waddr_T == 32'h40) regRateDivBus_0 <= S_AXI_WDATA;
    if (_GEN_2 & _waddr_T == 32'h44) regRateDivBus_1 <= S_AXI_WDATA;
    if (_GEN_2 & _waddr_T == 32'h48) regRateDivBus_2 <= S_AXI_WDATA;
    if (_GEN_2 & _waddr_T == 32'h4C) regRateDivBus_3 <= S_AXI_WDATA;
    if (_GEN_2 & _waddr_T == 32'h50) regRateDivBus_4 <= S_AXI_WDATA;
    if (_GEN_2 & _waddr_T == 32'h54) regRateDivBus_5 <= S_AXI_WDATA;
    if (_GEN_2 & _waddr_T == 32'h58) regRateDivBus_6 <= S_AXI_WDATA;
    if (_GEN_2 & _waddr_T == 32'h5C) regRateDivBus_7 <= S_AXI_WDATA;
    if (_GEN_2 & _waddr_T == 32'h60) regPhaseOffBus_0 <= S_AXI_WDATA;
    if (_GEN_2 & _waddr_T == 32'h64) regPhaseOffBus_1 <= S_AXI_WDATA;
    if (_GEN_2 & _waddr_T == 32'h68) regPhaseOffBus_2 <= S_AXI_WDATA;
    if (_GEN_2 & _waddr_T == 32'h6C) regPhaseOffBus_3 <= S_AXI_WDATA;
    if (_GEN_2 & _waddr_T == 32'h70) regPhaseOffBus_4 <= S_AXI_WDATA;
    if (_GEN_2 & _waddr_T == 32'h74) regPhaseOffBus_5 <= S_AXI_WDATA;
    if (_GEN_2 & _waddr_T == 32'h78) regPhaseOffBus_6 <= S_AXI_WDATA;
    if (_GEN_2 & _waddr_T == 32'h7C) regPhaseOffBus_7 <= S_AXI_WDATA;
  end  // always @(posedge)
  bitseq_looper_top_v2 #(
      .AW (8),
      .NCH(8)
  ) bitseqLooper (
      .clk(clock),
      .rst_n(~reset),
      .start_ch_bus(regStartCh),
      .stop_ch_bus(regStopCh),
      .sync_enable(regControl[0]),
      .arm_mask_in(regArmMask),
      .arm_load(regControl[1]),
      .group_start(regControl[2]),
      .len_bus({
        regLenBus_7[8:0],
        regLenBus_6[8:0],
        regLenBus_5[8:0],
        regLenBus_4[8:0],
        regLenBus_3[8:0],
        regLenBus_2[8:0],
        regLenBus_1[8:0],
        regLenBus_0[8:0]
      }),
      .rate_div_bus({
        regRateDivBus_7,
        regRateDivBus_6,
        regRateDivBus_5,
        regRateDivBus_4,
        regRateDivBus_3,
        regRateDivBus_2,
        regRateDivBus_1,
        regRateDivBus_0
      }),
      .phase_off_bus({
        regPhaseOffBus_7,
        regPhaseOffBus_6,
        regPhaseOffBus_5,
        regPhaseOffBus_4,
        regPhaseOffBus_3,
        regPhaseOffBus_2,
        regPhaseOffBus_1,
        regPhaseOffBus_0
      }),
      .wr_en(regWrControl[7]),
      .wr_ch(regWrControl[2:0]),
      .wr_addr(regWrAddr),
      .wr_bit(regWrData),
      .io_out(io_out),
      .playing(_bitseqLooper_playing)
  );
  assign S_AXI_AWREADY = axi_awready;
  assign S_AXI_WREADY  = axi_wready;
  assign S_AXI_BVALID  = axi_bvalid;
  assign S_AXI_ARREADY = axi_arready;
  assign S_AXI_RDATA   = axi_rdata;
  assign S_AXI_RVALID  = axi_rvalid;
endmodule

module uart_engine_wrapper (
    input         clock,
    reset,
    input  [31:0] S_AXI_AWADDR,
    input         S_AXI_AWVALID,
    output        S_AXI_AWREADY,
    input  [31:0] S_AXI_WDATA,
    input         S_AXI_WVALID,
    output        S_AXI_WREADY,
    S_AXI_BVALID,
    input         S_AXI_BREADY,
    input  [31:0] S_AXI_ARADDR,
    input         S_AXI_ARVALID,
    output        S_AXI_ARREADY,
    output [31:0] S_AXI_RDATA,
    output        S_AXI_RVALID,
    input         S_AXI_RREADY,
    uart_rx,
    output        uart_tx
);

  wire        _uartEngine_tx_busy;
  wire [10:0] _uartEngine_tx_fifo_data_count;
  wire [ 7:0] _uartEngine_rx_fifo_data;
  wire [10:0] _uartEngine_rx_fifo_data_count;
  wire        _uartEngine_rx_busy;
  wire        _uartEngine_rx_error;
  wire [15:0] _uartEngine_tx_byte_count;
  wire [15:0] _uartEngine_rx_byte_count;
  reg         axi_awready;
  reg         axi_wready;
  reg         axi_bvalid;
  reg         axi_arready;
  reg         axi_rvalid;
  reg  [31:0] axi_awaddr;
  reg  [31:0] axi_araddr;
  reg  [31:0] regClkDiv;
  reg         regCheckEn;
  reg  [ 1:0] regCheckType;
  reg  [ 1:0] regDataBit;
  reg  [ 1:0] regStopBit;
  reg  [ 7:0] regTxFifoData;
  reg         regTxFifoWrEn;
  reg         regTxStartPulse;
  reg         regRxFifoRdEn;
  reg         regRxStartPulse;
  wire [31:0] _raddr_T = axi_araddr - 32'h24000;
  wire        _GEN = ~axi_awready & S_AXI_AWVALID;
  wire        _GEN_0 = axi_wready & S_AXI_WVALID & axi_awready;
  wire [31:0] _waddr_T = axi_awaddr - 32'h24000;
  wire        _GEN_1 = _waddr_T == 32'h0;
  wire        _GEN_2 = _waddr_T == 32'h4;
  wire        _GEN_3 = _waddr_T == 32'h8;
  wire        _GEN_4 = _waddr_T == 32'h10;
  wire        _GEN_5 = _waddr_T == 32'h14;
  wire        _GEN_6 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_4;
  wire        _GEN_7 = _waddr_T == 32'h24;
  wire        _GEN_8 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_4 | _GEN_5;
  wire        _GEN_9 = ~axi_arready & S_AXI_ARVALID;
  always @(posedge clock) begin
    if (reset) begin
      axi_awready <= 1'h0;
      axi_wready <= 1'h0;
      axi_bvalid <= 1'h0;
      axi_arready <= 1'h0;
      axi_rvalid <= 1'h0;
      axi_awaddr <= 32'h0;
      axi_araddr <= 32'h0;
      regClkDiv <= 32'h43E;
      regCheckEn <= 1'h0;
      regCheckType <= 2'h0;
      regDataBit <= 2'h3;
      regStopBit <= 2'h0;
      regTxFifoData <= 8'h0;
      regTxFifoWrEn <= 1'h0;
      regTxStartPulse <= 1'h0;
      regRxFifoRdEn <= 1'h0;
      regRxStartPulse <= 1'h0;
    end else begin
      axi_awready <= _GEN;
      axi_wready <= ~axi_wready & axi_awready & S_AXI_AWVALID;
      axi_bvalid <=
        ~axi_bvalid & axi_wready & S_AXI_WVALID & axi_awready
        | ~(axi_bvalid & S_AXI_BREADY) & axi_bvalid;
      axi_arready <= _GEN_9;
      axi_rvalid <=
        ~axi_rvalid & axi_arready & S_AXI_ARVALID | ~(axi_rvalid & S_AXI_RREADY)
        & axi_rvalid;
      if (_GEN) axi_awaddr <= S_AXI_AWADDR;
      if (_GEN_9) axi_araddr <= S_AXI_ARADDR;
      if (_GEN_0 & _GEN_1) regClkDiv <= S_AXI_WDATA;
      if (~_GEN_0 | _GEN_1 | ~_GEN_2) begin
      end else begin
        regCheckEn   <= S_AXI_WDATA[0];
        regCheckType <= S_AXI_WDATA[2:1];
      end
      if (~_GEN_0 | _GEN_1 | _GEN_2 | ~_GEN_3) begin
      end else begin
        regDataBit <= S_AXI_WDATA[1:0];
        regStopBit <= S_AXI_WDATA[3:2];
      end
      if (~_GEN_0 | _GEN_1 | _GEN_2 | _GEN_3 | ~_GEN_4) begin
      end else regTxFifoData <= S_AXI_WDATA[7:0];
      regTxFifoWrEn   <= _GEN_0 & ~_GEN_6 & _GEN_5 & S_AXI_WDATA[0];
      regTxStartPulse <= _GEN_0 & ~_GEN_6 & _GEN_5 & S_AXI_WDATA[1];
      regRxFifoRdEn   <= _GEN_0 & ~_GEN_8 & _GEN_7 & S_AXI_WDATA[0];
      regRxStartPulse <= _GEN_0 & ~_GEN_8 & _GEN_7 & S_AXI_WDATA[1];
    end
  end  // always @(posedge)
  uart_engine uartEngine (
      .clk               (clock),
      .rst_n             (~reset),
      .clk_div           (regClkDiv),
      .check_en          (regCheckEn),
      .check_type        (regCheckType),
      .data_bit          (regDataBit),
      .stop_bit          (regStopBit),
      .tx_fifo_data      (regTxFifoData),
      .tx_fifo_wr_en     (regTxFifoWrEn),
      .tx_start_pulse    (regTxStartPulse),
      .tx_fifo_full      (  /* unused */),
      .tx_busy           (_uartEngine_tx_busy),
      .tx_fifo_data_count(_uartEngine_tx_fifo_data_count),
      .rx_fifo_data      (_uartEngine_rx_fifo_data),
      .rx_fifo_rd_en     (regRxFifoRdEn),
      .rx_start_pulse    (regRxStartPulse),
      .rx_fifo_empty     (  /* unused */),
      .rx_data_ready     (  /* unused */),
      .rx_fifo_data_count(_uartEngine_rx_fifo_data_count),
      .uart_tx           (uart_tx),
      .uart_rx           (uart_rx),
      .rx_busy           (_uartEngine_rx_busy),
      .rx_error          (_uartEngine_rx_error),
      .tx_byte_count     (_uartEngine_tx_byte_count),
      .rx_byte_count     (_uartEngine_rx_byte_count)
  );
  assign S_AXI_AWREADY = axi_awready;
  assign S_AXI_WREADY = axi_wready;
  assign S_AXI_BVALID = axi_bvalid;
  assign S_AXI_ARREADY = axi_arready;
  assign S_AXI_RDATA =
    _raddr_T == 32'h0
      ? regClkDiv
      : _raddr_T == 32'h4
          ? {29'h0, regCheckType, regCheckEn}
          : _raddr_T == 32'h8
              ? {28'h0, regStopBit, regDataBit}
              : _raddr_T == 32'h20
                  ? {24'h0, _uartEngine_rx_fifo_data}
                  : _raddr_T == 32'h30
                      ? {29'h0,
                         _uartEngine_rx_error,
                         _uartEngine_rx_busy,
                         _uartEngine_tx_busy}
                      : _raddr_T == 32'h34
                          ? {16'h0, _uartEngine_tx_byte_count}
                          : _raddr_T == 32'h38
                              ? {16'h0, _uartEngine_rx_byte_count}
                              : _raddr_T == 32'h3C
                                  ? {10'h0,
                                     _uartEngine_rx_fifo_data_count,
                                     _uartEngine_tx_fifo_data_count}
                                  : 32'h0;
  assign S_AXI_RVALID = axi_rvalid;
endmodule

module spi_engine_wrapper (
    input         clock,
    reset,
    input  [31:0] S_AXI_AWADDR,
    input         S_AXI_AWVALID,
    output        S_AXI_AWREADY,
    input  [31:0] S_AXI_WDATA,
    input         S_AXI_WVALID,
    output        S_AXI_WREADY,
    S_AXI_BVALID,
    input         S_AXI_BREADY,
    input  [31:0] S_AXI_ARADDR,
    input         S_AXI_ARVALID,
    output        S_AXI_ARREADY,
    output [31:0] S_AXI_RDATA,
    output        S_AXI_RVALID,
    input         S_AXI_RREADY,
    spi_miso,
    output        spi_sck,
    spi_mosi,
    spi_cs
);

  wire        _spiEngine_tx_fifo_full;
  wire [10:0] _spiEngine_tx_fifo_data_count;
  wire [ 7:0] _spiEngine_rx_fifo_data;
  wire        _spiEngine_rx_fifo_empty;
  wire [10:0] _spiEngine_rx_fifo_data_count;
  wire        _spiEngine_spi_sck;
  wire        _spiEngine_spi_mosi;
  wire        _spiEngine_spi_cs;
  wire        _spiEngine_spi_mosi_oe;
  wire        _spiEngine_spi_busy;
  wire [15:0] _spiEngine_spi_tx_count;
  wire [15:0] _spiEngine_spi_rx_count;
  reg  [31:0] regClkDiv;
  reg         regSpiEnable;
  reg  [ 1:0] regSpiMode;
  reg         regMsbFirst;
  reg  [ 7:0] regTxFifoData;
  reg         regTxFifoWrEn;
  reg         regTxStartPulse;
  reg         regRxFifoRdEn;
  reg         regRxStartPulse;
  reg         axi_awready;
  reg  [31:0] axi_awaddr;
  reg         axi_wready;
  reg         axi_bvalid;
  reg         axi_arready;
  reg  [31:0] axi_araddr;
  reg  [31:0] axi_rdata;
  reg         axi_rvalid;
  wire        _GEN = ~axi_awready & S_AXI_AWVALID;
  wire        _GEN_0 = axi_wready & S_AXI_WVALID;
  wire        _GEN_1 = ~axi_arready & S_AXI_ARVALID;
  wire [31:0] _waddr_T = axi_awaddr - 32'h28000;
  wire        _GEN_2 = _waddr_T == 32'h0;
  wire        _GEN_3 = _waddr_T == 32'h4;
  wire        _GEN_4 = _waddr_T == 32'h10;
  wire        _GEN_5 = _waddr_T == 32'h14;
  wire        _GEN_6 = _GEN_2 | _GEN_3 | _GEN_4;
  wire        _GEN_7 = _waddr_T == 32'h24;
  wire        _GEN_8 = _GEN_2 | _GEN_3 | _GEN_4 | _GEN_5;
  wire [31:0] _raddr_T = axi_araddr - 32'h28000;
  always @(posedge clock) begin
    if (reset) begin
      regClkDiv <= 32'hFA;
      regSpiEnable <= 1'h0;
      regSpiMode <= 2'h0;
      regMsbFirst <= 1'h1;
      regTxFifoData <= 8'h0;
      regTxFifoWrEn <= 1'h0;
      regTxStartPulse <= 1'h0;
      regRxFifoRdEn <= 1'h0;
      regRxStartPulse <= 1'h0;
      axi_awready <= 1'h0;
      axi_awaddr <= 32'h0;
      axi_wready <= 1'h0;
      axi_bvalid <= 1'h0;
      axi_arready <= 1'h0;
      axi_araddr <= 32'h0;
      axi_rdata <= 32'h0;
      axi_rvalid <= 1'h0;
    end else begin
      if (_GEN_0 & _GEN_2) regClkDiv <= S_AXI_WDATA;
      if (~_GEN_0 | _GEN_2 | ~_GEN_3) begin
      end else begin
        regSpiEnable <= S_AXI_WDATA[0];
        regSpiMode   <= S_AXI_WDATA[2:1];
        regMsbFirst  <= S_AXI_WDATA[3];
      end
      if (~_GEN_0 | _GEN_2 | _GEN_3 | ~_GEN_4) begin
      end else regTxFifoData <= S_AXI_WDATA[7:0];
      regTxFifoWrEn <= _GEN_0 & ~_GEN_6 & _GEN_5 & S_AXI_WDATA[0];
      regTxStartPulse <= _GEN_0 & ~_GEN_6 & _GEN_5 & S_AXI_WDATA[1];
      regRxFifoRdEn <= _GEN_0 & ~_GEN_8 & _GEN_7 & S_AXI_WDATA[0];
      regRxStartPulse <= _GEN_0 & ~_GEN_8 & _GEN_7 & S_AXI_WDATA[1];
      axi_awready <= _GEN;
      if (_GEN) axi_awaddr <= S_AXI_AWADDR;
      axi_wready  <= ~axi_wready & S_AXI_WVALID & axi_awready;
      axi_bvalid  <= _GEN_0 & ~axi_bvalid | ~(axi_bvalid & S_AXI_BREADY) & axi_bvalid;
      axi_arready <= _GEN_1;
      if (_GEN_1) axi_araddr <= S_AXI_ARADDR;
      axi_rdata <=
        _raddr_T == 32'h40
          ? {28'h0, _spiEngine_spi_cs, spi_miso, _spiEngine_spi_mosi, _spiEngine_spi_sck}
          : _raddr_T == 32'h3C
              ? {8'h0,
                 _spiEngine_rx_fifo_data_count,
                 _spiEngine_tx_fifo_data_count,
                 _spiEngine_rx_fifo_empty,
                 _spiEngine_tx_fifo_full}
              : _raddr_T == 32'h38
                  ? {16'h0, _spiEngine_spi_rx_count}
                  : _raddr_T == 32'h34
                      ? {16'h0, _spiEngine_spi_tx_count}
                      : _raddr_T == 32'h30
                          ? {30'h0, _spiEngine_spi_mosi_oe, _spiEngine_spi_busy}
                          : _raddr_T == 32'h20
                              ? {24'h0, _spiEngine_rx_fifo_data}
                              : _raddr_T == 32'h4
                                  ? {28'h0, regMsbFirst, regSpiMode, regSpiEnable}
                                  : _raddr_T == 32'h0 ? regClkDiv : 32'h0;
      axi_rvalid <=
        axi_arready & S_AXI_ARVALID & ~axi_rvalid | ~(axi_rvalid & S_AXI_RREADY)
        & axi_rvalid;
    end
  end  // always @(posedge)
  spi_engine spiEngine (
      .clk               (clock),
      .rst_n             (~reset),
      .clk_div           (regClkDiv),
      .spi_enable        (regSpiEnable),
      .spi_mode          (regSpiMode),
      .spi_msb_first     (regMsbFirst),
      .tx_fifo_data      (regTxFifoData),
      .tx_fifo_wr_en     (regTxFifoWrEn),
      .tx_start_pulse    (regTxStartPulse),
      .tx_fifo_full      (_spiEngine_tx_fifo_full),
      .tx_busy           (  /* unused */),
      .tx_fifo_data_count(_spiEngine_tx_fifo_data_count),
      .rx_fifo_data      (_spiEngine_rx_fifo_data),
      .rx_fifo_rd_en     (regRxFifoRdEn),
      .rx_start_pulse    (regRxStartPulse),
      .rx_fifo_empty     (_spiEngine_rx_fifo_empty),
      .rx_data_ready     (  /* unused */),
      .rx_fifo_data_count(_spiEngine_rx_fifo_data_count),
      .spi_sck           (_spiEngine_spi_sck),
      .spi_mosi          (_spiEngine_spi_mosi),
      .spi_miso          (spi_miso),
      .spi_cs            (_spiEngine_spi_cs),
      .spi_mosi_oe       (_spiEngine_spi_mosi_oe),
      .spi_busy          (_spiEngine_spi_busy),
      .spi_tx_count      (_spiEngine_spi_tx_count),
      .spi_rx_count      (_spiEngine_spi_rx_count)
  );
  assign S_AXI_AWREADY = axi_awready;
  assign S_AXI_WREADY = axi_wready;
  assign S_AXI_BVALID = axi_bvalid;
  assign S_AXI_ARREADY = axi_arready;
  assign S_AXI_RDATA = axi_rdata;
  assign S_AXI_RVALID = axi_rvalid;
  assign spi_sck = _spiEngine_spi_sck;
  assign spi_mosi = _spiEngine_spi_mosi;
  assign spi_cs = _spiEngine_spi_cs;
endmodule

module pwm_engine_wrapper (
    input         clock,
    reset,
    input  [31:0] S_AXI_AWADDR,
    input         S_AXI_AWVALID,
    output        S_AXI_AWREADY,
    input  [31:0] S_AXI_WDATA,
    input         S_AXI_WVALID,
    output        S_AXI_WREADY,
    S_AXI_BVALID,
    input         S_AXI_BREADY,
    input  [31:0] S_AXI_ARADDR,
    input         S_AXI_ARVALID,
    output        S_AXI_ARREADY,
    output [31:0] S_AXI_RDATA,
    output        S_AXI_RVALID,
    input         S_AXI_RREADY,
    output [ 7:0] pwm_out
);

  wire [ 7:0] _pwmEngine_pwm_out;
  reg         regPwmEnable;
  reg  [ 7:0] regChannelEnable;
  reg  [ 2:0] regChannelSel;
  reg  [31:0] regHighCount;
  reg  [31:0] regLowCount;
  reg         regConfigSet;
  reg         axi_awready;
  reg  [31:0] axi_awaddr;
  reg         axi_wready;
  reg         axi_bvalid;
  reg         axi_arready;
  reg  [31:0] axi_araddr;
  reg  [31:0] axi_rdata;
  reg         axi_rvalid;
  wire [31:0] _raddr_T = axi_araddr - 32'h2C000;
  wire        _GEN = ~axi_awready & S_AXI_AWVALID;
  wire        _GEN_0 = ~axi_bvalid & axi_wready & S_AXI_WVALID;
  wire [31:0] _waddr_T = axi_awaddr - 32'h2C000;
  wire        _GEN_1 = _waddr_T == 32'h0;
  wire        _GEN_2 = _waddr_T == 32'h4;
  wire        _GEN_3 = _waddr_T == 32'h8;
  wire        _GEN_4 = _waddr_T == 32'hC;
  wire        _GEN_5 = ~axi_arready & S_AXI_ARVALID;
  wire        _GEN_6 = ~axi_rvalid & axi_arready & S_AXI_ARVALID;
  always @(posedge clock) begin
    if (reset) begin
      regPwmEnable <= 1'h0;
      regChannelEnable <= 8'h0;
      regChannelSel <= 3'h0;
      regHighCount <= 32'h3E8;
      regLowCount <= 32'h3E8;
      regConfigSet <= 1'h0;
      axi_awready <= 1'h0;
      axi_awaddr <= 32'h0;
      axi_wready <= 1'h0;
      axi_bvalid <= 1'h0;
      axi_arready <= 1'h0;
      axi_araddr <= 32'h0;
      axi_rdata <= 32'h0;
      axi_rvalid <= 1'h0;
    end else begin
      if (_GEN_0 & _GEN_1) begin
        regPwmEnable <= S_AXI_WDATA[0];
        regChannelEnable <= S_AXI_WDATA[8:1];
      end
      if (~_GEN_0 | _GEN_1 | ~_GEN_2) begin
      end else regChannelSel <= S_AXI_WDATA[2:0];
      if (~_GEN_0 | _GEN_1 | _GEN_2 | ~_GEN_3) begin
      end else regHighCount <= S_AXI_WDATA;
      if (~_GEN_0 | _GEN_1 | _GEN_2 | _GEN_3 | ~_GEN_4) begin
      end else regLowCount <= S_AXI_WDATA;
      regConfigSet <=
        _GEN_0 & ~(_GEN_1 | _GEN_2 | _GEN_3 | _GEN_4) & _waddr_T == 32'h10
        & S_AXI_WDATA[0];
      axi_awready <= _GEN;
      if (_GEN) axi_awaddr <= S_AXI_AWADDR;
      axi_wready <=
        ~axi_wready & axi_awready & S_AXI_AWVALID | ~(axi_wready & S_AXI_WVALID)
        & axi_wready;
      axi_bvalid <= _GEN_0 | ~(S_AXI_BREADY & axi_bvalid) & axi_bvalid;
      axi_arready <= _GEN_5;
      if (_GEN_5) axi_araddr <= S_AXI_ARADDR;
      if (_GEN_6)
        axi_rdata <=
          _raddr_T == 32'h18
            ? {24'h0, regChannelEnable}
            : _raddr_T == 32'h14
                ? {24'h0, _pwmEngine_pwm_out}
                : _raddr_T == 32'h10
                    ? {31'h0, regConfigSet}
                    : _raddr_T == 32'hC
                        ? regLowCount
                        : _raddr_T == 32'h8
                            ? regHighCount
                            : _raddr_T == 32'h4
                                ? {29'h0, regChannelSel}
                                : _raddr_T == 32'h0
                                    ? {23'h0, regChannelEnable, regPwmEnable}
                                    : 32'h0;
      axi_rvalid <= _GEN_6 | ~(axi_rvalid & S_AXI_RREADY) & axi_rvalid;
    end
  end  // always @(posedge)
  pwm_engine pwmEngine (
      .clk               (clock),
      .rst_n             (~reset),
      .pwm_enable        (regPwmEnable),
      .pwm_channel_enable(regChannelEnable),
      .pwm_high_count    (regHighCount),
      .pwm_low_count     (regLowCount),
      .chanel_config     (regChannelSel),
      .config_set        (regConfigSet),
      .pwm_out           (_pwmEngine_pwm_out)
  );
  assign S_AXI_AWREADY = axi_awready;
  assign S_AXI_WREADY = axi_wready;
  assign S_AXI_BVALID = axi_bvalid;
  assign S_AXI_ARREADY = axi_arready;
  assign S_AXI_RDATA = axi_rdata;
  assign S_AXI_RVALID = axi_rvalid;
  assign pwm_out = _pwmEngine_pwm_out;
endmodule

module i2c_engine_wrapper (
    input         clock,
    reset,
    input  [31:0] S_AXI_AWADDR,
    input         S_AXI_AWVALID,
    output        S_AXI_AWREADY,
    input  [31:0] S_AXI_WDATA,
    input         S_AXI_WVALID,
    output        S_AXI_WREADY,
    S_AXI_BVALID,
    input         S_AXI_BREADY,
    input  [31:0] S_AXI_ARADDR,
    input         S_AXI_ARVALID,
    output        S_AXI_ARREADY,
    output [31:0] S_AXI_RDATA,
    output        S_AXI_RVALID,
    input         S_AXI_RREADY,
    output        i2c_scl,
    inout         i2c_sda
);

  wire [10:0] _i2cEngine_tx_fifo_data_count;
  wire [ 7:0] _i2cEngine_rx_fifo_data;
  wire [10:0] _i2cEngine_rx_fifo_data_count;
  wire        _i2cEngine_i2c_busy;
  wire        _i2cEngine_i2c_done;
  wire        _i2cEngine_i2c_ack_error;
  wire [ 7:0] _i2cEngine_i2c_tx_count_rem;
  wire [ 7:0] _i2cEngine_i2c_rx_count_rem;
  reg  [31:0] regClkDiv;
  reg         regEnable;
  reg         regMasterMode;
  reg         reg10BitAddr;
  reg         regRestart;
  reg  [ 9:0] regDevAddr;
  reg  [ 7:0] regTxCount;
  reg  [ 7:0] regRxCount;
  reg  [ 7:0] regTxFifoData;
  reg         regTxFifoWrEn;
  reg         regRxFifoRdEn;
  reg         regStartPulse;
  reg         axi_awready;
  reg  [31:0] axi_awaddr;
  reg         axi_wready;
  reg         axi_bvalid;
  reg         axi_arready;
  reg  [31:0] axi_araddr;
  reg  [31:0] axi_rdata;
  reg         axi_rvalid;
  wire        _GEN = ~axi_awready & S_AXI_AWVALID;
  wire        _GEN_0 = axi_wready & S_AXI_WVALID;
  wire        _GEN_1 = ~axi_arready & S_AXI_ARVALID;
  wire [31:0] _waddr_T = axi_awaddr - 32'h30000;
  wire        _GEN_2 = _waddr_T == 32'h0;
  wire        _GEN_3 = _waddr_T == 32'h4;
  wire        _GEN_4 = _waddr_T == 32'h8;
  wire        _GEN_5 = _waddr_T == 32'hC;
  wire        _GEN_6 = _GEN_2 | _GEN_3 | _GEN_4;
  wire        _GEN_7 = _waddr_T == 32'h10;
  wire        _GEN_8 = _waddr_T == 32'h14;
  wire [31:0] _raddr_T = axi_araddr - 32'h30000;
  always @(posedge clock) begin
    if (reset) begin
      regClkDiv <= 32'h4E2;
      regEnable <= 1'h1;
      regMasterMode <= 1'h1;
      reg10BitAddr <= 1'h0;
      regRestart <= 1'h0;
      regDevAddr <= 10'h0;
      regTxCount <= 8'h0;
      regRxCount <= 8'h0;
      regTxFifoData <= 8'h0;
      regTxFifoWrEn <= 1'h0;
      regRxFifoRdEn <= 1'h0;
      regStartPulse <= 1'h0;
      axi_awready <= 1'h0;
      axi_awaddr <= 32'h0;
      axi_wready <= 1'h0;
      axi_bvalid <= 1'h0;
      axi_arready <= 1'h0;
      axi_araddr <= 32'h0;
      axi_rdata <= 32'h0;
      axi_rvalid <= 1'h0;
    end else begin
      if (_GEN_0 & _GEN_2) regClkDiv <= S_AXI_WDATA;
      if (~_GEN_0 | _GEN_2 | ~_GEN_3) begin
      end else begin
        regEnable <= S_AXI_WDATA[0];
        regMasterMode <= S_AXI_WDATA[1];
        reg10BitAddr <= S_AXI_WDATA[2];
        regRestart <= S_AXI_WDATA[3];
      end
      if (~_GEN_0 | _GEN_2 | _GEN_3 | ~_GEN_4) begin
      end else regDevAddr <= S_AXI_WDATA[9:0];
      if (~_GEN_0 | _GEN_6 | ~_GEN_5) begin
      end else begin
        regTxCount <= S_AXI_WDATA[7:0];
        regRxCount <= S_AXI_WDATA[15:8];
      end
      if (~_GEN_0 | _GEN_2 | _GEN_3 | _GEN_4 | _GEN_5 | ~_GEN_7) begin
      end else regTxFifoData <= S_AXI_WDATA[7:0];
      regTxFifoWrEn <=
        _GEN_0 & ~(_GEN_2 | _GEN_3 | _GEN_4 | _GEN_5 | _GEN_7) & _GEN_8 & S_AXI_WDATA[0];
      regRxFifoRdEn <=
        _GEN_0 & ~(_GEN_2 | _GEN_3 | _GEN_4 | _GEN_5 | _GEN_7 | _GEN_8)
        & _waddr_T == 32'h24 & S_AXI_WDATA[0];
      regStartPulse <= _GEN_0 & ~_GEN_6 & _GEN_5 & S_AXI_WDATA[31];
      axi_awready <= _GEN;
      if (_GEN) axi_awaddr <= S_AXI_AWADDR;
      axi_wready  <= ~axi_wready & S_AXI_WVALID & axi_awready;
      axi_bvalid  <= _GEN_0 & ~axi_bvalid | ~(axi_bvalid & S_AXI_BREADY) & axi_bvalid;
      axi_arready <= _GEN_1;
      if (_GEN_1) axi_araddr <= S_AXI_ARADDR;
      axi_rdata <=
        _raddr_T == 32'h38
          ? {10'h0, _i2cEngine_rx_fifo_data_count, _i2cEngine_tx_fifo_data_count}
          : _raddr_T == 32'h34
              ? {16'h0, _i2cEngine_i2c_rx_count_rem, _i2cEngine_i2c_tx_count_rem}
              : _raddr_T == 32'h30
                  ? {29'h0,
                     _i2cEngine_i2c_ack_error,
                     _i2cEngine_i2c_done,
                     _i2cEngine_i2c_busy}
                  : _raddr_T == 32'h20
                      ? {24'h0, _i2cEngine_rx_fifo_data}
                      : _raddr_T == 32'hC
                          ? {16'h0, regRxCount, regTxCount}
                          : _raddr_T == 32'h8
                              ? {22'h0, regDevAddr}
                              : _raddr_T == 32'h4
                                  ? {28'h0,
                                     regRestart,
                                     reg10BitAddr,
                                     regMasterMode,
                                     regEnable}
                                  : _raddr_T == 32'h0 ? regClkDiv : 32'h0;
      axi_rvalid <=
        axi_arready & S_AXI_ARVALID & ~axi_rvalid | ~(axi_rvalid & S_AXI_RREADY)
        & axi_rvalid;
    end
  end  // always @(posedge)
  i2c_engine i2cEngine (
      .clk               (clock),
      .rst_n             (~reset),
      .clk_div           (regClkDiv),
      .tx_fifo_data      (regTxFifoData),
      .tx_fifo_wr_en     (regTxFifoWrEn),
      .tx_start_pulse    (regStartPulse & (|regTxCount)),
      .tx_fifo_full      (  /* unused */),
      .tx_busy           (  /* unused */),
      .tx_fifo_data_count(_i2cEngine_tx_fifo_data_count),
      .rx_fifo_data      (_i2cEngine_rx_fifo_data),
      .rx_fifo_rd_en     (regRxFifoRdEn),
      .rx_start_pulse    (regStartPulse & (|regRxCount)),
      .rx_fifo_empty     (  /* unused */),
      .rx_data_ready     (  /* unused */),
      .rx_fifo_data_count(_i2cEngine_rx_fifo_data_count),
      .i2c_enable        (regEnable),
      .i2c_master_mode   (regMasterMode),
      .i2c_10bit_addr    (reg10BitAddr),
      .i2c_dev_addr      (regDevAddr),
      .i2c_restart       (regRestart),
      .i2c_tx_count      (regTxCount),
      .i2c_rx_count      (regRxCount),
      .i2c_scl           (i2c_scl),
      .i2c_sda           (i2c_sda),
      .i2c_busy          (_i2cEngine_i2c_busy),
      .i2c_done          (_i2cEngine_i2c_done),
      .i2c_ack_error     (_i2cEngine_i2c_ack_error),
      .i2c_tx_count_rem  (_i2cEngine_i2c_tx_count_rem),
      .i2c_rx_count_rem  (_i2cEngine_i2c_rx_count_rem)
  );
  assign S_AXI_AWREADY = axi_awready;
  assign S_AXI_WREADY  = axi_wready;
  assign S_AXI_BVALID  = axi_bvalid;
  assign S_AXI_ARREADY = axi_arready;
  assign S_AXI_RDATA   = axi_rdata;
  assign S_AXI_RVALID  = axi_rvalid;
endmodule

module dac_engine_wrapper (
    input         clock,
    reset,
    input  [31:0] S_AXI_AWADDR,
    input         S_AXI_AWVALID,
    output        S_AXI_AWREADY,
    input  [31:0] S_AXI_WDATA,
    input         S_AXI_WVALID,
    output        S_AXI_WREADY,
    S_AXI_BVALID,
    input         S_AXI_BREADY,
    input  [31:0] S_AXI_ARADDR,
    input         S_AXI_ARVALID,
    output        S_AXI_ARREADY,
    output [31:0] S_AXI_RDATA,
    output        S_AXI_RVALID,
    input         S_AXI_RREADY,
    output        dac_clk,
    output [ 7:0] dac_out
);

  wire [ 7:0] _dacEngine_dac_out;
  wire        _dacEngine_waveform_ready;
  reg         regDdsEnable;
  reg  [31:0] regFrequency;
  reg  [ 7:0] regAmplitude;
  reg  [ 7:0] regWaveData;
  reg         regWaveWr;
  reg         axi_awready;
  reg  [31:0] axi_awaddr;
  reg         axi_wready;
  reg         axi_bvalid;
  reg         axi_arready;
  reg  [31:0] axi_araddr;
  reg  [31:0] axi_rdata;
  reg         axi_rvalid;
  wire        _GEN = ~axi_awready & S_AXI_AWVALID;
  wire        _GEN_0 = axi_wready & S_AXI_WVALID;
  wire        _GEN_1 = ~axi_arready & S_AXI_ARVALID;
  wire [31:0] _waddr_T = axi_awaddr - 32'h34000;
  wire        _GEN_2 = _waddr_T == 32'h0;
  wire        _GEN_3 = _waddr_T == 32'h8;
  wire        _GEN_4 = _waddr_T == 32'hC;
  wire        _GEN_5 = _waddr_T == 32'h10;
  wire [31:0] _raddr_T = axi_araddr - 32'h34000;
  always @(posedge clock) begin
    if (reset) begin
      regDdsEnable <= 1'h0;
      regFrequency <= 32'h0;
      regAmplitude <= 8'h80;
      regWaveData <= 8'h0;
      regWaveWr <= 1'h0;
      axi_awready <= 1'h0;
      axi_awaddr <= 32'h0;
      axi_wready <= 1'h0;
      axi_bvalid <= 1'h0;
      axi_arready <= 1'h0;
      axi_araddr <= 32'h0;
      axi_rdata <= 32'h0;
      axi_rvalid <= 1'h0;
    end else begin
      if (_GEN_0 & _GEN_2) regDdsEnable <= S_AXI_WDATA[0];
      if (~_GEN_0 | _GEN_2 | ~_GEN_3) begin
      end else regFrequency <= S_AXI_WDATA;
      if (~_GEN_0 | _GEN_2 | _GEN_3 | ~_GEN_4) begin
      end else regAmplitude <= S_AXI_WDATA[7:0];
      if (~_GEN_0 | _GEN_2 | _GEN_3 | _GEN_4 | ~_GEN_5) begin
      end else regWaveData <= S_AXI_WDATA[7:0];
      regWaveWr <=
        _GEN_0 & ~(_GEN_2 | _GEN_3 | _GEN_4 | _GEN_5) & _waddr_T == 32'h14
        & S_AXI_WDATA[0];
      axi_awready <= _GEN;
      if (_GEN) axi_awaddr <= S_AXI_AWADDR;
      axi_wready  <= ~axi_wready & S_AXI_WVALID & axi_awready;
      axi_bvalid  <= _GEN_0 & ~axi_bvalid | ~(axi_bvalid & S_AXI_BREADY) & axi_bvalid;
      axi_arready <= _GEN_1;
      if (_GEN_1) axi_araddr <= S_AXI_ARADDR;
      axi_rdata <=
        _raddr_T == 32'h18
          ? {24'h0, _dacEngine_dac_out}
          : _raddr_T == 32'h14
              ? {31'h0, regWaveWr}
              : _raddr_T == 32'h10
                  ? {24'h0, regWaveData}
                  : _raddr_T == 32'hC
                      ? {24'h0, regAmplitude}
                      : _raddr_T == 32'h8
                          ? regFrequency
                          : _raddr_T == 32'h4
                              ? {31'h0, _dacEngine_waveform_ready}
                              : _raddr_T == 32'h0 ? {31'h0, regDdsEnable} : 32'h0;
      axi_rvalid <=
        axi_arready & S_AXI_ARVALID & ~axi_rvalid | ~(axi_rvalid & S_AXI_RREADY)
        & axi_rvalid;
    end
  end  // always @(posedge)
  dac_engine dacEngine (
      .clk           (clock),
      .rst_n         (~reset),
      .dds_enable    (regDdsEnable),
      .frequency     (regFrequency),
      .amplitude     (regAmplitude),
      .wave_wr_pulse (regWaveWr),
      .wave_data     (regWaveData),
      .dac_clk       (dac_clk),
      .dac_out       (_dacEngine_dac_out),
      .waveform_ready(_dacEngine_waveform_ready)
  );
  assign S_AXI_AWREADY = axi_awready;
  assign S_AXI_WREADY = axi_wready;
  assign S_AXI_BVALID = axi_bvalid;
  assign S_AXI_ARREADY = axi_arready;
  assign S_AXI_RDATA = axi_rdata;
  assign S_AXI_RVALID = axi_rvalid;
  assign dac_out = _dacEngine_dac_out;
endmodule

module axi_cmd_test_module (
    input         clock,
    reset,
    clk125m,
    output        TXD,
    input         RXD,
    output [ 1:0] led,
    input         key_in,
    input  [ 7:0] AD0,
    AD1,
    output        AD0_CLK,
    AD1_CLK,
    output [ 7:0] DA0_Data,
    output        DA0_Clk,
    output [13:0] O_ddr_addr,
    output [ 2:0] O_ddr_ba,
    output        O_ddr_cs_n,
    O_ddr_ras_n,
    O_ddr_cas_n,
    O_ddr_we_n,
    O_ddr_clk,
    O_ddr_clk_n,
    O_ddr_cke,
    O_ddr_odt,
    O_ddr_reset_n,
    output [ 1:0] O_ddr_dqm,
    inout  [15:0] IO_ddr_dq,
    inout  [ 1:0] IO_ddr_dqs,
    IO_ddr_dqs_n,
    input         rgmii_rx_clk_i,
    input  [ 3:0] rgmii_rxd,
    input         rgmii_rxdv,
    output        eth_rst_n,
    eth_mdc,
    eth_mdio,
    rgmii_tx_clk,
    output [ 3:0] rgmii_txd,
    output        rgmii_txen,
    input         sig_in,
    output [ 7:0] io_out,
    output        uart_tx,
    input         uart_rx,
    output        spi_sck,
    spi_mosi,
    input         spi_miso,
    output        spi_cs,
    output [ 7:0] pwm_out,
    output        i2c_scl,
    inout         i2c_sda,
    output        dac_clk,
    output [ 7:0] dac_out
);

  wire        _slave10_S_AXI_AWREADY;
  wire        _slave10_S_AXI_WREADY;
  wire        _slave10_S_AXI_BVALID;
  wire        _slave10_S_AXI_ARREADY;
  wire [31:0] _slave10_S_AXI_RDATA;
  wire        _slave10_S_AXI_RVALID;
  wire        _slave9_S_AXI_AWREADY;
  wire        _slave9_S_AXI_WREADY;
  wire        _slave9_S_AXI_BVALID;
  wire        _slave9_S_AXI_ARREADY;
  wire [31:0] _slave9_S_AXI_RDATA;
  wire        _slave9_S_AXI_RVALID;
  wire        _slave8_S_AXI_AWREADY;
  wire        _slave8_S_AXI_WREADY;
  wire        _slave8_S_AXI_BVALID;
  wire        _slave8_S_AXI_ARREADY;
  wire [31:0] _slave8_S_AXI_RDATA;
  wire        _slave8_S_AXI_RVALID;
  wire        _slave7_S_AXI_AWREADY;
  wire        _slave7_S_AXI_WREADY;
  wire        _slave7_S_AXI_BVALID;
  wire        _slave7_S_AXI_ARREADY;
  wire [31:0] _slave7_S_AXI_RDATA;
  wire        _slave7_S_AXI_RVALID;
  wire        _slave6_S_AXI_AWREADY;
  wire        _slave6_S_AXI_WREADY;
  wire        _slave6_S_AXI_BVALID;
  wire        _slave6_S_AXI_ARREADY;
  wire [31:0] _slave6_S_AXI_RDATA;
  wire        _slave6_S_AXI_RVALID;
  wire        _slave5_S_AXI_AWREADY;
  wire        _slave5_S_AXI_WREADY;
  wire        _slave5_S_AXI_BVALID;
  wire        _slave5_S_AXI_ARREADY;
  wire [31:0] _slave5_S_AXI_RDATA;
  wire        _slave5_S_AXI_RVALID;
  wire        _slave4_S_AXI_AWREADY;
  wire        _slave4_S_AXI_WREADY;
  wire        _slave4_S_AXI_BVALID;
  wire        _slave4_S_AXI_ARREADY;
  wire [31:0] _slave4_S_AXI_RDATA;
  wire        _slave4_S_AXI_RVALID;
  wire        _slave3_S_AXI_AWREADY;
  wire        _slave3_S_AXI_WREADY;
  wire        _slave3_S_AXI_BVALID;
  wire        _slave3_S_AXI_ARREADY;
  wire [31:0] _slave3_S_AXI_RDATA;
  wire        _slave3_S_AXI_RVALID;
  wire        _slave2_S_AXI_AWREADY;
  wire        _slave2_S_AXI_WREADY;
  wire        _slave2_S_AXI_BVALID;
  wire        _slave2_S_AXI_ARREADY;
  wire [31:0] _slave2_S_AXI_RDATA;
  wire        _slave2_S_AXI_RVALID;
  wire        _slave1_S_AXI_AWREADY;
  wire        _slave1_S_AXI_WREADY;
  wire        _slave1_S_AXI_BVALID;
  wire        _slave1_S_AXI_ARREADY;
  wire [31:0] _slave1_S_AXI_RDATA;
  wire        _slave1_S_AXI_RVALID;
  wire        _interconnect_S_AXI_AWREADY;
  wire        _interconnect_S_AXI_WREADY;
  wire        _interconnect_S_AXI_BVALID;
  wire        _interconnect_S_AXI_ARREADY;
  wire [31:0] _interconnect_S_AXI_RDATA;
  wire        _interconnect_S_AXI_RVALID;
  wire [31:0] _interconnect_M_AXI_0_AWADDR;
  wire        _interconnect_M_AXI_0_AWVALID;
  wire [31:0] _interconnect_M_AXI_0_WDATA;
  wire        _interconnect_M_AXI_0_WVALID;
  wire        _interconnect_M_AXI_0_BREADY;
  wire [31:0] _interconnect_M_AXI_0_ARADDR;
  wire        _interconnect_M_AXI_0_ARVALID;
  wire        _interconnect_M_AXI_0_RREADY;
  wire [31:0] _interconnect_M_AXI_1_AWADDR;
  wire        _interconnect_M_AXI_1_AWVALID;
  wire [31:0] _interconnect_M_AXI_1_WDATA;
  wire        _interconnect_M_AXI_1_WVALID;
  wire        _interconnect_M_AXI_1_BREADY;
  wire [31:0] _interconnect_M_AXI_1_ARADDR;
  wire        _interconnect_M_AXI_1_ARVALID;
  wire        _interconnect_M_AXI_1_RREADY;
  wire [31:0] _interconnect_M_AXI_2_AWADDR;
  wire        _interconnect_M_AXI_2_AWVALID;
  wire [31:0] _interconnect_M_AXI_2_WDATA;
  wire        _interconnect_M_AXI_2_WVALID;
  wire        _interconnect_M_AXI_2_BREADY;
  wire [31:0] _interconnect_M_AXI_2_ARADDR;
  wire        _interconnect_M_AXI_2_ARVALID;
  wire        _interconnect_M_AXI_2_RREADY;
  wire [31:0] _interconnect_M_AXI_3_AWADDR;
  wire        _interconnect_M_AXI_3_AWVALID;
  wire [31:0] _interconnect_M_AXI_3_WDATA;
  wire        _interconnect_M_AXI_3_WVALID;
  wire        _interconnect_M_AXI_3_BREADY;
  wire [31:0] _interconnect_M_AXI_3_ARADDR;
  wire        _interconnect_M_AXI_3_ARVALID;
  wire        _interconnect_M_AXI_3_RREADY;
  wire [31:0] _interconnect_M_AXI_4_AWADDR;
  wire        _interconnect_M_AXI_4_AWVALID;
  wire [31:0] _interconnect_M_AXI_4_WDATA;
  wire        _interconnect_M_AXI_4_WVALID;
  wire        _interconnect_M_AXI_4_BREADY;
  wire [31:0] _interconnect_M_AXI_4_ARADDR;
  wire        _interconnect_M_AXI_4_ARVALID;
  wire        _interconnect_M_AXI_4_RREADY;
  wire [31:0] _interconnect_M_AXI_5_AWADDR;
  wire        _interconnect_M_AXI_5_AWVALID;
  wire [31:0] _interconnect_M_AXI_5_WDATA;
  wire        _interconnect_M_AXI_5_WVALID;
  wire        _interconnect_M_AXI_5_BREADY;
  wire [31:0] _interconnect_M_AXI_5_ARADDR;
  wire        _interconnect_M_AXI_5_ARVALID;
  wire        _interconnect_M_AXI_5_RREADY;
  wire [31:0] _interconnect_M_AXI_6_AWADDR;
  wire        _interconnect_M_AXI_6_AWVALID;
  wire [31:0] _interconnect_M_AXI_6_WDATA;
  wire        _interconnect_M_AXI_6_WVALID;
  wire        _interconnect_M_AXI_6_BREADY;
  wire [31:0] _interconnect_M_AXI_6_ARADDR;
  wire        _interconnect_M_AXI_6_ARVALID;
  wire        _interconnect_M_AXI_6_RREADY;
  wire [31:0] _interconnect_M_AXI_7_AWADDR;
  wire        _interconnect_M_AXI_7_AWVALID;
  wire [31:0] _interconnect_M_AXI_7_WDATA;
  wire        _interconnect_M_AXI_7_WVALID;
  wire        _interconnect_M_AXI_7_BREADY;
  wire [31:0] _interconnect_M_AXI_7_ARADDR;
  wire        _interconnect_M_AXI_7_ARVALID;
  wire        _interconnect_M_AXI_7_RREADY;
  wire [31:0] _interconnect_M_AXI_8_AWADDR;
  wire        _interconnect_M_AXI_8_AWVALID;
  wire [31:0] _interconnect_M_AXI_8_WDATA;
  wire        _interconnect_M_AXI_8_WVALID;
  wire        _interconnect_M_AXI_8_BREADY;
  wire [31:0] _interconnect_M_AXI_8_ARADDR;
  wire        _interconnect_M_AXI_8_ARVALID;
  wire        _interconnect_M_AXI_8_RREADY;
  wire [31:0] _interconnect_M_AXI_9_AWADDR;
  wire        _interconnect_M_AXI_9_AWVALID;
  wire [31:0] _interconnect_M_AXI_9_WDATA;
  wire        _interconnect_M_AXI_9_WVALID;
  wire        _interconnect_M_AXI_9_BREADY;
  wire [31:0] _interconnect_M_AXI_9_ARADDR;
  wire        _interconnect_M_AXI_9_ARVALID;
  wire        _interconnect_M_AXI_9_RREADY;
  wire        _lite2fullBridge_S_AXI_AWREADY;
  wire        _lite2fullBridge_S_AXI_WREADY;
  wire        _lite2fullBridge_S_AXI_BVALID;
  wire        _lite2fullBridge_S_AXI_ARREADY;
  wire [31:0] _lite2fullBridge_S_AXI_RDATA;
  wire        _lite2fullBridge_S_AXI_RVALID;
  wire [31:0] _lite2fullBridge_M_AXI_AWADDR;
  wire        _lite2fullBridge_M_AXI_AWVALID;
  wire [31:0] _lite2fullBridge_M_AXI_WDATA;
  wire        _lite2fullBridge_M_AXI_WVALID;
  wire        _lite2fullBridge_M_AXI_BREADY;
  wire [31:0] _lite2fullBridge_M_AXI_ARADDR;
  wire        _lite2fullBridge_M_AXI_ARVALID;
  wire        _lite2fullBridge_M_AXI_RREADY;
  wire [31:0] _master_M_AXI_AWADDR;
  wire        _master_M_AXI_AWVALID;
  wire [31:0] _master_M_AXI_WDATA;
  wire        _master_M_AXI_WVALID;
  wire        _master_M_AXI_BREADY;
  wire [31:0] _master_M_AXI_ARADDR;
  wire        _master_M_AXI_ARVALID;
  wire        _master_M_AXI_RREADY;
  axilite_master_uart_cmd_32x32_b115200_f50000000 master (
      .clock        (clock),
      .reset        (!reset),
      .M_AXI_AWADDR (_master_M_AXI_AWADDR),
      .M_AXI_AWVALID(_master_M_AXI_AWVALID),
      .M_AXI_AWREADY(_interconnect_S_AXI_AWREADY),
      .M_AXI_WDATA  (_master_M_AXI_WDATA),
      .M_AXI_WVALID (_master_M_AXI_WVALID),
      .M_AXI_WREADY (_interconnect_S_AXI_WREADY),
      .M_AXI_BVALID (_interconnect_S_AXI_BVALID),
      .M_AXI_BREADY (_master_M_AXI_BREADY),
      .M_AXI_ARADDR (_master_M_AXI_ARADDR),
      .M_AXI_ARVALID(_master_M_AXI_ARVALID),
      .M_AXI_ARREADY(_interconnect_S_AXI_ARREADY),
      .M_AXI_RDATA  (_interconnect_S_AXI_RDATA),
      .M_AXI_RVALID (_interconnect_S_AXI_RVALID),
      .M_AXI_RREADY (_master_M_AXI_RREADY),
      .TX           (TXD),
      .RX           (RXD)
  );
  axi_lite2full_32x32_i4_u1 lite2fullBridge (
      .S_AXI_AWADDR (_interconnect_M_AXI_1_AWADDR),
      .S_AXI_AWVALID(_interconnect_M_AXI_1_AWVALID),
      .S_AXI_AWREADY(_lite2fullBridge_S_AXI_AWREADY),
      .S_AXI_WDATA  (_interconnect_M_AXI_1_WDATA),
      .S_AXI_WVALID (_interconnect_M_AXI_1_WVALID),
      .S_AXI_WREADY (_lite2fullBridge_S_AXI_WREADY),
      .S_AXI_BVALID (_lite2fullBridge_S_AXI_BVALID),
      .S_AXI_BREADY (_interconnect_M_AXI_1_BREADY),
      .S_AXI_ARADDR (_interconnect_M_AXI_1_ARADDR),
      .S_AXI_ARVALID(_interconnect_M_AXI_1_ARVALID),
      .S_AXI_ARREADY(_lite2fullBridge_S_AXI_ARREADY),
      .S_AXI_RDATA  (_lite2fullBridge_S_AXI_RDATA),
      .S_AXI_RVALID (_lite2fullBridge_S_AXI_RVALID),
      .S_AXI_RREADY (_interconnect_M_AXI_1_RREADY),
      .M_AXI_AWADDR (_lite2fullBridge_M_AXI_AWADDR),
      .M_AXI_AWVALID(_lite2fullBridge_M_AXI_AWVALID),
      .M_AXI_AWREADY(_slave2_S_AXI_AWREADY),
      .M_AXI_WDATA  (_lite2fullBridge_M_AXI_WDATA),
      .M_AXI_WVALID (_lite2fullBridge_M_AXI_WVALID),
      .M_AXI_WREADY (_slave2_S_AXI_WREADY),
      .M_AXI_BREADY (_lite2fullBridge_M_AXI_BREADY),
      .M_AXI_BVALID (_slave2_S_AXI_BVALID),
      .M_AXI_ARADDR (_lite2fullBridge_M_AXI_ARADDR),
      .M_AXI_ARVALID(_lite2fullBridge_M_AXI_ARVALID),
      .M_AXI_ARREADY(_slave2_S_AXI_ARREADY),
      .M_AXI_RREADY (_lite2fullBridge_M_AXI_RREADY),
      .M_AXI_RDATA  (_slave2_S_AXI_RDATA),
      .M_AXI_RVALID (_slave2_S_AXI_RVALID)
  );
  axilite_interconnect10_32x32 interconnect_0 (
      .S_AXI_AWADDR   (_master_M_AXI_AWADDR),
      .S_AXI_AWVALID  (_master_M_AXI_AWVALID),
      .S_AXI_AWREADY  (_interconnect_S_AXI_AWREADY),
      .S_AXI_WDATA    (_master_M_AXI_WDATA),
      .S_AXI_WVALID   (_master_M_AXI_WVALID),
      .S_AXI_WREADY   (_interconnect_S_AXI_WREADY),
      .S_AXI_BVALID   (_interconnect_S_AXI_BVALID),
      .S_AXI_BREADY   (_master_M_AXI_BREADY),
      .S_AXI_ARADDR   (_master_M_AXI_ARADDR),
      .S_AXI_ARVALID  (_master_M_AXI_ARVALID),
      .S_AXI_ARREADY  (_interconnect_S_AXI_ARREADY),
      .S_AXI_RDATA    (_interconnect_S_AXI_RDATA),
      .S_AXI_RVALID   (_interconnect_S_AXI_RVALID),
      .S_AXI_RREADY   (_master_M_AXI_RREADY),
      .M_AXI_0_AWADDR (_interconnect_M_AXI_0_AWADDR),
      .M_AXI_0_AWVALID(_interconnect_M_AXI_0_AWVALID),
      .M_AXI_0_AWREADY(_slave1_S_AXI_AWREADY),
      .M_AXI_0_WDATA  (_interconnect_M_AXI_0_WDATA),
      .M_AXI_0_WVALID (_interconnect_M_AXI_0_WVALID),
      .M_AXI_0_WREADY (_slave1_S_AXI_WREADY),
      .M_AXI_0_BVALID (_slave1_S_AXI_BVALID),
      .M_AXI_0_BREADY (_interconnect_M_AXI_0_BREADY),
      .M_AXI_0_ARADDR (_interconnect_M_AXI_0_ARADDR),
      .M_AXI_0_ARVALID(_interconnect_M_AXI_0_ARVALID),
      .M_AXI_0_ARREADY(_slave1_S_AXI_ARREADY),
      .M_AXI_0_RDATA  (_slave1_S_AXI_RDATA),
      .M_AXI_0_RVALID (_slave1_S_AXI_RVALID),
      .M_AXI_0_RREADY (_interconnect_M_AXI_0_RREADY),
      .M_AXI_1_AWADDR (_interconnect_M_AXI_1_AWADDR),
      .M_AXI_1_AWVALID(_interconnect_M_AXI_1_AWVALID),
      .M_AXI_1_AWREADY(_lite2fullBridge_S_AXI_AWREADY),
      .M_AXI_1_WDATA  (_interconnect_M_AXI_1_WDATA),
      .M_AXI_1_WVALID (_interconnect_M_AXI_1_WVALID),
      .M_AXI_1_WREADY (_lite2fullBridge_S_AXI_WREADY),
      .M_AXI_1_BVALID (_lite2fullBridge_S_AXI_BVALID),
      .M_AXI_1_BREADY (_interconnect_M_AXI_1_BREADY),
      .M_AXI_1_ARADDR (_interconnect_M_AXI_1_ARADDR),
      .M_AXI_1_ARVALID(_interconnect_M_AXI_1_ARVALID),
      .M_AXI_1_ARREADY(_lite2fullBridge_S_AXI_ARREADY),
      .M_AXI_1_RDATA  (_lite2fullBridge_S_AXI_RDATA),
      .M_AXI_1_RVALID (_lite2fullBridge_S_AXI_RVALID),
      .M_AXI_1_RREADY (_interconnect_M_AXI_1_RREADY),
      .M_AXI_2_AWADDR (_interconnect_M_AXI_2_AWADDR),
      .M_AXI_2_AWVALID(_interconnect_M_AXI_2_AWVALID),
      .M_AXI_2_AWREADY(_slave3_S_AXI_AWREADY),
      .M_AXI_2_WDATA  (_interconnect_M_AXI_2_WDATA),
      .M_AXI_2_WVALID (_interconnect_M_AXI_2_WVALID),
      .M_AXI_2_WREADY (_slave3_S_AXI_WREADY),
      .M_AXI_2_BVALID (_slave3_S_AXI_BVALID),
      .M_AXI_2_BREADY (_interconnect_M_AXI_2_BREADY),
      .M_AXI_2_ARADDR (_interconnect_M_AXI_2_ARADDR),
      .M_AXI_2_ARVALID(_interconnect_M_AXI_2_ARVALID),
      .M_AXI_2_ARREADY(_slave3_S_AXI_ARREADY),
      .M_AXI_2_RDATA  (_slave3_S_AXI_RDATA),
      .M_AXI_2_RVALID (_slave3_S_AXI_RVALID),
      .M_AXI_2_RREADY (_interconnect_M_AXI_2_RREADY),
      .M_AXI_3_AWADDR (_interconnect_M_AXI_3_AWADDR),
      .M_AXI_3_AWVALID(_interconnect_M_AXI_3_AWVALID),
      .M_AXI_3_AWREADY(_slave4_S_AXI_AWREADY),
      .M_AXI_3_WDATA  (_interconnect_M_AXI_3_WDATA),
      .M_AXI_3_WVALID (_interconnect_M_AXI_3_WVALID),
      .M_AXI_3_WREADY (_slave4_S_AXI_WREADY),
      .M_AXI_3_BVALID (_slave4_S_AXI_BVALID),
      .M_AXI_3_BREADY (_interconnect_M_AXI_3_BREADY),
      .M_AXI_3_ARADDR (_interconnect_M_AXI_3_ARADDR),
      .M_AXI_3_ARVALID(_interconnect_M_AXI_3_ARVALID),
      .M_AXI_3_ARREADY(_slave4_S_AXI_ARREADY),
      .M_AXI_3_RDATA  (_slave4_S_AXI_RDATA),
      .M_AXI_3_RVALID (_slave4_S_AXI_RVALID),
      .M_AXI_3_RREADY (_interconnect_M_AXI_3_RREADY),
      .M_AXI_4_AWADDR (_interconnect_M_AXI_4_AWADDR),
      .M_AXI_4_AWVALID(_interconnect_M_AXI_4_AWVALID),
      .M_AXI_4_AWREADY(_slave5_S_AXI_AWREADY),
      .M_AXI_4_WDATA  (_interconnect_M_AXI_4_WDATA),
      .M_AXI_4_WVALID (_interconnect_M_AXI_4_WVALID),
      .M_AXI_4_WREADY (_slave5_S_AXI_WREADY),
      .M_AXI_4_BVALID (_slave5_S_AXI_BVALID),
      .M_AXI_4_BREADY (_interconnect_M_AXI_4_BREADY),
      .M_AXI_4_ARADDR (_interconnect_M_AXI_4_ARADDR),
      .M_AXI_4_ARVALID(_interconnect_M_AXI_4_ARVALID),
      .M_AXI_4_ARREADY(_slave5_S_AXI_ARREADY),
      .M_AXI_4_RDATA  (_slave5_S_AXI_RDATA),
      .M_AXI_4_RVALID (_slave5_S_AXI_RVALID),
      .M_AXI_4_RREADY (_interconnect_M_AXI_4_RREADY),
      .M_AXI_5_AWADDR (_interconnect_M_AXI_5_AWADDR),
      .M_AXI_5_AWVALID(_interconnect_M_AXI_5_AWVALID),
      .M_AXI_5_AWREADY(_slave6_S_AXI_AWREADY),
      .M_AXI_5_WDATA  (_interconnect_M_AXI_5_WDATA),
      .M_AXI_5_WVALID (_interconnect_M_AXI_5_WVALID),
      .M_AXI_5_WREADY (_slave6_S_AXI_WREADY),
      .M_AXI_5_BVALID (_slave6_S_AXI_BVALID),
      .M_AXI_5_BREADY (_interconnect_M_AXI_5_BREADY),
      .M_AXI_5_ARADDR (_interconnect_M_AXI_5_ARADDR),
      .M_AXI_5_ARVALID(_interconnect_M_AXI_5_ARVALID),
      .M_AXI_5_ARREADY(_slave6_S_AXI_ARREADY),
      .M_AXI_5_RDATA  (_slave6_S_AXI_RDATA),
      .M_AXI_5_RVALID (_slave6_S_AXI_RVALID),
      .M_AXI_5_RREADY (_interconnect_M_AXI_5_RREADY),
      .M_AXI_6_AWADDR (_interconnect_M_AXI_6_AWADDR),
      .M_AXI_6_AWVALID(_interconnect_M_AXI_6_AWVALID),
      .M_AXI_6_AWREADY(_slave7_S_AXI_AWREADY),
      .M_AXI_6_WDATA  (_interconnect_M_AXI_6_WDATA),
      .M_AXI_6_WVALID (_interconnect_M_AXI_6_WVALID),
      .M_AXI_6_WREADY (_slave7_S_AXI_WREADY),
      .M_AXI_6_BVALID (_slave7_S_AXI_BVALID),
      .M_AXI_6_BREADY (_interconnect_M_AXI_6_BREADY),
      .M_AXI_6_ARADDR (_interconnect_M_AXI_6_ARADDR),
      .M_AXI_6_ARVALID(_interconnect_M_AXI_6_ARVALID),
      .M_AXI_6_ARREADY(_slave7_S_AXI_ARREADY),
      .M_AXI_6_RDATA  (_slave7_S_AXI_RDATA),
      .M_AXI_6_RVALID (_slave7_S_AXI_RVALID),
      .M_AXI_6_RREADY (_interconnect_M_AXI_6_RREADY),
      .M_AXI_7_AWADDR (_interconnect_M_AXI_7_AWADDR),
      .M_AXI_7_AWVALID(_interconnect_M_AXI_7_AWVALID),
      .M_AXI_7_AWREADY(_slave8_S_AXI_AWREADY),
      .M_AXI_7_WDATA  (_interconnect_M_AXI_7_WDATA),
      .M_AXI_7_WVALID (_interconnect_M_AXI_7_WVALID),
      .M_AXI_7_WREADY (_slave8_S_AXI_WREADY),
      .M_AXI_7_BVALID (_slave8_S_AXI_BVALID),
      .M_AXI_7_BREADY (_interconnect_M_AXI_7_BREADY),
      .M_AXI_7_ARADDR (_interconnect_M_AXI_7_ARADDR),
      .M_AXI_7_ARVALID(_interconnect_M_AXI_7_ARVALID),
      .M_AXI_7_ARREADY(_slave8_S_AXI_ARREADY),
      .M_AXI_7_RDATA  (_slave8_S_AXI_RDATA),
      .M_AXI_7_RVALID (_slave8_S_AXI_RVALID),
      .M_AXI_7_RREADY (_interconnect_M_AXI_7_RREADY),
      .M_AXI_8_AWADDR (_interconnect_M_AXI_8_AWADDR),
      .M_AXI_8_AWVALID(_interconnect_M_AXI_8_AWVALID),
      .M_AXI_8_AWREADY(_slave9_S_AXI_AWREADY),
      .M_AXI_8_WDATA  (_interconnect_M_AXI_8_WDATA),
      .M_AXI_8_WVALID (_interconnect_M_AXI_8_WVALID),
      .M_AXI_8_WREADY (_slave9_S_AXI_WREADY),
      .M_AXI_8_BVALID (_slave9_S_AXI_BVALID),
      .M_AXI_8_BREADY (_interconnect_M_AXI_8_BREADY),
      .M_AXI_8_ARADDR (_interconnect_M_AXI_8_ARADDR),
      .M_AXI_8_ARVALID(_interconnect_M_AXI_8_ARVALID),
      .M_AXI_8_ARREADY(_slave9_S_AXI_ARREADY),
      .M_AXI_8_RDATA  (_slave9_S_AXI_RDATA),
      .M_AXI_8_RVALID (_slave9_S_AXI_RVALID),
      .M_AXI_8_RREADY (_interconnect_M_AXI_8_RREADY),
      .M_AXI_9_AWADDR (_interconnect_M_AXI_9_AWADDR),
      .M_AXI_9_AWVALID(_interconnect_M_AXI_9_AWVALID),
      .M_AXI_9_AWREADY(_slave10_S_AXI_AWREADY),
      .M_AXI_9_WDATA  (_interconnect_M_AXI_9_WDATA),
      .M_AXI_9_WVALID (_interconnect_M_AXI_9_WVALID),
      .M_AXI_9_WREADY (_slave10_S_AXI_WREADY),
      .M_AXI_9_BVALID (_slave10_S_AXI_BVALID),
      .M_AXI_9_BREADY (_interconnect_M_AXI_9_BREADY),
      .M_AXI_9_ARADDR (_interconnect_M_AXI_9_ARADDR),
      .M_AXI_9_ARVALID(_interconnect_M_AXI_9_ARVALID),
      .M_AXI_9_ARREADY(_slave10_S_AXI_ARREADY),
      .M_AXI_9_RDATA  (_slave10_S_AXI_RDATA),
      .M_AXI_9_RVALID (_slave10_S_AXI_RVALID),
      .M_AXI_9_RREADY (_interconnect_M_AXI_9_RREADY)
  );
  axilite_slave_mmap_32x32_r4 slave1 (
      .clock        (clock),
      .reset        (!reset),
      .S_AXI_AWADDR (_interconnect_M_AXI_0_AWADDR),
      .S_AXI_AWVALID(_interconnect_M_AXI_0_AWVALID),
      .S_AXI_AWREADY(_slave1_S_AXI_AWREADY),
      .S_AXI_WDATA  (_interconnect_M_AXI_0_WDATA),
      .S_AXI_WVALID (_interconnect_M_AXI_0_WVALID),
      .S_AXI_WREADY (_slave1_S_AXI_WREADY),
      .S_AXI_BVALID (_slave1_S_AXI_BVALID),
      .S_AXI_BREADY (_interconnect_M_AXI_0_BREADY),
      .S_AXI_ARADDR (_interconnect_M_AXI_0_ARADDR),
      .S_AXI_ARVALID(_interconnect_M_AXI_0_ARVALID),
      .S_AXI_ARREADY(_slave1_S_AXI_ARREADY),
      .S_AXI_RDATA  (_slave1_S_AXI_RDATA),
      .S_AXI_RVALID (_slave1_S_AXI_RVALID),
      .S_AXI_RREADY (_interconnect_M_AXI_0_RREADY)
  );
  axifull_slave_ram_32x32_i4_u1_s8_b81920 slave2 (
      .clock        (clock),
      .reset        (!reset),
      .S_AXI_AWADDR (_lite2fullBridge_M_AXI_AWADDR),
      .S_AXI_AWVALID(_lite2fullBridge_M_AXI_AWVALID),
      .S_AXI_AWREADY(_slave2_S_AXI_AWREADY),
      .S_AXI_WDATA  (_lite2fullBridge_M_AXI_WDATA),
      .S_AXI_WVALID (_lite2fullBridge_M_AXI_WVALID),
      .S_AXI_WREADY (_slave2_S_AXI_WREADY),
      .S_AXI_BREADY (_lite2fullBridge_M_AXI_BREADY),
      .S_AXI_BVALID (_slave2_S_AXI_BVALID),
      .S_AXI_ARADDR (_lite2fullBridge_M_AXI_ARADDR),
      .S_AXI_ARVALID(_lite2fullBridge_M_AXI_ARVALID),
      .S_AXI_ARREADY(_slave2_S_AXI_ARREADY),
      .S_AXI_RREADY (_lite2fullBridge_M_AXI_RREADY),
      .S_AXI_RDATA  (_slave2_S_AXI_RDATA),
      .S_AXI_RVALID (_slave2_S_AXI_RVALID)
  );
  acm2108_wrapper slave3 (
      .clock         (clock),
      .reset         (!reset),
      .S_AXI_AWADDR  (_interconnect_M_AXI_2_AWADDR),
      .S_AXI_AWVALID (_interconnect_M_AXI_2_AWVALID),
      .S_AXI_AWREADY (_slave3_S_AXI_AWREADY),
      .S_AXI_WDATA   (_interconnect_M_AXI_2_WDATA),
      .S_AXI_WVALID  (_interconnect_M_AXI_2_WVALID),
      .S_AXI_WREADY  (_slave3_S_AXI_WREADY),
      .S_AXI_BVALID  (_slave3_S_AXI_BVALID),
      .S_AXI_BREADY  (_interconnect_M_AXI_2_BREADY),
      .S_AXI_ARADDR  (_interconnect_M_AXI_2_ARADDR),
      .S_AXI_ARVALID (_interconnect_M_AXI_2_ARVALID),
      .S_AXI_ARREADY (_slave3_S_AXI_ARREADY),
      .S_AXI_RDATA   (_slave3_S_AXI_RDATA),
      .S_AXI_RVALID  (_slave3_S_AXI_RVALID),
      .S_AXI_RREADY  (_interconnect_M_AXI_2_RREADY),
      .led           (led),
      .key_in        (key_in),
      .AD0           (AD0),
      .AD1           (AD1),
      .AD0_CLK       (AD0_CLK),
      .AD1_CLK       (AD1_CLK),
      .DA0_Data      (DA0_Data),
      .DA1_Data      (DA1_Data),
      .DA0_Clk       (DA0_Clk),
      .DA1_Clk       (DA1_Clk),
      .O_ddr_addr    (O_ddr_addr),
      .O_ddr_ba      (O_ddr_ba),
      .O_ddr_cs_n    (O_ddr_cs_n),
      .O_ddr_ras_n   (O_ddr_ras_n),
      .O_ddr_cas_n   (O_ddr_cas_n),
      .O_ddr_we_n    (O_ddr_we_n),
      .O_ddr_clk     (O_ddr_clk),
      .O_ddr_clk_n   (O_ddr_clk_n),
      .O_ddr_cke     (O_ddr_cke),
      .O_ddr_odt     (O_ddr_odt),
      .O_ddr_reset_n (O_ddr_reset_n),
      .O_ddr_dqm     (O_ddr_dqm),
      .IO_ddr_dq     (IO_ddr_dq),
      .IO_ddr_dqs    (IO_ddr_dqs),
      .IO_ddr_dqs_n  (IO_ddr_dqs_n),
      .rgmii_rx_clk_i(rgmii_rx_clk_i),
      .rgmii_rxd     (rgmii_rxd),
      .rgmii_rxdv    (rgmii_rxdv),
      .eth_rst_n     (eth_rst_n),
      .eth_mdc       (eth_mdc),
      .eth_mdio      (eth_mdio),
      .rgmii_tx_clk  (rgmii_tx_clk),
      .rgmii_txd     (rgmii_txd),
      .rgmii_txen    (rgmii_txen)
  );
  signal_measure_wrapper slave4 (
      .clock        (clock),
      .reset        (!reset),
      .S_AXI_AWADDR (_interconnect_M_AXI_3_AWADDR),
      .S_AXI_AWVALID(_interconnect_M_AXI_3_AWVALID),
      .S_AXI_AWREADY(_slave4_S_AXI_AWREADY),
      .S_AXI_WDATA  (_interconnect_M_AXI_3_WDATA),
      .S_AXI_WVALID (_interconnect_M_AXI_3_WVALID),
      .S_AXI_WREADY (_slave4_S_AXI_WREADY),
      .S_AXI_BVALID (_slave4_S_AXI_BVALID),
      .S_AXI_BREADY (_interconnect_M_AXI_3_BREADY),
      .S_AXI_ARADDR (_interconnect_M_AXI_3_ARADDR),
      .S_AXI_ARVALID(_interconnect_M_AXI_3_ARVALID),
      .S_AXI_ARREADY(_slave4_S_AXI_ARREADY),
      .S_AXI_RDATA  (_slave4_S_AXI_RDATA),
      .S_AXI_RVALID (_slave4_S_AXI_RVALID),
      .S_AXI_RREADY (_interconnect_M_AXI_3_RREADY),
      .sig_in       (sig_in)
  );
  bitseq_looper_wrapper slave5 (
      .clock        (clock),
      .reset        (!reset),
      .S_AXI_AWADDR (_interconnect_M_AXI_4_AWADDR),
      .S_AXI_AWVALID(_interconnect_M_AXI_4_AWVALID),
      .S_AXI_AWREADY(_slave5_S_AXI_AWREADY),
      .S_AXI_WDATA  (_interconnect_M_AXI_4_WDATA),
      .S_AXI_WVALID (_interconnect_M_AXI_4_WVALID),
      .S_AXI_WREADY (_slave5_S_AXI_WREADY),
      .S_AXI_BVALID (_slave5_S_AXI_BVALID),
      .S_AXI_BREADY (_interconnect_M_AXI_4_BREADY),
      .S_AXI_ARADDR (_interconnect_M_AXI_4_ARADDR),
      .S_AXI_ARVALID(_interconnect_M_AXI_4_ARVALID),
      .S_AXI_ARREADY(_slave5_S_AXI_ARREADY),
      .S_AXI_RDATA  (_slave5_S_AXI_RDATA),
      .S_AXI_RVALID (_slave5_S_AXI_RVALID),
      .S_AXI_RREADY (_interconnect_M_AXI_4_RREADY),
      .io_out       (io_out)
  );
  uart_engine_wrapper slave6 (
      .clock        (clock),
      .reset        (!reset),
      .S_AXI_AWADDR (_interconnect_M_AXI_5_AWADDR),
      .S_AXI_AWVALID(_interconnect_M_AXI_5_AWVALID),
      .S_AXI_AWREADY(_slave6_S_AXI_AWREADY),
      .S_AXI_WDATA  (_interconnect_M_AXI_5_WDATA),
      .S_AXI_WVALID (_interconnect_M_AXI_5_WVALID),
      .S_AXI_WREADY (_slave6_S_AXI_WREADY),
      .S_AXI_BVALID (_slave6_S_AXI_BVALID),
      .S_AXI_BREADY (_interconnect_M_AXI_5_BREADY),
      .S_AXI_ARADDR (_interconnect_M_AXI_5_ARADDR),
      .S_AXI_ARVALID(_interconnect_M_AXI_5_ARVALID),
      .S_AXI_ARREADY(_slave6_S_AXI_ARREADY),
      .S_AXI_RDATA  (_slave6_S_AXI_RDATA),
      .S_AXI_RVALID (_slave6_S_AXI_RVALID),
      .S_AXI_RREADY (_interconnect_M_AXI_5_RREADY),
      .uart_rx      (uart_rx),
      .uart_tx      (uart_tx)
  );
  spi_engine_wrapper slave7 (
      .clock        (clock),
      .reset        (!reset),
      .S_AXI_AWADDR (_interconnect_M_AXI_6_AWADDR),
      .S_AXI_AWVALID(_interconnect_M_AXI_6_AWVALID),
      .S_AXI_AWREADY(_slave7_S_AXI_AWREADY),
      .S_AXI_WDATA  (_interconnect_M_AXI_6_WDATA),
      .S_AXI_WVALID (_interconnect_M_AXI_6_WVALID),
      .S_AXI_WREADY (_slave7_S_AXI_WREADY),
      .S_AXI_BVALID (_slave7_S_AXI_BVALID),
      .S_AXI_BREADY (_interconnect_M_AXI_6_BREADY),
      .S_AXI_ARADDR (_interconnect_M_AXI_6_ARADDR),
      .S_AXI_ARVALID(_interconnect_M_AXI_6_ARVALID),
      .S_AXI_ARREADY(_slave7_S_AXI_ARREADY),
      .S_AXI_RDATA  (_slave7_S_AXI_RDATA),
      .S_AXI_RVALID (_slave7_S_AXI_RVALID),
      .S_AXI_RREADY (_interconnect_M_AXI_6_RREADY),
      .spi_miso     (spi_miso),
      .spi_sck      (spi_sck),
      .spi_mosi     (spi_mosi),
      .spi_cs       (spi_cs)
  );
  pwm_engine_wrapper slave8 (
      .clock        (clock),
      .reset        (!reset),
      .S_AXI_AWADDR (_interconnect_M_AXI_7_AWADDR),
      .S_AXI_AWVALID(_interconnect_M_AXI_7_AWVALID),
      .S_AXI_AWREADY(_slave8_S_AXI_AWREADY),
      .S_AXI_WDATA  (_interconnect_M_AXI_7_WDATA),
      .S_AXI_WVALID (_interconnect_M_AXI_7_WVALID),
      .S_AXI_WREADY (_slave8_S_AXI_WREADY),
      .S_AXI_BVALID (_slave8_S_AXI_BVALID),
      .S_AXI_BREADY (_interconnect_M_AXI_7_BREADY),
      .S_AXI_ARADDR (_interconnect_M_AXI_7_ARADDR),
      .S_AXI_ARVALID(_interconnect_M_AXI_7_ARVALID),
      .S_AXI_ARREADY(_slave8_S_AXI_ARREADY),
      .S_AXI_RDATA  (_slave8_S_AXI_RDATA),
      .S_AXI_RVALID (_slave8_S_AXI_RVALID),
      .S_AXI_RREADY (_interconnect_M_AXI_7_RREADY),
      .pwm_out      (pwm_out)
  );
  i2c_engine_wrapper slave9 (
      .clock        (clock),
      .reset        (!reset),
      .S_AXI_AWADDR (_interconnect_M_AXI_8_AWADDR),
      .S_AXI_AWVALID(_interconnect_M_AXI_8_AWVALID),
      .S_AXI_AWREADY(_slave9_S_AXI_AWREADY),
      .S_AXI_WDATA  (_interconnect_M_AXI_8_WDATA),
      .S_AXI_WVALID (_interconnect_M_AXI_8_WVALID),
      .S_AXI_WREADY (_slave9_S_AXI_WREADY),
      .S_AXI_BVALID (_slave9_S_AXI_BVALID),
      .S_AXI_BREADY (_interconnect_M_AXI_8_BREADY),
      .S_AXI_ARADDR (_interconnect_M_AXI_8_ARADDR),
      .S_AXI_ARVALID(_interconnect_M_AXI_8_ARVALID),
      .S_AXI_ARREADY(_slave9_S_AXI_ARREADY),
      .S_AXI_RDATA  (_slave9_S_AXI_RDATA),
      .S_AXI_RVALID (_slave9_S_AXI_RVALID),
      .S_AXI_RREADY (_interconnect_M_AXI_8_RREADY),
      .i2c_scl      (i2c_scl),
      .i2c_sda      (i2c_sda)
  );
  dac_engine_wrapper slave10 (
      .clock        (clock),
      .reset        (!reset),
      .S_AXI_AWADDR (_interconnect_M_AXI_9_AWADDR),
      .S_AXI_AWVALID(_interconnect_M_AXI_9_AWVALID),
      .S_AXI_AWREADY(_slave10_S_AXI_AWREADY),
      .S_AXI_WDATA  (_interconnect_M_AXI_9_WDATA),
      .S_AXI_WVALID (_interconnect_M_AXI_9_WVALID),
      .S_AXI_WREADY (_slave10_S_AXI_WREADY),
      .S_AXI_BVALID (_slave10_S_AXI_BVALID),
      .S_AXI_BREADY (_interconnect_M_AXI_9_BREADY),
      .S_AXI_ARADDR (_interconnect_M_AXI_9_ARADDR),
      .S_AXI_ARVALID(_interconnect_M_AXI_9_ARVALID),
      .S_AXI_ARREADY(_slave10_S_AXI_ARREADY),
      .S_AXI_RDATA  (_slave10_S_AXI_RDATA),
      .S_AXI_RVALID (_slave10_S_AXI_RVALID),
      .S_AXI_RREADY (_interconnect_M_AXI_9_RREADY),
      .dac_clk      (dac_clk),
      .dac_out      (dac_out)
  );
endmodule

module acm2108_ddr3_udp (
    clk,
    reset_n,

    ChannelSel,
    DataNum,
    ADC_Speed_Set,
    RestartReq,
    RestartReq_DDS,
    DDS_WaveSel,
    DDS_FTW,

    //LED
    led,
    //ACM2108
    key_in,  //
    AD0,
    AD1,
    AD0_CLK,
    AD1_CLK,
    DA0_Data,
    DA1_Data,
    DA0_Clk,
    DA1_Clk,

    //ddr
    O_ddr_addr,
    O_ddr_ba,
    O_ddr_cs_n,
    O_ddr_ras_n,
    O_ddr_cas_n,
    O_ddr_we_n,
    O_ddr_clk,
    O_ddr_clk_n,
    O_ddr_cke,
    O_ddr_odt,
    O_ddr_reset_n,
    O_ddr_dqm,
    IO_ddr_dq,
    IO_ddr_dqs,
    IO_ddr_dqs_n,

    //eth_rx
    rgmii_rx_clk_i,
    rgmii_rxd,
    rgmii_rxdv,
    eth_rst_n,
    eth_mdc,
    eth_mdio,

    //eth_tx
    rgmii_tx_clk,
    rgmii_txd,
    rgmii_txen
);
  input clk;
  input reset_n;

  input [7:0] ChannelSel;
  input [31:0] DataNum;
  input [31:0] ADC_Speed_Set;
  input RestartReq;
  input RestartReq_DDS;
  input [2:0] DDS_WaveSel;
  input [31:0] DDS_FTW;

  //LED
  output [1:0] led;

  //
  input key_in;

  //ACM2108
  input [7:0] AD0;
  input [7:0] AD1;
  output AD0_CLK;
  output AD1_CLK;
  output [7:0] DA0_Data;
  output [7:0] DA1_Data;
  output DA0_Clk;
  output DA1_Clk;

  //ddr
  output [13:0] O_ddr_addr;
  output [2:0] O_ddr_ba;
  output O_ddr_cs_n;
  output O_ddr_ras_n;
  output O_ddr_cas_n;
  output O_ddr_we_n;
  output O_ddr_clk;
  output O_ddr_clk_n;
  output O_ddr_cke;
  output O_ddr_odt;
  output O_ddr_reset_n;
  output [1:0] O_ddr_dqm;
  inout [15:0] IO_ddr_dq;
  inout [1:0] IO_ddr_dqs;
  inout [1:0] IO_ddr_dqs_n;

  //eth_rx
  input rgmii_rx_clk_i;
  input [3:0] rgmii_rxd;
  input rgmii_rxdv;
  output eth_rst_n;
  output eth_mdc;
  output eth_mdio;

  //eth_tx
  output rgmii_tx_clk;
  output [3:0] rgmii_txd;
  output rgmii_txen;

  //Set IMAGE Size  
  parameter LOCAL_MAC = 48'h00_0a_35_01_fe_c0;
  parameter LOCAL_IP = 32'hc0_a8_00_02;
  parameter LOCAL_PORT = 16'd5000;


  //eth_rx
  wire        rgmii_rx_clk;
  wire        gmii_rx_clk;
  wire [ 7:0] gmii_rxd;
  wire        gmii_rxdv;

  wire        clk125m_o;
  wire [ 7:0] payload_dat_o;
  wire        payload_valid_o;
  wire        one_pkt_done;

  //fifo_rx
  wire        rx_empty;
  wire        fifo_rd_req;
  wire [ 7:0] rxdout;

  //rxcmd
  wire        cmdvalid_0;
  wire [ 7:0] address_0;
  wire [31:0] cmd_data_0;

  //state_dds
  wire [ 2:0] wave_sel_in;
  wire [31:0] ftw_in;
  wire        dds_apply_pulse;


  //fifotx
  wire        rdfifo_empty;
  wire        eth_fifo_wrreq;
  wire [15:0] eth_fifo_wrdata;
  wire        eth_fifo_tx_empty;
  wire [10:0] eth_fifo_usedw;
  wire [14:0] rd_data_count;
  wire        payload_req_o;
  wire [ 7:0] dout;

  //eth_tx
  wire        tx_done;
  wire        tx_en_pulse;
  wire [15:0] lenth_val;

  wire        gmii_tx_clk;
  wire [ 7:0] gmii_txd;
  wire        gmii_txen;


  wire        clk_50M;  //DDR3
  wire        pll_locked;  //PLL
  wire        loc_clk400m;

  wire        ddr3_rst_n;
  wire        g_reset;

  wire [15:0] ad_out;
  wire        ad_out_valid;

  wire [ 7:0] uart_rx_data;
  wire        uart_rx_done;

  wire        ddr3_init_done;

  wire        wrfifo_clr;
  wire        wrfifo_full;

  wire        ad_sample_en;

  wire        rdfifo_clr;
  wire        rdfifo_rden;
  wire [15:0] rdfifo_dout;


  assign eth_rst_n = 1;
  assign eth_mdc = 1;
  assign eth_mdio = 1;

  assign ddr3_rst_n = pll_locked;
  assign g_reset = ~pll_locked;

  //led[0] 
  //led[1] DDR3DDR3
  assign led = {ddr3_init_done, pll_locked};

  wire clk125m;
  wire AD_Clk;
  wire clk50m;
  //PLL
  Gowin_PLL Gowin_PLL (
      .clkin(clk),  //input  clkin
      .clkout0(clk_50M),  //output  clkout0
      //        .clkout1(), //output  clkout1
      .clkout2(clk125m),  //output  clkout2
      .clkout3(AD_Clk),  //output  clkout3
      .lock(pll_locked),  //output  lock
      .mdclk(clk),  //input  mdclk
      .reset(~reset_n)  //input  reset
  );

  eth_pll eth_pll (
      .clkout0(rgmii_rx_clk),  //output clkout0
      .clkin(rgmii_rx_clk_i),  //input clkin
      .mdclk(clk)  //input  mdclk
  );

  rgmii_to_gmii rgmii_to_gmii (
      .reset(g_reset),

      .rgmii_rx_clk(rgmii_rx_clk),
      .rgmii_rxd(rgmii_rxd),
      .rgmii_rxdv(rgmii_rxdv),

      .gmii_rx_clk(gmii_rx_clk),
      .gmii_rxdv(gmii_rxdv),
      .gmii_rxd(gmii_rxd),
      .gmii_rxer()
  );

  //
  eth_udp_rx_gmii eth_udp_rx_gmii (
      .reset_p(g_reset),

      .local_mac (LOCAL_MAC),
      .local_ip  (LOCAL_IP),
      .local_port(LOCAL_PORT),

      .clk125m_o      (clk125m_o),
      .exter_mac      (),
      .exter_ip       (),
      .exter_port     (),
      .rx_data_length (),
      .data_overflow_i(),
      .payload_valid_o(payload_valid_o),
      .payload_dat_o  (payload_dat_o),

      .one_pkt_done   (one_pkt_done),
      .pkt_error      (),
      .debug_crc_check(),

      .gmii_rx_clk(gmii_rx_clk),
      .gmii_rxdv  (gmii_rxdv),
      .gmii_rxd   (gmii_rxd)
  );

  //FIFO
  fifo_rx fifo_rx (
      .Data(payload_dat_o),  //input [7:0] Data
      .Reset(g_reset),  //input Reset
      .WrClk(clk125m_o),  //input WrClk
      .RdClk(clk_50M),  //input RdClk
      .WrEn(payload_valid_o),  //input WrEn
      .RdEn(fifo_rd_req),  //input RdEn
      .Q(rxdout),  //output [7:0] Q
      .Empty(rx_empty),  //output Empty
      .Full()  //output Full
  );

  assign AD0_CLK = AD_Clk;

  reg RestartReq_0_d0, RestartReq_0_d1;
  reg [31:0] Number_d0, Number_d1;

  always @(posedge clk125m_o) begin
    Number_d0 <= DataNum;
    Number_d1 <= Number_d0;

    RestartReq_0_d0 <= RestartReq;
    RestartReq_0_d1 <= RestartReq_0_d0;
  end

  wire adc_data_en;
  speed_ctrl speed_ctrl (
      .clk(clk_50M),
      .reset_n(~g_reset),
      .ad_sample_en(ad_sample_en),
      .adc_data_en(adc_data_en),
      .div_set(ADC_Speed_Set)
  );

  //acm2108816
  ad_8bit_to_16bit ad_8bit_to_16bit (
      .clk(clk_50M),
      .ad_sample_en(ad_sample_en),
      .ch_sel(ChannelSel[1:0]),
      .AD0(AD0),
      .AD1(AD1),
      .ad_out(ad_out),
      .ad_out_valid(ad_out_valid)
  );

  state_ctrl_dds_min state_ctrl_dds_min (
      .Clk            (clk_50M),
      .clk125m        (clk125m),
      .Rst_n          (reset_n),
      .wave_sel_in    (DDS_WaveSel),
      .ftw_in         (DDS_FTW),
      .dds_apply_pulse(RestartReq_DDS),
      .DA0_Data       (DA0_Data),
      .DA0_Clk        (DA0_Clk)
  );


  //
  state_ctrl state_ctrl (
      .clk(clk_50M),
      .reset(g_reset),
      .start_sample(RestartReq),  //ADC
      .set_sample_num(DataNum),  //324G
      .rdfifo_empty(rdfifo_empty),  //DDRFIFO
      .rdfifo_dout(rdfifo_dout),  //DDR16
      .wrfifo_full(wrfifo_full),  //DDRFIFO
      .adc_data_en(adc_data_en),  //ADC
      .wrfifo_clr(wrfifo_clr),  //DDRFIFO
      .rdfifo_clr(rdfifo_clr),  //DDRFIFO
      .rdfifo_rden(rdfifo_rden),  //DDR
      .ad_sample_en(ad_sample_en),  //ADC
      .eth_fifo_wrreq(eth_fifo_wrreq),  //fifo_tx
      .eth_fifo_wrdata(eth_fifo_wrdata)  //fifo_tx
  );


  wire [27:0] app_addr_max = 256 * 1024 * 1024 - 1;
  wire [7:0] burst_len = 8'd128;

  wire mdrp_inc;
  wire [1:0] mdrp_op;
  wire [7:0] mdrp_wdata;
  wire [7:0] mdrp_rdata;
  wire pll_stop;
  reg pll_stop_r;
  reg wr;
  wire pll_lock;
  reg [15:0] pll_lock_reg;

  always @(posedge clk_50M) pll_lock_reg <= {pll_lock_reg[14:0], pll_lock};

  always @(posedge clk_50M) pll_stop_r <= pll_stop;

  always @(posedge clk_50M)
    if (!pll_lock_reg[15]) wr <= 1'b0;
    else if (~pll_stop & pll_stop_r) begin
      wr <= 1'b1;
    end else if (pll_stop & (~pll_stop_r)) begin
      wr <= 1'b1;
    end else begin
      wr <= 1'b0;
    end

  pll_mDRP_intf u_pll_mDRP_intf (
      .clk(clk_50M),
      .rst_n(1'b1),
      .pll_lock(pll_lock_reg[15]),
      .wr(wr),
      .mdrp_inc(mdrp_inc),
      .mdrp_op(mdrp_op),
      .mdrp_wdata(mdrp_wdata),
      .mdrp_rdata(mdrp_rdata)
  );

  ddr_pll ddr_pll (
      .lock(pll_lock),  //output lock
      .clkout0(),  //output clkout0
      .clkout2(loc_clk400m),  //output clkout2
      .mdrdo(mdrp_rdata),  //output [7:0] mdrdo
      .clkin(clk_50M),  //input clkin
      .reset(!reset_n),  //input reset
      .pll_init_bypass(pll_lock_reg[15]),  //input  pll_init_bypass
      .mdclk(clk_50M),  //input mdclk
      .mdopc(mdrp_op),  //input [1:0] mdopc
      .mdainc(mdrp_inc),  //input mdainc
      .mdwdi(mdrp_wdata)  //input [7:0] mdwdi
  );


  ddr3_ctrl_2port ddr3_ctrl_2port (
      .clk                (clk_50M),        //50M
      .pll_lock           (pll_lock),
      .pll_stop           (pll_stop),
      .clk_400m           (loc_clk400m),    //DDR3
      .sys_rst_n          (~g_reset),       //
      .init_calib_complete(ddr3_init_done), //DDR

      //
      .rd_load        (rdfifo_clr),    //
      .wr_load        (wrfifo_clr),    //
      .app_addr_rd_min(28'd0),         //DDR3
      .app_addr_rd_max(app_addr_max),  //DDR3
      .rd_bust_len    (burst_len),     //DDR3
      .app_addr_wr_min(28'd0),         //DD3
      .app_addr_wr_max(app_addr_max),  //DDR
      .wr_bust_len    (burst_len),     //DDR3

      .wr_clk      (clk_50M),                      //wr_fifo
      .wfifo_wren  (ad_out_valid && adc_data_en),  //wr_fifo
      .wfifo_din   (ad_out),                       //wr_fifo
      .wrfifo_full (wrfifo_full),
      .rd_clk      (clk_50M),                      //rd_fifo
      .rfifo_rden  (rdfifo_rden),                  //rd_fifo
      .rdfifo_empty(rdfifo_empty),
      .rfifo_dout  (rdfifo_dout),                  //rd_fifo 

      //DDR3   
      .ddr3_dq     (IO_ddr_dq),      //DDR3 
      .ddr3_dqs_n  (IO_ddr_dqs_n),   //DDR3 dqs
      .ddr3_dqs_p  (IO_ddr_dqs),     //DDR3 dqs  
      .ddr3_addr   (O_ddr_addr),     //DDR3    
      .ddr3_ba     (O_ddr_ba),       //DDR3 banck 
      .ddr3_ras_n  (O_ddr_ras_n),    //DDR3 
      .ddr3_cas_n  (O_ddr_cas_n),    //DDR3 
      .ddr3_we_n   (O_ddr_we_n),     //DDR3 
      .ddr3_reset_n(O_ddr_reset_n),  //DDR3 
      .ddr3_ck_p   (O_ddr_clk),      //DDR3 
      .ddr3_ck_n   (O_ddr_clk_n),    //DDR3 
      .ddr3_cke    (O_ddr_cke),      //DDR3 
      .ddr3_cs_n   (O_ddr_cs_n),     //DDR3 
      .ddr3_dm     (O_ddr_dqm),      //DDR3_dm
      .ddr3_odt    (O_ddr_odt)       //DDR3_odt   
  );

  //FIFO
  fifo_tx fifo_tx (
      .Data({eth_fifo_wrdata[7:0], eth_fifo_wrdata[15:8]}),  //input [15:0] Data
      .Reset(g_reset),  //input Reset
      .WrClk(clk_50M),  //input WrClk
      .RdClk(clk125m_o),  //input RdClk
      .WrEn(eth_fifo_wrreq),  //input WrEn
      .RdEn(payload_req_o),  //input RdEn
      .Wnum(eth_fifo_usedw),  //output [10:0] Wnum
      .Rnum(rd_data_count),  //output [11:0] Rnum
      .Q(dout),  //output [7:0] Q
      .Empty(eth_fifo_tx_empty),  //output Empty
      .Full()  //output Full
  );


  //
  eth_send_ctrl eth_send_ctrl (
      .clk125M(clk125m_o),
      .reset_n(~g_reset),  //
      .eth_tx_done(tx_done),  //
      .restart_req(RestartReq_0_d1),
      .fifo_rd_cnt(rd_data_count),  //FIFO
      .total_data_num(Number_d1),  //
      .pkt_tx_en(tx_en_pulse),  //
      .pkt_length(lenth_val)  //
  );

  //
  eth_udp_tx_gmii eth_udp_tx_gmii (
      .clk125m(clk125m_o),
      .reset_p(g_reset),

      .tx_en_pulse(tx_en_pulse),
      .tx_done    (tx_done),

      .dst_mac (48'hFF_FF_FF_FF_FF_FF),
      .src_mac (LOCAL_MAC),
      .dst_ip  (32'hc0_a8_00_03),
      .src_ip  (LOCAL_IP),
      .dst_port(16'd6102),
      .src_port(LOCAL_PORT),


      .data_length(lenth_val),

      .payload_req_o(payload_req_o),
      .payload_dat_i(dout),

      .gmii_tx_clk(gmii_tx_clk),
      .gmii_txen  (gmii_txen),
      .gmii_txd   (gmii_txd)
  );

  gmii_to_rgmii gmii_to_rgmii (
      .reset_n(~g_reset),

      .gmii_tx_clk(gmii_tx_clk),
      .gmii_txd(gmii_txd),
      .gmii_txen(gmii_txen),
      .gmii_txer(1'b0),

      .rgmii_tx_clk(rgmii_tx_clk),
      .rgmii_txd(rgmii_txd),
      .rgmii_txen(rgmii_txen)
  );


endmodule
