
*** Running vivado
    with args -log top_module.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_module.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source top_module.tcl -notrace
Command: synth_design -top top_module -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6640 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 306.887 ; gain = 77.008
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_module' [C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/top_module.vhd:46]
INFO: [Synth 8-3491] module 'charg_memoire' declared at 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/charg_memoire.vhd:34' bound to instance 'cm' of component 'charg_memoire' [C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/top_module.vhd:81]
INFO: [Synth 8-638] synthesizing module 'charg_memoire' [C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/charg_memoire.vhd:44]
WARNING: [Synth 8-614] signal 'offset_x' is read in the process but is not in the sensitivity list [C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/charg_memoire.vhd:100]
WARNING: [Synth 8-6014] Unused sequential element s_green_reg was removed.  [C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/charg_memoire.vhd:118]
WARNING: [Synth 8-6014] Unused sequential element s_blue_reg was removed.  [C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/charg_memoire.vhd:119]
INFO: [Synth 8-256] done synthesizing module 'charg_memoire' (1#1) [C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/charg_memoire.vhd:44]
	Parameter bit_per_pixel bound to: 6 - type: integer 
	Parameter grayscale bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'vga_640_480' declared at 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/vga_640_480.vhd:26' bound to instance 'vga' of component 'vga_640_480' [C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/top_module.vhd:92]
INFO: [Synth 8-638] synthesizing module 'vga_640_480' [C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/vga_640_480.vhd:43]
	Parameter bit_per_pixel bound to: 6 - type: integer 
	Parameter grayscale bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'vga_640_480' (2#1) [C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/vga_640_480.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'top_module' (3#1) [C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/top_module.vhd:46]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 389.801 ; gain = 159.922
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 389.801 ; gain = 159.922
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/constrs_1/new/contrainte.xdc]
WARNING: [Vivado 12-584] No ports matched 'h_synch'. [C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/constrs_1/new/contrainte.xdc:171]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/constrs_1/new/contrainte.xdc:171]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'v_synch'. [C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/constrs_1/new/contrainte.xdc:172]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/constrs_1/new/contrainte.xdc:172]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/constrs_1/new/contrainte.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/constrs_1/new/contrainte.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 662.203 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 662.203 ; gain = 432.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 662.203 ; gain = 432.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 662.203 ; gain = 432.324
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/charg_memoire.vhd:85]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/charg_memoire.vhd:102]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/charg_memoire.vhd:102]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/charg_memoire.vhd:102]
INFO: [Synth 8-5546] ROM "x_pixel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y_pixel" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element offset_x_reg was removed.  [C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/charg_memoire.vhd:86]
INFO: [Synth 8-5546] ROM "VGA_vs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TOP_display" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VGA_hs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TOP_line" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v_counter" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element pix_read_addr_reg was removed.  [C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/vga_640_480.vhd:67]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 662.203 ; gain = 432.324
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---RAMs : 
	            1800K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   3 Input     17 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module charg_memoire 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   3 Input     17 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module vga_640_480 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---RAMs : 
	            1800K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "cm/y_pixel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vga/VGA_hs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vga/v_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vga/VGA_vs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vga/TOP_line" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vga/TOP_display" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element cm/offset_x_reg was removed.  [C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/charg_memoire.vhd:86]
WARNING: [Synth 8-6014] Unused sequential element vga/pix_read_addr_reg was removed.  [C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/vga_640_480.vhd:67]
WARNING: [Synth 8-6014] Unused sequential element vga/data_out_reg was removed.  [C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/vga_640_480.vhd:68]
INFO: [Synth 8-3886] merging instance 'i_0/vga/screen_reg_mux_sel__65' (FD) to 'i_0/vga/screen_reg_mux_sel__70'
INFO: [Synth 8-3886] merging instance 'i_0/vga/screen_reg_mux_sel__53' (FD) to 'i_0/vga/screen_reg_mux_sel__58'
INFO: [Synth 8-3886] merging instance 'i_0/vga/screen_reg_mux_sel__41' (FD) to 'i_0/vga/screen_reg_mux_sel__70'
INFO: [Synth 8-3886] merging instance 'i_0/vga/screen_reg_mux_sel__29' (FD) to 'i_0/vga/screen_reg_mux_sel__70'
INFO: [Synth 8-3886] merging instance 'i_0/vga/screen_reg_mux_sel__17' (FD) to 'i_0/vga/screen_reg_mux_sel__58'
INFO: [Synth 8-3886] merging instance 'i_0/vga/screen_reg_mux_sel__5' (FD) to 'i_0/vga/screen_reg_mux_sel__10'
INFO: [Synth 8-3886] merging instance 'i_0/vga/screen_reg_mux_sel__66' (FD) to 'i_0/vga/screen_reg_mux_sel__70'
INFO: [Synth 8-3886] merging instance 'i_0/vga/screen_reg_mux_sel__54' (FD) to 'i_0/vga/screen_reg_mux_sel__58'
INFO: [Synth 8-3886] merging instance 'i_0/vga/screen_reg_mux_sel__42' (FD) to 'i_0/vga/screen_reg_mux_sel__70'
INFO: [Synth 8-3886] merging instance 'i_0/vga/screen_reg_mux_sel__30' (FD) to 'i_0/vga/screen_reg_mux_sel__70'
INFO: [Synth 8-3886] merging instance 'i_0/vga/screen_reg_mux_sel__18' (FD) to 'i_0/vga/screen_reg_mux_sel__58'
INFO: [Synth 8-3886] merging instance 'i_0/vga/screen_reg_mux_sel__6' (FD) to 'i_0/vga/screen_reg_mux_sel__10'
INFO: [Synth 8-3886] merging instance 'i_0/vga/screen_reg_mux_sel__67' (FD) to 'i_0/vga/screen_reg_mux_sel__70'
INFO: [Synth 8-3886] merging instance 'i_0/vga/screen_reg_mux_sel__55' (FD) to 'i_0/vga/screen_reg_mux_sel__58'
INFO: [Synth 8-3886] merging instance 'i_0/vga/screen_reg_mux_sel__43' (FD) to 'i_0/vga/screen_reg_mux_sel__70'
INFO: [Synth 8-3886] merging instance 'i_0/vga/screen_reg_mux_sel__31' (FD) to 'i_0/vga/screen_reg_mux_sel__70'
INFO: [Synth 8-3886] merging instance 'i_0/vga/screen_reg_mux_sel__19' (FD) to 'i_0/vga/screen_reg_mux_sel__58'
INFO: [Synth 8-3886] merging instance 'i_0/vga/screen_reg_mux_sel__7' (FD) to 'i_0/vga/screen_reg_mux_sel__10'
INFO: [Synth 8-3886] merging instance 'i_0/vga/screen_reg_mux_sel__68' (FD) to 'i_0/vga/screen_reg_mux_sel__70'
INFO: [Synth 8-3886] merging instance 'i_0/vga/screen_reg_mux_sel__56' (FD) to 'i_0/vga/screen_reg_mux_sel__58'
INFO: [Synth 8-3886] merging instance 'i_0/vga/screen_reg_mux_sel__44' (FD) to 'i_0/vga/screen_reg_mux_sel__70'
INFO: [Synth 8-3886] merging instance 'i_0/vga/screen_reg_mux_sel__32' (FD) to 'i_0/vga/screen_reg_mux_sel__70'
INFO: [Synth 8-3886] merging instance 'i_0/vga/screen_reg_mux_sel__20' (FD) to 'i_0/vga/screen_reg_mux_sel__58'
INFO: [Synth 8-3886] merging instance 'i_0/vga/screen_reg_mux_sel__8' (FD) to 'i_0/vga/screen_reg_mux_sel__10'
INFO: [Synth 8-3886] merging instance 'i_0/vga/screen_reg_mux_sel__69' (FD) to 'i_0/vga/screen_reg_mux_sel__70'
INFO: [Synth 8-3886] merging instance 'i_0/vga/screen_reg_mux_sel__57' (FD) to 'i_0/vga/screen_reg_mux_sel__58'
INFO: [Synth 8-3886] merging instance 'i_0/vga/screen_reg_mux_sel__45' (FD) to 'i_0/vga/screen_reg_mux_sel__70'
INFO: [Synth 8-3886] merging instance 'i_0/vga/screen_reg_mux_sel__33' (FD) to 'i_0/vga/screen_reg_mux_sel__70'
INFO: [Synth 8-3886] merging instance 'i_0/vga/screen_reg_mux_sel__21' (FD) to 'i_0/vga/screen_reg_mux_sel__58'
INFO: [Synth 8-3886] merging instance 'i_0/vga/screen_reg_mux_sel__9' (FD) to 'i_0/vga/screen_reg_mux_sel__10'
INFO: [Synth 8-3886] merging instance 'i_0/vga/screen_reg_mux_sel__70' (FD) to 'i_0/vga/screen_reg_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'i_0/vga/screen_reg_mux_sel__58' (FD) to 'i_0/vga/screen_reg_mux_sel__22'
INFO: [Synth 8-3886] merging instance 'i_0/vga/screen_reg_mux_sel__46' (FD) to 'i_0/vga/screen_reg_mux_sel__34'
INFO: [Synth 8-3886] merging instance 'vga/VGA_blue_reg[0]' (FDR) to 'vga/VGA_blue_reg[2]'
INFO: [Synth 8-3886] merging instance 'vga/VGA_blue_reg[1]' (FDR) to 'vga/VGA_blue_reg[3]'
INFO: [Synth 8-3886] merging instance 'vga/VGA_green_reg[0]' (FDR) to 'vga/VGA_green_reg[2]'
INFO: [Synth 8-3886] merging instance 'vga/VGA_green_reg[1]' (FDR) to 'vga/VGA_green_reg[3]'
INFO: [Synth 8-3886] merging instance 'vga/VGA_red_reg[0]' (FDR) to 'vga/VGA_red_reg[2]'
INFO: [Synth 8-3886] merging instance 'vga/VGA_red_reg[1]' (FDR) to 'vga/VGA_red_reg[3]'
WARNING: [Synth 8-3332] Sequential element (vga/screen_reg_mux_sel) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (vga/screen_reg_mux_sel__0) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (vga/screen_reg_mux_sel__1) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (vga/screen_reg_mux_sel__2) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (vga/screen_reg_mux_sel__3) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (vga/screen_reg_mux_sel__4) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (vga/screen_reg_mux_sel__11) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (vga/screen_reg_mux_sel__12) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (vga/screen_reg_mux_sel__13) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (vga/screen_reg_mux_sel__14) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (vga/screen_reg_mux_sel__15) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (vga/screen_reg_mux_sel__16) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (vga/screen_reg_mux_sel__23) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (vga/screen_reg_mux_sel__24) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (vga/screen_reg_mux_sel__25) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (vga/screen_reg_mux_sel__26) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (vga/screen_reg_mux_sel__27) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (vga/screen_reg_mux_sel__28) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (vga/screen_reg_mux_sel__35) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (vga/screen_reg_mux_sel__36) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (vga/screen_reg_mux_sel__37) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (vga/screen_reg_mux_sel__38) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (vga/screen_reg_mux_sel__39) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (vga/screen_reg_mux_sel__40) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (vga/screen_reg_mux_sel__47) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (vga/screen_reg_mux_sel__48) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (vga/screen_reg_mux_sel__49) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (vga/screen_reg_mux_sel__50) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (vga/screen_reg_mux_sel__51) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (vga/screen_reg_mux_sel__52) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (vga/screen_reg_mux_sel__59) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (vga/screen_reg_mux_sel__60) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (vga/screen_reg_mux_sel__61) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (vga/screen_reg_mux_sel__62) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (vga/screen_reg_mux_sel__63) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (vga/screen_reg_mux_sel__64) is unused and will be removed from module top_module.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 662.203 ; gain = 432.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+-------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name  | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|vga_640_480: | screen_reg | 512 K x 6(READ_FIRST)  | W | R | 512 K x 6(WRITE_FIRST) |   | R | Port A and B     | 0      | 60     | 
+-------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 662.203 ; gain = 432.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:45 . Memory (MB): peak = 662.203 ; gain = 432.324
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'vga/screen_reg_0_1' (RAMB36E1) to 'vga/screen_reg_0_0'
INFO: [Synth 8-223] decloning instance 'vga/screen_reg_0_2' (RAMB36E1) to 'vga/screen_reg_0_0'
INFO: [Synth 8-223] decloning instance 'vga/screen_reg_0_3' (RAMB36E1) to 'vga/screen_reg_0_0'
INFO: [Synth 8-223] decloning instance 'vga/screen_reg_0_4' (RAMB36E1) to 'vga/screen_reg_0_0'
INFO: [Synth 8-223] decloning instance 'vga/screen_reg_0_5' (RAMB36E1) to 'vga/screen_reg_0_0'
INFO: [Synth 8-223] decloning instance 'vga/screen_reg_1_1' (RAMB36E1_1) to 'vga/screen_reg_1_0'
INFO: [Synth 8-223] decloning instance 'vga/screen_reg_1_2' (RAMB36E1_1) to 'vga/screen_reg_1_0'
INFO: [Synth 8-223] decloning instance 'vga/screen_reg_1_3' (RAMB36E1_1) to 'vga/screen_reg_1_0'
INFO: [Synth 8-223] decloning instance 'vga/screen_reg_1_4' (RAMB36E1_1) to 'vga/screen_reg_1_0'
INFO: [Synth 8-223] decloning instance 'vga/screen_reg_1_5' (RAMB36E1_1) to 'vga/screen_reg_1_0'
INFO: [Synth 8-223] decloning instance 'vga/screen_reg_2_1' (RAMB36E1) to 'vga/screen_reg_2_0'
INFO: [Synth 8-223] decloning instance 'vga/screen_reg_2_2' (RAMB36E1) to 'vga/screen_reg_2_0'
INFO: [Synth 8-223] decloning instance 'vga/screen_reg_2_3' (RAMB36E1) to 'vga/screen_reg_2_0'
INFO: [Synth 8-223] decloning instance 'vga/screen_reg_2_4' (RAMB36E1) to 'vga/screen_reg_2_0'
INFO: [Synth 8-223] decloning instance 'vga/screen_reg_2_5' (RAMB36E1) to 'vga/screen_reg_2_0'
INFO: [Synth 8-223] decloning instance 'vga/screen_reg_3_1' (RAMB36E1_1) to 'vga/screen_reg_3_0'
INFO: [Synth 8-223] decloning instance 'vga/screen_reg_3_2' (RAMB36E1_1) to 'vga/screen_reg_3_0'
INFO: [Synth 8-223] decloning instance 'vga/screen_reg_3_3' (RAMB36E1_1) to 'vga/screen_reg_3_0'
INFO: [Synth 8-223] decloning instance 'vga/screen_reg_3_4' (RAMB36E1_1) to 'vga/screen_reg_3_0'
INFO: [Synth 8-223] decloning instance 'vga/screen_reg_3_5' (RAMB36E1_1) to 'vga/screen_reg_3_0'
INFO: [Synth 8-223] decloning instance 'vga/screen_reg_4_1' (RAMB36E1) to 'vga/screen_reg_4_0'
INFO: [Synth 8-223] decloning instance 'vga/screen_reg_4_2' (RAMB36E1) to 'vga/screen_reg_4_0'
INFO: [Synth 8-223] decloning instance 'vga/screen_reg_4_3' (RAMB36E1) to 'vga/screen_reg_4_0'
INFO: [Synth 8-223] decloning instance 'vga/screen_reg_4_4' (RAMB36E1) to 'vga/screen_reg_4_0'
INFO: [Synth 8-223] decloning instance 'vga/screen_reg_4_5' (RAMB36E1) to 'vga/screen_reg_4_0'
INFO: [Synth 8-223] decloning instance 'vga/screen_reg_5_1' (RAMB36E1_1) to 'vga/screen_reg_5_0'
INFO: [Synth 8-223] decloning instance 'vga/screen_reg_5_2' (RAMB36E1_1) to 'vga/screen_reg_5_0'
INFO: [Synth 8-223] decloning instance 'vga/screen_reg_5_3' (RAMB36E1_1) to 'vga/screen_reg_5_0'
INFO: [Synth 8-223] decloning instance 'vga/screen_reg_5_4' (RAMB36E1_1) to 'vga/screen_reg_5_0'
INFO: [Synth 8-223] decloning instance 'vga/screen_reg_5_5' (RAMB36E1_1) to 'vga/screen_reg_5_0'
INFO: [Synth 8-223] decloning instance 'vga/screen_reg_6_1' (RAMB36E1) to 'vga/screen_reg_6_0'
INFO: [Synth 8-223] decloning instance 'vga/screen_reg_6_2' (RAMB36E1) to 'vga/screen_reg_6_0'
INFO: [Synth 8-223] decloning instance 'vga/screen_reg_6_3' (RAMB36E1) to 'vga/screen_reg_6_0'
INFO: [Synth 8-223] decloning instance 'vga/screen_reg_6_4' (RAMB36E1) to 'vga/screen_reg_6_0'
INFO: [Synth 8-223] decloning instance 'vga/screen_reg_6_5' (RAMB36E1) to 'vga/screen_reg_6_0'
INFO: [Synth 8-223] decloning instance 'vga/screen_reg_7_1' (RAMB36E1_1) to 'vga/screen_reg_7_0'
INFO: [Synth 8-223] decloning instance 'vga/screen_reg_7_2' (RAMB36E1_1) to 'vga/screen_reg_7_0'
INFO: [Synth 8-223] decloning instance 'vga/screen_reg_7_3' (RAMB36E1_1) to 'vga/screen_reg_7_0'
INFO: [Synth 8-223] decloning instance 'vga/screen_reg_7_4' (RAMB36E1_1) to 'vga/screen_reg_7_0'
INFO: [Synth 8-223] decloning instance 'vga/screen_reg_7_5' (RAMB36E1_1) to 'vga/screen_reg_7_0'
INFO: [Synth 8-223] decloning instance 'vga/screen_reg_8_1' (RAMB36E1) to 'vga/screen_reg_8_0'
INFO: [Synth 8-223] decloning instance 'vga/screen_reg_8_2' (RAMB36E1) to 'vga/screen_reg_8_0'
INFO: [Synth 8-223] decloning instance 'vga/screen_reg_8_3' (RAMB36E1) to 'vga/screen_reg_8_0'
INFO: [Synth 8-223] decloning instance 'vga/screen_reg_8_4' (RAMB36E1) to 'vga/screen_reg_8_0'
INFO: [Synth 8-223] decloning instance 'vga/screen_reg_8_5' (RAMB36E1) to 'vga/screen_reg_8_0'
INFO: [Synth 8-223] decloning instance 'vga/screen_reg_9_1' (RAMB36E1_1) to 'vga/screen_reg_9_0'
INFO: [Synth 8-223] decloning instance 'vga/screen_reg_9_2' (RAMB36E1_1) to 'vga/screen_reg_9_0'
INFO: [Synth 8-223] decloning instance 'vga/screen_reg_9_3' (RAMB36E1_1) to 'vga/screen_reg_9_0'
INFO: [Synth 8-223] decloning instance 'vga/screen_reg_9_4' (RAMB36E1_1) to 'vga/screen_reg_9_0'
INFO: [Synth 8-223] decloning instance 'vga/screen_reg_9_5' (RAMB36E1_1) to 'vga/screen_reg_9_0'
INFO: [Synth 8-4480] The timing for the instance vga/screen_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance vga/screen_reg_3_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance vga/screen_reg_5_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance vga/screen_reg_7_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance vga/screen_reg_9_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 662.203 ; gain = 432.324
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 662.203 ; gain = 432.324
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 662.203 ; gain = 432.324
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:00:47 . Memory (MB): peak = 662.203 ; gain = 432.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:00:47 . Memory (MB): peak = 662.203 ; gain = 432.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:00:47 . Memory (MB): peak = 662.203 ; gain = 432.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:00:47 . Memory (MB): peak = 662.203 ; gain = 432.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     1|
|2     |CARRY4     |    30|
|3     |LUT1       |    87|
|4     |LUT2       |    32|
|5     |LUT3       |    28|
|6     |LUT4       |    34|
|7     |LUT5       |    21|
|8     |LUT6       |    58|
|9     |MUXF7      |     6|
|10    |RAMB36E1   |     5|
|11    |RAMB36E1_1 |     5|
|12    |FDRE       |   134|
|13    |FDSE       |     4|
|14    |IBUF       |     4|
|15    |OBUF       |    14|
+------+-----------+------+

Report Instance Areas: 
+------+---------+--------------+------+
|      |Instance |Module        |Cells |
+------+---------+--------------+------+
|1     |top      |              |   463|
|2     |  cm     |charg_memoire |   235|
|3     |  vga    |vga_640_480   |   209|
+------+---------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:00:47 . Memory (MB): peak = 662.203 ; gain = 432.324
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 41 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:34 . Memory (MB): peak = 662.203 ; gain = 159.922
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 662.203 ; gain = 432.324
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 44 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

130 Infos, 46 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:51 . Memory (MB): peak = 662.203 ; gain = 440.090
INFO: [Common 17-1381] The checkpoint 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.runs/synth_1/top_module.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 662.203 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Nov 22 10:01:54 2017...
