#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Dec 12 00:14:45 2023
# Process ID: 10144
# Current directory: D:/study/FPGA/study_project/shop/prj/shop
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent27196 D:\study\FPGA\study_project\shop\prj\shop\shop.xpr
# Log file: D:/study/FPGA/study_project/shop/prj/shop/vivado.log
# Journal file: D:/study/FPGA/study_project/shop/prj/shop\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/study/FPGA/study_project/shop/prj/shop/shop.xpr
update_compile_order -fileset sources_1
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_3
set_property -dict [list CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {24} CONFIG.Write_Depth_A {9750} CONFIG.Read_Width_A {24} CONFIG.Write_Width_B {24} CONFIG.Read_Width_B {24} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {D:/study/FPGA/study_project/shop/doc/money.coe} CONFIG.Port_A_Write_Rate {0}] [get_ips blk_mem_gen_3]
generate_target {instantiation_template} [get_files d:/study/FPGA/study_project/shop/prj/shop/shop.srcs/sources_1/ip/blk_mem_gen_3/blk_mem_gen_3.xci]
generate_target all [get_files  d:/study/FPGA/study_project/shop/prj/shop/shop.srcs/sources_1/ip/blk_mem_gen_3/blk_mem_gen_3.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_3] }
export_ip_user_files -of_objects [get_files d:/study/FPGA/study_project/shop/prj/shop/shop.srcs/sources_1/ip/blk_mem_gen_3/blk_mem_gen_3.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/study/FPGA/study_project/shop/prj/shop/shop.srcs/sources_1/ip/blk_mem_gen_3/blk_mem_gen_3.xci]
launch_runs blk_mem_gen_3_synth_1 -jobs 16
wait_on_run blk_mem_gen_3_synth_1
export_simulation -of_objects [get_files d:/study/FPGA/study_project/shop/prj/shop/shop.srcs/sources_1/ip/blk_mem_gen_3/blk_mem_gen_3.xci] -directory D:/study/FPGA/study_project/shop/prj/shop/shop.ip_user_files/sim_scripts -ip_user_files_dir D:/study/FPGA/study_project/shop/prj/shop/shop.ip_user_files -ipstatic_source_dir D:/study/FPGA/study_project/shop/prj/shop/shop.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/study/FPGA/study_project/shop/prj/shop/shop.cache/compile_simlib/modelsim} {questa=D:/study/FPGA/study_project/shop/prj/shop/shop.cache/compile_simlib/questa} {riviera=D:/study/FPGA/study_project/shop/prj/shop/shop.cache/compile_simlib/riviera} {activehdl=D:/study/FPGA/study_project/shop/prj/shop/shop.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:/study/FPGA/study_project/shop/prj/shop/shop.runs/impl_1/shop_top.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/study/FPGA/study_project/shop/prj/shop/shop.runs/impl_1/shop_top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/study/FPGA/study_project/shop/prj/shop/shop.runs/impl_1/shop_top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/study/FPGA/study_project/shop/prj/shop/shop.runs/impl_1/shop_top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/study/FPGA/study_project/shop/prj/shop/shop.runs/impl_1/shop_top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/study/FPGA/study_project/shop/prj/shop/shop.runs/impl_1/shop_top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/study/FPGA/study_project/shop/prj/shop/shop.runs/impl_1/shop_top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/study/FPGA/study_project/shop/prj/shop/shop.runs/impl_1/shop_top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
close_hw_manager
