#! /c/iverilog/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-965-g55e06db6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000000000105a0a0 .scope module, "eight_bit_adder_top" "eight_bit_adder_top" 2 3;
 .timescale 0 0;
v00000000010b5b60_0 .var "A", 7 0;
v00000000010b5fc0_0 .var "B", 7 0;
v00000000010b70a0_0 .var "ein", 0 0;
v00000000010b5c00_0 .net "eout", 0 0, v00000000010b64c0_0;  1 drivers
v00000000010b5de0_0 .var "gin", 0 0;
v00000000010b7780_0 .net "gout", 0 0, v00000000010b7460_0;  1 drivers
v00000000010b5e80_0 .var "lin", 0 0;
v00000000010b78c0_0 .net "lout", 0 0, v00000000010b61a0_0;  1 drivers
E_000000000104f890 .event edge, v00000000010b64c0_0, v00000000010b7500_0, v00000000010b7640_0, v00000000010b61a0_0;
S_0000000001030bf0 .scope module, "COMPARATOR" "eight_bit_comparator" 2 10, 3 3 0, S_000000000105a0a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "lin";
    .port_info 3 /INPUT 1 "ein";
    .port_info 4 /INPUT 1 "gin";
    .port_info 5 /OUTPUT 1 "lout";
    .port_info 6 /OUTPUT 1 "eout";
    .port_info 7 /OUTPUT 1 "gout";
v00000000010b7500_0 .net "a", 7 0, v00000000010b5b60_0;  1 drivers
v00000000010b7640_0 .net "b", 7 0, v00000000010b5fc0_0;  1 drivers
v00000000010b6f60_0 .net "ein", 0 0, v00000000010b70a0_0;  1 drivers
v00000000010b6060_0 .net "eout", 0 0, v00000000010b64c0_0;  alias, 1 drivers
v00000000010b69c0_0 .net "gin", 0 0, v00000000010b5de0_0;  1 drivers
v00000000010b5d40_0 .net "gout", 0 0, v00000000010b7460_0;  alias, 1 drivers
v00000000010b7000_0 .net "lin", 0 0, v00000000010b5e80_0;  1 drivers
v00000000010b6920_0 .net "lout", 0 0, v00000000010b61a0_0;  alias, 1 drivers
v00000000010b6ba0_0 .net "w", 20 0, L_00000000010b9a30;  1 drivers
L_00000000010b6240 .part v00000000010b5b60_0, 7, 1;
L_00000000010b62e0 .part v00000000010b5fc0_0, 7, 1;
L_00000000010b6380 .part v00000000010b5b60_0, 6, 1;
L_00000000010b6a60 .part v00000000010b5fc0_0, 6, 1;
L_00000000010b6420 .part L_00000000010b9a30, 0, 1;
L_00000000010b6560 .part L_00000000010b9a30, 1, 1;
L_00000000010b6600 .part L_00000000010b9a30, 2, 1;
L_00000000010b6740 .part v00000000010b5b60_0, 5, 1;
L_00000000010b67e0 .part v00000000010b5fc0_0, 5, 1;
L_00000000010b95d0 .part L_00000000010b9a30, 3, 1;
L_00000000010b98f0 .part L_00000000010b9a30, 4, 1;
L_00000000010b9c10 .part L_00000000010b9a30, 5, 1;
L_00000000010b90d0 .part v00000000010b5b60_0, 4, 1;
L_00000000010b9cb0 .part v00000000010b5fc0_0, 4, 1;
L_00000000010ba1b0 .part L_00000000010b9a30, 6, 1;
L_00000000010b8bd0 .part L_00000000010b9a30, 7, 1;
L_00000000010b9850 .part L_00000000010b9a30, 8, 1;
L_00000000010baa70 .part v00000000010b5b60_0, 3, 1;
L_00000000010b9170 .part v00000000010b5fc0_0, 3, 1;
L_00000000010b8db0 .part L_00000000010b9a30, 9, 1;
L_00000000010b8d10 .part L_00000000010b9a30, 10, 1;
L_00000000010b93f0 .part L_00000000010b9a30, 11, 1;
L_00000000010ba390 .part v00000000010b5b60_0, 2, 1;
L_00000000010ba930 .part v00000000010b5fc0_0, 2, 1;
L_00000000010b92b0 .part L_00000000010b9a30, 12, 1;
L_00000000010b9990 .part L_00000000010b9a30, 13, 1;
L_00000000010b9490 .part L_00000000010b9a30, 14, 1;
L_00000000010b9210 .part v00000000010b5b60_0, 1, 1;
L_00000000010ba750 .part v00000000010b5fc0_0, 1, 1;
L_00000000010ba9d0 .part L_00000000010b9a30, 15, 1;
L_00000000010b9d50 .part L_00000000010b9a30, 16, 1;
L_00000000010b9530 .part L_00000000010b9a30, 17, 1;
LS_00000000010b9a30_0_0 .concat8 [ 1 1 1 1], v0000000001053190_0, v0000000001052b50_0, v00000000010541d0_0, v00000000010532d0_0;
LS_00000000010b9a30_0_4 .concat8 [ 1 1 1 1], v0000000001054310_0, v0000000001052470_0, v0000000001052e70_0, v0000000001052830_0;
LS_00000000010b9a30_0_8 .concat8 [ 1 1 1 1], v00000000010530f0_0, v0000000001032ab0_0, v0000000001053f50_0, v0000000001054090_0;
LS_00000000010b9a30_0_12 .concat8 [ 1 1 1 1], v0000000001031ed0_0, v0000000001032510_0, v0000000001032c90_0, v00000000010b7280_0;
LS_00000000010b9a30_0_16 .concat8 [ 1 1 1 1], v00000000010b76e0_0, v00000000010b5f20_0, v00000000010b6ec0_0, v00000000010b5ca0_0;
LS_00000000010b9a30_0_20 .concat8 [ 1 0 0 0], v00000000010b5ac0_0;
LS_00000000010b9a30_1_0 .concat8 [ 4 4 4 4], LS_00000000010b9a30_0_0, LS_00000000010b9a30_0_4, LS_00000000010b9a30_0_8, LS_00000000010b9a30_0_12;
LS_00000000010b9a30_1_4 .concat8 [ 4 1 0 0], LS_00000000010b9a30_0_16, LS_00000000010b9a30_0_20;
L_00000000010b9a30 .concat8 [ 16 5 0 0], LS_00000000010b9a30_1_0, LS_00000000010b9a30_1_4;
L_00000000010ba430 .part v00000000010b5b60_0, 0, 1;
L_00000000010b9ad0 .part v00000000010b5fc0_0, 0, 1;
L_00000000010b9670 .part L_00000000010b9a30, 18, 1;
L_00000000010b9b70 .part L_00000000010b9a30, 19, 1;
L_00000000010ba570 .part L_00000000010b9a30, 20, 1;
S_00000000001acef0 .scope module, "C1" "one_bit_comparator" 3 11, 4 1 0, S_0000000001030bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "l1";
    .port_info 3 /INPUT 1 "e1";
    .port_info 4 /INPUT 1 "g1";
    .port_info 5 /OUTPUT 1 "l2";
    .port_info 6 /OUTPUT 1 "e2";
    .port_info 7 /OUTPUT 1 "g2";
v0000000001052c90_0 .net "a", 0 0, L_00000000010b6240;  1 drivers
v0000000001052f10_0 .net "b", 0 0, L_00000000010b62e0;  1 drivers
v0000000001052ab0_0 .net "e1", 0 0, v00000000010b70a0_0;  alias, 1 drivers
v0000000001052b50_0 .var "e2", 0 0;
v00000000010537d0_0 .net "g1", 0 0, v00000000010b5de0_0;  alias, 1 drivers
v00000000010541d0_0 .var "g2", 0 0;
v0000000001053c30_0 .net "l1", 0 0, v00000000010b5e80_0;  alias, 1 drivers
v0000000001053190_0 .var "l2", 0 0;
E_000000000104ffd0/0 .event edge, v0000000001052ab0_0, v0000000001053c30_0, v00000000010537d0_0, v0000000001052c90_0;
E_000000000104ffd0/1 .event edge, v0000000001052f10_0;
E_000000000104ffd0 .event/or E_000000000104ffd0/0, E_000000000104ffd0/1;
S_00000000001ad080 .scope module, "C2" "one_bit_comparator" 3 12, 4 1 0, S_0000000001030bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "l1";
    .port_info 3 /INPUT 1 "e1";
    .port_info 4 /INPUT 1 "g1";
    .port_info 5 /OUTPUT 1 "l2";
    .port_info 6 /OUTPUT 1 "e2";
    .port_info 7 /OUTPUT 1 "g2";
v0000000001053050_0 .net "a", 0 0, L_00000000010b6380;  1 drivers
v0000000001053690_0 .net "b", 0 0, L_00000000010b6a60;  1 drivers
v00000000010525b0_0 .net "e1", 0 0, L_00000000010b6560;  1 drivers
v0000000001054310_0 .var "e2", 0 0;
v0000000001052790_0 .net "g1", 0 0, L_00000000010b6600;  1 drivers
v0000000001052470_0 .var "g2", 0 0;
v0000000001052d30_0 .net "l1", 0 0, L_00000000010b6420;  1 drivers
v00000000010532d0_0 .var "l2", 0 0;
E_000000000104ff50/0 .event edge, v00000000010525b0_0, v0000000001052d30_0, v0000000001052790_0, v0000000001053050_0;
E_000000000104ff50/1 .event edge, v0000000001053690_0;
E_000000000104ff50 .event/or E_000000000104ff50/0, E_000000000104ff50/1;
S_00000000001ad210 .scope module, "C3" "one_bit_comparator" 3 13, 4 1 0, S_0000000001030bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "l1";
    .port_info 3 /INPUT 1 "e1";
    .port_info 4 /INPUT 1 "g1";
    .port_info 5 /OUTPUT 1 "l2";
    .port_info 6 /OUTPUT 1 "e2";
    .port_info 7 /OUTPUT 1 "g2";
v0000000001052510_0 .net "a", 0 0, L_00000000010b6740;  1 drivers
v0000000001052dd0_0 .net "b", 0 0, L_00000000010b67e0;  1 drivers
v0000000001053af0_0 .net "e1", 0 0, L_00000000010b98f0;  1 drivers
v0000000001052830_0 .var "e2", 0 0;
v00000000010528d0_0 .net "g1", 0 0, L_00000000010b9c10;  1 drivers
v00000000010530f0_0 .var "g2", 0 0;
v0000000001053910_0 .net "l1", 0 0, L_00000000010b95d0;  1 drivers
v0000000001052e70_0 .var "l2", 0 0;
E_000000000104f4d0/0 .event edge, v0000000001053af0_0, v0000000001053910_0, v00000000010528d0_0, v0000000001052510_0;
E_000000000104f4d0/1 .event edge, v0000000001052dd0_0;
E_000000000104f4d0 .event/or E_000000000104f4d0/0, E_000000000104f4d0/1;
S_00000000001a63a0 .scope module, "C4" "one_bit_comparator" 3 14, 4 1 0, S_0000000001030bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "l1";
    .port_info 3 /INPUT 1 "e1";
    .port_info 4 /INPUT 1 "g1";
    .port_info 5 /OUTPUT 1 "l2";
    .port_info 6 /OUTPUT 1 "e2";
    .port_info 7 /OUTPUT 1 "g2";
v0000000001053eb0_0 .net "a", 0 0, L_00000000010b90d0;  1 drivers
v0000000001053a50_0 .net "b", 0 0, L_00000000010b9cb0;  1 drivers
v0000000001053e10_0 .net "e1", 0 0, L_00000000010b8bd0;  1 drivers
v0000000001053f50_0 .var "e2", 0 0;
v0000000001053ff0_0 .net "g1", 0 0, L_00000000010b9850;  1 drivers
v0000000001054090_0 .var "g2", 0 0;
v0000000001052fb0_0 .net "l1", 0 0, L_00000000010ba1b0;  1 drivers
v0000000001032ab0_0 .var "l2", 0 0;
E_000000000104f5d0/0 .event edge, v0000000001053e10_0, v0000000001052fb0_0, v0000000001053ff0_0, v0000000001053eb0_0;
E_000000000104f5d0/1 .event edge, v0000000001053a50_0;
E_000000000104f5d0 .event/or E_000000000104f5d0/0, E_000000000104f5d0/1;
S_00000000001a6530 .scope module, "C5" "one_bit_comparator" 3 15, 4 1 0, S_0000000001030bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "l1";
    .port_info 3 /INPUT 1 "e1";
    .port_info 4 /INPUT 1 "g1";
    .port_info 5 /OUTPUT 1 "l2";
    .port_info 6 /OUTPUT 1 "e2";
    .port_info 7 /OUTPUT 1 "g2";
v00000000010328d0_0 .net "a", 0 0, L_00000000010baa70;  1 drivers
v00000000010323d0_0 .net "b", 0 0, L_00000000010b9170;  1 drivers
v0000000001032470_0 .net "e1", 0 0, L_00000000010b8d10;  1 drivers
v0000000001032510_0 .var "e2", 0 0;
v0000000001032b50_0 .net "g1", 0 0, L_00000000010b93f0;  1 drivers
v0000000001032c90_0 .var "g2", 0 0;
v0000000001031e30_0 .net "l1", 0 0, L_00000000010b8db0;  1 drivers
v0000000001031ed0_0 .var "l2", 0 0;
E_000000000104f950/0 .event edge, v0000000001032470_0, v0000000001031e30_0, v0000000001032b50_0, v00000000010328d0_0;
E_000000000104f950/1 .event edge, v00000000010323d0_0;
E_000000000104f950 .event/or E_000000000104f950/0, E_000000000104f950/1;
S_00000000001a66c0 .scope module, "C6" "one_bit_comparator" 3 16, 4 1 0, S_0000000001030bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "l1";
    .port_info 3 /INPUT 1 "e1";
    .port_info 4 /INPUT 1 "g1";
    .port_info 5 /OUTPUT 1 "l2";
    .port_info 6 /OUTPUT 1 "e2";
    .port_info 7 /OUTPUT 1 "g2";
v00000000010b7140_0 .net "a", 0 0, L_00000000010ba390;  1 drivers
v00000000010b73c0_0 .net "b", 0 0, L_00000000010ba930;  1 drivers
v00000000010b7820_0 .net "e1", 0 0, L_00000000010b9990;  1 drivers
v00000000010b76e0_0 .var "e2", 0 0;
v00000000010b6c40_0 .net "g1", 0 0, L_00000000010b9490;  1 drivers
v00000000010b5f20_0 .var "g2", 0 0;
v00000000010b6880_0 .net "l1", 0 0, L_00000000010b92b0;  1 drivers
v00000000010b7280_0 .var "l2", 0 0;
E_000000000104f990/0 .event edge, v00000000010b7820_0, v00000000010b6880_0, v00000000010b6c40_0, v00000000010b7140_0;
E_000000000104f990/1 .event edge, v00000000010b73c0_0;
E_000000000104f990 .event/or E_000000000104f990/0, E_000000000104f990/1;
S_00000000010b79e0 .scope module, "C7" "one_bit_comparator" 3 17, 4 1 0, S_0000000001030bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "l1";
    .port_info 3 /INPUT 1 "e1";
    .port_info 4 /INPUT 1 "g1";
    .port_info 5 /OUTPUT 1 "l2";
    .port_info 6 /OUTPUT 1 "e2";
    .port_info 7 /OUTPUT 1 "g2";
v00000000010b6b00_0 .net "a", 0 0, L_00000000010b9210;  1 drivers
v00000000010b5a20_0 .net "b", 0 0, L_00000000010ba750;  1 drivers
v00000000010b7320_0 .net "e1", 0 0, L_00000000010b9d50;  1 drivers
v00000000010b5ca0_0 .var "e2", 0 0;
v00000000010b6ce0_0 .net "g1", 0 0, L_00000000010b9530;  1 drivers
v00000000010b5ac0_0 .var "g2", 0 0;
v00000000010b6100_0 .net "l1", 0 0, L_00000000010ba9d0;  1 drivers
v00000000010b6ec0_0 .var "l2", 0 0;
E_000000000104fa10/0 .event edge, v00000000010b7320_0, v00000000010b6100_0, v00000000010b6ce0_0, v00000000010b6b00_0;
E_000000000104fa10/1 .event edge, v00000000010b5a20_0;
E_000000000104fa10 .event/or E_000000000104fa10/0, E_000000000104fa10/1;
S_000000000105b850 .scope module, "C8" "one_bit_comparator" 3 18, 4 1 0, S_0000000001030bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "l1";
    .port_info 3 /INPUT 1 "e1";
    .port_info 4 /INPUT 1 "g1";
    .port_info 5 /OUTPUT 1 "l2";
    .port_info 6 /OUTPUT 1 "e2";
    .port_info 7 /OUTPUT 1 "g2";
v00000000010b6d80_0 .net "a", 0 0, L_00000000010ba430;  1 drivers
v00000000010b75a0_0 .net "b", 0 0, L_00000000010b9ad0;  1 drivers
v00000000010b66a0_0 .net "e1", 0 0, L_00000000010b9b70;  1 drivers
v00000000010b64c0_0 .var "e2", 0 0;
v00000000010b71e0_0 .net "g1", 0 0, L_00000000010ba570;  1 drivers
v00000000010b7460_0 .var "g2", 0 0;
v00000000010b6e20_0 .net "l1", 0 0, L_00000000010b9670;  1 drivers
v00000000010b61a0_0 .var "l2", 0 0;
E_0000000001050010/0 .event edge, v00000000010b66a0_0, v00000000010b6e20_0, v00000000010b71e0_0, v00000000010b6d80_0;
E_0000000001050010/1 .event edge, v00000000010b75a0_0;
E_0000000001050010 .event/or E_0000000001050010/0, E_0000000001050010/1;
    .scope S_00000000001acef0;
T_0 ;
    %wait E_000000000104ffd0;
    %load/vec4 v0000000001052ab0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0000000001053c30_0;
    %assign/vec4 v0000000001053190_0, 0;
    %load/vec4 v00000000010537d0_0;
    %assign/vec4 v00000000010541d0_0, 0;
    %load/vec4 v0000000001052ab0_0;
    %assign/vec4 v0000000001052b50_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000000001052c90_0;
    %inv;
    %load/vec4 v0000000001052f10_0;
    %and;
    %assign/vec4 v0000000001053190_0, 0;
    %load/vec4 v0000000001052c90_0;
    %load/vec4 v0000000001052f10_0;
    %inv;
    %and;
    %assign/vec4 v00000000010541d0_0, 0;
    %load/vec4 v0000000001052c90_0;
    %load/vec4 v0000000001052f10_0;
    %and;
    %load/vec4 v0000000001052c90_0;
    %inv;
    %load/vec4 v0000000001052f10_0;
    %inv;
    %and;
    %or;
    %assign/vec4 v0000000001052b50_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000000001ad080;
T_1 ;
    %wait E_000000000104ff50;
    %load/vec4 v00000000010525b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0000000001052d30_0;
    %assign/vec4 v00000000010532d0_0, 0;
    %load/vec4 v0000000001052790_0;
    %assign/vec4 v0000000001052470_0, 0;
    %load/vec4 v00000000010525b0_0;
    %assign/vec4 v0000000001054310_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000000001053050_0;
    %inv;
    %load/vec4 v0000000001053690_0;
    %and;
    %assign/vec4 v00000000010532d0_0, 0;
    %load/vec4 v0000000001053050_0;
    %load/vec4 v0000000001053690_0;
    %inv;
    %and;
    %assign/vec4 v0000000001052470_0, 0;
    %load/vec4 v0000000001053050_0;
    %load/vec4 v0000000001053690_0;
    %and;
    %load/vec4 v0000000001053050_0;
    %inv;
    %load/vec4 v0000000001053690_0;
    %inv;
    %and;
    %or;
    %assign/vec4 v0000000001054310_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000000001ad210;
T_2 ;
    %wait E_000000000104f4d0;
    %load/vec4 v0000000001053af0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0000000001053910_0;
    %assign/vec4 v0000000001052e70_0, 0;
    %load/vec4 v00000000010528d0_0;
    %assign/vec4 v00000000010530f0_0, 0;
    %load/vec4 v0000000001053af0_0;
    %assign/vec4 v0000000001052830_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000000001052510_0;
    %inv;
    %load/vec4 v0000000001052dd0_0;
    %and;
    %assign/vec4 v0000000001052e70_0, 0;
    %load/vec4 v0000000001052510_0;
    %load/vec4 v0000000001052dd0_0;
    %inv;
    %and;
    %assign/vec4 v00000000010530f0_0, 0;
    %load/vec4 v0000000001052510_0;
    %load/vec4 v0000000001052dd0_0;
    %and;
    %load/vec4 v0000000001052510_0;
    %inv;
    %load/vec4 v0000000001052dd0_0;
    %inv;
    %and;
    %or;
    %assign/vec4 v0000000001052830_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000000001a63a0;
T_3 ;
    %wait E_000000000104f5d0;
    %load/vec4 v0000000001053e10_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0000000001052fb0_0;
    %assign/vec4 v0000000001032ab0_0, 0;
    %load/vec4 v0000000001053ff0_0;
    %assign/vec4 v0000000001054090_0, 0;
    %load/vec4 v0000000001053e10_0;
    %assign/vec4 v0000000001053f50_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000000001053eb0_0;
    %inv;
    %load/vec4 v0000000001053a50_0;
    %and;
    %assign/vec4 v0000000001032ab0_0, 0;
    %load/vec4 v0000000001053eb0_0;
    %load/vec4 v0000000001053a50_0;
    %inv;
    %and;
    %assign/vec4 v0000000001054090_0, 0;
    %load/vec4 v0000000001053eb0_0;
    %load/vec4 v0000000001053a50_0;
    %and;
    %load/vec4 v0000000001053eb0_0;
    %inv;
    %load/vec4 v0000000001053a50_0;
    %inv;
    %and;
    %or;
    %assign/vec4 v0000000001053f50_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000000001a6530;
T_4 ;
    %wait E_000000000104f950;
    %load/vec4 v0000000001032470_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0000000001031e30_0;
    %assign/vec4 v0000000001031ed0_0, 0;
    %load/vec4 v0000000001032b50_0;
    %assign/vec4 v0000000001032c90_0, 0;
    %load/vec4 v0000000001032470_0;
    %assign/vec4 v0000000001032510_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000000010328d0_0;
    %inv;
    %load/vec4 v00000000010323d0_0;
    %and;
    %assign/vec4 v0000000001031ed0_0, 0;
    %load/vec4 v00000000010328d0_0;
    %load/vec4 v00000000010323d0_0;
    %inv;
    %and;
    %assign/vec4 v0000000001032c90_0, 0;
    %load/vec4 v00000000010328d0_0;
    %load/vec4 v00000000010323d0_0;
    %and;
    %load/vec4 v00000000010328d0_0;
    %inv;
    %load/vec4 v00000000010323d0_0;
    %inv;
    %and;
    %or;
    %assign/vec4 v0000000001032510_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000000001a66c0;
T_5 ;
    %wait E_000000000104f990;
    %load/vec4 v00000000010b7820_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v00000000010b6880_0;
    %assign/vec4 v00000000010b7280_0, 0;
    %load/vec4 v00000000010b6c40_0;
    %assign/vec4 v00000000010b5f20_0, 0;
    %load/vec4 v00000000010b7820_0;
    %assign/vec4 v00000000010b76e0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000000010b7140_0;
    %inv;
    %load/vec4 v00000000010b73c0_0;
    %and;
    %assign/vec4 v00000000010b7280_0, 0;
    %load/vec4 v00000000010b7140_0;
    %load/vec4 v00000000010b73c0_0;
    %inv;
    %and;
    %assign/vec4 v00000000010b5f20_0, 0;
    %load/vec4 v00000000010b7140_0;
    %load/vec4 v00000000010b73c0_0;
    %and;
    %load/vec4 v00000000010b7140_0;
    %inv;
    %load/vec4 v00000000010b73c0_0;
    %inv;
    %and;
    %or;
    %assign/vec4 v00000000010b76e0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000000010b79e0;
T_6 ;
    %wait E_000000000104fa10;
    %load/vec4 v00000000010b7320_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v00000000010b6100_0;
    %assign/vec4 v00000000010b6ec0_0, 0;
    %load/vec4 v00000000010b6ce0_0;
    %assign/vec4 v00000000010b5ac0_0, 0;
    %load/vec4 v00000000010b7320_0;
    %assign/vec4 v00000000010b5ca0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v00000000010b6b00_0;
    %inv;
    %load/vec4 v00000000010b5a20_0;
    %and;
    %assign/vec4 v00000000010b6ec0_0, 0;
    %load/vec4 v00000000010b6b00_0;
    %load/vec4 v00000000010b5a20_0;
    %inv;
    %and;
    %assign/vec4 v00000000010b5ac0_0, 0;
    %load/vec4 v00000000010b6b00_0;
    %load/vec4 v00000000010b5a20_0;
    %and;
    %load/vec4 v00000000010b6b00_0;
    %inv;
    %load/vec4 v00000000010b5a20_0;
    %inv;
    %and;
    %or;
    %assign/vec4 v00000000010b5ca0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000000000105b850;
T_7 ;
    %wait E_0000000001050010;
    %load/vec4 v00000000010b66a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v00000000010b6e20_0;
    %assign/vec4 v00000000010b61a0_0, 0;
    %load/vec4 v00000000010b71e0_0;
    %assign/vec4 v00000000010b7460_0, 0;
    %load/vec4 v00000000010b66a0_0;
    %assign/vec4 v00000000010b64c0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000000010b6d80_0;
    %inv;
    %load/vec4 v00000000010b75a0_0;
    %and;
    %assign/vec4 v00000000010b61a0_0, 0;
    %load/vec4 v00000000010b6d80_0;
    %load/vec4 v00000000010b75a0_0;
    %inv;
    %and;
    %assign/vec4 v00000000010b7460_0, 0;
    %load/vec4 v00000000010b6d80_0;
    %load/vec4 v00000000010b75a0_0;
    %and;
    %load/vec4 v00000000010b6d80_0;
    %inv;
    %load/vec4 v00000000010b75a0_0;
    %inv;
    %and;
    %or;
    %assign/vec4 v00000000010b64c0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000000000105a0a0;
T_8 ;
    %wait E_000000000104f890;
    %load/vec4 v00000000010b5c00_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %vpi_call 2 14 "$display", "Time = %d , A = %d , B = %d ,  A is equal to B", $time, v00000000010b5b60_0, v00000000010b5fc0_0 {0 0 0};
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v00000000010b78c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_call 2 17 "$display", "Time = %d , A = %d , B = %d ,  A is less than B", $time, v00000000010b5b60_0, v00000000010b5fc0_0 {0 0 0};
    %jmp T_8.3;
T_8.2 ;
    %vpi_call 2 20 "$display", "Time = %d , A = %d , B = %d ,  A is greater than B", $time, v00000000010b5b60_0, v00000000010b5fc0_0 {0 0 0};
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000000000105a0a0;
T_9 ;
    %pushi/vec4 100, 0, 8;
    %store/vec4 v00000000010b5b60_0, 0, 8;
    %pushi/vec4 100, 0, 8;
    %store/vec4 v00000000010b5fc0_0, 0, 8;
    %delay 1, 0;
    %vpi_call 2 27 "$display", "\012" {0 0 0};
    %pushi/vec4 133, 0, 8;
    %store/vec4 v00000000010b5b60_0, 0, 8;
    %pushi/vec4 23, 0, 8;
    %store/vec4 v00000000010b5fc0_0, 0, 8;
    %delay 1, 0;
    %vpi_call 2 30 "$display", "\012" {0 0 0};
    %pushi/vec4 20, 0, 8;
    %store/vec4 v00000000010b5b60_0, 0, 8;
    %pushi/vec4 200, 0, 8;
    %store/vec4 v00000000010b5fc0_0, 0, 8;
    %delay 1, 0;
    %vpi_call 2 33 "$display", "\012" {0 0 0};
    %pushi/vec4 240, 0, 8;
    %store/vec4 v00000000010b5b60_0, 0, 8;
    %pushi/vec4 189, 0, 8;
    %store/vec4 v00000000010b5fc0_0, 0, 8;
    %delay 1, 0;
    %vpi_call 2 36 "$display", "\012" {0 0 0};
    %pushi/vec4 79, 0, 8;
    %store/vec4 v00000000010b5b60_0, 0, 8;
    %pushi/vec4 156, 0, 8;
    %store/vec4 v00000000010b5fc0_0, 0, 8;
    %delay 1, 0;
    %vpi_call 2 39 "$display", "\012" {0 0 0};
    %pushi/vec4 27, 0, 8;
    %store/vec4 v00000000010b5b60_0, 0, 8;
    %pushi/vec4 28, 0, 8;
    %store/vec4 v00000000010b5fc0_0, 0, 8;
    %delay 1, 0;
    %vpi_call 2 42 "$display", "\012" {0 0 0};
    %pushi/vec4 88, 0, 8;
    %store/vec4 v00000000010b5b60_0, 0, 8;
    %pushi/vec4 65, 0, 8;
    %store/vec4 v00000000010b5fc0_0, 0, 8;
    %delay 1, 0;
    %vpi_call 2 45 "$display", "\012" {0 0 0};
    %pushi/vec4 4, 0, 8;
    %store/vec4 v00000000010b5b60_0, 0, 8;
    %pushi/vec4 100, 0, 8;
    %store/vec4 v00000000010b5fc0_0, 0, 8;
    %delay 1, 0;
    %vpi_call 2 48 "$display", "\012" {0 0 0};
    %pushi/vec4 89, 0, 8;
    %store/vec4 v00000000010b5b60_0, 0, 8;
    %pushi/vec4 86, 0, 8;
    %store/vec4 v00000000010b5fc0_0, 0, 8;
    %delay 1, 0;
    %vpi_call 2 51 "$display", "\012" {0 0 0};
    %pushi/vec4 45, 0, 8;
    %store/vec4 v00000000010b5b60_0, 0, 8;
    %pushi/vec4 45, 0, 8;
    %store/vec4 v00000000010b5fc0_0, 0, 8;
    %delay 1, 0;
    %vpi_call 2 54 "$display", "\012" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "A1Q2_eight_bit_comparator_top.v";
    "./A1Q2_eight_bit_comparator.v";
    "./A1Q2_one_bit_comparator.v";
