var group__spim__registers =
[
    [ "SPIM TX and RX FIFOs", "group__spim__fifos.html", "group__spim__fifos" ],
    [ "Register Offsets", "group__SPIM__Register__Offsets.html", "group__SPIM__Register__Offsets" ],
    [ "FIFO Offsets", "group__SPIM__FIFO__Offsets.html", "group__SPIM__FIFO__Offsets" ],
    [ "SPIM_MSTR_CFG", "group__SPIM__MSTR__CFG__Register.html", "group__SPIM__MSTR__CFG__Register" ],
    [ "SPIM_SS_SR_POLARITY", "group__SPIM__SS__SR__POLARITY__Register.html", "group__SPIM__SS__SR__POLARITY__Register" ],
    [ "SPIM_GEN_CTRL", "group__SPIM__GEN__CTRL__Register.html", "group__SPIM__GEN__CTRL__Register" ],
    [ "SPIM_FIFO_CTRL", "group__SPIM__FIFO__CTRL__Register.html", "group__SPIM__FIFO__CTRL__Register" ],
    [ "SPIM_SPCL_CTRL", "group__SPIM__SPCL__CTRL__Register.html", "group__SPIM__SPCL__CTRL__Register" ],
    [ "SPIM_INTFL", "group__SPIM__INTFL__Register.html", "group__SPIM__INTFL__Register" ],
    [ "SPIM_INTEN", "group__SPIM__INTEN__Register.html", "group__SPIM__INTEN__Register" ],
    [ "SPIM_SIMPLE_HEADERS", "group__SPIM__SIMPLE__HEADERS__Register.html", "group__SPIM__SIMPLE__HEADERS__Register" ],
    [ "mxc_spim_regs_t", "structmxc__spim__regs__t.html", [
      [ "mstr_cfg", "structmxc__spim__regs__t.html#a53f4045806bf129e83d68374d280e2ae", null ],
      [ "ss_sr_polarity", "structmxc__spim__regs__t.html#a640ddf3e028429041032603fde4b0ad2", null ],
      [ "gen_ctrl", "structmxc__spim__regs__t.html#afcf21527f7ddd1c70f7c7d30bc961d30", null ],
      [ "fifo_ctrl", "structmxc__spim__regs__t.html#a2fb693e2b81338d3a0a67014162f2fc2", null ],
      [ "spcl_ctrl", "structmxc__spim__regs__t.html#a8f1eb23b53a02140989c16ec74b443b1", null ],
      [ "intfl", "structmxc__spim__regs__t.html#a7cae8ef74d028dce3987502bd4c7daab", null ],
      [ "inten", "structmxc__spim__regs__t.html#a7dd45bf1fed755b3bc13c8f1caee8b20", null ],
      [ "simple_headers", "structmxc__spim__regs__t.html#ad0fec7966c187bb7d1a296db9004d1e0", null ]
    ] ]
];