INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/denie/Documents/Tencent Files/308704199/FileRecv/Bor/Bor.srcs/sources_1/ip/Image/sim/Image.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Image
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/denie/Documents/Tencent Files/308704199/FileRecv/Bor/Bor.srcs/sources_1/new/DispBCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DispBCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/denie/Documents/Tencent Files/308704199/FileRecv/Bor/Bor.srcs/sources_1/new/Fading.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fading
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/denie/Documents/Tencent Files/308704199/FileRecv/Bor/Bor.srcs/sources_1/new/Input.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Input
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/denie/Documents/Tencent Files/308704199/FileRecv/Bor/Bor.srcs/sources_1/new/Logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Logic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/denie/Documents/Tencent Files/308704199/FileRecv/Bor/Bor.srcs/sources_1/new/Output.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Output
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/denie/Documents/Tencent Files/308704199/FileRecv/Bor/Bor.srcs/sources_1/new/PS2Driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PS2Driver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/denie/Documents/Tencent Files/308704199/FileRecv/Bor/Bor.srcs/sources_1/new/Seg7Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Seg7Decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/denie/Documents/Tencent Files/308704199/FileRecv/Bor/Bor.srcs/sources_1/new/Seg7Device.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Seg7Device
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/denie/Documents/Tencent Files/308704199/FileRecv/Bor/Bor.srcs/sources_1/new/Seg7Remap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Seg7Remap
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/denie/Documents/Tencent Files/308704199/FileRecv/Bor/Bor.srcs/sources_1/new/SegmentDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SegmentDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/denie/Documents/Tencent Files/308704199/FileRecv/Bor/Bor.srcs/sources_1/new/ShiftReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/denie/Documents/Tencent Files/308704199/FileRecv/Bor/Bor.srcs/sources_1/new/TrackLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TrackLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/denie/Documents/Tencent Files/308704199/FileRecv/Bor/Bor.srcs/sources_1/new/TrackObject.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KeyObject
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/denie/Documents/Tencent Files/308704199/FileRecv/Bor/Bor.srcs/sources_1/new/VGA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/denie/Documents/Tencent Files/308704199/FileRecv/Bor/Bor.srcs/sources_1/new/clkdiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkdiv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/denie/Documents/Tencent Files/308704199/FileRecv/Bor/Bor.srcs/sources_1/new/hexToBCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexToBCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/denie/Documents/Tencent Files/308704199/FileRecv/Bor/Bor.srcs/sources_1/new/map.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module map
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/denie/Documents/Tencent Files/308704199/FileRecv/Bor/Bor.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol w, assumed default net type wire [C:/Users/denie/Documents/Tencent Files/308704199/FileRecv/Bor/Bor.srcs/sources_1/new/Top.v:51]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/denie/Documents/Tencent Files/308704199/FileRecv/Bor/Bor.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
