{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1536090050740 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1536090050741 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2017  Intel Corporation. All rights reserved. " "Copyright (C) 2017  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1536090050741 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1536090050741 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and its AMPP partner logic  " "and other software and tools, and its AMPP partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1536090050741 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1536090050741 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1536090050741 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1536090050741 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1536090050741 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1536090050741 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel MegaCore Function License Agreement, or other  " "the Intel MegaCore Function License Agreement, or other " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1536090050741 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "applicable license agreement, including, without limitation,  " "applicable license agreement, including, without limitation, " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1536090050741 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "that your use is for the sole purpose of programming logic  " "that your use is for the sole purpose of programming logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1536090050741 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "devices manufactured by Intel and sold by Intel or its  " "devices manufactured by Intel and sold by Intel or its " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1536090050741 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "authorized distributors.  Please refer to the applicable  " "authorized distributors.  Please refer to the applicable " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1536090050741 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement for further details. " "agreement for further details." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1536090050741 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep  4 16:40:50 2018 " "Processing started: Tue Sep  4 16:40:50 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1536090050741 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536090050741 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --64bit top -l --source=module.v --family=StratixV " "Command: quartus_map --64bit top -l --source=module.v --family=StratixV" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536090050742 ""}
{ "Info" "IACF_REVISION_DEFAULT_FILE_CREATED" "top 11.1 /home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/top_assignment_defaults.qdf II " "Revision \"top\" was previously opened in Quartus II software version 11.1. Created Quartus Prime Default Settings File /home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/top_assignment_defaults.qdf, which contains the default assignment setting information from Quartus II software version 11.1." {  } {  } 0 125068 "Revision \"%1!s!\" was previously opened in Quartus %4!s! software version %2!s!. Created Quartus Prime Default Settings File %3!s!, which contains the default assignment setting information from Quartus %4!s! software version %2!s!." 0 0 "Analysis & Synthesis" 0 -1 1536090050864 ""}
{ "Info" "IACF_WHERE_TO_VIEW_DEFAULT_CHANGES" "/opt/IntelFPGA/16.1/quartus/linux64/assignment_defaults.qdf " "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file /opt/IntelFPGA/16.1/quartus/linux64/assignment_defaults.qdf" {  } {  } 0 125069 "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536090050896 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1536090051152 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1536090051152 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 module.v(3997) " "Verilog HDL Declaration information at module.v(3997): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 3997 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1536090060748 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 module.v(3997) " "Verilog HDL Declaration information at module.v(3997): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 3997 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1536090060749 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 module.v(3997) " "Verilog HDL Declaration information at module.v(3997): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 3997 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1536090060749 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 module.v(3997) " "Verilog HDL Declaration information at module.v(3997): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 3997 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1536090060749 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 hex4 module.v(3997) " "Verilog HDL Declaration information at module.v(3997): object \"HEX4\" differs only in case from object \"hex4\" in the same scope" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 3997 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1536090060749 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 hex5 module.v(3997) " "Verilog HDL Declaration information at module.v(3997): object \"HEX5\" differs only in case from object \"hex5\" in the same scope" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 3997 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1536090060749 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX6 hex6 module.v(3997) " "Verilog HDL Declaration information at module.v(3997): object \"HEX6\" differs only in case from object \"hex6\" in the same scope" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 3997 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1536090060749 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX7 hex7 module.v(3997) " "Verilog HDL Declaration information at module.v(3997): object \"HEX7\" differs only in case from object \"hex7\" in the same scope" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 3997 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1536090060749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module.v 10 10 " "Found 10 design units, including 10 entities, in source file module.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536090060752 ""} { "Info" "ISGN_ENTITY_NAME" "2 main " "Found entity 2: main" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536090060752 ""} { "Info" "ISGN_ENTITY_NAME" "3 ram_dual_port " "Found entity 3: ram_dual_port" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 3776 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536090060752 ""} { "Info" "ISGN_ENTITY_NAME" "4 rom_dual_port " "Found entity 4: rom_dual_port" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 3890 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536090060752 ""} { "Info" "ISGN_ENTITY_NAME" "5 de2 " "Found entity 5: de2" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 3976 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536090060752 ""} { "Info" "ISGN_ENTITY_NAME" "6 de4 " "Found entity 6: de4" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 4096 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536090060752 ""} { "Info" "ISGN_ENTITY_NAME" "7 ML605 " "Found entity 7: ML605" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 4128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536090060752 ""} { "Info" "ISGN_ENTITY_NAME" "8 circuit_start_control " "Found entity 8: circuit_start_control" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 4235 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536090060752 ""} { "Info" "ISGN_ENTITY_NAME" "9 hex_digits " "Found entity 9: hex_digits" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 4243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536090060752 ""} { "Info" "ISGN_ENTITY_NAME" "10 main_tb " "Found entity 10: main_tb" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 4275 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536090060752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536090060752 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk2x module.v(40) " "Verilog HDL Implicit Net warning at module.v(40): created implicit net for \"clk2x\"" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536090060752 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk1x_follower module.v(41) " "Verilog HDL Implicit Net warning at module.v(41): created implicit net for \"clk1x_follower\"" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536090060752 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "memory_controller_waitrequest module.v(46) " "Verilog HDL Implicit Net warning at module.v(46): created implicit net for \"memory_controller_waitrequest\"" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536090060752 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1536090060807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main main:main_inst " "Elaborating entity \"main\" for hierarchy \"main:main_inst\"" {  } { { "module.v" "main_inst" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536090060817 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_i01_reg module.v(81) " "Verilog HDL or VHDL warning at module.v(81): object \"main_1_i01_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1536090060821 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_scevgep_reg module.v(83) " "Verilog HDL or VHDL warning at module.v(83): object \"main_1_scevgep_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1536090060822 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_scevgep2_reg module.v(85) " "Verilog HDL or VHDL warning at module.v(85): object \"main_1_scevgep2_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 85 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1536090060822 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_scevgep3_reg module.v(87) " "Verilog HDL or VHDL warning at module.v(87): object \"main_1_scevgep3_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 87 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1536090060822 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_scevgep4_reg module.v(89) " "Verilog HDL or VHDL warning at module.v(89): object \"main_1_scevgep4_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 89 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1536090060822 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_scevgep5_reg module.v(91) " "Verilog HDL or VHDL warning at module.v(91): object \"main_1_scevgep5_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1536090060822 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_scevgep6_reg module.v(93) " "Verilog HDL or VHDL warning at module.v(93): object \"main_1_scevgep6_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 93 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1536090060822 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_scevgep7_reg module.v(95) " "Verilog HDL or VHDL warning at module.v(95): object \"main_1_scevgep7_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 95 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1536090060822 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_scevgep8_reg module.v(97) " "Verilog HDL or VHDL warning at module.v(97): object \"main_1_scevgep8_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 97 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1536090060822 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_scevgep9_reg module.v(99) " "Verilog HDL or VHDL warning at module.v(99): object \"main_1_scevgep9_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 99 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1536090060822 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_scevgep10_reg module.v(101) " "Verilog HDL or VHDL warning at module.v(101): object \"main_1_scevgep10_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1536090060822 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_scevgep11_reg module.v(103) " "Verilog HDL or VHDL warning at module.v(103): object \"main_1_scevgep11_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1536090060823 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_scevgep12_reg module.v(105) " "Verilog HDL or VHDL warning at module.v(105): object \"main_1_scevgep12_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 105 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1536090060823 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_scevgep13_reg module.v(107) " "Verilog HDL or VHDL warning at module.v(107): object \"main_1_scevgep13_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 107 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1536090060823 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_scevgep14_reg module.v(109) " "Verilog HDL or VHDL warning at module.v(109): object \"main_1_scevgep14_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 109 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1536090060823 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_scevgep15_reg module.v(111) " "Verilog HDL or VHDL warning at module.v(111): object \"main_1_scevgep15_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 111 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1536090060823 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_scevgep16_reg module.v(113) " "Verilog HDL or VHDL warning at module.v(113): object \"main_1_scevgep16_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 113 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1536090060823 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_scevgep17_reg module.v(115) " "Verilog HDL or VHDL warning at module.v(115): object \"main_1_scevgep17_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 115 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1536090060823 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_scevgep18_reg module.v(117) " "Verilog HDL or VHDL warning at module.v(117): object \"main_1_scevgep18_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 117 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1536090060823 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_scevgep19_reg module.v(119) " "Verilog HDL or VHDL warning at module.v(119): object \"main_1_scevgep19_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 119 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1536090060823 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_scevgep20_reg module.v(121) " "Verilog HDL or VHDL warning at module.v(121): object \"main_1_scevgep20_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1536090060823 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_scevgep21_reg module.v(123) " "Verilog HDL or VHDL warning at module.v(123): object \"main_1_scevgep21_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 123 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1536090060823 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_scevgep22_reg module.v(125) " "Verilog HDL or VHDL warning at module.v(125): object \"main_1_scevgep22_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1536090060823 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_scevgep23_reg module.v(127) " "Verilog HDL or VHDL warning at module.v(127): object \"main_1_scevgep23_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 127 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1536090060824 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_scevgep24_reg module.v(129) " "Verilog HDL or VHDL warning at module.v(129): object \"main_1_scevgep24_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 129 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1536090060824 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_scevgep25_reg module.v(131) " "Verilog HDL or VHDL warning at module.v(131): object \"main_1_scevgep25_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 131 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1536090060824 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_scevgep26_reg module.v(133) " "Verilog HDL or VHDL warning at module.v(133): object \"main_1_scevgep26_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 133 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1536090060824 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_scevgep27_reg module.v(135) " "Verilog HDL or VHDL warning at module.v(135): object \"main_1_scevgep27_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 135 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1536090060824 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_2_reg module.v(137) " "Verilog HDL or VHDL warning at module.v(137): object \"main_1_2_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 137 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1536090060824 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_3_reg module.v(139) " "Verilog HDL or VHDL warning at module.v(139): object \"main_1_3_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 139 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1536090060824 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_4_reg module.v(141) " "Verilog HDL or VHDL warning at module.v(141): object \"main_1_4_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 141 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1536090060824 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_5_reg module.v(143) " "Verilog HDL or VHDL warning at module.v(143): object \"main_1_5_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 143 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1536090060824 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_6_reg module.v(145) " "Verilog HDL or VHDL warning at module.v(145): object \"main_1_6_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 145 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1536090060824 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_7_reg module.v(147) " "Verilog HDL or VHDL warning at module.v(147): object \"main_1_7_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 147 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1536090060824 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_8_reg module.v(149) " "Verilog HDL or VHDL warning at module.v(149): object \"main_1_8_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 149 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1536090060824 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_9_reg module.v(151) " "Verilog HDL or VHDL warning at module.v(151): object \"main_1_9_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 151 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1536090060825 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_10_reg module.v(153) " "Verilog HDL or VHDL warning at module.v(153): object \"main_1_10_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 153 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1536090060825 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_11_reg module.v(155) " "Verilog HDL or VHDL warning at module.v(155): object \"main_1_11_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 155 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1536090060825 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_12_reg module.v(157) " "Verilog HDL or VHDL warning at module.v(157): object \"main_1_12_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 157 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1536090060825 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_13_reg module.v(159) " "Verilog HDL or VHDL warning at module.v(159): object \"main_1_13_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 159 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1536090060825 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_14_reg module.v(161) " "Verilog HDL or VHDL warning at module.v(161): object \"main_1_14_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 161 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1536090060825 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_15_reg module.v(163) " "Verilog HDL or VHDL warning at module.v(163): object \"main_1_15_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 163 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1536090060825 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_16_reg module.v(165) " "Verilog HDL or VHDL warning at module.v(165): object \"main_1_16_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 165 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1536090060825 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_17_reg module.v(167) " "Verilog HDL or VHDL warning at module.v(167): object \"main_1_17_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 167 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1536090060825 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_18_reg module.v(169) " "Verilog HDL or VHDL warning at module.v(169): object \"main_1_18_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 169 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1536090060825 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_19_reg module.v(171) " "Verilog HDL or VHDL warning at module.v(171): object \"main_1_19_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 171 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1536090060825 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_20_reg module.v(173) " "Verilog HDL or VHDL warning at module.v(173): object \"main_1_20_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 173 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1536090060825 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_21_reg module.v(175) " "Verilog HDL or VHDL warning at module.v(175): object \"main_1_21_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 175 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1536090060826 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_22_reg module.v(177) " "Verilog HDL or VHDL warning at module.v(177): object \"main_1_22_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 177 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1536090060826 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_23_reg module.v(179) " "Verilog HDL or VHDL warning at module.v(179): object \"main_1_23_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 179 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1536090060826 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_24_reg module.v(181) " "Verilog HDL or VHDL warning at module.v(181): object \"main_1_24_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 181 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1536090060826 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_25_reg module.v(183) " "Verilog HDL or VHDL warning at module.v(183): object \"main_1_25_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 183 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1536090060826 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_26_reg module.v(185) " "Verilog HDL or VHDL warning at module.v(185): object \"main_1_26_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 185 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1536090060826 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_27_reg module.v(187) " "Verilog HDL or VHDL warning at module.v(187): object \"main_1_27_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 187 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1536090060826 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_28_reg module.v(189) " "Verilog HDL or VHDL warning at module.v(189): object \"main_1_28_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 189 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1536090060826 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_29_reg module.v(191) " "Verilog HDL or VHDL warning at module.v(191): object \"main_1_29_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 191 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1536090060826 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_exitcond1 module.v(192) " "Verilog HDL or VHDL warning at module.v(192): object \"main_1_exitcond1\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 192 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1536090060826 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_1_exitcond1_reg module.v(193) " "Verilog HDL or VHDL warning at module.v(193): object \"main_1_exitcond1_reg\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 193 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1536090060826 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "loop0_1_i_stage5 module.v(454) " "Verilog HDL or VHDL warning at module.v(454): object \"loop0_1_i_stage5\" assigned a value but never read" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 454 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1536090060829 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 module.v(2257) " "Verilog HDL assignment warning at module.v(2257): truncated value with size 32 to match size of target (7)" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 2257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1536090060863 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 module.v(2275) " "Verilog HDL assignment warning at module.v(2275): truncated value with size 32 to match size of target (7)" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 2275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1536090060863 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 module.v(2293) " "Verilog HDL assignment warning at module.v(2293): truncated value with size 32 to match size of target (7)" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 2293 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1536090060863 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 module.v(2311) " "Verilog HDL assignment warning at module.v(2311): truncated value with size 32 to match size of target (7)" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 2311 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1536090060863 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 module.v(2329) " "Verilog HDL assignment warning at module.v(2329): truncated value with size 32 to match size of target (7)" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 2329 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1536090060864 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 module.v(2347) " "Verilog HDL assignment warning at module.v(2347): truncated value with size 32 to match size of target (7)" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 2347 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1536090060864 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 module.v(2365) " "Verilog HDL assignment warning at module.v(2365): truncated value with size 32 to match size of target (7)" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 2365 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1536090060864 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 module.v(2383) " "Verilog HDL assignment warning at module.v(2383): truncated value with size 32 to match size of target (7)" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 2383 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1536090060864 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 module.v(2401) " "Verilog HDL assignment warning at module.v(2401): truncated value with size 32 to match size of target (7)" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 2401 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1536090060864 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 module.v(2419) " "Verilog HDL assignment warning at module.v(2419): truncated value with size 32 to match size of target (7)" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 2419 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1536090060864 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 module.v(2437) " "Verilog HDL assignment warning at module.v(2437): truncated value with size 32 to match size of target (7)" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 2437 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1536090060864 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 module.v(2455) " "Verilog HDL assignment warning at module.v(2455): truncated value with size 32 to match size of target (7)" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 2455 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1536090060865 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 module.v(2473) " "Verilog HDL assignment warning at module.v(2473): truncated value with size 32 to match size of target (7)" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 2473 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1536090060865 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 module.v(2491) " "Verilog HDL assignment warning at module.v(2491): truncated value with size 32 to match size of target (7)" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 2491 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1536090060865 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 module.v(2509) " "Verilog HDL assignment warning at module.v(2509): truncated value with size 32 to match size of target (7)" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 2509 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1536090060865 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 module.v(2527) " "Verilog HDL assignment warning at module.v(2527): truncated value with size 32 to match size of target (7)" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 2527 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1536090060865 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 module.v(2545) " "Verilog HDL assignment warning at module.v(2545): truncated value with size 32 to match size of target (7)" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 2545 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1536090060865 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 module.v(2563) " "Verilog HDL assignment warning at module.v(2563): truncated value with size 32 to match size of target (7)" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 2563 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1536090060866 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 module.v(2581) " "Verilog HDL assignment warning at module.v(2581): truncated value with size 32 to match size of target (7)" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 2581 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1536090060866 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 module.v(2608) " "Verilog HDL assignment warning at module.v(2608): truncated value with size 32 to match size of target (7)" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 2608 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1536090060866 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 module.v(2635) " "Verilog HDL assignment warning at module.v(2635): truncated value with size 32 to match size of target (7)" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 2635 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1536090060866 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 module.v(2662) " "Verilog HDL assignment warning at module.v(2662): truncated value with size 32 to match size of target (7)" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 2662 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1536090060867 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 module.v(2689) " "Verilog HDL assignment warning at module.v(2689): truncated value with size 32 to match size of target (7)" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 2689 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1536090060867 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 module.v(2716) " "Verilog HDL assignment warning at module.v(2716): truncated value with size 32 to match size of target (7)" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 2716 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1536090060867 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 module.v(2743) " "Verilog HDL assignment warning at module.v(2743): truncated value with size 32 to match size of target (7)" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 2743 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1536090060868 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 module.v(2770) " "Verilog HDL assignment warning at module.v(2770): truncated value with size 32 to match size of target (7)" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 2770 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1536090060868 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 module.v(2797) " "Verilog HDL assignment warning at module.v(2797): truncated value with size 32 to match size of target (7)" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 2797 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1536090060868 "|top|main:main_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide main:main_inst\|lpm_divide:lpm_divide_main_1_22 " "Elaborating entity \"lpm_divide\" for hierarchy \"main:main_inst\|lpm_divide:lpm_divide_main_1_22\"" {  } { { "module.v" "lpm_divide_main_1_22" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536090061737 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "main:main_inst\|lpm_divide:lpm_divide_main_1_22 " "Elaborated megafunction instantiation \"main:main_inst\|lpm_divide:lpm_divide_main_1_22\"" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 548 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536090061740 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "main:main_inst\|lpm_divide:lpm_divide_main_1_22 " "Instantiated megafunction \"main:main_inst\|lpm_divide:lpm_divide_main_1_22\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 32 " "Parameter \"lpm_pipeline\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536090061741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 32 " "Parameter \"lpm_widthn\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536090061741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 32 " "Parameter \"lpm_widthd\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536090061741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation SIGNED " "Parameter \"lpm_drepresentation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536090061741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation SIGNED " "Parameter \"lpm_nrepresentation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536090061741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"lpm_hint\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536090061741 ""}  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 548 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1536090061741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_urs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_urs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_urs " "Found entity 1: lpm_divide_urs" {  } { { "db/lpm_divide_urs.tdf" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/db/lpm_divide_urs.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536090061777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536090061777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_urs main:main_inst\|lpm_divide:lpm_divide_main_1_22\|lpm_divide_urs:auto_generated " "Elaborating entity \"lpm_divide_urs\" for hierarchy \"main:main_inst\|lpm_divide:lpm_divide_main_1_22\|lpm_divide_urs:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "/opt/IntelFPGA/16.1/quartus/libraries/megafunctions/lpm_divide.tdf" 148 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536090061777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_hkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_hkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_hkh " "Found entity 1: abs_divider_hkh" {  } { { "db/abs_divider_hkh.tdf" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/db/abs_divider_hkh.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536090061783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536090061783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "abs_divider_hkh main:main_inst\|lpm_divide:lpm_divide_main_1_22\|lpm_divide_urs:auto_generated\|abs_divider_hkh:divider " "Elaborating entity \"abs_divider_hkh\" for hierarchy \"main:main_inst\|lpm_divide:lpm_divide_main_1_22\|lpm_divide_urs:auto_generated\|abs_divider_hkh:divider\"" {  } { { "db/lpm_divide_urs.tdf" "divider" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/db/lpm_divide_urs.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536090061783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_7bg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_7bg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_7bg " "Found entity 1: alt_u_div_7bg" {  } { { "db/alt_u_div_7bg.tdf" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/db/alt_u_div_7bg.tdf" 78 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536090061882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536090061882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_7bg main:main_inst\|lpm_divide:lpm_divide_main_1_22\|lpm_divide_urs:auto_generated\|abs_divider_hkh:divider\|alt_u_div_7bg:divider " "Elaborating entity \"alt_u_div_7bg\" for hierarchy \"main:main_inst\|lpm_divide:lpm_divide_main_1_22\|lpm_divide_urs:auto_generated\|abs_divider_hkh:divider\|alt_u_div_7bg:divider\"" {  } { { "db/abs_divider_hkh.tdf" "divider" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/db/abs_divider_hkh.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536090061883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_6q9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_6q9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_6q9 " "Found entity 1: lpm_abs_6q9" {  } { { "db/lpm_abs_6q9.tdf" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/db/lpm_abs_6q9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536090062093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536090062093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_abs_6q9 main:main_inst\|lpm_divide:lpm_divide_main_1_22\|lpm_divide_urs:auto_generated\|abs_divider_hkh:divider\|lpm_abs_6q9:my_abs_den " "Elaborating entity \"lpm_abs_6q9\" for hierarchy \"main:main_inst\|lpm_divide:lpm_divide_main_1_22\|lpm_divide_urs:auto_generated\|abs_divider_hkh:divider\|lpm_abs_6q9:my_abs_den\"" {  } { { "db/abs_divider_hkh.tdf" "my_abs_den" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/db/abs_divider_hkh.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536090062094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_dual_port main:main_inst\|ram_dual_port:a " "Elaborating entity \"ram_dual_port\" for hierarchy \"main:main_inst\|ram_dual_port:a\"" {  } { { "module.v" "a" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 613 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536090062126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_dual_port main:main_inst\|ram_dual_port:b " "Elaborating entity \"ram_dual_port\" for hierarchy \"main:main_inst\|ram_dual_port:b\"" {  } { { "module.v" "b" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536090062140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_dual_port main:main_inst\|ram_dual_port:c " "Elaborating entity \"ram_dual_port\" for hierarchy \"main:main_inst\|ram_dual_port:c\"" {  } { { "module.v" "c" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 667 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536090062154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_dual_port main:main_inst\|ram_dual_port:d " "Elaborating entity \"ram_dual_port\" for hierarchy \"main:main_inst\|ram_dual_port:d\"" {  } { { "module.v" "d" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536090062167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_dual_port main:main_inst\|ram_dual_port:e " "Elaborating entity \"ram_dual_port\" for hierarchy \"main:main_inst\|ram_dual_port:e\"" {  } { { "module.v" "e" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536090062181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_dual_port main:main_inst\|ram_dual_port:f " "Elaborating entity \"ram_dual_port\" for hierarchy \"main:main_inst\|ram_dual_port:f\"" {  } { { "module.v" "f" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 748 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536090062194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_dual_port main:main_inst\|ram_dual_port:a2 " "Elaborating entity \"ram_dual_port\" for hierarchy \"main:main_inst\|ram_dual_port:a2\"" {  } { { "module.v" "a2" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 775 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536090062208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_dual_port main:main_inst\|ram_dual_port:b2 " "Elaborating entity \"ram_dual_port\" for hierarchy \"main:main_inst\|ram_dual_port:b2\"" {  } { { "module.v" "b2" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536090062222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_dual_port main:main_inst\|ram_dual_port:c2 " "Elaborating entity \"ram_dual_port\" for hierarchy \"main:main_inst\|ram_dual_port:c2\"" {  } { { "module.v" "c2" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 829 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536090062235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_dual_port main:main_inst\|ram_dual_port:d2 " "Elaborating entity \"ram_dual_port\" for hierarchy \"main:main_inst\|ram_dual_port:d2\"" {  } { { "module.v" "d2" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 856 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536090062249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_dual_port main:main_inst\|ram_dual_port:e2 " "Elaborating entity \"ram_dual_port\" for hierarchy \"main:main_inst\|ram_dual_port:e2\"" {  } { { "module.v" "e2" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 883 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536090062263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_dual_port main:main_inst\|ram_dual_port:f2 " "Elaborating entity \"ram_dual_port\" for hierarchy \"main:main_inst\|ram_dual_port:f2\"" {  } { { "module.v" "f2" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 910 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536090062277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_dual_port main:main_inst\|ram_dual_port:a3 " "Elaborating entity \"ram_dual_port\" for hierarchy \"main:main_inst\|ram_dual_port:a3\"" {  } { { "module.v" "a3" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536090062290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_dual_port main:main_inst\|ram_dual_port:b3 " "Elaborating entity \"ram_dual_port\" for hierarchy \"main:main_inst\|ram_dual_port:b3\"" {  } { { "module.v" "b3" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 964 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536090062304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_dual_port main:main_inst\|ram_dual_port:c3 " "Elaborating entity \"ram_dual_port\" for hierarchy \"main:main_inst\|ram_dual_port:c3\"" {  } { { "module.v" "c3" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 991 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536090062318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_dual_port main:main_inst\|ram_dual_port:d3 " "Elaborating entity \"ram_dual_port\" for hierarchy \"main:main_inst\|ram_dual_port:d3\"" {  } { { "module.v" "d3" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 1018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536090062331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_dual_port main:main_inst\|ram_dual_port:e3 " "Elaborating entity \"ram_dual_port\" for hierarchy \"main:main_inst\|ram_dual_port:e3\"" {  } { { "module.v" "e3" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 1045 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536090062345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_dual_port main:main_inst\|ram_dual_port:f3 " "Elaborating entity \"ram_dual_port\" for hierarchy \"main:main_inst\|ram_dual_port:f3\"" {  } { { "module.v" "f3" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 1072 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536090062359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_dual_port main:main_inst\|ram_dual_port:r1 " "Elaborating entity \"ram_dual_port\" for hierarchy \"main:main_inst\|ram_dual_port:r1\"" {  } { { "module.v" "r1" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 1099 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536090062373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_dual_port main:main_inst\|ram_dual_port:r2 " "Elaborating entity \"ram_dual_port\" for hierarchy \"main:main_inst\|ram_dual_port:r2\"" {  } { { "module.v" "r2" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 1126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536090062387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_dual_port main:main_inst\|ram_dual_port:r3 " "Elaborating entity \"ram_dual_port\" for hierarchy \"main:main_inst\|ram_dual_port:r3\"" {  } { { "module.v" "r3" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 1153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536090062401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_dual_port main:main_inst\|ram_dual_port:r4 " "Elaborating entity \"ram_dual_port\" for hierarchy \"main:main_inst\|ram_dual_port:r4\"" {  } { { "module.v" "r4" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 1180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536090062415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_dual_port main:main_inst\|ram_dual_port:r5 " "Elaborating entity \"ram_dual_port\" for hierarchy \"main:main_inst\|ram_dual_port:r5\"" {  } { { "module.v" "r5" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 1207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536090062429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_dual_port main:main_inst\|ram_dual_port:r6 " "Elaborating entity \"ram_dual_port\" for hierarchy \"main:main_inst\|ram_dual_port:r6\"" {  } { { "module.v" "r6" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 1234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536090062442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_dual_port main:main_inst\|ram_dual_port:r7 " "Elaborating entity \"ram_dual_port\" for hierarchy \"main:main_inst\|ram_dual_port:r7\"" {  } { { "module.v" "r7" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 1261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536090062456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_dual_port main:main_inst\|ram_dual_port:r8 " "Elaborating entity \"ram_dual_port\" for hierarchy \"main:main_inst\|ram_dual_port:r8\"" {  } { { "module.v" "r8" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 1288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536090062470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_dual_port main:main_inst\|ram_dual_port:r9 " "Elaborating entity \"ram_dual_port\" for hierarchy \"main:main_inst\|ram_dual_port:r9\"" {  } { { "module.v" "r9" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 1315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536090062484 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "return_val\[0\] GND " "Pin \"return_val\[0\]\" is stuck at GND" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1536090064879 "|top|return_val[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "return_val\[1\] GND " "Pin \"return_val\[1\]\" is stuck at GND" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1536090064879 "|top|return_val[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "return_val\[2\] GND " "Pin \"return_val\[2\]\" is stuck at GND" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1536090064879 "|top|return_val[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "return_val\[3\] GND " "Pin \"return_val\[3\]\" is stuck at GND" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1536090064879 "|top|return_val[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "return_val\[4\] GND " "Pin \"return_val\[4\]\" is stuck at GND" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1536090064879 "|top|return_val[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "return_val\[5\] GND " "Pin \"return_val\[5\]\" is stuck at GND" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1536090064879 "|top|return_val[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "return_val\[6\] GND " "Pin \"return_val\[6\]\" is stuck at GND" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1536090064879 "|top|return_val[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "return_val\[7\] GND " "Pin \"return_val\[7\]\" is stuck at GND" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1536090064879 "|top|return_val[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "return_val\[8\] GND " "Pin \"return_val\[8\]\" is stuck at GND" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1536090064879 "|top|return_val[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "return_val\[9\] GND " "Pin \"return_val\[9\]\" is stuck at GND" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1536090064879 "|top|return_val[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "return_val\[10\] GND " "Pin \"return_val\[10\]\" is stuck at GND" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1536090064879 "|top|return_val[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "return_val\[11\] GND " "Pin \"return_val\[11\]\" is stuck at GND" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1536090064879 "|top|return_val[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "return_val\[12\] GND " "Pin \"return_val\[12\]\" is stuck at GND" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1536090064879 "|top|return_val[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "return_val\[13\] GND " "Pin \"return_val\[13\]\" is stuck at GND" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1536090064879 "|top|return_val[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "return_val\[14\] GND " "Pin \"return_val\[14\]\" is stuck at GND" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1536090064879 "|top|return_val[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "return_val\[15\] GND " "Pin \"return_val\[15\]\" is stuck at GND" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1536090064879 "|top|return_val[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "return_val\[16\] GND " "Pin \"return_val\[16\]\" is stuck at GND" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1536090064879 "|top|return_val[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "return_val\[17\] GND " "Pin \"return_val\[17\]\" is stuck at GND" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1536090064879 "|top|return_val[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "return_val\[18\] GND " "Pin \"return_val\[18\]\" is stuck at GND" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1536090064879 "|top|return_val[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "return_val\[19\] GND " "Pin \"return_val\[19\]\" is stuck at GND" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1536090064879 "|top|return_val[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "return_val\[20\] GND " "Pin \"return_val\[20\]\" is stuck at GND" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1536090064879 "|top|return_val[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "return_val\[21\] GND " "Pin \"return_val\[21\]\" is stuck at GND" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1536090064879 "|top|return_val[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "return_val\[22\] GND " "Pin \"return_val\[22\]\" is stuck at GND" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1536090064879 "|top|return_val[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "return_val\[23\] GND " "Pin \"return_val\[23\]\" is stuck at GND" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1536090064879 "|top|return_val[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "return_val\[24\] GND " "Pin \"return_val\[24\]\" is stuck at GND" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1536090064879 "|top|return_val[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "return_val\[25\] GND " "Pin \"return_val\[25\]\" is stuck at GND" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1536090064879 "|top|return_val[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "return_val\[26\] GND " "Pin \"return_val\[26\]\" is stuck at GND" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1536090064879 "|top|return_val[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "return_val\[27\] GND " "Pin \"return_val\[27\]\" is stuck at GND" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1536090064879 "|top|return_val[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "return_val\[28\] GND " "Pin \"return_val\[28\]\" is stuck at GND" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1536090064879 "|top|return_val[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "return_val\[29\] GND " "Pin \"return_val\[29\]\" is stuck at GND" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1536090064879 "|top|return_val[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "return_val\[30\] GND " "Pin \"return_val\[30\]\" is stuck at GND" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1536090064879 "|top|return_val[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "return_val\[31\] GND " "Pin \"return_val\[31\]\" is stuck at GND" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1536090064879 "|top|return_val[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1536090064879 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1536090064975 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1536090065227 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/top.map.smsg " "Generated suppressed messages file /home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536090065248 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1536090065388 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536090065388 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "waitrequest " "No output dependent on input pin \"waitrequest\"" {  } { { "module.v" "" { Text "/home/leandro/makethemsuffer/DSE/par2/loops_out/loop0/out.config12.tcl/module.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1536090065427 "|top|waitrequest"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1536090065427 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "126 " "Implemented 126 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1536090065428 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1536090065428 ""} { "Info" "ICUT_CUT_TM_LCELLS" "89 " "Implemented 89 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1536090065428 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1536090065428 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 125 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 125 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1088 " "Peak virtual memory: 1088 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1536090065459 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep  4 16:41:05 2018 " "Processing ended: Tue Sep  4 16:41:05 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1536090065459 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1536090065459 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1536090065459 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1536090065459 ""}
